// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtop.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vtop___024root.h"

extern const VlUnpacked<CData/*0:0*/, 32> Vtop__ConstPool__TABLE_h18b094e1_0;
extern const VlUnpacked<CData/*0:0*/, 32> Vtop__ConstPool__TABLE_h16f08759_0;
extern const VlUnpacked<CData/*0:0*/, 32> Vtop__ConstPool__TABLE_hef51093e_0;
extern const VlUnpacked<CData/*0:0*/, 32> Vtop__ConstPool__TABLE_h4c120632_0;
extern const VlUnpacked<CData/*0:0*/, 32> Vtop__ConstPool__TABLE_h31c4cd05_0;

VL_INLINE_OPT void Vtop___024root___ico_comb__TOP__0(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___ico_comb__TOP__0\n"); );
    // Init
    CData/*4:0*/ __Vtableidx10;
    __Vtableidx10 = 0;
    CData/*4:0*/ __Vtableidx11;
    __Vtableidx11 = 0;
    CData/*4:0*/ __Vtableidx12;
    __Vtableidx12 = 0;
    // Body
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcOut 
        = ((0U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select))
            ? vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut
            : ((1U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select))
                ? vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut
                : ((2U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select))
                    ? vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut
                    : ((3U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select))
                        ? vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcOut
                        : 0U))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_output 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcOut;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_state 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_nph_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_nph_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_ph_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_ph_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_npd_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_npd_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_pd_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_pd_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tready = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0 = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tdata = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_r;
    if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state) 
                  >> 4U)))) {
        if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state) 
                      >> 3U)))) {
            if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state))) {
                if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state) 
                              >> 1U)))) {
                    if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state))) {
                        if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__start_flow_control_ack) {
                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_nph_c = 0U;
                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_pd_c = 0U;
                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_ph_c = 0U;
                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_npd_c = 0U;
                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_c = 0U;
                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_c = 0U;
                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_c = 0xffffffffU;
                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_state = 0U;
                        }
                    } else {
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tdata 
                            = ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata 
                                << 0x10U) | (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tdata 
                                             >> 0x10U));
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid = 1U;
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_c = 0xffffffffU;
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_state = 5U;
                        if ((8U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                    if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep = 3U;
                                    }
                                }
                            }
                        } else if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep = 1U;
                                }
                            }
                        } else if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep = 0xfU;
                            }
                        } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep = 7U;
                        }
                    }
                }
            } else if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state))) {
                if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select = 3U;
                    if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_c 
                            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcOut;
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_state = 4U;
                        if ((8U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                    if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select = 3U;
                                    }
                                }
                            }
                        } else if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select = 2U;
                                }
                            }
                        } else if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select = 1U;
                            }
                        } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select = 0U;
                        }
                    }
                } else if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready) 
                            & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tready = 1U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select = 3U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_c 
                        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcOut;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tdata 
                        = ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
                            << 0x10U) | (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata 
                                         >> 0x10U));
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep 
                        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid = 1U;
                    if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_c 
                            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_r;
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid = 0U;
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_state = 3U;
                        if ((8U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                            if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                    if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select = 3U;
                                    }
                                }
                            }
                        } else if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                            if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select = 3U;
                                }
                            }
                        } else if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                            if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select = 3U;
                            }
                        } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select = 3U;
                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid = 1U;
                        }
                    }
                } else {
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tready = 0U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select = 3U;
                }
            } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tready 
                    = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready) 
                       & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid));
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select = 3U;
                if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tready) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tdata 
                        = ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
                            << 0x10U) | (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata 
                                         >> 0x10U));
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_c 
                        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcOut;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep = 0xfU;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid = 1U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0 
                        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tdata;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_state = 2U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_c 
                        = ((0x300U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0 
                                      >> 8U)) | (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0 
                                                 >> 0x18U));
                    if (((((((0U == (0xdfU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0)) 
                             | (1U == (0xdfU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0))) 
                            | (2U == (0xffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0))) 
                           | (4U == (0xffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0))) 
                          | (5U == (0xffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0))) 
                         | (0x1bU == (0xffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0)))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_nph_c = 1U;
                    } else if (((0x40U == (0xdfU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0)) 
                                | (0x70U == (0xf8U 
                                             & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0)))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_pd_c = 1U;
                    } else if ((0x30U == (0xf8U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_ph_c = 1U;
                    } else if ((((((((0x42U == (0xffU 
                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0)) 
                                     | (0x44U == (0xffU 
                                                  & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0))) 
                                    | (0x45U == (0xffU 
                                                 & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0))) 
                                   | (0x5bU == (0xffU 
                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0))) 
                                  | (0x4cU == (0xdfU 
                                               & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0))) 
                                 | (0x4dU == (0xdfU 
                                              & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0))) 
                                | (0x4eU == (0xdfU 
                                             & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0)))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_npd_c = 1U;
                    } else if (((0xaU == (0xffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0)) 
                                | (0xbU == (0xffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0)))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_c = 1U;
                    } else if (((0x4aU == (0xffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0)) 
                                | (0x4bU == (0xffU 
                                             & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0)))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_c = 1U;
                    }
                }
            } else {
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tready 
                    = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready) 
                        & (2U == (IData)(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__link_status_o))) 
                       & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid));
                if ((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tready) 
                      & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid)) 
                     & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast)))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_c 
                        = ((0xff00U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
                                       << 8U)) | (0xffU 
                                                  & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
                                                     >> 8U)));
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select = 3U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_nph_c = 0U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_pd_c = 0U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_ph_c = 0U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_npd_c = 0U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_c = 0U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_c = 0U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_c = 0xffffffffU;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_c = 0U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_state = 1U;
                }
            }
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__select 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis 
        = (((QData)((IData)(((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mark_frame_reg)
                              ? 1U : (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser)))) 
            << 0x25U) | (((QData)((IData)(((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mark_frame_reg) 
                                           | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast)))) 
                          << 0x24U) | (((QData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep)) 
                                        << 0x20U) | (QData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tdata)))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early 
        = (1U & ((~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                        & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))) 
                 | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tready)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early 
        = (1U & ((~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                        & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))) 
                 | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tready)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_early 
        = (1U & ((~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                        & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))) 
                 | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tready)));
    __Vtableidx10 = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid) 
                      << 4U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tready) 
                                 << 3U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg) 
                                            << 2U) 
                                           | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                                               << 1U) 
                                              | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx10];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx10];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx10];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx10];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx10];
    __Vtableidx11 = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid) 
                      << 4U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tready) 
                                 << 3U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg) 
                                            << 2U) 
                                           | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                                               << 1U) 
                                              | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx11];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx11];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx11];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx11];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx11];
    __Vtableidx12 = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tvalid) 
                      << 4U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tready) 
                                 << 3U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_reg) 
                                            << 2U) 
                                           | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                                               << 1U) 
                                              | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx12];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx12];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_input_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx12];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_input_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx12];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx12];
}

void Vtop___024root___ico_sequent__TOP__0(Vtop___024root* vlSelf);
void Vtop___024root___ico_sequent__TOP__1(Vtop___024root* vlSelf);

void Vtop___024root___eval_ico(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_ico\n"); );
    // Body
    if (vlSelf->__VicoTriggered.at(0U)) {
        Vtop___024root___ico_sequent__TOP__0(vlSelf);
        Vtop___024root___ico_sequent__TOP__1(vlSelf);
    }
    if ((vlSelf->__VicoTriggered.at(0U) | vlSelf->__VicoTriggered.at(1U))) {
        Vtop___024root___ico_comb__TOP__0(vlSelf);
    }
}

VL_INLINE_OPT void Vtop___024root___act_sequent__TOP__0(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_sequent__TOP__0\n"); );
    // Body
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[1U] 
        = ((2U & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid
            [1U]) | (0U != vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid
                     [0U]));
}

VL_INLINE_OPT void Vtop___024root___act_sequent__TOP__1(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_sequent__TOP__1\n"); );
    // Body
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[1U] 
        = ((1U & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid
            [0U]) ? (1U & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc
                     [0U]) : (2U | (1U & (vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc
                                          [0U] >> 1U))));
}

VL_INLINE_OPT void Vtop___024root___act_sequent__TOP__2(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_sequent__TOP__2\n"); );
    // Body
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[1U] 
        = ((1U & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid
            [0U]) ? (1U & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc
                     [0U]) : (2U | (1U & (vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc
                                          [0U] >> 1U))));
}

VL_INLINE_OPT void Vtop___024root___act_sequent__TOP__3(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_sequent__TOP__3\n"); );
    // Body
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[1U] 
        = ((2U & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid
            [1U]) | (0U != vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid
                     [0U]));
}

VL_INLINE_OPT void Vtop___024root___act_sequent__TOP__4(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_sequent__TOP__4\n"); );
    // Body
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_mask 
        = (7U & ((IData)(1U) << vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc
                 [1U]));
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_index 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc
        [1U];
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_unencoded 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_mask;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_encoded 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_index;
}

VL_INLINE_OPT void Vtop___024root___act_sequent__TOP__5(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_sequent__TOP__5\n"); );
    // Body
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_valid 
        = (1U & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid
           [1U]);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_valid 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_valid;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_next = 0U;
    if (((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant_valid) 
         & (~ (IData)((0U != ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg) 
                              & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__acknowledge))))))) {
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_next 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_reg;
    } else if (vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_valid) {
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_next = 1U;
    }
}

VL_INLINE_OPT void Vtop___024root___act_sequent__TOP__6(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_sequent__TOP__6\n"); );
    // Body
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_valid 
        = (1U & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid
           [1U]);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_valid 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_valid;
}

VL_INLINE_OPT void Vtop___024root___act_sequent__TOP__7(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_sequent__TOP__7\n"); );
    // Body
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_index 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc
        [1U];
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_mask 
        = (7U & ((IData)(1U) << vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc
                 [1U]));
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_encoded 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_index;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_unencoded 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_mask;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__0(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__0\n"); );
    // Body
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_next = 0U;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_next = 0U;
    if (((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant_valid) 
         & (~ (IData)((0U != ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg) 
                              & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__acknowledge))))))) {
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_next 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_next 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg;
    } else if (vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_valid) {
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_next 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_mask;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_next 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_index;
    }
}

void Vtop___024root___eval_act(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_act\n"); );
    // Body
    if (vlSelf->__VactTriggered.at(3U)) {
        Vtop___024root___act_sequent__TOP__0(vlSelf);
    }
    if (vlSelf->__VactTriggered.at(4U)) {
        Vtop___024root___act_sequent__TOP__1(vlSelf);
    }
    if (vlSelf->__VactTriggered.at(2U)) {
        Vtop___024root___act_sequent__TOP__2(vlSelf);
    }
    if (vlSelf->__VactTriggered.at(1U)) {
        Vtop___024root___act_sequent__TOP__3(vlSelf);
    }
    if (vlSelf->__VactTriggered.at(2U)) {
        Vtop___024root___act_sequent__TOP__4(vlSelf);
    }
    if (vlSelf->__VactTriggered.at(1U)) {
        Vtop___024root___act_sequent__TOP__5(vlSelf);
    }
    if (vlSelf->__VactTriggered.at(3U)) {
        Vtop___024root___act_sequent__TOP__6(vlSelf);
    }
    if (vlSelf->__VactTriggered.at(4U)) {
        Vtop___024root___act_sequent__TOP__7(vlSelf);
    }
    if (vlSelf->__VactTriggered.at(0U)) {
        Vtop___024root___ico_comb__TOP__0(vlSelf);
    }
    if ((vlSelf->__VactTriggered.at(1U) | vlSelf->__VactTriggered.at(2U))) {
        Vtop___024root___act_comb__TOP__0(vlSelf);
    }
}

VL_INLINE_OPT void Vtop___024root___nba_sequent__TOP__0(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___nba_sequent__TOP__0\n"); );
    // Init
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vcellinp__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__s_axis_tvalid;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vcellinp__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__s_axis_tvalid = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vcellinp__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__s_axis_tvalid;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vcellinp__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__s_axis_tvalid = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vcellinp__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__s_axis_tvalid;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vcellinp__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__s_axis_tvalid = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____VdfgTmp_h8d57bbb7__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____VdfgTmp_h8d57bbb7__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h7a381cb3__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h7a381cb3__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hc70d1c7e__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hc70d1c7e__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h89f06a7e__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h89f06a7e__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h3f5a3024__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h3f5a3024__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hce49e470__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hce49e470__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h68cca169__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h68cca169__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hcd6cff89__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hcd6cff89__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h080ca314__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h080ca314__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hd7aa8e56__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hd7aa8e56__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69f4b0d5__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69f4b0d5__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hce49e470__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hce49e470__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h68cca169__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h68cca169__0 = 0;
    CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded;
    pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded = 0;
    CData/*0:0*/ __VdfgTmp_he16010c8__0;
    __VdfgTmp_he16010c8__0 = 0;
    CData/*0:0*/ __VdfgTmp_h37643f52__0;
    __VdfgTmp_h37643f52__0 = 0;
    CData/*0:0*/ __VdfgTmp_h6199dfc9__0;
    __VdfgTmp_h6199dfc9__0 = 0;
    CData/*0:0*/ __VdfgTmp_h78d6964a__0;
    __VdfgTmp_h78d6964a__0 = 0;
    CData/*0:0*/ __VdfgTmp_h3cedce43__0;
    __VdfgTmp_h3cedce43__0 = 0;
    CData/*4:0*/ __Vtableidx5;
    __Vtableidx5 = 0;
    CData/*4:0*/ __Vtableidx6;
    __Vtableidx6 = 0;
    CData/*4:0*/ __Vtableidx7;
    __Vtableidx7 = 0;
    CData/*4:0*/ __Vtableidx8;
    __Vtableidx8 = 0;
    CData/*4:0*/ __Vtableidx9;
    __Vtableidx9 = 0;
    CData/*4:0*/ __Vtableidx13;
    __Vtableidx13 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v0;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v0 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v1;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v1 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v2;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v2 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v3;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v3 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v4;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v4 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v5;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v5 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v6;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v6 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v7;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v7 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v8;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v8 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v9;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v9 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v10;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v10 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v11;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v11 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v12;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v12 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v13;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v13 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v14;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v14 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v15;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v15 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v16;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v16 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v17;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v17 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v18;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v18 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v19;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v19 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v20;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v20 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v21;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v21 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v22;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v22 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v23;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v23 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v24;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v24 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v25;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v25 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v26;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v26 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v27;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v27 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v28;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v28 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v29;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v29 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v30;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v30 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v31;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v31 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v32;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v32 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v33;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v33 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v34;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v34 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v35;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v35 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v36;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v36 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v37;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v37 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v38;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v38 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v39;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v39 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v40;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v40 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v41;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v41 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v42;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v42 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v43;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v43 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v44;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v44 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v45;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v45 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v46;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v46 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v47;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v47 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v48;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v48 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v49;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v49 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v50;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v50 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v51;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v51 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v52;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v52 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v53;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v53 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v54;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v54 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v55;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v55 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v56;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v56 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v57;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v57 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v58;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v58 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v59;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v59 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v60;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v60 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v61;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v61 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v62;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v62 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v63;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v63 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v64;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v64 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v65;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v65 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v66;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v66 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v67;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v67 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v0;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v0 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v1;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v1 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v2;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v2 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v3;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v3 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v4;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v4 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v5;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v5 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v6;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v6 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v7;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v7 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v8;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v8 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v9;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v9 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v10;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v10 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v11;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v11 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v12;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v12 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v13;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v13 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v14;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v14 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v15;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v15 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v16;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v16 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v17;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v17 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v18;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v18 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v19;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v19 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v20;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v20 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v21;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v21 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v22;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v22 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v23;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v23 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v24;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v24 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v25;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v25 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v26;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v26 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v27;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v27 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v28;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v28 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v29;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v29 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v30;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v30 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v31;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v31 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v32;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v32 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v33;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v33 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v34;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v34 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v35;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v35 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v36;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v36 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v37;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v37 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v38;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v38 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v39;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v39 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v40;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v40 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v41;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v41 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v42;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v42 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v43;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v43 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v44;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v44 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v45;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v45 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v46;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v46 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v47;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v47 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v48;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v48 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v49;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v49 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v50;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v50 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v51;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v51 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v52;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v52 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v53;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v53 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v54;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v54 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v55;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v55 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v56;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v56 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v57;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v57 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v58;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v58 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v59;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v59 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v60;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v60 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v61;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v61 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v62;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v62 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v63;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v63 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v64;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v64 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v65;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v65 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v66;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v66 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v67;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v67 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v0;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v0 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v1;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v1 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v2;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v2 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v3;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v3 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v4;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v4 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v5;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v5 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v6;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v6 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v7;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v7 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v8;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v8 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v9;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v9 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v10;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v10 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v11;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v11 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v12;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v12 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v13;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v13 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v14;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v14 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v15;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v15 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v16;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v16 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v17;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v17 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v18;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v18 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v19;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v19 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v20;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v20 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v21;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v21 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v22;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v22 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v23;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v23 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v24;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v24 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v25;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v25 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v26;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v26 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v27;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v27 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v28;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v28 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v29;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v29 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v30;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v30 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v31;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v31 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v32;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v32 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v33;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v33 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v34;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v34 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v35;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v35 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v36;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v36 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v37;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v37 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v38;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v38 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v39;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v39 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v40;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v40 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v41;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v41 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v42;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v42 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v43;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v43 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v44;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v44 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v45;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v45 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v46;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v46 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v47;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v47 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v48;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v48 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v49;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v49 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v50;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v50 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v51;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v51 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v52;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v52 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v53;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v53 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v54;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v54 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v55;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v55 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v56;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v56 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v57;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v57 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v58;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v58 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v59;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v59 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v60;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v60 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v61;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v61 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v62;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v62 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v63;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v63 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v64;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v64 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v65;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v65 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v66;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v66 = 0;
    QData/*40:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v67;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v67 = 0;
    SData/*8:0*/ __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg;
    __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg = 0;
    CData/*7:0*/ __Vdlyvdim0__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0;
    __Vdlyvdim0__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0 = 0;
    QData/*39:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0;
    __Vdlyvset__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0 = 0;
    CData/*1:0*/ __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg;
    __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg = 0;
    QData/*39:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v0;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v0 = 0;
    CData/*0:0*/ __Vdlyvset__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v0;
    __Vdlyvset__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v0 = 0;
    QData/*39:0*/ __Vdlyvval__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v1;
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v1 = 0;
    CData/*0:0*/ __Vdlyvset__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v1;
    __Vdlyvset__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v1 = 0;
    SData/*8:0*/ __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg;
    __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg = 0;
    IData/*31:0*/ __Vilp;
    // Body
    __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg;
    __Vdlyvset__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v0 = 0U;
    __Vdlyvset__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v1 = 0U;
    __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg;
    __Vdlyvset__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0 = 0U;
    __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__i = 1U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__i = 2U;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__j = 0U;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__i = 1U;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__i = 2U;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__i = 3U;
    if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready_pipe) {
        __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg 
            = (1U & (IData)(__Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg));
    }
    if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready_pipe) 
         | (0U != (1U & ((~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg)) 
                         >> 1U))))) {
        __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg 
            = ((1U & (IData)(__Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg)) 
               | (2U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg) 
                        << 1U)));
        __Vdlyvval__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v0 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg
            [0U];
        __Vdlyvset__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v0 = 1U;
        __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg 
            = (2U & (IData)(__Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg));
    }
    if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready_pipe) 
         | (0U != (3U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg)))))) {
        __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg 
            = (2U & (IData)(__Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg));
        __Vdlyvval__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v1 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem
            [(0xffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg))];
        __Vdlyvset__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v1 = 1U;
        if (((~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__empty)) 
             & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__pipe_ready))) {
            __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg 
                = (0x1ffU & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg)));
            __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg 
                = (1U | (IData)(__Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg));
        }
    }
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v0 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v1 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [1U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v2 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [2U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v3 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [3U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v4 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [4U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v5 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [5U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v6 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [6U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v7 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [7U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v8 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [8U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v9 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [9U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v10 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0xaU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v11 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0xbU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v12 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0xcU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v13 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0xdU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v14 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0xeU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v15 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0xfU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v16 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x10U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v17 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x11U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v18 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x12U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v19 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x13U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v20 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x14U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v21 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x15U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v22 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x16U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v23 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x17U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v24 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x18U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v25 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x19U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v26 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x1aU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v27 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x1bU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v28 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x1cU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v29 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x1dU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v30 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x1eU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v31 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x1fU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v32 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x20U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v33 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x21U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v34 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x22U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v35 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x23U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v36 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x24U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v37 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x25U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v38 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x26U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v39 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x27U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v40 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x28U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v41 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x29U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v42 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x2aU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v43 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x2bU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v44 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x2cU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v45 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x2dU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v46 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x2eU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v47 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x2fU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v48 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x30U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v49 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x31U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v50 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x32U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v51 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x33U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v52 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x34U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v53 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x35U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v54 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x36U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v55 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x37U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v56 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x38U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v57 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x39U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v58 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x3aU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v59 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x3bU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v60 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x3cU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v61 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x3dU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v62 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x3eU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v63 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x3fU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v64 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x40U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v65 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x41U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v66 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x42U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v67 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x43U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v0 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v1 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [1U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v2 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [2U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v3 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [3U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v4 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [4U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v5 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [5U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v6 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [6U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v7 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [7U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v8 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [8U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v9 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [9U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v10 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0xaU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v11 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0xbU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v12 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0xcU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v13 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0xdU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v14 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0xeU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v15 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0xfU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v16 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x10U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v17 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x11U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v18 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x12U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v19 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x13U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v20 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x14U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v21 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x15U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v22 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x16U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v23 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x17U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v24 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x18U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v25 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x19U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v26 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x1aU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v27 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x1bU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v28 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x1cU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v29 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x1dU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v30 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x1eU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v31 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x1fU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v32 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x20U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v33 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x21U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v34 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x22U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v35 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x23U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v36 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x24U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v37 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x25U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v38 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x26U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v39 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x27U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v40 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x28U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v41 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x29U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v42 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x2aU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v43 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x2bU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v44 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x2cU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v45 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x2dU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v46 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x2eU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v47 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x2fU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v48 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x30U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v49 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x31U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v50 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x32U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v51 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x33U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v52 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x34U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v53 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x35U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v54 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x36U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v55 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x37U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v56 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x38U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v57 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x39U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v58 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x3aU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v59 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x3bU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v60 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x3cU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v61 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x3dU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v62 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x3eU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v63 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x3fU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v64 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x40U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v65 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x41U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v66 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x42U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v67 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x43U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v0 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v1 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [1U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v2 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [2U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v3 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [3U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v4 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [4U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v5 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [5U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v6 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [6U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v7 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [7U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v8 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [8U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v9 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [9U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v10 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0xaU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v11 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0xbU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v12 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0xcU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v13 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0xdU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v14 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0xeU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v15 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0xfU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v16 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x10U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v17 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x11U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v18 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x12U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v19 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x13U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v20 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x14U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v21 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x15U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v22 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x16U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v23 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x17U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v24 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x18U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v25 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x19U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v26 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x1aU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v27 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x1bU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v28 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x1cU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v29 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x1dU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v30 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x1eU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v31 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x1fU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v32 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x20U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v33 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x21U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v34 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x22U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v35 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x23U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v36 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x24U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v37 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x25U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v38 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x26U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v39 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x27U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v40 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x28U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v41 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x29U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v42 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x2aU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v43 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x2bU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v44 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x2cU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v45 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x2dU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v46 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x2eU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v47 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x2fU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v48 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x30U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v49 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x31U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v50 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x32U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v51 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x33U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v52 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x34U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v53 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x35U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v54 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x36U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v55 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x37U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v56 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x38U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v57 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x39U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v58 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x3aU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v59 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x3bU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v60 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x3cU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v61 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x3dU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v62 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x3eU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v63 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x3fU];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v64 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x40U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v65 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x41U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v66 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x42U];
    __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v67 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c
        [0x43U];
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_r 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_c;
    if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_input_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tkeep;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tlast;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tuser;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
    } else if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_temp_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tid_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tdest_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
    }
    if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata;
    } else if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
    }
    if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep;
    } else if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
    }
    if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tuser;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata;
    } else if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
    }
    if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdata;
    } else if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
    }
    if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->s_phy_axis_tuser;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->s_phy_axis_tdata;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->s_phy_axis_tkeep;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->s_phy_axis_tlast;
    } else if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
    }
    if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->s_phy_axis_tdata;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->s_phy_axis_tkeep;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->s_phy_axis_tlast;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->s_phy_axis_tuser;
    } else if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
    }
    if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__store_axis_input_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tuser;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tlast;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tkeep;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata;
    } else if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tid_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
    }
    if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__store_axis_input_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tuser;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tlast;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdata;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tkeep;
    } else if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__store_axis_temp_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tid_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tdest_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
    }
    if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__store_axis_input_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->s_tlp_axis_tuser;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->s_tlp_axis_tdata;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->s_tlp_axis_tkeep;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->s_tlp_axis_tlast;
    } else if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__store_axis_temp_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tid_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tdest_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
    }
    if (vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output) {
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tuser;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tkeep;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tlast;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tdata;
    } else if (vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output) {
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg 
            = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg 
            = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
    }
    if (vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__store_axis_int_to_output) {
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tid_reg 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tid_int;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdest_reg 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdest_int;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser_int;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata_int;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_int;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast_int;
    } else if (vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__store_axis_temp_to_output) {
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tid_reg 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tid_reg;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdest_reg 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdest_reg;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tuser_reg;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdata_reg;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tkeep_reg;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tlast_reg;
    }
    if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__store_axis_int_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tid_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tid_int;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdest_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdest_int;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser_int;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata_int;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_int;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast_int;
    } else if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__store_axis_temp_to_output) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tid_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tid_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdest_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdest_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tuser_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdata_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tkeep_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tlast_reg;
    }
    if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellout__arbiter_mux_inst__s_axis_tready))) {
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_hfeee7a96__0 
            = (0xffU & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdest);
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg 
            = ((0xffff00U & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg) 
               | (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_hfeee7a96__0));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_he9514f0d__0 
            = (0xffU & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tid);
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg 
            = ((0xffff00U & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg) 
               | (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_he9514f0d__0));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_ha89e13e9__0 
            = (7U & (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tuser));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg 
            = ((0x1f8U & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg)) 
               | (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_ha89e13e9__0));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h920da524__0 
            = (0xfU & (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tkeep));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg 
            = ((0xff0U & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg)) 
               | (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h920da524__0));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_heb9d8b35__0 
            = vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tdata[0U];
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdata_reg[0U] 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_heb9d8b35__0;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h0cc45ff0__0 
            = (1U & (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tlast));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg 
            = ((6U & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg)) 
               | (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h0cc45ff0__0));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h92e54e92__0 
            = (1U & (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tvalid));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg 
            = ((6U & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg)) 
               | (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h92e54e92__0));
    }
    if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellout__arbiter_mux_inst__s_axis_tready))) {
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_hfeee7a96__0 
            = (0xffU & (vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdest 
                        >> 8U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg 
            = ((0xff00ffU & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg) 
               | ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_hfeee7a96__0) 
                  << 8U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_he9514f0d__0 
            = (0xffU & (vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tid 
                        >> 8U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg 
            = ((0xff00ffU & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg) 
               | ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_he9514f0d__0) 
                  << 8U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_ha89e13e9__0 
            = (7U & ((IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tuser) 
                     >> 3U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg 
            = ((0x1c7U & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg)) 
               | ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_ha89e13e9__0) 
                  << 3U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h920da524__0 
            = (0xfU & ((IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tkeep) 
                       >> 4U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg 
            = ((0xf0fU & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg)) 
               | ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h920da524__0) 
                  << 4U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_heb9d8b35__0 
            = vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tdata[1U];
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdata_reg[1U] 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_heb9d8b35__0;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h0cc45ff0__0 
            = (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tlast) 
                     >> 1U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg 
            = ((5U & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg)) 
               | ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h0cc45ff0__0) 
                  << 1U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h92e54e92__0 
            = (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tvalid) 
                     >> 1U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg 
            = ((5U & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg)) 
               | ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h92e54e92__0) 
                  << 1U));
    }
    if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellout__arbiter_mux_inst__s_axis_tready))) {
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_hfeee7a96__0 
            = (0xffU & (vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdest 
                        >> 0x10U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg 
            = ((0xffffU & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg) 
               | ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_hfeee7a96__0) 
                  << 0x10U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_he9514f0d__0 
            = (0xffU & (vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tid 
                        >> 0x10U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg 
            = ((0xffffU & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg) 
               | ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_he9514f0d__0) 
                  << 0x10U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_ha89e13e9__0 
            = (7U & ((IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tuser) 
                     >> 6U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg 
            = ((0x3fU & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg)) 
               | ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_ha89e13e9__0) 
                  << 6U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h920da524__0 
            = (0xfU & ((IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tkeep) 
                       >> 8U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg 
            = ((0xffU & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg)) 
               | ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h920da524__0) 
                  << 8U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_heb9d8b35__0 
            = vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tdata[2U];
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdata_reg[2U] 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_heb9d8b35__0;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h0cc45ff0__0 
            = (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tlast) 
                     >> 2U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg 
            = ((3U & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg)) 
               | ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h0cc45ff0__0) 
                  << 2U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h92e54e92__0 
            = (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tvalid) 
                     >> 2U));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg 
            = ((3U & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg)) 
               | ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h92e54e92__0) 
                  << 2U));
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_from_tlp_r 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__fc_start_r 
        = ((~ (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__rst)) 
           & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__fc_start_c));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_early;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__s_axis_tready_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__s_axis_tready_early;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__depth_commit_reg 
        = (0x1ffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_commit_reg) 
                     - (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_next;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__s_axis_tready_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__s_axis_tready_early;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__free_retry_r 
        = ((~ (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__rst)) 
           & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__free_retry_c));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_r 
        = ((~ (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__rst)) 
           & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_c));
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_reg 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_reg 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_c_stored_r 
        = ((~ (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__rst)) 
           & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_c_stored_c));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_p_stored_r 
        = ((~ (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__rst)) 
           & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_p_stored_c));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_np_stored_r 
        = ((~ (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__rst)) 
           & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_np_stored_c));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_c_stored_r 
        = ((~ (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__rst)) 
           & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_c_stored_c));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_np_stored_r 
        = ((~ (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__rst)) 
           & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_np_stored_c));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_p_stored_r 
        = ((~ (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__rst)) 
           & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_p_stored_c));
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_r 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_c;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_r 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_c;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_r 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_c;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__depth_reg 
        = (0x1ffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg) 
                     - (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_pd_r 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_pd_c;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_ph_r 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_ph_c;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_npd_r 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_npd_c;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_nph_r 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_nph_c;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_ack_r 
        = ((~ (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__rst)) 
           & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_ack_c));
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_early;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_next;
    if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready) 
         & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid))) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_frame_reg 
            = (1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast)));
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r 
        = ((~ (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__rst)) 
           & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r 
        = ((~ (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__rst)) 
           & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r 
        = ((~ (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__rst)) 
           & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c));
    if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellout__arbiter_mux_inst__s_axis_tready))) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg 
            = ((0xff00U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg)) 
               | (0xffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdest)));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg 
            = ((0xff00U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg)) 
               | (0xffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tid)));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg 
            = ((0xf0U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg)) 
               | (0xfU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tkeep)));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdata_reg 
            = ((0xffffffff00000000ULL & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdata_reg) 
               | (IData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tdata)));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT____Vlvbound_h3eeb63f4__0 
            = (7U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tuser));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg 
            = ((0x38U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg)) 
               | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT____Vlvbound_h3eeb63f4__0));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg 
            = ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg)) 
               | (1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tlast)));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg 
            = ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg)) 
               | (1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tvalid)));
    }
    if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellout__arbiter_mux_inst__s_axis_tready))) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg 
            = ((0xffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg)) 
               | (0xff00U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdest)));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg 
            = ((0xffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg)) 
               | (0xff00U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tid)));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg 
            = ((0xfU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg)) 
               | (0xf0U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tkeep)));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdata_reg 
            = ((0xffffffffULL & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdata_reg) 
               | ((QData)((IData)((IData)((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tdata 
                                           >> 0x20U)))) 
                  << 0x20U));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT____Vlvbound_h3eeb63f4__0 
            = (7U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tuser) 
                     >> 3U));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg 
            = ((7U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg)) 
               | ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT____Vlvbound_h3eeb63f4__0) 
                  << 3U));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg 
            = ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg)) 
               | (2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tlast)));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg 
            = ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg)) 
               | (2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tvalid)));
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__overflow_reg = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__bad_frame_reg = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__good_frame_reg = 0U;
    if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready) 
         & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid))) {
        if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full_wr) 
             | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__drop_frame_reg))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__drop_frame_reg = 1U;
            if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast) {
                __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_commit_reg;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__drop_frame_reg = 0U;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__overflow_reg = 1U;
            }
        } else {
            __Vdlyvval__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0 
                = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis;
            __Vdlyvset__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0 = 1U;
            __Vdlyvdim0__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0 
                = (0xffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg));
            __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg 
                = (0x1ffU & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg)));
            if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast) {
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__send_frame_reg 
                    = (1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast)));
                if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast) 
                     & (0U != (1U & (~ (1U ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser))))))) {
                    __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg 
                        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_commit_reg;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__bad_frame_reg = 1U;
                } else {
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_commit_reg 
                        = (0x1ffU & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg)));
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__good_frame_reg 
                        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast;
                }
            }
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_r 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_c;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_early;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_r 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_c;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tvalid_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__s_axis_tready_reg 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__s_axis_tready_early;
    if (vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__rst) {
        __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg = 0U;
        __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dll_packet_r = 0ULL;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_transmit_seq_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dll_packet_r = 0ULL;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mark_frame_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r = 0xffffffffU;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__timer_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__store_seq_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_r = 1U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_r = 0x10U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__s_axis_tready_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__s_axis_tready_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__curr_state = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__curr_state = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__curr_state = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__curr_state = 0U;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_frame_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r = 0ULL;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credits_consumed_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credits_consumed_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credits_consumed_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__curr_state = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state = 0U;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r = 0U;
        __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_commit_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__drop_frame_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__send_frame_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__overflow_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__bad_frame_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__good_frame_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_curr_state = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_r = 1U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_r = 0x10U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_r = 1U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_r = 0x10U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__seq_count_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__curr_state = 0U;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r = 0xffffffffU;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__s_axis_tready_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r = 0xffffffffU;
    } else {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dll_packet_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dll_packet_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_transmit_seq_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_transmit_seq_c;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dll_packet_r 
            = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dll_packet_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__timer_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__timer_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__store_seq_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__store_seq_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__curr_state 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__next_state;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__curr_state 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__next_state;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__curr_state 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__next_state;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__curr_state 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__next_state;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credits_consumed_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credits_consumed_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credits_consumed_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credits_consumed_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credits_consumed_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credits_consumed_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__curr_state 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_state;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_state;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_curr_state 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_next_state;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__next_state;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_c;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r 
            = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_c;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__seq_count_r 
            = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__seq_count_c;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__curr_state 
            = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__next_state;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_c;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state;
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_c;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg 
        = __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg;
    if (__Vdlyvset__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v0) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg[1U] 
            = __Vdlyvval__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v0;
    }
    if (__Vdlyvset__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v1) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg[0U] 
            = __Vdlyvval__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v1;
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[1U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v1;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[2U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v2;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[3U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v3;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[4U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v4;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[5U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v5;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[6U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v6;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[7U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v7;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[8U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v8;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[9U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v9;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0xaU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v10;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0xbU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v11;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0xcU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v12;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0xdU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v13;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0xeU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v14;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0xfU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v15;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x10U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v16;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x11U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v17;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x12U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v18;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x13U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v19;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x14U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v20;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x15U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v21;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x16U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v22;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x17U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v23;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x18U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v24;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x19U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v25;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x1aU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v26;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x1bU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v27;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x1cU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v28;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x1dU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v29;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x1eU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v30;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x1fU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v31;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x20U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v32;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x21U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v33;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x22U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v34;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x23U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v35;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x24U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v36;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x25U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v37;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x26U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v38;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x27U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v39;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x28U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v40;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x29U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v41;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x2aU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v42;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x2bU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v43;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x2cU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v44;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x2dU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v45;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x2eU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v46;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x2fU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v47;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x30U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v48;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x31U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v49;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x32U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v50;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x33U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v51;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x34U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v52;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x35U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v53;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x36U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v54;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x37U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v55;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x38U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v56;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x39U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v57;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x3aU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v58;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x3bU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v59;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x3cU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v60;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x3dU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v61;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x3eU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v62;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x3fU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v63;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x40U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v64;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x41U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v65;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x42U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v66;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x43U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v67;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[1U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v1;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[2U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v2;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[3U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v3;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[4U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v4;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[5U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v5;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[6U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v6;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[7U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v7;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[8U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v8;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[9U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v9;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0xaU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v10;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0xbU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v11;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0xcU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v12;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0xdU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v13;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0xeU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v14;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0xfU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v15;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x10U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v16;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x11U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v17;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x12U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v18;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x13U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v19;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x14U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v20;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x15U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v21;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x16U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v22;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x17U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v23;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x18U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v24;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x19U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v25;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x1aU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v26;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x1bU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v27;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x1cU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v28;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x1dU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v29;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x1eU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v30;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x1fU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v31;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x20U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v32;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x21U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v33;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x22U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v34;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x23U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v35;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x24U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v36;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x25U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v37;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x26U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v38;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x27U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v39;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x28U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v40;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x29U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v41;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x2aU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v42;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x2bU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v43;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x2cU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v44;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x2dU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v45;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x2eU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v46;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x2fU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v47;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x30U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v48;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x31U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v49;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x32U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v50;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x33U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v51;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x34U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v52;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x35U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v53;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x36U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v54;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x37U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v55;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x38U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v56;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x39U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v57;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x3aU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v58;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x3bU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v59;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x3cU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v60;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x3dU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v61;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x3eU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v62;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x3fU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v63;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x40U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v64;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x41U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v65;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x42U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v66;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x43U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v67;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[1U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v1;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[2U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v2;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[3U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v3;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[4U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v4;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[5U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v5;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[6U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v6;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[7U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v7;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[8U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v8;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[9U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v9;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0xaU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v10;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0xbU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v11;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0xcU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v12;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0xdU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v13;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0xeU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v14;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0xfU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v15;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x10U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v16;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x11U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v17;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x12U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v18;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x13U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v19;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x14U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v20;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x15U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v21;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x16U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v22;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x17U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v23;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x18U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v24;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x19U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v25;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x1aU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v26;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x1bU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v27;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x1cU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v28;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x1dU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v29;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x1eU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v30;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x1fU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v31;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x20U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v32;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x21U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v33;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x22U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v34;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x23U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v35;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x24U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v36;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x25U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v37;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x26U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v38;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x27U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v39;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x28U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v40;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x29U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v41;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x2aU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v42;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x2bU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v43;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x2cU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v44;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x2dU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v45;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x2eU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v46;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x2fU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v47;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x30U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v48;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x31U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v49;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x32U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v50;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x33U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v51;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x34U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v52;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x35U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v53;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x36U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v54;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x37U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v55;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x38U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v56;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x39U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v57;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x3aU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v58;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x3bU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v59;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x3cU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v60;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x3dU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v61;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x3eU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v62;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x3fU] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v63;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x40U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v64;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x41U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v65;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x42U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v66;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[0x43U] 
        = __Vdlyvval__pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r__v67;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg 
        = __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg;
    if (__Vdlyvset__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem[__Vdlyvdim0__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0] 
            = __Vdlyvval__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0;
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg 
        = __Vdly__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg;
    vlSelf->m_tlp_axis_tvalid = (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg) 
                                       >> 1U));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg
        [1U];
    vlSelf->m_tlp_axis_tdata = (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg
                                       [1U]);
    vlSelf->m_tlp_axis_tkeep = (0xfU & (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg
                                                [1U] 
                                                >> 0x20U)));
    vlSelf->m_tlp_axis_tlast = (1U & (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg
                                              [1U] 
                                              >> 0x24U)));
    vlSelf->m_tlp_axis_tuser = (7U & (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg
                                              [1U] 
                                              >> 0x25U)));
    if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_input_to_temp) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tkeep;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tlast;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tuser;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
    }
    if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata;
    }
    if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep;
    }
    if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tuser;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata;
    }
    if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdata;
    }
    if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg 
            = vlSelf->s_phy_axis_tuser;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg 
            = vlSelf->s_phy_axis_tdata;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg 
            = vlSelf->s_phy_axis_tkeep;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg 
            = vlSelf->s_phy_axis_tlast;
    }
    if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg 
            = vlSelf->s_phy_axis_tdata;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg 
            = vlSelf->s_phy_axis_tkeep;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg 
            = vlSelf->s_phy_axis_tlast;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg 
            = vlSelf->s_phy_axis_tuser;
    }
    if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tuser;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tlast;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tkeep;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata;
    }
    if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__store_axis_input_to_temp) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tuser;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tlast;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdata;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tkeep;
    }
    if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__store_axis_input_to_temp) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg 
            = vlSelf->s_tlp_axis_tuser;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg 
            = vlSelf->s_tlp_axis_tdata;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg 
            = vlSelf->s_tlp_axis_tkeep;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg 
            = vlSelf->s_tlp_axis_tlast;
    }
    if (vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp) {
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = 0U;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tuser;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tkeep;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tlast;
        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tdata;
    }
    if (vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__store_axis_int_to_temp) {
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tid_reg 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tid_int;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdest_reg 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdest_int;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser_int;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata_int;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_int;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast_int;
    }
    if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__store_axis_int_to_temp) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tid_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tid_int;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdest_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdest_int;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tuser_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser_int;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdata_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata_int;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tkeep_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_int;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tlast_reg 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast_int;
    }
    vlSelf->m_phy_axis_tuser = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser_reg;
    vlSelf->m_phy_axis_tdata = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata_reg;
    vlSelf->m_phy_axis_tkeep = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_reg;
    vlSelf->m_phy_axis_tlast = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tuser 
        = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg) 
            << 6U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg) 
                       << 3U) | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tkeep 
        = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg) 
            << 8U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg) 
                       << 4U) | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_reg)));
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tlast 
        = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg) 
            << 2U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg) 
                       << 1U) | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast_reg)));
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dll_packet_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dll_packet_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_transmit_seq_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_transmit_seq_r;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dll_packet_c 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dll_packet_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xfffeU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (1U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                    >> 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xfeffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x100U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                        >> 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xfffdU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (2U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                    >> 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xfdffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x200U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                        >> 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xfffbU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (4U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                    >> 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xfbffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x400U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                        >> 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xfff7U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (8U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                    >> 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xf7ffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x800U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                        >> 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xffefU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x10U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                       << 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xefffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x1000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                         << 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xffdfU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x20U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                       << 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xdfffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x2000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                         << 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xffbfU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x40U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                       << 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xbfffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x4000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                         << 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xff7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x80U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                       << 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0x7fffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x8000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                         << 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xfffeU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r) 
                    >> 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xfeffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x100U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r) 
                        >> 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xfffdU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (2U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r) 
                    >> 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xfdffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x200U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r) 
                        >> 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xfffbU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (4U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r) 
                    >> 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xfbffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x400U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r) 
                        >> 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xfff7U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (8U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r) 
                    >> 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xf7ffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x800U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r) 
                        >> 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xffefU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x10U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r) 
                       << 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xefffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x1000U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r) 
                         << 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xffdfU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x20U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r) 
                       << 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xdfffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x2000U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r) 
                         << 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xffbfU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x40U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r) 
                       << 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xbfffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x4000U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r) 
                         << 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xff7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x80U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r) 
                       << 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0x7fffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x8000U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r) 
                         << 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__start_flow_control 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__fc_start_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_depth_commit 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__depth_commit_reg) 
           << 2U);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_err_o 
        = (0U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_r));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_next 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->s_tlp_axis_tready = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_c 
        = ((3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_c)) 
           | (4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_r)));
    if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__curr_state))) {
        if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__curr_state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__curr_state)))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_c 
                    = (4U | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_c));
            }
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_c 
        = ((5U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_c)) 
           | (2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_r)));
    if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__curr_state))) {
        if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__curr_state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__curr_state)))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_c 
                    = (2U | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_c));
            }
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_c 
        = ((6U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_c)) 
           | (1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_r)));
    if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__curr_state))) {
        if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__curr_state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__curr_state)))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_c 
                    = (1U | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_c));
            }
        }
    }
    if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__free_retry_r) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk2__DOT__i = 1U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk2__DOT__i = 2U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk2__DOT__i = 3U;
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_r;
    vlSelf->m_phy_axis_tvalid = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_r;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_next 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant_valid 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant_valid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_values_stored_o 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_np_stored_r) 
           & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_c_stored_r) 
              & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_p_stored_r)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_values_stored_o 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_np_stored_r) 
           & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_c_stored_r) 
              & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_p_stored_r)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_valid = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_valid = 0U;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant_encoded 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tdata 
        = ((0x5fU >= (0x7fU & ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg) 
                               << 5U))) ? (((0U == 
                                             (0x1fU 
                                              & ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg) 
                                                 << 5U)))
                                             ? 0U : 
                                            (vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdata_reg[
                                             (((IData)(0x1fU) 
                                               + (0x7fU 
                                                  & ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg) 
                                                     << 5U))) 
                                              >> 5U)] 
                                             << ((IData)(0x20U) 
                                                 - 
                                                 (0x1fU 
                                                  & ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg) 
                                                     << 5U))))) 
                                           | (vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdata_reg[
                                              (3U & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg))] 
                                              >> (0x1fU 
                                                  & ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg) 
                                                     << 5U))))
            : 0U);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tkeep 
        = ((0xbU >= (0xfU & ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg) 
                             << 2U))) ? (0xfU & ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg) 
                                                 >> 
                                                 (0xfU 
                                                  & ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg) 
                                                     << 2U))))
            : 0U);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tlast 
        = ((2U >= (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg)) 
           & ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg) 
              >> (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg)));
    if ((0x17U >= (0x1fU & ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg) 
                            << 3U)))) {
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tdest 
            = (0xffU & (vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg 
                        >> (0x1fU & ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg) 
                                     << 3U))));
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tid 
            = (0xffU & (vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg 
                        >> (0x1fU & ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg) 
                                     << 3U))));
    } else {
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tdest = 0U;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tid = 0U;
    }
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tuser 
        = ((8U >= (0xfU & ((IData)(3U) * (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg))))
            ? (7U & ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg) 
                     >> (0xfU & ((IData)(3U) * (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg)))))
            : 0U);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant_encoded 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_depth 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__depth_reg) 
           << 2U);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__start_flow_control_ack 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_ack_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_available_o 
        = (7U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_c = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_np_stored_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_np_stored_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_np_stored_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_np_stored_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_p_stored_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_p_stored_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_c_stored_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_c_stored_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_c_stored_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_c_stored_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_p_stored_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_p_stored_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_acknack_o = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_vld_o = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_o = 0U;
    if ((0U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__curr_state))) {
        if ((1U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__curr_state))) {
            if ((2U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__curr_state))) {
                if ((1U & (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                   >> 7U)))) {
                    if ((1U & (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                       >> 6U)))) {
                        if ((1U & (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                           >> 5U)))) {
                            if ((1U & (~ (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_c = 1U;
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_c_stored_c = 1U;
                                                vlSelf->__Vtask_get_fc_values__6__flow_control_in 
                                                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                                vlSelf->__Vtask_get_fc_values__6__hdr_fc_out 
                                                    = 
                                                    ((0xfcU 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__6__flow_control_in 
                                                                  >> 8U)) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__6__flow_control_in 
                                                                   >> 0x16U))));
                                                vlSelf->__Vtask_get_fc_values__6__data_fc_out 
                                                    = 
                                                    ((0xf00U 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__6__flow_control_in 
                                                                  >> 0x10U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__6__flow_control_in 
                                                                   >> 0x18U))));
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_c 
                                                    = vlSelf->__Vtask_get_fc_values__6__hdr_fc_out;
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_c 
                                                    = vlSelf->__Vtask_get_fc_values__6__data_fc_out;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                        if ((1U & (~ (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                              >> 5U))))) {
                            if ((1U & (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                               >> 4U)))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_np_stored_c = 1U;
                                                vlSelf->__Vtask_get_fc_values__7__flow_control_in 
                                                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                                vlSelf->__Vtask_get_fc_values__7__hdr_fc_out 
                                                    = 
                                                    ((0xfcU 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__7__flow_control_in 
                                                                  >> 8U)) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__7__flow_control_in 
                                                                   >> 0x16U))));
                                                vlSelf->__Vtask_get_fc_values__7__data_fc_out 
                                                    = 
                                                    ((0xf00U 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__7__flow_control_in 
                                                                  >> 0x10U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__7__flow_control_in 
                                                                   >> 0x18U))));
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_c 
                                                    = vlSelf->__Vtask_get_fc_values__7__hdr_fc_out;
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_c 
                                                    = vlSelf->__Vtask_get_fc_values__7__data_fc_out;
                                            }
                                        }
                                    }
                                }
                            }
                            if ((1U & (~ (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_p_stored_c = 1U;
                                                vlSelf->__Vtask_get_fc_values__8__flow_control_in 
                                                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                                vlSelf->__Vtask_get_fc_values__8__hdr_fc_out 
                                                    = 
                                                    ((0xfcU 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__8__flow_control_in 
                                                                  >> 8U)) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__8__flow_control_in 
                                                                   >> 0x16U))));
                                                vlSelf->__Vtask_get_fc_values__8__data_fc_out 
                                                    = 
                                                    ((0xf00U 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__8__flow_control_in 
                                                                  >> 0x10U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__8__flow_control_in 
                                                                   >> 0x18U))));
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_c 
                                                    = vlSelf->__Vtask_get_fc_values__8__hdr_fc_out;
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_c 
                                                    = vlSelf->__Vtask_get_fc_values__8__data_fc_out;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    } else {
                        if ((1U & (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                           >> 5U)))) {
                            if ((1U & (~ (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_c = 1U;
                                                vlSelf->__Vtask_get_fc_values__9__flow_control_in 
                                                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                                vlSelf->__Vtask_get_fc_values__9__hdr_fc_out 
                                                    = 
                                                    ((0xfcU 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__9__flow_control_in 
                                                                  >> 8U)) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__9__flow_control_in 
                                                                   >> 0x16U))));
                                                vlSelf->__Vtask_get_fc_values__9__data_fc_out 
                                                    = 
                                                    ((0xf00U 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__9__flow_control_in 
                                                                  >> 0x10U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__9__flow_control_in 
                                                                   >> 0x18U))));
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_c 
                                                    = vlSelf->__Vtask_get_fc_values__9__hdr_fc_out;
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_c 
                                                    = vlSelf->__Vtask_get_fc_values__9__data_fc_out;
                                            }
                                        }
                                    }
                                }
                            }
                        } else if ((1U & (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U)))) {
                            if ((1U & (~ (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 3U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 2U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 1U))))) {
                                        if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_c = 1U;
                                        }
                                    }
                                }
                            }
                        } else if ((1U & (~ (IData)(
                                                    (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                     >> 3U))))) {
                            if ((1U & (~ (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 2U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 1U))))) {
                                    if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_c = 1U;
                                    }
                                }
                            }
                        }
                        if ((1U & (~ (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                              >> 5U))))) {
                            if ((1U & (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                               >> 4U)))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->__Vtask_get_fc_values__10__flow_control_in 
                                                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                                vlSelf->__Vtask_get_fc_values__10__hdr_fc_out 
                                                    = 
                                                    ((0xfcU 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__10__flow_control_in 
                                                                  >> 8U)) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__10__flow_control_in 
                                                                   >> 0x16U))));
                                                vlSelf->__Vtask_get_fc_values__10__data_fc_out 
                                                    = 
                                                    ((0xf00U 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__10__flow_control_in 
                                                                  >> 0x10U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__10__flow_control_in 
                                                                   >> 0x18U))));
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_c 
                                                    = vlSelf->__Vtask_get_fc_values__10__hdr_fc_out;
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_c 
                                                    = vlSelf->__Vtask_get_fc_values__10__data_fc_out;
                                            }
                                        }
                                    }
                                }
                            }
                            if ((1U & (~ (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->__Vtask_get_fc_values__11__flow_control_in 
                                                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                                vlSelf->__Vtask_get_fc_values__11__hdr_fc_out 
                                                    = 
                                                    ((0xfcU 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__11__flow_control_in 
                                                                  >> 8U)) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__11__flow_control_in 
                                                                   >> 0x16U))));
                                                vlSelf->__Vtask_get_fc_values__11__data_fc_out 
                                                    = 
                                                    ((0xf00U 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__11__flow_control_in 
                                                                  >> 0x10U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__11__flow_control_in 
                                                                   >> 0x18U))));
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_c 
                                                    = vlSelf->__Vtask_get_fc_values__11__hdr_fc_out;
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_c 
                                                    = vlSelf->__Vtask_get_fc_values__11__data_fc_out;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                } else if ((1U & (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                          >> 6U)))) {
                    if ((1U & (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                       >> 5U)))) {
                        if ((1U & (~ (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                              >> 4U))))) {
                            if ((1U & (~ (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 3U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 2U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 1U))))) {
                                        if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                            vlSelf->__Vtask_get_fc_values__12__flow_control_in 
                                                = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                            vlSelf->__Vtask_get_fc_values__12__hdr_fc_out 
                                                = (
                                                   (0xfcU 
                                                    & ((IData)(
                                                               (vlSelf->__Vtask_get_fc_values__12__flow_control_in 
                                                                >> 8U)) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & (IData)(
                                                                (vlSelf->__Vtask_get_fc_values__12__flow_control_in 
                                                                 >> 0x16U))));
                                            vlSelf->__Vtask_get_fc_values__12__data_fc_out 
                                                = (
                                                   (0xf00U 
                                                    & ((IData)(
                                                               (vlSelf->__Vtask_get_fc_values__12__flow_control_in 
                                                                >> 0x10U)) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & (IData)(
                                                                (vlSelf->__Vtask_get_fc_values__12__flow_control_in 
                                                                 >> 0x18U))));
                                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_c 
                                                = vlSelf->__Vtask_get_fc_values__12__hdr_fc_out;
                                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_c 
                                                = vlSelf->__Vtask_get_fc_values__12__data_fc_out;
                                        }
                                    }
                                }
                            }
                        }
                    }
                    if ((1U & (~ (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                          >> 5U))))) {
                        if ((1U & (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                           >> 4U)))) {
                            if ((1U & (~ (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 3U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 2U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 1U))))) {
                                        if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                            vlSelf->__Vtask_get_fc_values__13__flow_control_in 
                                                = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                            vlSelf->__Vtask_get_fc_values__13__hdr_fc_out 
                                                = (
                                                   (0xfcU 
                                                    & ((IData)(
                                                               (vlSelf->__Vtask_get_fc_values__13__flow_control_in 
                                                                >> 8U)) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & (IData)(
                                                                (vlSelf->__Vtask_get_fc_values__13__flow_control_in 
                                                                 >> 0x16U))));
                                            vlSelf->__Vtask_get_fc_values__13__data_fc_out 
                                                = (
                                                   (0xf00U 
                                                    & ((IData)(
                                                               (vlSelf->__Vtask_get_fc_values__13__flow_control_in 
                                                                >> 0x10U)) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & (IData)(
                                                                (vlSelf->__Vtask_get_fc_values__13__flow_control_in 
                                                                 >> 0x18U))));
                                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_c 
                                                = vlSelf->__Vtask_get_fc_values__13__hdr_fc_out;
                                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_c 
                                                = vlSelf->__Vtask_get_fc_values__13__data_fc_out;
                                        }
                                    }
                                }
                            }
                        }
                        if ((1U & (~ (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                              >> 4U))))) {
                            if ((1U & (~ (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 3U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 2U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 1U))))) {
                                        if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                            vlSelf->__Vtask_get_fc_values__14__flow_control_in 
                                                = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                            vlSelf->__Vtask_get_fc_values__14__hdr_fc_out 
                                                = (
                                                   (0xfcU 
                                                    & ((IData)(
                                                               (vlSelf->__Vtask_get_fc_values__14__flow_control_in 
                                                                >> 8U)) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & (IData)(
                                                                (vlSelf->__Vtask_get_fc_values__14__flow_control_in 
                                                                 >> 0x16U))));
                                            vlSelf->__Vtask_get_fc_values__14__data_fc_out 
                                                = (
                                                   (0xf00U 
                                                    & ((IData)(
                                                               (vlSelf->__Vtask_get_fc_values__14__flow_control_in 
                                                                >> 0x10U)) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & (IData)(
                                                                (vlSelf->__Vtask_get_fc_values__14__flow_control_in 
                                                                 >> 0x18U))));
                                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_c 
                                                = vlSelf->__Vtask_get_fc_values__14__hdr_fc_out;
                                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_c 
                                                = vlSelf->__Vtask_get_fc_values__14__data_fc_out;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
                if ((1U & (~ (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                      >> 7U))))) {
                    if ((1U & (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                       >> 6U)))) {
                        if ((1U & (~ (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                              >> 5U))))) {
                            if ((1U & (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                               >> 4U)))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_np_stored_c = 1U;
                                            }
                                        }
                                    }
                                }
                            }
                            if ((1U & (~ (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_p_stored_c = 1U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                        if ((1U & (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                           >> 5U)))) {
                            if ((1U & (~ (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_c_stored_c = 1U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                    if ((1U & (~ (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                          >> 6U))))) {
                        if ((1U & (~ (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                              >> 5U))))) {
                            if ((1U & (~ (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_acknack_o = 1U;
                                            }
                                        }
                                    }
                                }
                            }
                            if ((1U & (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                               >> 4U)))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_vld_o = 1U;
                                                vlSelf->__Vfunc_get_ack_nack_seq__15__ack_nack_in 
                                                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                                vlSelf->__Vfunc_get_ack_nack_seq__15__Vfuncout 
                                                    = 
                                                    ((0xf00U 
                                                      & ((IData)(
                                                                 (vlSelf->__Vfunc_get_ack_nack_seq__15__ack_nack_in 
                                                                  >> 0x10U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (IData)(
                                                                  (vlSelf->__Vfunc_get_ack_nack_seq__15__ack_nack_in 
                                                                   >> 0x18U))));
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_o 
                                                    = vlSelf->__Vfunc_get_ack_nack_seq__15__Vfuncout;
                                            }
                                        }
                                    }
                                }
                            } else if ((1U & (~ (IData)(
                                                        (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                         >> 3U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 2U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 1U))))) {
                                        if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_vld_o = 1U;
                                            vlSelf->__Vfunc_get_ack_nack_seq__16__ack_nack_in 
                                                = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                            vlSelf->__Vfunc_get_ack_nack_seq__16__Vfuncout 
                                                = (
                                                   (0xf00U 
                                                    & ((IData)(
                                                               (vlSelf->__Vfunc_get_ack_nack_seq__16__ack_nack_in 
                                                                >> 0x10U)) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & (IData)(
                                                                (vlSelf->__Vfunc_get_ack_nack_seq__16__ack_nack_in 
                                                                 >> 0x18U))));
                                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_o 
                                                = vlSelf->__Vfunc_get_ack_nack_seq__16__Vfuncout;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tready = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_reg;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tvalid 
        = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
            << 2U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                       << 1U) | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_r;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__fc_start_c = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast = 0U;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__acknowledge 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg) 
           & ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg) 
              & ((- (IData)((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg))) 
                 & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg))));
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tvalid 
        = ((2U >= (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg)) 
           & ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg) 
              >> (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg)));
    vlSelf->pcie_datalink_layer__DOT____Vcellout__arbiter_mux_inst__s_axis_tready 
        = (7U & ((~ (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg)) 
                 | ((- (IData)((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg))) 
                    & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tdest 
        = (0xffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg) 
                    >> (0xfU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg) 
                                << 3U))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tid 
        = (0xffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg) 
                    >> (0xfU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg) 
                                << 3U))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tkeep 
        = (0xfU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg) 
                   >> (7U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg) 
                             << 2U))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tdata 
        = (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdata_reg 
                   >> (0x3fU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg) 
                                << 5U))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tuser 
        = ((5U >= (7U & ((IData)(3U) * (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg))))
            ? (7U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg) 
                     >> (7U & ((IData)(3U) * (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg)))))
            : 0U);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tlast 
        = (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg) 
                 >> (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_overflow 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__overflow_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_bad_frame 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__bad_frame_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_good_frame 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__good_frame_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__empty 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg) 
           == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_commit_reg));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full_wr 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg) 
           == (0x100U ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_commit_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg) 
           == (0x100U ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__acknowledge 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg) 
           & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg) 
              & ((- (IData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg))) 
                 & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tvalid 
        = (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg) 
                 >> (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellout__arbiter_mux_inst__s_axis_tready 
        = (3U & ((~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg)) 
                 | ((- (IData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg))) 
                    & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_nullified 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xfffeU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                    >> 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xfeffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x100U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                        >> 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xfffdU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (2U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                    >> 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xfdffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x200U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                        >> 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xfffbU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (4U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                    >> 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xfbffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x400U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                        >> 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xfff7U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (8U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                    >> 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xf7ffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x800U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                        >> 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xffefU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x10U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                       << 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xefffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x1000U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                         << 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xffdfU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x20U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                       << 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xdfffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x2000U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                         << 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xffbfU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x40U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                       << 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xbfffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x4000U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                         << 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xff7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x80U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                       << 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0x7fffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x8000U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                         << 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__nph_credits_consumed 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__npd_credits_consumed 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__ph_credits_consumed 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__pd_credits_consumed 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__data 
        = (0xffU & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0U));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__data 
        = (0xffU & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 8U));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__data 
        = (0xffU & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0x10U));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__data 
        = (0xffU & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0x18U));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_32((0x90000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_32((0x28000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_32((0x50000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_32((0x280000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_32((0xc0000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_16((0x2800U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_32((0x500000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_32((0x900000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_32((0xc00000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->__VdfgTmp_h6d4ede94__0 = (1U & VL_REDXOR_8(
                                                       (0x71U 
                                                        & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->__VdfgTmp_h871bedfc__0 = (1U & (~ (1U & 
                                               VL_REDXOR_8(
                                                           (0xaeU 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)))));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_16((0x5000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_8((0x28U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_16((0x9000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_16((0xc000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0 
        = (1U & VL_REDXOR_8((0x38U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_8((0x50U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_8((0x90U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_8((0xc0U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tdata[0U] 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata_reg;
    vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tdata[1U] 
        = (IData)((((QData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                    << 0x20U) | (QData)((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tdata[2U] 
        = (IData)(((((QData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                     << 0x20U) | (QData)((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                   >> 0x20U));
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed 
        = ((0xfffeU & (IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed)) 
           | (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r) 
                    >> 7U)));
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed 
        = ((0xfeffU & (IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed)) 
           | (0x100U & ((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r) 
                        >> 7U)));
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed 
        = ((0xfffdU & (IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed)) 
           | (2U & ((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r) 
                    >> 5U)));
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed 
        = ((0xfdffU & (IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed)) 
           | (0x200U & ((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r) 
                        >> 5U)));
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed 
        = ((0xfffbU & (IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed)) 
           | (4U & ((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r) 
                    >> 3U)));
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed 
        = ((0xfbffU & (IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed)) 
           | (0x400U & ((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r) 
                        >> 3U)));
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed 
        = ((0xfff7U & (IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed)) 
           | (8U & ((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r) 
                    >> 1U)));
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed 
        = ((0xf7ffU & (IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed)) 
           | (0x800U & ((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r) 
                        >> 1U)));
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed 
        = ((0xffefU & (IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed)) 
           | (0x10U & ((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r) 
                       << 1U)));
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed 
        = ((0xefffU & (IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed)) 
           | (0x1000U & ((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r) 
                         << 1U)));
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed 
        = ((0xffdfU & (IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed)) 
           | (0x20U & ((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r) 
                       << 3U)));
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed 
        = ((0xdfffU & (IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed)) 
           | (0x2000U & ((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r) 
                         << 3U)));
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed 
        = ((0xffbfU & (IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed)) 
           | (0x40U & ((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r) 
                       << 5U)));
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed 
        = ((0xbfffU & (IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed)) 
           | (0x4000U & ((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r) 
                         << 5U)));
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed 
        = ((0xff7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed)) 
           | (0x80U & ((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r) 
                       << 7U)));
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed 
        = ((0x7fffU & (IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed)) 
           | (0x8000U & ((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r) 
                         << 7U)));
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc2_values_sent_o = 0U;
    if ((0x10U & (IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__curr_state))) {
        if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__curr_state) 
                      >> 3U)))) {
            if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__curr_state) 
                          >> 2U)))) {
                if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__curr_state) 
                              >> 1U)))) {
                    if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__curr_state))) {
                        vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc2_values_sent_o = 1U;
                    }
                }
            }
        }
    }
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcIn 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffffffeU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (1U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                    >> 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffffeffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x100U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                        >> 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffeffffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x10000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                          >> 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfeffffffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x1000000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                            >> 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffffffdU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (2U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                    >> 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffffdffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x200U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                        >> 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffdffffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x20000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                          >> 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfdffffffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x2000000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                            >> 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffffffbU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (4U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                    >> 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffffbffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x400U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                        >> 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffbffffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x40000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                          >> 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfbffffffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x4000000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                            >> 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffffff7U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (8U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                    >> 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffff7ffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x800U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                        >> 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfff7ffffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x80000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                          >> 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xf7ffffffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x8000000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                            >> 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffffffefU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x10U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                       << 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffffefffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x1000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                         << 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffefffffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x100000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                           << 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xefffffffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x10000000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                             << 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffffffdfU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x20U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                       << 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffffdfffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x2000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                         << 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffdfffffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x200000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                           << 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xdfffffffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x20000000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                             << 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffffffbfU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x40U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                       << 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffffbfffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x4000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                         << 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffbfffffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x400000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                           << 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xbfffffffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x40000000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                             << 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffffff7fU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x80U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                       << 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffff7fffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x8000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                         << 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xff7fffffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x800000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                           << 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0x7fffffffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x80000000U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                             << 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_habd34d5d__0 
        = (1U & VL_REDXOR_32((0x6000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hd7aa8e56__0 
        = (1U & VL_REDXOR_32((0xd000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0 
        = (1U & VL_REDXOR_32((0x3000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__seq_num_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ackd_transmit_seq 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__data 
        = (0xffU & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0U));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__data 
        = (0xffU & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 8U));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__data 
        = (0xffU & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0x10U));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__data 
        = (0xffU & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0x18U));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0 
        = (1U & VL_REDXOR_32((0x60000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h89f06a7e__0 
        = (1U & VL_REDXOR_32((0x58000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h3f5a3024__0 
        = (1U & VL_REDXOR_32((0x88000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h68cca169__0 
        = (1U & VL_REDXOR_32((0x30000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69f4b0d5__0 
        = (1U & VL_REDXOR_32((0xa0000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->__VdfgTmp_hf2502a99__0 = (1U & (VL_REDXOR_32(
                                                         (0x41000000U 
                                                          & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                            ^ VL_REDXOR_8(
                                                          (0x41U 
                                                           & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h3f5a3024__0 
        = (1U & VL_REDXOR_32((0x880000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h68cca169__0 
        = (1U & VL_REDXOR_32((0x300000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_32((0xc0000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->__VdfgTmp_h6520afd1__0 = (1U & (VL_REDXOR_32(
                                                         (0x2d000004U 
                                                          & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                            ^ VL_REDXOR_8(
                                                          (0x2dU 
                                                           & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h89f06a7e__0 
        = (1U & VL_REDXOR_32((0x580000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0 
        = (1U & VL_REDXOR_32((0x600000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h3f5a3024__0 
        = (1U & VL_REDXOR_16((0x8800U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69f4b0d5__0 
        = (1U & VL_REDXOR_32((0xa00000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h68cca169__0 
        = (1U & VL_REDXOR_16((0x3000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h080ca314__0 
        = (1U & (VL_REDXOR_32((0x1b000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                 ^ VL_REDXOR_8((0x1bU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_32((0xc00000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->__VdfgTmp_h41fce7a7__0 = (1U & (VL_REDXOR_32(
                                                         (0x10001000U 
                                                          & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                            ^ (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                               >> 4U)));
    vlSelf->__VdfgTmp_h592341af__0 = (1U & (VL_REDXOR_32(
                                                         (0x1004000U 
                                                          & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                            ^ vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg));
    vlSelf->__VdfgTmp_hbb249fd1__0 = (1U & (VL_REDXOR_32(
                                                         (0x43008000U 
                                                          & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                            ^ VL_REDXOR_8(
                                                          (0x43U 
                                                           & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h68cca169__0 
        = (1U & VL_REDXOR_8((0x30U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h89f06a7e__0 
        = (1U & VL_REDXOR_16((0x5800U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h3f5a3024__0 
        = (1U & VL_REDXOR_8((0x88U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69f4b0d5__0 
        = (1U & VL_REDXOR_16((0xa000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0 
        = (1U & VL_REDXOR_16((0x6000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_16((0xc000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0 
        = (1U & (VL_REDXOR_32((0x86010000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                 ^ VL_REDXOR_8((0x86U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0 
        = (1U & (VL_REDXOR_32((0xc020000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                 ^ VL_REDXOR_4((0xcU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h89f06a7e__0 
        = (1U & VL_REDXOR_8((0x58U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0 
        = (1U & (VL_REDXOR_32((0x90400000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                 ^ VL_REDXOR_8((0x90U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69f4b0d5__0 
        = (1U & VL_REDXOR_8((0xa0U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0 
        = (1U & VL_REDXOR_8((0x60U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h7a381cb3__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                  >> 0x1dU) ^ (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                               >> 5U)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_8((0xc0U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcIn 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_habd34d5d__0 
        = (1U & VL_REDXOR_32((0x6000000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hd7aa8e56__0 
        = (1U & VL_REDXOR_32((0xd000000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0 
        = (1U & VL_REDXOR_32((0x3000000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xfffffffeU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (1U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                    >> 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xfffffeffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x100U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                        >> 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xfffeffffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x10000U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                          >> 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xfeffffffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x1000000U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                            >> 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xfffffffdU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (2U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                    >> 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xfffffdffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x200U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                        >> 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xfffdffffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x20000U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                          >> 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xfdffffffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x2000000U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                            >> 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xfffffffbU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (4U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                    >> 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xfffffbffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x400U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                        >> 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xfffbffffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x40000U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                          >> 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xfbffffffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x4000000U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                            >> 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xfffffff7U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (8U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                    >> 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xfffff7ffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x800U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                        >> 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xfff7ffffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x80000U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                          >> 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xf7ffffffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x8000000U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                            >> 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xffffffefU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x10U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                       << 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xffffefffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x1000U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                         << 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xffefffffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x100000U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                           << 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xefffffffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x10000000U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                             << 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xffffffdfU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x20U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                       << 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xffffdfffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x2000U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                         << 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xffdfffffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x200000U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                           << 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xdfffffffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x20000000U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                             << 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xffffffbfU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x40U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                       << 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xffffbfffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x4000U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                         << 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xffbfffffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x400000U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                           << 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xbfffffffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x40000000U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                             << 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xffffff7fU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x80U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                       << 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xffff7fffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x8000U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                         << 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0xff7fffffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x800000U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                           << 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
        = ((0x7fffffffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed) 
           | (0x80000000U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                             << 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tvalid 
        = vlSelf->m_tlp_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tvalid 
        = vlSelf->m_tlp_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tvalid 
        = vlSelf->m_tlp_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid 
        = vlSelf->m_tlp_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe 
        = vlSelf->m_tlp_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_out 
        = vlSelf->m_tlp_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tdata 
        = vlSelf->m_tlp_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tdata 
        = vlSelf->m_tlp_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tdata 
        = vlSelf->m_tlp_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata 
        = vlSelf->m_tlp_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata_pipe 
        = vlSelf->m_tlp_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata_out 
        = vlSelf->m_tlp_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tkeep 
        = vlSelf->m_tlp_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tkeep 
        = vlSelf->m_tlp_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tkeep 
        = vlSelf->m_tlp_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep 
        = vlSelf->m_tlp_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep_pipe 
        = vlSelf->m_tlp_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep_out 
        = vlSelf->m_tlp_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tlast 
        = vlSelf->m_tlp_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tlast 
        = vlSelf->m_tlp_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tlast 
        = vlSelf->m_tlp_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast 
        = vlSelf->m_tlp_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast_pipe 
        = vlSelf->m_tlp_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast_out 
        = vlSelf->m_tlp_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tuser 
        = vlSelf->m_tlp_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tuser 
        = vlSelf->m_tlp_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tuser 
        = vlSelf->m_tlp_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser 
        = vlSelf->m_tlp_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser_pipe 
        = vlSelf->m_tlp_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser_out 
        = vlSelf->m_tlp_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tuser 
        = vlSelf->m_phy_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser 
        = vlSelf->m_phy_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tdata 
        = vlSelf->m_phy_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata 
        = vlSelf->m_phy_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tkeep 
        = vlSelf->m_phy_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep 
        = vlSelf->m_phy_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tlast 
        = vlSelf->m_phy_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast 
        = vlSelf->m_phy_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = 0U;
    vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast = 0U;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_flow_control_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__start_flow_control;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__start_flow_control_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__start_flow_control;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_err 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_err_o;
    vlSelf->pcie_datalink_layer__DOT__s_tlp_axis_tready 
        = vlSelf->s_tlp_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tready 
        = vlSelf->s_tlp_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tready 
        = vlSelf->s_tlp_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tvalid;
    if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_o) {
        vlSelf->pcie_datalink_layer__DOT__update_fc = 1U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__update_fc_o = 1U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__update_fc_i = 1U;
        vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tvalid 
            = vlSelf->m_phy_axis_tvalid;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid 
            = vlSelf->m_phy_axis_tvalid;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tready 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
        vlSelf->pcie_datalink_layer__DOT__tx_fc_cplh 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_cplh_o 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_c 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_r;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_cplh_i 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_o;
        vlSelf->pcie_datalink_layer__DOT__tx_fc_ph 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_ph_o 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_c 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_r;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_ph_i 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_o;
        vlSelf->pcie_datalink_layer__DOT__tx_fc_pd 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_pd_o 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_c 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_r;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_pd_i 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_o;
        vlSelf->pcie_datalink_layer__DOT__tx_fc_nph 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_nph_o 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_c 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_r;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_nph_i 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_o;
        vlSelf->pcie_datalink_layer__DOT__tx_fc_npd 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_npd_o 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_c 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_r;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_npd_i 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_o;
        vlSelf->pcie_datalink_layer__DOT__tx_fc_cpld 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_cpld_o 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_c 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_r;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_c 
            = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_o) 
                == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_r))
                ? (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_r)
                : (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_o));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_c 
            = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_o) 
                == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_r))
                ? (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_r)
                : (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_o));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_c 
            = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_o) 
                == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_r))
                ? (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_r)
                : (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_o));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_c 
            = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_o) 
                == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_r))
                ? (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_r)
                : (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_o));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_c 
            = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_o) 
                == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_r))
                ? (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_r)
                : (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_o));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_c 
            = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_o) 
                == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_r))
                ? (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_r)
                : (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_o));
    } else {
        vlSelf->pcie_datalink_layer__DOT__update_fc = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__update_fc_o = 0U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__update_fc_i = 0U;
        vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tvalid 
            = vlSelf->m_phy_axis_tvalid;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid 
            = vlSelf->m_phy_axis_tvalid;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tready 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
        vlSelf->pcie_datalink_layer__DOT__tx_fc_cplh 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_cplh_o 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_c 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_r;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_cplh_i 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_o;
        vlSelf->pcie_datalink_layer__DOT__tx_fc_ph 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_ph_o 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_c 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_r;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_ph_i 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_o;
        vlSelf->pcie_datalink_layer__DOT__tx_fc_pd 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_pd_o 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_c 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_r;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_pd_i 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_o;
        vlSelf->pcie_datalink_layer__DOT__tx_fc_nph 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_nph_o 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_c 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_r;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_nph_i 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_o;
        vlSelf->pcie_datalink_layer__DOT__tx_fc_npd 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_npd_o 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_c 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_r;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_npd_i 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_o;
        vlSelf->pcie_datalink_layer__DOT__tx_fc_cpld 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_cpld_o 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_o;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_c 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_r;
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_cpld_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant_valid;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant_valid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__next_state 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__curr_state;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tready = 0U;
    if ((0U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__curr_state))) {
        if (vlSelf->s_phy_axis_tvalid) {
            if ((1U & (~ ((IData)(vlSelf->s_phy_axis_tuser) 
                          >> 1U)))) {
                if ((1U & (IData)(vlSelf->s_phy_axis_tuser))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_valid 
                        = vlSelf->s_phy_axis_tvalid;
                }
            }
            if ((2U & (IData)(vlSelf->s_phy_axis_tuser))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_valid 
                    = vlSelf->s_phy_axis_tvalid;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tready 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__next_state = 3U;
            } else if ((1U & (IData)(vlSelf->s_phy_axis_tuser))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tready 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__next_state = 2U;
            }
        }
    } else {
        if ((3U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__curr_state))) {
            if ((2U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__curr_state))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_valid 
                    = vlSelf->s_phy_axis_tvalid;
            }
        }
        if ((3U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__curr_state))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_valid 
                = vlSelf->s_phy_axis_tvalid;
            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tready 
                = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
            if ((((IData)(vlSelf->s_phy_axis_tvalid) 
                  & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tready)) 
                 & (IData)(vlSelf->s_phy_axis_tlast))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__next_state = 0U;
            }
        } else if ((2U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__curr_state))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tready 
                = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready;
            if ((((IData)(vlSelf->s_phy_axis_tvalid) 
                  & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tready)) 
                 & (IData)(vlSelf->s_phy_axis_tlast))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__next_state = 0U;
            }
        }
    }
    vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__fc2_values_stored_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_values_stored_o;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc2_values_stored_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_values_stored_o;
    vlSelf->pcie_datalink_layer__DOT__fc2_values_stored 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_values_stored_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__fc2_values_stored_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_values_stored_o;
    vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__fc1_values_stored_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_values_stored_o;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc1_values_stored_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_values_stored_o;
    vlSelf->pcie_datalink_layer__DOT__fc1_values_stored 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_values_stored_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__fc1_values_stored_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_values_stored_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_ack_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_ack 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c 
        = ((6U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c)) 
           | (1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_r)));
    if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__curr_state) 
                  >> 2U)))) {
        if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__curr_state))) {
            if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__curr_state))) {
                if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r)))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_c = 0U;
                }
            } else if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r)))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_c = 0U;
            }
            if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__curr_state)))) {
                if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r))) {
                    if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_o))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c 
                            = (6U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c));
                    }
                } else {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c 
                        = (6U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c));
                }
            }
        } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__curr_state))) {
            if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r))) {
                if ((0xaa0U <= vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_r)) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_c 
                        = (3U & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_r)));
                    if ((3U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_r))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c 
                            = (1U | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c));
                    }
                }
            } else {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_c = 0U;
            }
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c 
        = ((5U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c)) 
           | (2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_r)));
    if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__curr_state) 
                  >> 2U)))) {
        if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__curr_state))) {
            if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__curr_state))) {
                if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r) 
                              >> 1U)))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_c = 0U;
                }
            } else if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r) 
                                 >> 1U)))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_c = 0U;
            }
            if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__curr_state)))) {
                if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r))) {
                    if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_o))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c 
                            = (5U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c));
                    }
                } else {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c 
                        = (5U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c));
                }
            }
        } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__curr_state))) {
            if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r))) {
                if ((0xaa0U <= vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_r)) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_c 
                        = (3U & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_r)));
                    if ((3U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_r))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c 
                            = (2U | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c));
                    }
                }
            } else {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_c = 0U;
            }
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c 
        = ((3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c)) 
           | (4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_r)));
    if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__curr_state) 
                  >> 2U)))) {
        if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__curr_state))) {
            if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__curr_state))) {
                if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r) 
                              >> 2U)))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_c = 0U;
                }
            } else if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r) 
                                 >> 2U)))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_c = 0U;
            }
            if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__curr_state)))) {
                if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r))) {
                    if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_o))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c 
                            = (3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c));
                    }
                } else {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c 
                        = (3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c));
                }
            }
        } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__curr_state))) {
            if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r))) {
                if ((0xaa0U <= vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_r)) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_c 
                        = (3U & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_r)));
                    if ((3U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_r))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c 
                            = (4U | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c));
                    }
                }
            } else {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_c = 0U;
            }
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_valid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early 
        = (1U & ((~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                        & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_valid)))) 
                 | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg)));
    __Vtableidx6 = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_valid) 
                     << 4U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready) 
                                << 3U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg) 
                                           << 2U) | 
                                          (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                                            << 1U) 
                                           | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx6];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx6];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx6];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx6];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx6];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_valid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early 
        = (1U & ((~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                        & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_valid)))) 
                 | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg)));
    __Vtableidx7 = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_valid) 
                     << 4U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) 
                                << 3U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg) 
                                           << 2U) | 
                                          (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                                            << 1U) 
                                           | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx7];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx7];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx7];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx7];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx7];
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant_encoded;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata_int 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tdata;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_int 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tkeep;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast_int 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tlast;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdest_int 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tdest;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser_int 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tuser;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tid_int 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tid;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant_encoded;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__retry_index_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_index 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__start_flow_control_ack_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__start_flow_control_ack;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_flow_control_ack_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__start_flow_control_ack;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_available_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_available_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__retry_available_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_available_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_available 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_available_o;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____VdfgTmp_h8d57bbb7__0 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_available_o) 
           & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_acknack_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_acknack_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_vld_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_vld_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_o;
    if ((0U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__curr_state))) {
        if (vlSelf->phy_link_up_i) {
            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tready = 1U;
        }
    } else if ((1U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__curr_state))) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tready = 1U;
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early 
        = (1U & ((~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                        & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))) 
                 | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tready)));
    vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__request 
        = (((~ (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg)) 
            & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg)) 
           | ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg) 
              & (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tvalid)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_valid_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_valid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__mutex_flag = 0U;
    if ((0U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_curr_state))) {
        if ((0U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_o))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__transmit_tlp_combo__DOT__unnamedblk1__DOT__i = 1U;
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__transmit_tlp_combo__DOT__unnamedblk1__DOT__i = 2U;
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__transmit_tlp_combo__DOT__unnamedblk1__DOT__i = 3U;
            if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_o))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__transmit_tlp_combo__DOT__unnamedblk1__DOT__unnamedblk2__DOT__j = 2U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__transmit_tlp_combo__DOT__unnamedblk1__DOT__unnamedblk2__DOT__j = 3U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_c 
                    = (1U | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_c));
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_c = 0U;
            }
            if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_o))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__transmit_tlp_combo__DOT__unnamedblk1__DOT__unnamedblk2__DOT__j = 2U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__transmit_tlp_combo__DOT__unnamedblk1__DOT__unnamedblk2__DOT__j = 3U;
            }
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__mutex_flag 
                = (6U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__mutex_flag));
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__mutex_flag 
                = (5U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__mutex_flag));
            if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_o))) {
                if ((1U & (~ (IData)((0U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__mutex_flag)))))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_c 
                        = (2U | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_c));
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_c = 1U;
                }
            }
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__mutex_flag 
                = (3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__mutex_flag));
            if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_o))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__transmit_tlp_combo__DOT__unnamedblk1__DOT__unnamedblk2__DOT__j = 2U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__transmit_tlp_combo__DOT__unnamedblk1__DOT__unnamedblk2__DOT__j = 3U;
                if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_o))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__mutex_flag 
                        = (4U | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__mutex_flag));
                }
                if ((1U & (~ (IData)((0U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__mutex_flag)))))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_c 
                        = (4U | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_c));
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_c = 2U;
                }
            }
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant;
    if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state) 
                  >> 4U)))) {
        if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state) 
                      >> 3U)))) {
            if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state))) {
                if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state) 
                              >> 1U)))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__fc_start_c = 1U;
                    if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state)))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast = 1U;
                    }
                }
            }
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__acknowledge 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__acknowledge;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_int 
        = (((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tvalid) 
            & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg)) 
           & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant_valid));
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT____Vcellout__arbiter_mux_inst__s_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tready 
        = ((2U >= (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg)) 
           & ((IData)(vlSelf->pcie_datalink_layer__DOT____Vcellout__arbiter_mux_inst__s_axis_tready) 
              >> (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg)));
    vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tready 
        = (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT____Vcellout__arbiter_mux_inst__s_axis_tready) 
                 >> 1U));
    vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tready 
        = (1U & (IData)(vlSelf->pcie_datalink_layer__DOT____Vcellout__arbiter_mux_inst__s_axis_tready));
    vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tready 
        = (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT____Vcellout__arbiter_mux_inst__s_axis_tready) 
                 >> 2U));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdest_int 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tdest;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tid_int 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tid;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_int 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata_int 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser_int 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast_int 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready 
        = (1U & ((~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full)) 
                 | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full_wr)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__acknowledge 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__acknowledge;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_int 
        = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tvalid) 
            & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg)) 
           & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant_valid));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellout__arbiter_mux_inst__s_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tready 
        = (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellout__arbiter_mux_inst__s_axis_tready) 
                 >> (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tready 
        = (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellout__arbiter_mux_inst__s_axis_tready) 
                 >> 1U));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tready 
        = (1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellout__arbiter_mux_inst__s_axis_tready));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__tlp_nullified_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_nullified;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_nullified;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_ack_c = 0U;
    vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__nph_credits_consumed_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__nph_credits_consumed;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__nph_credits_consumed;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__npd_credits_consumed_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__npd_credits_consumed;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__npd_credits_consumed;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__ph_credits_consumed_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__ph_credits_consumed;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__ph_credits_consumed;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__pd_credits_consumed_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__pd_credits_consumed;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_o 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__pd_credits_consumed;
    if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state) 
                  >> 4U)))) {
        if ((8U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state))) {
            if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state) 
                          >> 2U)))) {
                if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state) 
                              >> 1U)))) {
                    if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state)))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid = 1U;
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid 
                            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid;
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__next_transmit_seq_i 
                            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq;
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_o 
                            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq;
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata = 0U;
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = 3U;
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast = 1U;
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed;
                    } else {
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid 
                            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid;
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__next_transmit_seq_i 
                            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq;
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_o 
                            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq;
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata = 0U;
                    }
                    if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_ack_c = 1U;
                    } else if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_ack_c = 1U;
                    }
                } else {
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid 
                        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__next_transmit_seq_i 
                        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_o 
                        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata = 0U;
                }
            } else {
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__next_transmit_seq_i 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_o 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata = 0U;
            }
        } else {
            if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid = 1U;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__next_transmit_seq_i 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_o 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata = 0U;
                if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                    if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = 0xfU;
                        vlSelf->__Vfunc_send_fc_init__17__datafc 
                            = (0xfffU & ((IData)(0x200U) 
                                         + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__pd_credits_consumed)));
                        vlSelf->__Vfunc_send_fc_init__17__hdrfc 
                            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__ph_credits_consumed;
                        vlSelf->__Vfunc_send_fc_init__17__unnamedblk1__DOT__dll_packet = 0ULL;
                        vlSelf->__Vfunc_send_fc_init__17__unnamedblk1__DOT__dll_packet 
                            = ((0xffffffffc000ULL & vlSelf->__Vfunc_send_fc_init__17__unnamedblk1__DOT__dll_packet) 
                               | (IData)((IData)((0xa0U 
                                                  | (0x3f00U 
                                                     & ((IData)(vlSelf->__Vfunc_send_fc_init__17__hdrfc) 
                                                        << 6U))))));
                        vlSelf->__Vfunc_send_fc_init__17__unnamedblk1__DOT__dll_packet 
                            = ((0xffffff3fffffULL & vlSelf->__Vfunc_send_fc_init__17__unnamedblk1__DOT__dll_packet) 
                               | ((QData)((IData)((3U 
                                                   & (IData)(vlSelf->__Vfunc_send_fc_init__17__hdrfc)))) 
                                  << 0x16U));
                        vlSelf->__Vfunc_send_fc_init__17__unnamedblk1__DOT__dll_packet 
                            = ((0xfffffff0ffffULL & vlSelf->__Vfunc_send_fc_init__17__unnamedblk1__DOT__dll_packet) 
                               | ((QData)((IData)((0xfU 
                                                   & ((IData)(vlSelf->__Vfunc_send_fc_init__17__datafc) 
                                                      >> 8U)))) 
                                  << 0x10U));
                        vlSelf->__Vfunc_send_fc_init__17__unnamedblk1__DOT__dll_packet 
                            = ((0xffff00ffffffULL & vlSelf->__Vfunc_send_fc_init__17__unnamedblk1__DOT__dll_packet) 
                               | ((QData)((IData)((0xffU 
                                                   & (IData)(vlSelf->__Vfunc_send_fc_init__17__datafc)))) 
                                  << 0x18U));
                        vlSelf->__Vfunc_send_fc_init__17__Vfuncout 
                            = vlSelf->__Vfunc_send_fc_init__17__unnamedblk1__DOT__dll_packet;
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                            = (IData)(vlSelf->__Vfunc_send_fc_init__17__Vfuncout);
                    } else {
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = 3U;
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed;
                    }
                    if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state)))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast = 1U;
                    }
                } else {
                    if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = 0xfU;
                        vlSelf->__Vfunc_send_fc_init__18__datafc 
                            = (0xfffU & ((IData)(0x80U) 
                                         + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__npd_credits_consumed)));
                        vlSelf->__Vfunc_send_fc_init__18__hdrfc 
                            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__nph_credits_consumed;
                        vlSelf->__Vfunc_send_fc_init__18__unnamedblk1__DOT__dll_packet = 0ULL;
                        vlSelf->__Vfunc_send_fc_init__18__unnamedblk1__DOT__dll_packet 
                            = ((0xffffffffc000ULL & vlSelf->__Vfunc_send_fc_init__18__unnamedblk1__DOT__dll_packet) 
                               | (IData)((IData)((0x90U 
                                                  | (0x3f00U 
                                                     & ((IData)(vlSelf->__Vfunc_send_fc_init__18__hdrfc) 
                                                        << 6U))))));
                        vlSelf->__Vfunc_send_fc_init__18__unnamedblk1__DOT__dll_packet 
                            = ((0xffffff3fffffULL & vlSelf->__Vfunc_send_fc_init__18__unnamedblk1__DOT__dll_packet) 
                               | ((QData)((IData)((3U 
                                                   & (IData)(vlSelf->__Vfunc_send_fc_init__18__hdrfc)))) 
                                  << 0x16U));
                        vlSelf->__Vfunc_send_fc_init__18__unnamedblk1__DOT__dll_packet 
                            = ((0xfffffff0ffffULL & vlSelf->__Vfunc_send_fc_init__18__unnamedblk1__DOT__dll_packet) 
                               | ((QData)((IData)((0xfU 
                                                   & ((IData)(vlSelf->__Vfunc_send_fc_init__18__datafc) 
                                                      >> 8U)))) 
                                  << 0x10U));
                        vlSelf->__Vfunc_send_fc_init__18__unnamedblk1__DOT__dll_packet 
                            = ((0xffff00ffffffULL & vlSelf->__Vfunc_send_fc_init__18__unnamedblk1__DOT__dll_packet) 
                               | ((QData)((IData)((0xffU 
                                                   & (IData)(vlSelf->__Vfunc_send_fc_init__18__datafc)))) 
                                  << 0x18U));
                        vlSelf->__Vfunc_send_fc_init__18__Vfuncout 
                            = vlSelf->__Vfunc_send_fc_init__18__unnamedblk1__DOT__dll_packet;
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                            = (IData)(vlSelf->__Vfunc_send_fc_init__18__Vfuncout);
                    } else {
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = 3U;
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed;
                    }
                    if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state)))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast = 1U;
                    }
                }
            } else if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid = 1U;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__next_transmit_seq_i 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_o 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata = 0U;
                if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = 0xfU;
                    vlSelf->__Vfunc_send_fc_init__19__datafc 
                        = (0xfffU & ((IData)(0x200U) 
                                     + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__pd_credits_consumed)));
                    vlSelf->__Vfunc_send_fc_init__19__hdrfc 
                        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__ph_credits_consumed;
                    vlSelf->__Vfunc_send_fc_init__19__unnamedblk1__DOT__dll_packet = 0ULL;
                    vlSelf->__Vfunc_send_fc_init__19__unnamedblk1__DOT__dll_packet 
                        = ((0xffffffffc000ULL & vlSelf->__Vfunc_send_fc_init__19__unnamedblk1__DOT__dll_packet) 
                           | (IData)((IData)((0x80U 
                                              | (0x3f00U 
                                                 & ((IData)(vlSelf->__Vfunc_send_fc_init__19__hdrfc) 
                                                    << 6U))))));
                    vlSelf->__Vfunc_send_fc_init__19__unnamedblk1__DOT__dll_packet 
                        = ((0xffffff3fffffULL & vlSelf->__Vfunc_send_fc_init__19__unnamedblk1__DOT__dll_packet) 
                           | ((QData)((IData)((3U & (IData)(vlSelf->__Vfunc_send_fc_init__19__hdrfc)))) 
                              << 0x16U));
                    vlSelf->__Vfunc_send_fc_init__19__unnamedblk1__DOT__dll_packet 
                        = ((0xfffffff0ffffULL & vlSelf->__Vfunc_send_fc_init__19__unnamedblk1__DOT__dll_packet) 
                           | ((QData)((IData)((0xfU 
                                               & ((IData)(vlSelf->__Vfunc_send_fc_init__19__datafc) 
                                                  >> 8U)))) 
                              << 0x10U));
                    vlSelf->__Vfunc_send_fc_init__19__unnamedblk1__DOT__dll_packet 
                        = ((0xffff00ffffffULL & vlSelf->__Vfunc_send_fc_init__19__unnamedblk1__DOT__dll_packet) 
                           | ((QData)((IData)((0xffU 
                                               & (IData)(vlSelf->__Vfunc_send_fc_init__19__datafc)))) 
                              << 0x18U));
                    vlSelf->__Vfunc_send_fc_init__19__Vfuncout 
                        = vlSelf->__Vfunc_send_fc_init__19__unnamedblk1__DOT__dll_packet;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                        = (IData)(vlSelf->__Vfunc_send_fc_init__19__Vfuncout);
                } else {
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = 3U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed;
                }
                if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state)))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast = 1U;
                }
            } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid = 1U;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__next_transmit_seq_i 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_o 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata = 0U;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = 0xfU;
                vlSelf->__Vfunc_set_ack_nack__20__seq_num 
                    = (0xfffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq));
                vlSelf->__Vfunc_set_ack_nack__20__dllp_type 
                    = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_nullified)
                        ? 0x10U : 0U);
                vlSelf->__Vfunc_set_ack_nack__20__temp_dllp = 0ULL;
                vlSelf->__Vfunc_set_ack_nack__20__temp_dllp 
                    = ((0xffffffffff00ULL & vlSelf->__Vfunc_set_ack_nack__20__temp_dllp) 
                       | (IData)((IData)(vlSelf->__Vfunc_set_ack_nack__20__dllp_type)));
                vlSelf->__Vfunc_set_ack_nack__20__temp_dllp 
                    = ((0xfffffff0ffffULL & vlSelf->__Vfunc_set_ack_nack__20__temp_dllp) 
                       | ((QData)((IData)((0xfU & ((IData)(vlSelf->__Vfunc_set_ack_nack__20__seq_num) 
                                                   >> 8U)))) 
                          << 0x10U));
                vlSelf->__Vfunc_set_ack_nack__20__temp_dllp 
                    = ((0xffffffULL & vlSelf->__Vfunc_set_ack_nack__20__temp_dllp) 
                       | ((QData)((IData)((0xffU & (IData)(vlSelf->__Vfunc_set_ack_nack__20__seq_num)))) 
                          << 0x18U));
                vlSelf->__Vfunc_set_ack_nack__20__Vfuncout 
                    = vlSelf->__Vfunc_set_ack_nack__20__temp_dllp;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                    = (IData)(vlSelf->__Vfunc_set_ack_nack__20__Vfuncout);
            } else {
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__next_transmit_seq_i 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_o 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata = 0U;
            }
            if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state) 
                          >> 2U)))) {
                if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                    if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state)))) {
                        if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                            if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_nullified) {
                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_ack_c = 1U;
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__next_transmit_seq_i 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_o 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq;
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata = 0U;
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    __Vtableidx8 = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tvalid) 
                     << 4U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tready) 
                                << 3U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg) 
                                           << 2U) | 
                                          (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                                            << 1U) 
                                           | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx8];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx8];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx8];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx8];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx8];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__data 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_state 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__curr_state;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r;
    if ((0U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__curr_state))) {
        if (vlSelf->phy_link_up_i) {
            if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tvalid) 
                 & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tuser))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_state = 1U;
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_c 
                    = (QData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdata));
            }
        }
    } else if ((1U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__curr_state))) {
        if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tvalid) 
             & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tuser))) {
            if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed) 
                 == (0xffffU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdata))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_state = 2U;
            }
        }
    } else if ((2U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__curr_state))) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_state = 0U;
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_32((0x6000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x1bU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_32((0x60000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x13U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_16((0x600U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                 ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0)));
    __VdfgTmp_h37643f52__0 = (1U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                    ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                        >> 1U) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0))));
    __VdfgTmp_h6199dfc9__0 = (1U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                    ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                        >> 2U) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0))));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0xbU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_4((6U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                 ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0 
        = (1U & (VL_REDXOR_4((0xdU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                 ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0)));
    __VdfgTmp_h3cedce43__0 = (1U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                    ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                        >> 1U) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0 
        = (1U & (~ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                     >> 2U) ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                >> 3U) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0)))));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0 
        = (1U & (~ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                     >> 1U) ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                >> 2U) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0)))));
    __VdfgTmp_he16010c8__0 = (1U & (VL_REDXOR_8((0x1dU 
                                                 & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                                    ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0 
        = (1U & (~ (1U & (VL_REDXOR_8((0x27U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                          ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0)))));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 3U) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdata[0U] 
        = vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tdata[0U];
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdata[1U] 
        = vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tdata[1U];
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdata[2U] 
        = vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tdata[2U];
    vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata;
    vlSelf->fc_initialized_o = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc2_values_sent_o;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcIn 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcIn;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__tx_seq_num_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ackd_transmit_seq;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hc70d1c7e__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x1cU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69f4b0d5__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hce49e470__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x1aU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hcd6cff89__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x1dU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hc70d1c7e__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x14U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69f4b0d5__0)));
    vlSelf->__VdfgTmp_h78b86874__0 = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                                             >> 3U) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h080ca314__0)));
    vlSelf->__VdfgTmp_h9ec29e45__0 = (1U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h080ca314__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hce49e470__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x12U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hcd6cff89__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x15U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->__VdfgTmp_hd806cd3e__0 = (1U & ((VL_REDXOR_32(
                                                          (0x36000002U 
                                                           & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                             ^ VL_REDXOR_4(
                                                           (6U 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h68cca169__0)));
    vlSelf->__VdfgTmp_h5e2564ec__0 = (1U & ((VL_REDXOR_32(
                                                          (0x31000100U 
                                                           & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                             ^ vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h68cca169__0)));
    vlSelf->__VdfgTmp_h81d1ba2d__0 = (1U & ((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_habd34d5d__0) 
                                              ^ VL_REDXOR_32(
                                                             (0x88000000U 
                                                              & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r))) 
                                             ^ VL_REDXOR_4(
                                                           (6U 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h3f5a3024__0)));
    vlSelf->__VdfgTmp_hf8f5ab9a__0 = (1U & (VL_REDXOR_32(
                                                         (0x88000800U 
                                                          & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h3f5a3024__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hc70d1c7e__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0xcU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69f4b0d5__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hce49e470__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0xaU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hcd6cff89__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0xdU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0));
    vlSelf->__VdfgTmp_hc112de46__0 = (1U & ((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hd7aa8e56__0) 
                                              ^ VL_REDXOR_32(
                                                             (0x50000000U 
                                                              & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r))) 
                                             ^ VL_REDXOR_4(
                                                           (5U 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h89f06a7e__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0 
        = (1U & ((VL_REDXOR_32((0x59040000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                  ^ vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg) 
                 ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h89f06a7e__0)));
    vlSelf->__VdfgTmp_hbcc95034__0 = (1U & (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                                             ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                            ^ VL_REDXOR_16(
                                                           (0x4100U 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->__VdfgTmp_hbacd7849__0 = (1U & ((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hd7aa8e56__0) 
                                              ^ VL_REDXOR_32(
                                                             (0xa0000000U 
                                                              & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r))) 
                                             ^ VL_REDXOR_4(
                                                           (0xdU 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69f4b0d5__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hc70d1c7e__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 4U) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69f4b0d5__0)));
    vlSelf->__VdfgTmp_hf09fdba8__0 = (1U & ((VL_REDXOR_32(
                                                          (0x77000010U 
                                                           & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                             ^ VL_REDXOR_8(
                                                           (0x17U 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0)));
    vlSelf->__VdfgTmp_h56c00102__0 = (1U & ((VL_REDXOR_32(
                                                          (0x62000200U 
                                                           & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                             ^ (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                >> 1U)) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0 
        = (1U & ((VL_REDXOR_32((0x64100000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                  ^ (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                     >> 2U)) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0)));
    vlSelf->__VdfgTmp_h96c32258__0 = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                                             >> 0xdU) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h7a381cb3__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                  >> 0x17U) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h7a381cb3__0)));
    vlSelf->__VdfgTmp_h4d1ff150__0 = (1U & ((VL_REDXOR_32(
                                                          (0xdc000040U 
                                                           & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                             ^ VL_REDXOR_8(
                                                           (0x1cU 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->__VdfgTmp_h54161b99__0 = (1U & ((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0) 
                                              ^ VL_REDXOR_32(
                                                             (0xc0000000U 
                                                              & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r))) 
                                             ^ VL_REDXOR_2(
                                                           (3U 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hcd6cff89__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 5U) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hce49e470__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 2U) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0 
        = (1U & ((VL_REDXOR_32((0xc8200000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                  ^ (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                     >> 3U)) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcIn 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcIn;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tlast = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tkeep = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_valid_o = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__update_fc_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__update_fc_i;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_cplh_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_cplh_i;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_ph_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_ph_i;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_pd_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_pd_i;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_nph_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_nph_i;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_npd_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_npd_i;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_cpld_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_cpld_i;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tready;
    vlSelf->s_phy_axis_tready = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 0U;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vcellinp__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__s_axis_tvalid 
        = ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____VdfgTmp_h8d57bbb7__0) 
           & (0U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vcellinp__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__s_axis_tvalid 
        = ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____VdfgTmp_h8d57bbb7__0) 
           & (1U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vcellinp__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__s_axis_tvalid 
        = ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____VdfgTmp_h8d57bbb7__0) 
           & (2U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__data 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__seq_num_acknack 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_acknack_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ack_nack_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_acknack_o;
    vlSelf->pcie_datalink_layer__DOT__seq_num_vld = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_vld_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__free_retry_c = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ack_nack_vld_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_vld_o;
    vlSelf->pcie_datalink_layer__DOT__seq_num = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ack_seq_num_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__store_seq_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__store_seq_r;
    if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_vld_o) 
         & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_acknack_o))) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__free_retry_c = 1U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__store_seq_c 
            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_o;
    }
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__request;
    pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_reg) 
           & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__request));
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_padded 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__request;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_early 
        = (1U & ((~ ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_int) 
                        & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_reg)))) 
                 | (IData)(vlSelf->m_phy_axis_tready)));
    __Vtableidx13 = (((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_int) 
                      << 4U) | (((IData)(vlSelf->m_phy_axis_tready) 
                                 << 3U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg) 
                                            << 2U) 
                                           | (((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_reg) 
                                               << 1U) 
                                              | (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_reg)))));
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx13];
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx13];
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__store_axis_int_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx13];
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__store_axis_int_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx13];
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx13];
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early 
        = (1U & ((~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                        & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid)))) 
                 | (IData)(vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tready)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tready 
        = vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tready;
    __Vtableidx9 = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid) 
                     << 4U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tready) 
                                << 3U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg) 
                                           << 2U) | 
                                          (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                                            << 1U) 
                                           | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx9];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx9];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx9];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx9];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx9];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_early 
        = (1U & ((~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_int) 
                        & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_reg)))) 
                 | (IData)(vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tready)));
    __Vtableidx5 = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_int) 
                     << 4U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tready) 
                                << 3U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg) 
                                           << 2U) | 
                                          (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_reg) 
                                            << 1U) 
                                           | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_reg)))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx5];
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx5];
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__store_axis_int_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx5];
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__store_axis_int_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx5];
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx5];
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ready = 0U;
    if ((0U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_curr_state))) {
        if ((1U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_curr_state))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vlvbound_h2477d829__0 
                = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tready;
            if ((2U >= (3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_r)))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ready 
                    = (((~ ((IData)(1U) << (3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_r)))) 
                        & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ready)) 
                       | (7U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vlvbound_h2477d829__0) 
                                << (3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_r)))));
            }
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__data 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__data 
        = (0xffU & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                    >> 0U));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__data 
        = (0xffU & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                    >> 8U));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__data 
        = (0xffU & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                    >> 0x10U));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__data 
        = (0xffU & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                    >> 0x18U));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_32((0x90000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_32((0x28000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_32((0x50000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_32((0xc0000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_32((0x280000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_16((0x2800U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_32((0x500000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_32((0x900000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_32((0xc00000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    vlSelf->__VdfgTmp_h21ce4c20__0 = (1U & VL_REDXOR_8(
                                                       (0x71U 
                                                        & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    vlSelf->__VdfgTmp_hd1695d7c__0 = (1U & (~ (1U & 
                                               VL_REDXOR_8(
                                                           (0xaeU 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_16((0x5000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_8((0x28U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_16((0x9000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_16((0xc000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0 
        = (1U & VL_REDXOR_8((0x38U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_8((0x50U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_8((0x90U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_8((0xc0U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdata;
    __VdfgTmp_h78d6964a__0 = (1U & (~ (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                       ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0))));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0 
        = ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0 
        = (1U & (((((((IData)(__VdfgTmp_h3cedce43__0) 
                      ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x600U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0 
        = (1U & (VL_REDXOR_4((6U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                 ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0 
        = (1U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                 ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                     >> 1U) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0))));
    vlSelf->pcie_datalink_layer__DOT__fc_initialized_o 
        = vlSelf->fc_initialized_o;
    vlSelf->pcie_datalink_layer__DOT__fc2_values_sent 
        = vlSelf->fc_initialized_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_from_tlp_r;
    if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state) 
                  >> 4U)))) {
        if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state) 
                      >> 3U)))) {
            if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state))) {
                if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state) 
                              >> 1U)))) {
                    if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state))) {
                        if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__start_flow_control_ack) {
                            if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_r)))) {
                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_c 
                                    = (0xffffU & ((IData)(1U) 
                                                  + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_r)));
                            }
                        }
                    }
                    if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state)))) {
                        if (((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
                              == vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_from_tlp_r) 
                             & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_r) 
                                == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_r)))) {
                            if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_nph_r) {
                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_c 
                                    = (0xffU & ((IData)(1U) 
                                                + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_r)));
                            } else if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_npd_r) {
                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_c 
                                    = (0xffU & ((IData)(1U) 
                                                + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_r)));
                            }
                            if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_nph_r)))) {
                                if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_npd_r) {
                                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_c 
                                        = (0xfffU & 
                                           ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_r) 
                                            + ((0U 
                                                == 
                                                (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_r 
                                                 >> 2U))
                                                ? 1U
                                                : (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_r 
                                                   >> 2U))));
                                }
                                if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_npd_r)))) {
                                    if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_ph_r) {
                                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_c 
                                            = (0xffU 
                                               & ((IData)(1U) 
                                                  + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_r)));
                                    } else if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_pd_r) {
                                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_c 
                                            = (0xffU 
                                               & ((IData)(1U) 
                                                  + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_r)));
                                    }
                                    if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_ph_r)))) {
                                        if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_pd_r) {
                                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_c 
                                                = (0xfffU 
                                                   & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_r) 
                                                      + 
                                                      ((0U 
                                                        == 
                                                        (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_r 
                                                         >> 2U))
                                                        ? 1U
                                                        : 
                                                       (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_r 
                                                        >> 2U))));
                                        }
                                        if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_pd_r)))) {
                                            if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_r) {
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_c 
                                                    = 
                                                    (0xffU 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_r)));
                                            } else if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_r) {
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_c 
                                                    = 
                                                    (0xffU 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_r)));
                                            }
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_r)))) {
                                                if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_r) {
                                                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_c 
                                                        = 
                                                        (0xfffU 
                                                         & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_r) 
                                                            + 
                                                            ((0U 
                                                              == 
                                                              (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_r 
                                                               >> 2U))
                                                              ? 1U
                                                              : 
                                                             (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_r 
                                                              >> 2U))));
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                        if ((8U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                    if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep)))) {
                                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 7U;
                                    }
                                } else {
                                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 7U;
                                }
                            } else {
                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 7U;
                            }
                        } else if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep)))) {
                                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 7U;
                                }
                            } else {
                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 7U;
                            }
                        } else if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep)))) {
                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 7U;
                            }
                        } else if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep)))) {
                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 7U;
                        }
                        if ((1U & (~ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed 
                                       == vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_from_tlp_r) 
                                      & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_r) 
                                         == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_r)))))) {
                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 7U;
                        }
                    }
                }
            }
            if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state) 
                          >> 2U)))) {
                if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state))) {
                    if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state)))) {
                        if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready) 
                             & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid))) {
                            if (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast) {
                                if ((8U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                    if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                        if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                            if ((1U 
                                                 & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c 
                                                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata;
                                            }
                                        }
                                    }
                                } else if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                    if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                        if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                            vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c 
                                                = (
                                                   (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata 
                                                    << 8U) 
                                                   | (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
                                                      >> 0x18U));
                                        }
                                    }
                                } else if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                    if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c 
                                            = ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata 
                                                << 0x10U) 
                                               | (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
                                                  >> 0x10U));
                                    }
                                } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c 
                                        = ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata 
                                            << 0x18U) 
                                           | (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
                                              >> 8U));
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h22b5d282__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x1cU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hcd6cff89__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h22b5d282__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x14U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hcd6cff89__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h22b5d282__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0xcU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hcd6cff89__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_habd34d5d__0 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0) 
           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0));
    vlSelf->__VdfgTmp_h8d370620__0 = (1U & ((VL_REDXOR_32(
                                                          (0xb8000080U 
                                                           & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                             ^ (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                >> 3U)) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hc70d1c7e__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0 
        = (1U & ((VL_REDXOR_32((0xb2080000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                  ^ (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                     >> 1U)) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hc70d1c7e__0)));
    vlSelf->__VdfgTmp_h765e99c6__0 = (1U & ((IData)(vlSelf->__VdfgTmp_hf09fdba8__0) 
                                            ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                                               ^ (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                  >> 0xcU))));
    vlSelf->__VdfgTmp_h2b778ce1__0 = (1U & ((((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0) 
                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                             ^ VL_REDXOR_16(
                                                            (0x300U 
                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hce49e470__0)));
    vlSelf->__VdfgTmp_h92ade9f9__0 = (1U & (((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                             ^ VL_REDXOR_16(
                                                            (0x300U 
                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->__VdfgTmp_h08a934a5__0 = ((IData)(vlSelf->__VdfgTmp_h6520afd1__0) 
                                      ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0) 
                                         ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                                            ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
                                               ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hce49e470__0)))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0 
        = (1U & (((((IData)(vlSelf->__VdfgTmp_h5e2564ec__0) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                 ^ VL_REDXOR_16((0x8600U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0 
        = (1U & ((((IData)(vlSelf->__VdfgTmp_h592341af__0) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                 ^ VL_REDXOR_16((0x9000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->__VdfgTmp_hf96fdc3a__0 = (1U & ((IData)(vlSelf->__VdfgTmp_h4d1ff150__0) 
                                            ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                                               ^ (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                  >> 8U))));
    vlSelf->__VdfgTmp_h1e6ccfc3__0 = (1U & ((VL_REDXOR_32(
                                                          (0xee000020U 
                                                           & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                             ^ VL_REDXOR_4(
                                                           (0xeU 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hcd6cff89__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h22b5d282__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 4U) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hcd6cff89__0)));
    vlSelf->__VdfgTmp_hfe2e6b33__0 = (1U & ((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0) 
                                              ^ VL_REDXOR_32(
                                                             (0xc4000000U 
                                                              & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r))) 
                                             ^ VL_REDXOR_2(
                                                           (3U 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hce49e470__0)));
    vlSelf->__VdfgTmp_h8fa9371c__0 = (1U & (VL_REDXOR_32(
                                                         (0xc4000400U 
                                                          & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hce49e470__0)));
    vlSelf->__VdfgTmp_h44e428aa__0 = (1U & (((((((((IData)(vlSelf->__VdfgTmp_hc112de46__0) 
                                                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0)) 
                                                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                             ^ VL_REDXOR_16(
                                                            (0x1700U 
                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0)));
    vlSelf->__VdfgTmp_h4d6c0e8e__0 = (1U & (((((((IData)(vlSelf->__VdfgTmp_h54161b99__0) 
                                                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                             ^ VL_REDXOR_16(
                                                            (0x600U 
                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h68cca169__0)));
    vlSelf->__VdfgTmp_hea57532f__0 = (1U & ((IData)(vlSelf->__VdfgTmp_hd806cd3e__0) 
                                            ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0) 
                                               ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                                                  ^ 
                                                  ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                                                   ^ 
                                                   ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                     >> 9U) 
                                                    ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0)))))));
    vlSelf->__VdfgTmp_hc4fcddea__0 = (1U & ((IData)(vlSelf->__VdfgTmp_h9ec29e45__0) 
                                            ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                                               ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                                                  ^ 
                                                  ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                                                   ^ 
                                                   ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                     >> 8U) 
                                                    ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h68cca169__0)))))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0 
        = (1U & ((IData)(vlSelf->__VdfgTmp_h41fce7a7__0) 
                 ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0) 
                    ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                       ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                          ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                              >> 0xaU) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0)))))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0 
        = (1U & ((IData)(vlSelf->__VdfgTmp_hf8f5ab9a__0) 
                 ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0) 
                    ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                       ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                          ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
                             ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                 >> 9U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hc70d1c7e__0))))))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h7a381cb3__0 
        = (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                 ^ (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0xdU)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_select = 3U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata = 0U;
    if ((8U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))) {
        if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state) 
                      >> 2U)))) {
            if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))) {
                if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_c 
                        = (0xfffU & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r)));
                }
                if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state)))) {
                    if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tready) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tkeep = 0xfU;
                        if ((7U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tlast = 1U;
                            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tkeep = 1U;
                            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_valid_o = 1U;
                            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                = (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
                                   >> 0x18U);
                        } else if ((0xfU == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tlast = 1U;
                            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tkeep = 3U;
                            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_valid_o = 1U;
                            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                = (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
                                   >> 0x10U);
                        }
                    }
                }
            } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))) {
                if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tready) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tkeep = 0xfU;
                    if ((1U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tlast = 1U;
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tkeep = 7U;
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_valid_o = 1U;
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                            = (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
                               >> 8U);
                    } else if ((7U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                            = ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
                                << 8U) | (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tdata 
                                          >> 0x18U));
                    } else if ((0xfU == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                            = ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
                                << 0x10U) | (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tdata 
                                             >> 0x10U));
                    }
                }
            } else if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tready) {
                if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep) 
                              >> 3U)))) {
                    if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep) 
                                  >> 2U)))) {
                        if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                            if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tlast = 1U;
                                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_valid_o = 1U;
                            }
                        }
                    }
                }
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tkeep = 0xfU;
                if ((8U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                    if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                        if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                            if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                    = (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tdata 
                                       >> 0x10U);
                            }
                        }
                    }
                } else if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                    if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                        if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                = (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tdata 
                                   >> 0x18U);
                        }
                    }
                } else if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                    if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed;
                    }
                } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                        = ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed 
                            << 0x18U) | (0xffffffU 
                                         & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tdata));
                }
            }
            if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state) 
                          >> 1U)))) {
                if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))) {
                    if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tready) {
                        if ((1U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                            if ((7U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_select = 0U;
                            } else if ((0xfU == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_select = 1U;
                            }
                        }
                    }
                } else if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tready) {
                    if ((8U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                        if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                            if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                                if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_select = 1U;
                                }
                            }
                        }
                    } else if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                        if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                            if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_select = 0U;
                            }
                        }
                    }
                }
            }
        }
    } else if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))) {
        if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))) {
            if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))) {
                if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tready) 
                     & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tvalid))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tkeep = 0xfU;
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                        = ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdata 
                            << 0x10U) | (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tdata 
                                         >> 0x10U));
                    if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tlast) {
                        if ((1U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tkeep))) {
                            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_select = 2U;
                            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                = ((0xff0000U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdata 
                                                 << 0x10U)) 
                                   | (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tdata 
                                      >> 0x10U));
                        }
                    }
                }
            } else {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tkeep = 0xfU;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                    = ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdata 
                        << 0x10U) | ((0xff00U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r) 
                                                 << 8U)) 
                                     | (0xfU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r) 
                                                >> 8U))));
            }
        } else {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tkeep = 0xfU;
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                = ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))
                    ? ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdata 
                        << 0x10U) | ((0xff00U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r) 
                                                 << 8U)) 
                                     | (0xfU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r) 
                                                >> 8U))))
                    : ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdata 
                        << 0x10U) | ((0xff00U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r) 
                                                 << 8U)) 
                                     | (0xfU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r) 
                                                >> 8U)))));
        }
    } else if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tkeep = 0xfU;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
            = ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))
                ? ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdata 
                    << 0x10U) | ((0xff00U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r) 
                                             << 8U)) 
                                 | (0xfU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r) 
                                            >> 8U))))
                : ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdata 
                    << 0x10U) | ((0xff00U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r) 
                                             << 8U)) 
                                 | (0xfU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r) 
                                            >> 8U)))));
    } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tkeep = 0xfU;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
            = ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdata 
                << 0x10U) | ((0xff00U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r) 
                                         << 8U)) | 
                             (0xfU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r) 
                                      >> 8U))));
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__dllp_valid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_valid_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__s_phy_axis_tready 
        = vlSelf->s_phy_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tready 
        = vlSelf->s_phy_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tvalid 
        = pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vcellinp__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__s_axis_tvalid;
    __Vilp = 0U;
    while ((__Vilp <= 0x43U)) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c[__Vilp] 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r
            [__Vilp];
        __Vilp = ((IData)(1U) + __Vilp);
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tready = 1U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r;
    if (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vcellinp__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__s_axis_tvalid) 
         & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tready))) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT____Vlvbound_h0fc00ea5__0 
            = (((QData)((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vcellinp__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__s_axis_tvalid)) 
                << 0x28U) | (((QData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tuser)) 
                              << 0x25U) | (((QData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tlast)) 
                                            << 0x24U) 
                                           | (((QData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tkeep)) 
                                               << 0x20U) 
                                              | (QData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tdata))))));
        if ((0x43U >= (0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r)))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c[(0x7fU 
                                                                                & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r))] 
                = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT____Vlvbound_h0fc00ea5__0;
        }
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c 
            = (0xffffU & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r)));
        if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tlast) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c = 0U;
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c = 1U;
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tvalid 
        = pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vcellinp__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__s_axis_tvalid;
    __Vilp = 0U;
    while ((__Vilp <= 0x43U)) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c[__Vilp] 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r
            [__Vilp];
        __Vilp = ((IData)(1U) + __Vilp);
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tready = 1U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r;
    if (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vcellinp__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__s_axis_tvalid) 
         & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tready))) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT____Vlvbound_h0fc00ea5__0 
            = (((QData)((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vcellinp__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__s_axis_tvalid)) 
                << 0x28U) | (((QData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tuser)) 
                              << 0x25U) | (((QData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tlast)) 
                                            << 0x24U) 
                                           | (((QData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tkeep)) 
                                               << 0x20U) 
                                              | (QData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tdata))))));
        if ((0x43U >= (0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r)))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c[(0x7fU 
                                                                                & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r))] 
                = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT____Vlvbound_h0fc00ea5__0;
        }
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c 
            = (0xffffU & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r)));
        if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tlast) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c = 0U;
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c = 1U;
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tvalid 
        = pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vcellinp__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__s_axis_tvalid;
    __Vilp = 0U;
    while ((__Vilp <= 0x43U)) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c[__Vilp] 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r
            [__Vilp];
        __Vilp = ((IData)(1U) + __Vilp);
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tready = 1U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r;
    if (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vcellinp__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__s_axis_tvalid) 
         & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tready))) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT____Vlvbound_h0fc00ea5__0 
            = (((QData)((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vcellinp__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__s_axis_tvalid)) 
                << 0x28U) | (((QData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tuser)) 
                              << 0x25U) | (((QData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tlast)) 
                                            << 0x24U) 
                                           | (((QData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tkeep)) 
                                               << 0x20U) 
                                              | (QData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tdata))))));
        if ((0x43U >= (0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r)))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c[(0x7fU 
                                                                                & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r))] 
                = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT____Vlvbound_h0fc00ea5__0;
        }
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c 
            = (0xffffU & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r)));
        if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tlast) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c = 0U;
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c = 1U;
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_nack_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ack_nack_i;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_nack_vld_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ack_nack_vld_i;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_num_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ack_seq_num_i;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_unencoded 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_unencoded 
        = pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_padded 
        = pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[0U] 
        = ((2U & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc
            [0U]) | (1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_padded))));
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[0U] 
        = ((1U & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc
            [0U]) | (2U & ((~ ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_padded) 
                               >> 2U)) << 1U)));
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[0U] 
        = ((2U & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid
            [0U]) | (0U != (3U & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_padded))));
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[0U] 
        = ((1U & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid
            [0U]) | ((IData)((0U != (3U & ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_padded) 
                                           >> 2U)))) 
                     << 1U));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tready 
        = (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ready) 
                 >> 0U));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tready 
        = (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ready) 
                 >> 1U));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tready 
        = (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ready) 
                 >> 2U));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r;
    if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ready) 
         & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r))) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata 
            = (IData)(((0x43U >= (0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r)))
                        ? vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r
                       [(0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r))]
                        : 0ULL));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep 
            = (0xfU & (IData)((((0x43U >= (0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r)))
                                 ? vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r
                                [(0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r))]
                                 : 0ULL) >> 0x20U)));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser 
            = (7U & (IData)((((0x43U >= (0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r)))
                               ? vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r
                              [(0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r))]
                               : 0ULL) >> 0x25U)));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid 
            = (1U & (IData)((((0x43U >= (0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r)))
                               ? vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r
                              [(0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r))]
                               : 0ULL) >> 0x28U)));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast 
            = (1U & (IData)((((0x43U >= (0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r)))
                               ? vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r
                              [(0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r))]
                               : 0ULL) >> 0x24U)));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c 
            = (0xffffU & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r)));
        if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c = 0U;
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r;
    if ((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ready) 
          >> 1U) & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r))) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata 
            = (IData)(((0x43U >= (0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r)))
                        ? vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r
                       [(0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r))]
                        : 0ULL));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep 
            = (0xfU & (IData)((((0x43U >= (0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r)))
                                 ? vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r
                                [(0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r))]
                                 : 0ULL) >> 0x20U)));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser 
            = (7U & (IData)((((0x43U >= (0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r)))
                               ? vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r
                              [(0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r))]
                               : 0ULL) >> 0x25U)));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid 
            = (1U & (IData)((((0x43U >= (0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r)))
                               ? vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r
                              [(0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r))]
                               : 0ULL) >> 0x28U)));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast 
            = (1U & (IData)((((0x43U >= (0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r)))
                               ? vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r
                              [(0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r))]
                               : 0ULL) >> 0x24U)));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c 
            = (0xffffU & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r)));
        if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c = 0U;
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r;
    if ((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ready) 
          >> 2U) & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r))) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata 
            = (IData)(((0x43U >= (0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r)))
                        ? vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r
                       [(0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r))]
                        : 0ULL));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep 
            = (0xfU & (IData)((((0x43U >= (0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r)))
                                 ? vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r
                                [(0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r))]
                                 : 0ULL) >> 0x20U)));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser 
            = (7U & (IData)((((0x43U >= (0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r)))
                               ? vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r
                              [(0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r))]
                               : 0ULL) >> 0x25U)));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid 
            = (1U & (IData)((((0x43U >= (0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r)))
                               ? vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r
                              [(0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r))]
                               : 0ULL) >> 0x28U)));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast 
            = (1U & (IData)((((0x43U >= (0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r)))
                               ? vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r
                              [(0x7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r))]
                               : 0ULL) >> 0x24U)));
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c 
            = (0xffffU & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r)));
        if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c = 0U;
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_32((0x6000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                  >> 0x1bU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_32((0x60000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                  >> 0x13U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_16((0x600U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0)));
    vlSelf->__VdfgTmp_h85601e46__0 = (1U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                            ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                                >> 1U) 
                                               ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0))));
    vlSelf->__VdfgTmp_h2e575ec5__0 = (1U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                            ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                                >> 2U) 
                                               ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                  >> 0xbU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_4((6U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                 ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0 
        = (1U & (VL_REDXOR_4((0xdU & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                 ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0)));
    vlSelf->__VdfgTmp_h4d7f46b7__0 = (1U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                            ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                                >> 1U) 
                                               ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0 
        = (1U & (~ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                     >> 2U) ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                >> 3U) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0)))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0 
        = (1U & (~ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                     >> 1U) ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                >> 2U) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0)))));
    vlSelf->__VdfgTmp_h2c1029d4__0 = (1U & (VL_REDXOR_8(
                                                        (0x1dU 
                                                         & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0 
        = (1U & (~ (1U & (VL_REDXOR_8((0x27U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                          ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0)))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                  >> 3U) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tdata;
    vlSelf->__VdfgTmp_hff3a4ad2__0 = ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0) 
                                      ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0) 
                                         ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0) 
                                            ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc0 
        = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0) 
            << 0xfU) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0) 
                         << 0xeU) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0) 
                                      << 0xdU) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0) 
                                                   << 0xcU) 
                                                  | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0) 
                                                      << 0xbU) 
                                                     | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0) 
                                                         << 0xaU) 
                                                        | (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
                                                            << 9U) 
                                                           | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0) 
                                                               << 8U) 
                                                              | (((IData)(__VdfgTmp_he16010c8__0) 
                                                                  << 7U) 
                                                                 | (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0) 
                                                                     << 6U) 
                                                                    | (((IData)(__VdfgTmp_h37643f52__0) 
                                                                        << 5U) 
                                                                       | (((IData)(__VdfgTmp_h6199dfc9__0) 
                                                                           << 4U) 
                                                                          | (((IData)(vlSelf->__VdfgTmp_h871bedfc__0) 
                                                                              << 3U) 
                                                                             | (((IData)(__VdfgTmp_h78d6964a__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_h3cedce43__0) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->__VdfgTmp_h6d4ede94__0))))))))))))))));
    vlSelf->__VdfgTmp_hfc3938ed__0 = (1U & (((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                             ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                                            ^ VL_REDXOR_16(
                                                           (0xae00U 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->__VdfgTmp_h3a28f477__0 = (1U & (((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                             ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                                            ^ VL_REDXOR_16(
                                                           (0x7100U 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0 
        = (1U & ((((((((IData)(__VdfgTmp_h37643f52__0) 
                       ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x600U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0 
        = ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0 
        = (1U & (((((((((IData)(__VdfgTmp_h6199dfc9__0) 
                        ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                       ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x2700U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0 
        = (1U & (((((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0) 
                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0xc00U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0 
        = (1U & ((((((IData)(__VdfgTmp_h78d6964a__0) 
                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                  ^ VL_REDXOR_16((0xd00U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0 
        = (1U & (((((IData)(__VdfgTmp_he16010c8__0) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                 ^ VL_REDXOR_16((0x3800U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0 
        = (1U & (((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x300U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0)));
}

VL_INLINE_OPT void Vtop___024root___nba_sequent__TOP__1(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___nba_sequent__TOP__1\n"); );
    // Init
    SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT____Vlvbound_ha304d6a5__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT____Vlvbound_ha304d6a5__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h7a381cb3__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h7a381cb3__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hc70d1c7e__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hc70d1c7e__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h89f06a7e__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h89f06a7e__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h3f5a3024__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h3f5a3024__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hce49e470__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hce49e470__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h68cca169__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h68cca169__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hcd6cff89__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hcd6cff89__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h080ca314__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h080ca314__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69f4b0d5__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69f4b0d5__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hce49e470__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hce49e470__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h68cca169__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h68cca169__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h080ca314__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h080ca314__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hd7aa8e56__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hd7aa8e56__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h7a381cb3__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h7a381cb3__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h080ca314__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h080ca314__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hd7aa8e56__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hd7aa8e56__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_habd34d5d__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_habd34d5d__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h7a381cb3__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h7a381cb3__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h080ca314__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h080ca314__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hd7aa8e56__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hd7aa8e56__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_habd34d5d__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_habd34d5d__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0 = 0;
    CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded;
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h080ca314__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h080ca314__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hd7aa8e56__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hd7aa8e56__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h7a381cb3__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h7a381cb3__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h080ca314__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h080ca314__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0 = 0;
    CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h080ca314__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h080ca314__0 = 0;
    CData/*0:0*/ __VdfgTmp_h138c5712__0;
    __VdfgTmp_h138c5712__0 = 0;
    CData/*0:0*/ __VdfgTmp_h4eb019dc__0;
    __VdfgTmp_h4eb019dc__0 = 0;
    CData/*0:0*/ __VdfgTmp_h64cf81b9__0;
    __VdfgTmp_h64cf81b9__0 = 0;
    CData/*0:0*/ __VdfgTmp_h2355e5e1__0;
    __VdfgTmp_h2355e5e1__0 = 0;
    CData/*0:0*/ __VdfgTmp_hdc811ca0__0;
    __VdfgTmp_hdc811ca0__0 = 0;
    CData/*0:0*/ __VdfgTmp_hb0e5a9e0__0;
    __VdfgTmp_hb0e5a9e0__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc3824949__0;
    __VdfgTmp_hc3824949__0 = 0;
    CData/*0:0*/ __VdfgTmp_h3c2a2fd8__0;
    __VdfgTmp_h3c2a2fd8__0 = 0;
    CData/*0:0*/ __VdfgTmp_hf5f9cd5b__0;
    __VdfgTmp_hf5f9cd5b__0 = 0;
    CData/*0:0*/ __VdfgTmp_h26b56ad2__0;
    __VdfgTmp_h26b56ad2__0 = 0;
    CData/*0:0*/ __VdfgTmp_hf07a6c5f__0;
    __VdfgTmp_hf07a6c5f__0 = 0;
    CData/*0:0*/ __VdfgTmp_h99331696__0;
    __VdfgTmp_h99331696__0 = 0;
    CData/*0:0*/ __VdfgTmp_h92884a4a__0;
    __VdfgTmp_h92884a4a__0 = 0;
    CData/*0:0*/ __VdfgTmp_ha3f780e1__0;
    __VdfgTmp_ha3f780e1__0 = 0;
    CData/*0:0*/ __VdfgTmp_h03efcf36__0;
    __VdfgTmp_h03efcf36__0 = 0;
    CData/*0:0*/ __VdfgTmp_hef065db2__0;
    __VdfgTmp_hef065db2__0 = 0;
    CData/*0:0*/ __VdfgTmp_hfef0932c__0;
    __VdfgTmp_hfef0932c__0 = 0;
    CData/*0:0*/ __VdfgTmp_h463cdef6__0;
    __VdfgTmp_h463cdef6__0 = 0;
    CData/*0:0*/ __VdfgTmp_h985eee4d__0;
    __VdfgTmp_h985eee4d__0 = 0;
    CData/*0:0*/ __VdfgTmp_h77f2214d__0;
    __VdfgTmp_h77f2214d__0 = 0;
    CData/*0:0*/ __VdfgTmp_h9f37030b__0;
    __VdfgTmp_h9f37030b__0 = 0;
    CData/*0:0*/ __VdfgTmp_h28552626__0;
    __VdfgTmp_h28552626__0 = 0;
    CData/*0:0*/ __VdfgTmp_h07468ab9__0;
    __VdfgTmp_h07468ab9__0 = 0;
    CData/*0:0*/ __VdfgTmp_h4e341b3a__0;
    __VdfgTmp_h4e341b3a__0 = 0;
    CData/*0:0*/ __VdfgTmp_h00230513__0;
    __VdfgTmp_h00230513__0 = 0;
    CData/*0:0*/ __VdfgTmp_hd40def04__0;
    __VdfgTmp_hd40def04__0 = 0;
    CData/*0:0*/ __VdfgTmp_h5100b727__0;
    __VdfgTmp_h5100b727__0 = 0;
    CData/*0:0*/ __VdfgTmp_hbb7d3ab7__0;
    __VdfgTmp_hbb7d3ab7__0 = 0;
    CData/*0:0*/ __VdfgTmp_hf853ca1a__0;
    __VdfgTmp_hf853ca1a__0 = 0;
    CData/*0:0*/ __VdfgTmp_h8917ae7d__0;
    __VdfgTmp_h8917ae7d__0 = 0;
    CData/*0:0*/ __VdfgTmp_h3ec80543__0;
    __VdfgTmp_h3ec80543__0 = 0;
    CData/*0:0*/ __VdfgTmp_hefd61c26__0;
    __VdfgTmp_hefd61c26__0 = 0;
    CData/*0:0*/ __VdfgTmp_h8aa875f5__0;
    __VdfgTmp_h8aa875f5__0 = 0;
    CData/*0:0*/ __VdfgTmp_hfac8b5ef__0;
    __VdfgTmp_hfac8b5ef__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc003bf07__0;
    __VdfgTmp_hc003bf07__0 = 0;
    CData/*0:0*/ __VdfgTmp_h5e4c1829__0;
    __VdfgTmp_h5e4c1829__0 = 0;
    CData/*0:0*/ __VdfgTmp_h0e46c00a__0;
    __VdfgTmp_h0e46c00a__0 = 0;
    CData/*0:0*/ __VdfgTmp_h4b5dcbb1__0;
    __VdfgTmp_h4b5dcbb1__0 = 0;
    CData/*0:0*/ __VdfgTmp_he650435c__0;
    __VdfgTmp_he650435c__0 = 0;
    CData/*0:0*/ __VdfgTmp_h44e2fd33__0;
    __VdfgTmp_h44e2fd33__0 = 0;
    CData/*0:0*/ __VdfgTmp_hb1df3a29__0;
    __VdfgTmp_hb1df3a29__0 = 0;
    CData/*0:0*/ __VdfgTmp_h6b0f0ef9__0;
    __VdfgTmp_h6b0f0ef9__0 = 0;
    CData/*0:0*/ __VdfgTmp_he7d89e62__0;
    __VdfgTmp_he7d89e62__0 = 0;
    CData/*0:0*/ __VdfgTmp_h862fc7dc__0;
    __VdfgTmp_h862fc7dc__0 = 0;
    CData/*0:0*/ __VdfgTmp_h65132f81__0;
    __VdfgTmp_h65132f81__0 = 0;
    CData/*0:0*/ __VdfgTmp_ha983f763__0;
    __VdfgTmp_ha983f763__0 = 0;
    CData/*0:0*/ __VdfgTmp_h8e3c1432__0;
    __VdfgTmp_h8e3c1432__0 = 0;
    CData/*0:0*/ __VdfgTmp_h59702f93__0;
    __VdfgTmp_h59702f93__0 = 0;
    CData/*0:0*/ __VdfgTmp_hb8339027__0;
    __VdfgTmp_hb8339027__0 = 0;
    CData/*0:0*/ __VdfgTmp_h459d769c__0;
    __VdfgTmp_h459d769c__0 = 0;
    CData/*0:0*/ __VdfgTmp_hadedacaf__0;
    __VdfgTmp_hadedacaf__0 = 0;
    CData/*0:0*/ __VdfgTmp_hd5b41d1f__0;
    __VdfgTmp_hd5b41d1f__0 = 0;
    CData/*0:0*/ __VdfgTmp_h1c73d0f7__0;
    __VdfgTmp_h1c73d0f7__0 = 0;
    CData/*0:0*/ __VdfgTmp_ha7caaa7f__0;
    __VdfgTmp_ha7caaa7f__0 = 0;
    CData/*0:0*/ __VdfgTmp_h8ebd877f__0;
    __VdfgTmp_h8ebd877f__0 = 0;
    CData/*0:0*/ __VdfgTmp_h6d411761__0;
    __VdfgTmp_h6d411761__0 = 0;
    CData/*0:0*/ __VdfgTmp_hbd127666__0;
    __VdfgTmp_hbd127666__0 = 0;
    CData/*0:0*/ __VdfgTmp_h0682a95e__0;
    __VdfgTmp_h0682a95e__0 = 0;
    CData/*0:0*/ __VdfgTmp_h0bec9539__0;
    __VdfgTmp_h0bec9539__0 = 0;
    CData/*0:0*/ __VdfgTmp_hb7637156__0;
    __VdfgTmp_hb7637156__0 = 0;
    CData/*0:0*/ __VdfgTmp_h34d87332__0;
    __VdfgTmp_h34d87332__0 = 0;
    CData/*0:0*/ __VdfgTmp_hb7835883__0;
    __VdfgTmp_hb7835883__0 = 0;
    CData/*0:0*/ __VdfgTmp_h0a660c6f__0;
    __VdfgTmp_h0a660c6f__0 = 0;
    CData/*0:0*/ __VdfgTmp_h123d9497__0;
    __VdfgTmp_h123d9497__0 = 0;
    CData/*0:0*/ __VdfgTmp_hd47feff5__0;
    __VdfgTmp_hd47feff5__0 = 0;
    CData/*0:0*/ __VdfgTmp_hf5235325__0;
    __VdfgTmp_hf5235325__0 = 0;
    CData/*0:0*/ __VdfgTmp_h2f9eeb89__0;
    __VdfgTmp_h2f9eeb89__0 = 0;
    CData/*0:0*/ __VdfgTmp_hfef8c611__0;
    __VdfgTmp_hfef8c611__0 = 0;
    CData/*0:0*/ __VdfgTmp_h7d104332__0;
    __VdfgTmp_h7d104332__0 = 0;
    CData/*0:0*/ __VdfgTmp_haf5b07bd__0;
    __VdfgTmp_haf5b07bd__0 = 0;
    CData/*0:0*/ __VdfgTmp_h9e8696e8__0;
    __VdfgTmp_h9e8696e8__0 = 0;
    CData/*0:0*/ __VdfgTmp_h02f47900__0;
    __VdfgTmp_h02f47900__0 = 0;
    CData/*0:0*/ __VdfgTmp_h50767c5a__0;
    __VdfgTmp_h50767c5a__0 = 0;
    CData/*0:0*/ __VdfgTmp_h9c8020cc__0;
    __VdfgTmp_h9c8020cc__0 = 0;
    CData/*0:0*/ __VdfgTmp_ha7372db8__0;
    __VdfgTmp_ha7372db8__0 = 0;
    CData/*0:0*/ __VdfgTmp_h89853529__0;
    __VdfgTmp_h89853529__0 = 0;
    CData/*0:0*/ __VdfgTmp_h29f1306d__0;
    __VdfgTmp_h29f1306d__0 = 0;
    CData/*0:0*/ __VdfgTmp_hcb9a2c75__0;
    __VdfgTmp_hcb9a2c75__0 = 0;
    CData/*0:0*/ __VdfgTmp_h6e410945__0;
    __VdfgTmp_h6e410945__0 = 0;
    CData/*0:0*/ __VdfgTmp_h12037aac__0;
    __VdfgTmp_h12037aac__0 = 0;
    CData/*0:0*/ __VdfgTmp_h07d20aae__0;
    __VdfgTmp_h07d20aae__0 = 0;
    CData/*0:0*/ __VdfgTmp_hb5e210ae__0;
    __VdfgTmp_hb5e210ae__0 = 0;
    CData/*4:0*/ __Vtableidx2;
    __Vtableidx2 = 0;
    CData/*4:0*/ __Vtableidx3;
    __Vtableidx3 = 0;
    CData/*4:0*/ __Vtableidx4;
    __Vtableidx4 = 0;
    // Body
    __VdfgTmp_h6e410945__0 = (1U & (((((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_habd34d5d__0) 
                                         ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                        ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x600U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h22b5d282__0)));
    __VdfgTmp_h7d104332__0 = (1U & (((((IData)(vlSelf->__VdfgTmp_h8d370620__0) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                    ^ VL_REDXOR_16(
                                                   (0x4300U 
                                                    & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_hb5e210ae__0 = (1U & (((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_habd34d5d__0) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x600U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h3f5a3024__0)));
    __VdfgTmp_h02f47900__0 = (1U & ((IData)(vlSelf->__VdfgTmp_hbacd7849__0) 
                                    ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0) 
                                       ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                                          ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                                             ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
                                                ^ (
                                                   (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                    >> 0xbU) 
                                                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hc70d1c7e__0))))))));
    __VdfgTmp_h12037aac__0 = (1U & ((((((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0) 
                                          ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                                         ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                        ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0xb00U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h22b5d282__0)));
    __VdfgTmp_h9e8696e8__0 = ((IData)(vlSelf->__VdfgTmp_h78b86874__0) 
                              ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0) 
                                 ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h3f5a3024__0))));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h080ca314__0 
        = (1U & (((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                 ^ VL_REDXOR_16((0x1b00U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hd7aa8e56__0 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
           ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0) 
              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0 
        = (1U & ((IData)(vlSelf->__VdfgTmp_h96c32258__0) 
                 ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0) 
                    ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                       ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
                          ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                              >> 0xbU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0)))))));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0 
        = (1U & ((((IData)(vlSelf->__VdfgTmp_h56c00102__0) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                 ^ VL_REDXOR_16((0xc00U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->__VdfgTmp_h52f993ad__0 = (1U & (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                                             ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                            ^ VL_REDXOR_32(
                                                           (0x410000U 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_h2f9eeb89__0 = (1U & ((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_habd34d5d__0) 
                                      ^ VL_REDXOR_32(
                                                     (0xf0000000U 
                                                      & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r))) 
                                     ^ VL_REDXOR_4(
                                                   (6U 
                                                    & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h22b5d282__0)));
    __VdfgTmp_hfef8c611__0 = (1U & ((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0) 
                                      ^ VL_REDXOR_32(
                                                     (0xf8000000U 
                                                      & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r))) 
                                     ^ VL_REDXOR_4(
                                                   (0xbU 
                                                    & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h22b5d282__0)));
    __VdfgTmp_h89853529__0 = (1U & ((((((IData)(vlSelf->__VdfgTmp_hfe2e6b33__0) 
                                        ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0)) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                    ^ VL_REDXOR_16(
                                                   (0x2d00U 
                                                    & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0 
        = (1U & ((IData)(vlSelf->__VdfgTmp_h8fa9371c__0) 
                 ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                    ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0) 
                       ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                          ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                             ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                 >> 8U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h89f06a7e__0))))))));
    vlSelf->__VdfgTmp_h2d29c213__0 = (1U & ((IData)(vlSelf->__VdfgTmp_h44e428aa__0) 
                                            ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                                               ^ (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                  >> 0x14U))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0 
        = (1U & ((IData)(vlSelf->__VdfgTmp_h08a934a5__0) 
                 ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                    ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0) 
                       ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                          ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                             ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                 >> 0x10U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h89f06a7e__0))))))));
    __VdfgTmp_haf5b07bd__0 = ((IData)(vlSelf->__VdfgTmp_h1e6ccfc3__0) 
                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h7a381cb3__0));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0 
        = ((IData)(vlSelf->__VdfgTmp_hbb249fd1__0) 
           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h7a381cb3__0));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__select 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_select;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__data 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__data 
        = (0xffU & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                    >> 0U));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__data 
        = (0xffU & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                    >> 8U));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__data 
        = (0xffU & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                    >> 0x10U));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__data 
        = (0xffU & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                    >> 0x18U));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0 
        = (1U & VL_REDXOR_32((0x60000000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h89f06a7e__0 
        = (1U & VL_REDXOR_32((0x58000000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h3f5a3024__0 
        = (1U & VL_REDXOR_32((0x88000000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h68cca169__0 
        = (1U & VL_REDXOR_32((0x30000000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69f4b0d5__0 
        = (1U & VL_REDXOR_32((0xa0000000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    vlSelf->__VdfgTmp_h1ae537af__0 = (1U & (VL_REDXOR_32(
                                                         (0x41000000U 
                                                          & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                                            ^ VL_REDXOR_8(
                                                          (0x41U 
                                                           & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h3f5a3024__0 
        = (1U & VL_REDXOR_32((0x880000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h68cca169__0 
        = (1U & VL_REDXOR_32((0x300000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_32((0xc0000000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    vlSelf->__VdfgTmp_ha06a9534__0 = (1U & (VL_REDXOR_32(
                                                         (0x2d000004U 
                                                          & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                                            ^ VL_REDXOR_8(
                                                          (0x2dU 
                                                           & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h89f06a7e__0 
        = (1U & VL_REDXOR_32((0x580000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0 
        = (1U & VL_REDXOR_32((0x600000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h3f5a3024__0 
        = (1U & VL_REDXOR_16((0x8800U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69f4b0d5__0 
        = (1U & VL_REDXOR_32((0xa00000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h68cca169__0 
        = (1U & VL_REDXOR_16((0x3000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h080ca314__0 
        = (1U & (VL_REDXOR_32((0x1b000000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                 ^ VL_REDXOR_8((0x1bU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_32((0xc00000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    vlSelf->__VdfgTmp_hf49f2e7e__0 = (1U & (VL_REDXOR_32(
                                                         (0x10001000U 
                                                          & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                                            ^ (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                               >> 4U)));
    vlSelf->__VdfgTmp_hb54cf1d2__0 = (1U & (VL_REDXOR_32(
                                                         (0x1004000U 
                                                          & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                                            ^ vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata));
    vlSelf->__VdfgTmp_hc7a3324c__0 = (1U & (VL_REDXOR_32(
                                                         (0x43008000U 
                                                          & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                                            ^ VL_REDXOR_8(
                                                          (0x43U 
                                                           & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h68cca169__0 
        = (1U & VL_REDXOR_8((0x30U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h89f06a7e__0 
        = (1U & VL_REDXOR_16((0x5800U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h3f5a3024__0 
        = (1U & VL_REDXOR_8((0x88U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69f4b0d5__0 
        = (1U & VL_REDXOR_16((0xa000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0 
        = (1U & VL_REDXOR_16((0x6000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_16((0xc000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0 
        = (1U & (VL_REDXOR_32((0x86010000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                 ^ VL_REDXOR_8((0x86U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0 
        = (1U & (VL_REDXOR_32((0xc020000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                 ^ VL_REDXOR_4((0xcU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h89f06a7e__0 
        = (1U & VL_REDXOR_8((0x58U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0 
        = (1U & (VL_REDXOR_32((0x90400000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                 ^ VL_REDXOR_8((0x90U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69f4b0d5__0 
        = (1U & VL_REDXOR_8((0xa0U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0 
        = (1U & VL_REDXOR_8((0x60U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h7a381cb3__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                  >> 0x1dU) ^ (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                               >> 5U)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_8((0xc0U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__tx_valid_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__dllp_valid;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_flag = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r;
    if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__free_retry_r) {
        if (((0xfffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_r)) 
             == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__store_seq_r))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_c 
                = (6U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_c));
        }
        if (((0xfffU & (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_r 
                                >> 0xcU))) == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__store_seq_r))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_c 
                = (5U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_c));
        }
        if (((0xfffU & (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_r 
                                >> 0x18U))) == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__store_seq_r))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_c 
                = (3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_c));
        }
    } else if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__dllp_valid) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT____Vlvbound_hb3cca4a5__0 = 1U;
        if ((2U >= (3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r)))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_c 
                = (((~ ((IData)(1U) << (3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r)))) 
                    & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_c)) 
                   | (7U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT____Vlvbound_hb3cca4a5__0) 
                            << (3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r)))));
        }
    }
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT____Vlvbound_ha304d6a5__0 
        = (0xfffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_r));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_c 
        = ((0xffffff000ULL & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_c) 
           | (IData)((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT____Vlvbound_ha304d6a5__0)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT____Vlvbound_ha304d6a5__0 
        = (0xfffU & (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_r 
                             >> 0xcU)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_c 
        = ((0xfff000fffULL & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_c) 
           | ((QData)((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT____Vlvbound_ha304d6a5__0)) 
              << 0xcU));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT____Vlvbound_ha304d6a5__0 
        = (0xfffU & (IData)((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_r 
                             >> 0x18U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_c 
        = ((0xffffffULL & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_c) 
           | ((QData)((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT____Vlvbound_ha304d6a5__0)) 
              << 0x18U));
    if ((1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__free_retry_r)))) {
        if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__dllp_valid) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk3__DOT__i = 1U;
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk3__DOT__i = 2U;
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk3__DOT__i = 3U;
            if (((~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r)) 
                 & (0U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r)))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk3__DOT__unnamedblk4__DOT__j = 2U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk3__DOT__unnamedblk4__DOT__j = 3U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_flag 
                    = (6U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_flag));
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_c = 0U;
            }
            if (((~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r) 
                     >> 1U)) & (1U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r)))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk3__DOT__unnamedblk4__DOT__j = 2U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk3__DOT__unnamedblk4__DOT__j = 3U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_flag 
                    = (5U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_flag));
                if ((1U & (~ (IData)((0U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_flag)))))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_c = 1U;
                }
            }
            if (((~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r) 
                     >> 2U)) & (2U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r)))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk3__DOT__unnamedblk4__DOT__j = 2U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk3__DOT__unnamedblk4__DOT__j = 3U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_flag 
                    = (3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_flag));
                if (((~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r) 
                         >> 1U)) & (1U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r)))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_flag 
                        = (4U | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_flag));
                }
                if ((1U & (~ (IData)((0U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_flag)))))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_c = 2U;
                }
            }
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT____Vlvbound_h1ce2b52c__0 
                = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ackd_transmit_seq;
            if ((0x23U >= (0x3fU & ((IData)(0xcU) * (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r))))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_c 
                    = (((~ (0xfffULL << (0x3fU & ((IData)(0xcU) 
                                                  * (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r))))) 
                        & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_c) 
                       | (0xfffffffffULL & ((QData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT____Vlvbound_h1ce2b52c__0)) 
                                            << (0x3fU 
                                                & ((IData)(0xcU) 
                                                   * (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r))))));
            }
        }
    }
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[0U] 
        = ((2U & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid
            [0U]) | (0U != (3U & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_padded))));
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[0U] 
        = ((1U & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid
            [0U]) | ((IData)((0U != (3U & ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_padded) 
                                           >> 2U)))) 
                     << 1U));
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[0U] 
        = ((2U & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc
            [0U]) | (1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_padded))));
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[0U] 
        = ((1U & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc
            [0U]) | (2U & ((~ ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_padded) 
                               >> 2U)) << 1U)));
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_mask 
        = (7U & ((IData)(1U) << vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc
                 [1U]));
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_index 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc
        [1U];
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_valid 
        = (1U & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid
           [1U]);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tdata[0U] 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tkeep[0U] 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tuser[0U] 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tdata[1U] 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tkeep[1U] 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tuser[1U] 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tdata[2U] 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tkeep[2U] 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tuser[2U] 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tvalid[0U] 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tvalid[1U] 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tvalid[2U] 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tlast[0U] 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tlast[1U] 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tlast[2U] 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast;
    vlSelf->__VdfgTmp_ha769a9a2__0 = (1U & (~ (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0 
        = (1U & (((((((IData)(vlSelf->__VdfgTmp_h4d7f46b7__0) 
                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x600U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0 
        = (1U & (VL_REDXOR_4((6U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0 
        = (1U & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                 ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                     >> 1U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__crcIn 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__crcOut 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc0;
    __VdfgTmp_h59702f93__0 = (1U & ((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x500U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_ha983f763__0 = (1U & ((((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0) 
                                        ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x1d00U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0)));
    __VdfgTmp_h8e3c1432__0 = (1U & (((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x300U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_hb8339027__0 = (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0) 
                                    ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0) 
                                       ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0) 
                                          ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0) 
                                             ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                 >> 8U) 
                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0)))))));
    __VdfgTmp_h459d769c__0 = (1U & (((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x300U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0 
        = ((IData)(vlSelf->__VdfgTmp_h6d4ede94__0) 
           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0 
        = ((IData)(vlSelf->__VdfgTmp_h871bedfc__0) 
           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0));
    __VdfgTmp_ha7372db8__0 = ((IData)(vlSelf->__VdfgTmp_h81d1ba2d__0) 
                              ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h080ca314__0));
    __VdfgTmp_h29f1306d__0 = ((IData)(vlSelf->__VdfgTmp_hf2502a99__0) 
                              ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h080ca314__0));
    __VdfgTmp_hcb9a2c75__0 = (1U & (((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hd7aa8e56__0) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0xd00U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69f4b0d5__0)));
    __VdfgTmp_h07d20aae__0 = (1U & (((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hd7aa8e56__0) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x500U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h89f06a7e__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h7a381cb3__0 
        = (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                 ^ (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0x15U)));
    vlSelf->__VdfgTmp_h61364069__0 = (1U & (((((IData)(__VdfgTmp_h02f47900__0) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0)) 
                                              ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                                             ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                            ^ VL_REDXOR_32(
                                                           (0x430000U 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->__VdfgTmp_hf8ec4a95__0 = (1U & ((IData)(vlSelf->__VdfgTmp_h4d6c0e8e__0) 
                                            ^ ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0) 
                                               ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                                                  ^ 
                                                  ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                                                   ^ 
                                                   ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                     >> 0x11U) 
                                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0)))))));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h080ca314__0 
        = (1U & (((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                    ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                 ^ VL_REDXOR_32((0x1b0000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
           ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0));
    __VdfgTmp_h50767c5a__0 = (1U & ((((((((IData)(__VdfgTmp_h2f9eeb89__0) 
                                          ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                         ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                                        ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x1c00U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut 
        = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
            << 0x1fU) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                          << 0x1eU) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                                        << 0x1dU) | 
                                       (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                                         << 0x1cU) 
                                        | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0) 
                                            << 0x1bU) 
                                           | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0) 
                                               << 0x1aU) 
                                              | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0) 
                                                  << 0x19U) 
                                                 | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                                                     << 0x18U) 
                                                    | (((IData)(vlSelf->__VdfgTmp_hbb249fd1__0) 
                                                        << 0x17U) 
                                                       | (((IData)(vlSelf->__VdfgTmp_h592341af__0) 
                                                           << 0x16U) 
                                                          | (((IData)(vlSelf->__VdfgTmp_h96c32258__0) 
                                                              << 0x15U) 
                                                             | (((IData)(vlSelf->__VdfgTmp_h41fce7a7__0) 
                                                                 << 0x14U) 
                                                                | (((IData)(vlSelf->__VdfgTmp_hf8f5ab9a__0) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->__VdfgTmp_h8fa9371c__0) 
                                                                       << 0x12U) 
                                                                      | (((IData)(vlSelf->__VdfgTmp_h56c00102__0) 
                                                                          << 0x11U) 
                                                                         | (((IData)(vlSelf->__VdfgTmp_h5e2564ec__0) 
                                                                             << 0x10U) 
                                                                            | (((IData)(vlSelf->__VdfgTmp_h8d370620__0) 
                                                                                << 0xfU) 
                                                                               | (((IData)(vlSelf->__VdfgTmp_h4d1ff150__0) 
                                                                                << 0xeU) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h1e6ccfc3__0) 
                                                                                << 0xdU) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_hf09fdba8__0) 
                                                                                << 0xcU) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h78b86874__0) 
                                                                                << 0xbU) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h6520afd1__0) 
                                                                                << 0xaU) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_hd806cd3e__0) 
                                                                                << 9U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h9ec29e45__0) 
                                                                                << 8U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_hbacd7849__0) 
                                                                                << 7U) 
                                                                                | (((IData)(__VdfgTmp_h2f9eeb89__0) 
                                                                                << 6U) 
                                                                                | (((IData)(__VdfgTmp_hfef8c611__0) 
                                                                                << 5U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_hc112de46__0) 
                                                                                << 4U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h81d1ba2d__0) 
                                                                                << 3U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_hfe2e6b33__0) 
                                                                                << 2U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h54161b99__0) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->__VdfgTmp_hf2502a99__0))))))))))))))))))))))))))))))));
    __VdfgTmp_h9c8020cc__0 = (1U & (((((((((IData)(__VdfgTmp_hfef8c611__0) 
                                           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                                          ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                         ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                                        ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0xe00U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hcd6cff89__0)));
    vlSelf->__VdfgTmp_h23bb7b78__0 = (1U & ((((((IData)(vlSelf->__VdfgTmp_h2b778ce1__0) 
                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0)) 
                                               ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                                             ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                            ^ VL_REDXOR_32(
                                                           (0x2d0000U 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->__VdfgTmp_hc314d665__0 = (1U & (((((((IData)(vlSelf->__VdfgTmp_h92ade9f9__0) 
                                                 ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                             ^ VL_REDXOR_32(
                                                            (0x60000U 
                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h68cca169__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0 
        = (1U & ((IData)(vlSelf->__VdfgTmp_h765e99c6__0) 
                 ^ ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0) 
                    ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                       ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                          ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                              >> 0x12U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0)))))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hd7aa8e56__0 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
           ^ ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0) 
              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_habd34d5d__0 
        = ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0) 
           ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0 
        = (1U & ((((IData)(vlSelf->__VdfgTmp_hea57532f__0) 
                   ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                 ^ VL_REDXOR_32((0xc0000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0 
        = (1U & ((((IData)(vlSelf->__VdfgTmp_hf96fdc3a__0) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                 ^ VL_REDXOR_32((0x900000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->__VdfgTmp_h27486c02__0 = ((IData)(__VdfgTmp_h89853529__0) 
                                      ^ ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0) 
                                         ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                                            ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hce49e470__0)))));
    vlSelf->__VdfgTmp_h14a4d467__0 = (1U & ((((((((IData)(__VdfgTmp_h6e410945__0) 
                                                  ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                             ^ VL_REDXOR_32(
                                                            (0x1c0000U 
                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->__VdfgTmp_hb59c6074__0 = (1U & (((((((((IData)(__VdfgTmp_h12037aac__0) 
                                                   ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                  ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                             ^ VL_REDXOR_32(
                                                            (0xe0000U 
                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hcd6cff89__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0 
        = (1U & ((IData)(__VdfgTmp_haf5b07bd__0) ^ 
                 ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0) 
                  ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                     ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
                        ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                            >> 0x13U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0)))))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0 
        = (1U & ((IData)(__VdfgTmp_h9e8696e8__0) ^ 
                 ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0) 
                  ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                     ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                        ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
                           ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                               >> 0x11U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hc70d1c7e__0))))))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0 
        = (1U & (((((IData)(vlSelf->__VdfgTmp_hc4fcddea__0) 
                    ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                   ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                 ^ VL_REDXOR_32((0x860000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hc70d1c7e__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                  >> 0x1cU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69f4b0d5__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hce49e470__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                  >> 0x1aU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hcd6cff89__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                  >> 0x1dU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hc70d1c7e__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                  >> 0x14U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69f4b0d5__0)));
    vlSelf->__VdfgTmp_h938881b5__0 = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                                             >> 3U) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h080ca314__0)));
    vlSelf->__VdfgTmp_hc16e00e2__0 = (1U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h080ca314__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hce49e470__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                  >> 0x12U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hcd6cff89__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                  >> 0x15U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->__VdfgTmp_h598dc9a7__0 = (1U & ((VL_REDXOR_32(
                                                          (0x36000002U 
                                                           & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                                             ^ VL_REDXOR_4(
                                                           (6U 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h68cca169__0)));
    vlSelf->__VdfgTmp_heef01c39__0 = (1U & ((VL_REDXOR_32(
                                                          (0x31000100U 
                                                           & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                                             ^ vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h68cca169__0)));
    vlSelf->__VdfgTmp_h71cf0b22__0 = (1U & ((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_habd34d5d__0) 
                                              ^ VL_REDXOR_32(
                                                             (0x88000000U 
                                                              & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r))) 
                                             ^ VL_REDXOR_4(
                                                           (6U 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h3f5a3024__0)));
    vlSelf->__VdfgTmp_h8c4c62e6__0 = (1U & (VL_REDXOR_32(
                                                         (0x88000800U 
                                                          & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h3f5a3024__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hc70d1c7e__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                  >> 0xcU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69f4b0d5__0)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hce49e470__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                  >> 0xaU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hcd6cff89__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                  >> 0xdU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0));
    vlSelf->__VdfgTmp_haabf81c9__0 = (1U & ((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hd7aa8e56__0) 
                                              ^ VL_REDXOR_32(
                                                             (0x50000000U 
                                                              & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r))) 
                                             ^ VL_REDXOR_4(
                                                           (5U 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h89f06a7e__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0 
        = (1U & ((VL_REDXOR_32((0x59040000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                  ^ vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata) 
                 ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h89f06a7e__0)));
    vlSelf->__VdfgTmp_h1ce136f1__0 = (1U & (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                                             ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                            ^ VL_REDXOR_16(
                                                           (0x4100U 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    vlSelf->__VdfgTmp_hd661295a__0 = (1U & ((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hd7aa8e56__0) 
                                              ^ VL_REDXOR_32(
                                                             (0xa0000000U 
                                                              & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r))) 
                                             ^ VL_REDXOR_4(
                                                           (0xdU 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69f4b0d5__0)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hc70d1c7e__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                  >> 4U) ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69f4b0d5__0)));
    vlSelf->__VdfgTmp_hb2d75d09__0 = (1U & ((VL_REDXOR_32(
                                                          (0x77000010U 
                                                           & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                                             ^ VL_REDXOR_8(
                                                           (0x17U 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0)));
    vlSelf->__VdfgTmp_hd47c4097__0 = (1U & ((VL_REDXOR_32(
                                                          (0x62000200U 
                                                           & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                                             ^ (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                                >> 1U)) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0 
        = (1U & ((VL_REDXOR_32((0x64100000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                  ^ (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                     >> 2U)) ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0)));
    vlSelf->__VdfgTmp_hcd513f53__0 = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                                             >> 0xdU) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h7a381cb3__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r 
                  >> 0x17U) ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h7a381cb3__0)));
    vlSelf->__VdfgTmp_ha4dff618__0 = (1U & ((VL_REDXOR_32(
                                                          (0xdc000040U 
                                                           & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                                             ^ VL_REDXOR_8(
                                                           (0x1cU 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->__VdfgTmp_h87e7367f__0 = (1U & ((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0) 
                                              ^ VL_REDXOR_32(
                                                             (0xc0000000U 
                                                              & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r))) 
                                             ^ VL_REDXOR_2(
                                                           (3U 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hcd6cff89__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                  >> 5U) ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hce49e470__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                  >> 2U) ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0 
        = (1U & ((VL_REDXOR_32((0xc8200000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                  ^ (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                     >> 3U)) ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_valid 
        = (1U & vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid
           [1U]);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_index 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc
        [1U];
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_mask 
        = (7U & ((IData)(1U) << vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc
                 [1U]));
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_unencoded 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_mask;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_encoded 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_index;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_valid 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_valid;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_next = 0U;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_next = 0U;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_next = 0U;
    if (((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant_valid) 
         & (~ (IData)((0U != ((IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg) 
                              & (IData)(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__acknowledge))))))) {
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_next 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_next 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_reg;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_next 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg;
    } else if (vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_valid) {
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_next 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_mask;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_next = 1U;
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_next 
            = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_index;
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tdata = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tkeep = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tuser = 0U;
    if ((0U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_curr_state))) {
        if ((1U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_curr_state))) {
            if ((2U >= (3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_r)))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tdata 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tdata
                    [(3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_r))];
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tkeep 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tkeep
                    [(3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_r))];
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tuser 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tuser
                    [(3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_r))];
            } else {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tdata = 0U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tkeep = 0U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tuser = 0U;
            }
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_next_state 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_curr_state;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tvalid = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tlast = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_complete_o = 0U;
    if ((0U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_curr_state))) {
        if ((0U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_o))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_next_state = 1U;
        }
    } else if ((1U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_curr_state))) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tvalid 
            = ((2U >= (3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_r))) 
               & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tvalid
               [(3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_r))]);
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tlast 
            = ((2U >= (3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_r))) 
               & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tlast
               [(3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_r))]);
        if ((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tlast) 
              & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tvalid)) 
             & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tready))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vlvbound_h6ba7c8b5__0 = 1U;
            if ((2U >= (3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_r)))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_complete_o 
                    = (((~ ((IData)(1U) << (3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_r)))) 
                        & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_complete_o)) 
                       | (7U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vlvbound_h6ba7c8b5__0) 
                                << (3U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_r)))));
            }
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_next_state = 0U;
        }
    }
    __VdfgTmp_hb7637156__0 = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0) 
                              ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0) 
                                 ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc0 
        = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0) 
            << 0xfU) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0) 
                         << 0xeU) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0) 
                                      << 0xdU) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0) 
                                                   << 0xcU) 
                                                  | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0) 
                                                      << 0xbU) 
                                                     | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0) 
                                                         << 0xaU) 
                                                        | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
                                                            << 9U) 
                                                           | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0) 
                                                               << 8U) 
                                                              | (((IData)(vlSelf->__VdfgTmp_h2c1029d4__0) 
                                                                  << 7U) 
                                                                 | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0) 
                                                                     << 6U) 
                                                                    | (((IData)(vlSelf->__VdfgTmp_h85601e46__0) 
                                                                        << 5U) 
                                                                       | (((IData)(vlSelf->__VdfgTmp_h2e575ec5__0) 
                                                                           << 4U) 
                                                                          | (((IData)(vlSelf->__VdfgTmp_hd1695d7c__0) 
                                                                              << 3U) 
                                                                             | (((IData)(vlSelf->__VdfgTmp_ha769a9a2__0) 
                                                                                << 2U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h4d7f46b7__0) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->__VdfgTmp_h21ce4c20__0))))))))))))))));
    __VdfgTmp_h0a660c6f__0 = (1U & (((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                                    ^ VL_REDXOR_16(
                                                   (0xae00U 
                                                    & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))));
    __VdfgTmp_hf5235325__0 = (1U & (((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                                    ^ VL_REDXOR_16(
                                                   (0x7100U 
                                                    & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0;
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0 
        = (1U & ((((((((IData)(vlSelf->__VdfgTmp_h85601e46__0) 
                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x600U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0 
        = (1U & (((((((((IData)(vlSelf->__VdfgTmp_h2e575ec5__0) 
                        ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x2700U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0 
        = (1U & (((((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0) 
                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0xc00U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0 
        = (1U & ((((((IData)(vlSelf->__VdfgTmp_ha769a9a2__0) 
                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                  ^ VL_REDXOR_16((0xd00U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0 
        = (1U & (((((IData)(vlSelf->__VdfgTmp_h2c1029d4__0) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                 ^ VL_REDXOR_16((0x3800U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0 
        = (1U & (((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x300U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0 
        = (1U & (((((((IData)(__VdfgTmp_h459d769c__0) 
                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x60000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0)));
    vlSelf->__VdfgTmp_h713867e6__0 = ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0) 
                                      ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0) 
                                         ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0) 
                                            ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0))));
    vlSelf->__VdfgTmp_h529926d8__0 = (1U & (((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                             ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                                            ^ VL_REDXOR_32(
                                                           (0x710000U 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0 
        = (1U & (((((((((IData)(__VdfgTmp_h59702f93__0) 
                        ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0)) 
                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x270000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0 
        = ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc1 
        = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0) 
            << 0xfU) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0) 
                         << 0xeU) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0) 
                                      << 0xdU) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0) 
                                                   << 0xcU) 
                                                  | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0) 
                                                      << 0xbU) 
                                                     | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0) 
                                                         << 0xaU) 
                                                        | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0) 
                                                            << 9U) 
                                                           | (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
                                                               << 8U) 
                                                              | (((IData)(__VdfgTmp_ha983f763__0) 
                                                                  << 7U) 
                                                                 | (((IData)(vlSelf->__VdfgTmp_hff3a4ad2__0) 
                                                                     << 6U) 
                                                                    | (((IData)(__VdfgTmp_h8e3c1432__0) 
                                                                        << 5U) 
                                                                       | (((IData)(__VdfgTmp_h59702f93__0) 
                                                                           << 4U) 
                                                                          | (((IData)(vlSelf->__VdfgTmp_hfc3938ed__0) 
                                                                              << 3U) 
                                                                             | (((IData)(__VdfgTmp_hb8339027__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_h459d769c__0) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->__VdfgTmp_h3a28f477__0))))))))))))))));
    vlSelf->__VdfgTmp_hc94a7559__0 = (1U & (((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                             ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                                            ^ VL_REDXOR_32(
                                                           (0xae0000U 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0 
        = (1U & ((((((((IData)(__VdfgTmp_h8e3c1432__0) 
                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x60000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0 
        = (1U & (((((IData)(__VdfgTmp_ha983f763__0) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                 ^ VL_REDXOR_32((0x380000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0 
        = (1U & (((((((IData)(vlSelf->__VdfgTmp_hff3a4ad2__0) 
                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0xc0000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0 
        = ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
           ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0) 
              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0 
        = (1U & ((((((((IData)(__VdfgTmp_hb8339027__0) 
                       ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0)) 
                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                  ^ VL_REDXOR_32((0xd0000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0 
        = (1U & (((((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x30000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0)));
    vlSelf->__VdfgTmp_heed15494__0 = ((IData)(__VdfgTmp_ha7372db8__0) 
                                      ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0) 
                                         ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
                                            ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h3f5a3024__0))));
    vlSelf->__VdfgTmp_h28a93dd5__0 = (1U & ((IData)(__VdfgTmp_h29f1306d__0) 
                                            ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                                               ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                                                  ^ 
                                                  ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                                                   ^ 
                                                   ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                     >> 0x10U) 
                                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h68cca169__0)))))));
    vlSelf->__VdfgTmp_h3cd51e6c__0 = (1U & ((IData)(__VdfgTmp_hcb9a2c75__0) 
                                            ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0) 
                                               ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                                                  ^ 
                                                  ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                                                   ^ 
                                                   ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
                                                    ^ 
                                                    ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                      >> 0x13U) 
                                                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hc70d1c7e__0))))))));
    vlSelf->__VdfgTmp_ha7f1c27f__0 = (1U & (((((((((IData)(__VdfgTmp_h07d20aae__0) 
                                                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0)) 
                                                  ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                 ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                             ^ VL_REDXOR_32(
                                                            (0x170000U 
                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0 
        = ((IData)(__VdfgTmp_h7d104332__0) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h7a381cb3__0));
    vlSelf->__VdfgTmp_h38b8a2b6__0 = ((IData)(__VdfgTmp_hb5e210ae__0) 
                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h080ca314__0));
    vlSelf->__VdfgTmp_h64ce6f55__0 = ((IData)(vlSelf->__VdfgTmp_hbcc95034__0) 
                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h080ca314__0));
    vlSelf->__VdfgTmp_hbf814246__0 = (1U & (((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                             ^ VL_REDXOR_32(
                                                            (0x30000U 
                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->__VdfgTmp_ha9b6b0de__0 = (1U & ((((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0) 
                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                             ^ VL_REDXOR_32(
                                                            (0x30000U 
                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hce49e470__0)));
    vlSelf->__VdfgTmp_h2051c3df__0 = (1U & ((((((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0) 
                                                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                                                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                             ^ VL_REDXOR_32(
                                                            (0xb0000U 
                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h22b5d282__0)));
    vlSelf->__VdfgTmp_h86204984__0 = (1U & ((IData)(__VdfgTmp_h50767c5a__0) 
                                            ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                                               ^ (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                  >> 0x10U))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcIn 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out8 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut 
        = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
            << 0x1fU) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                          << 0x1eU) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                                        << 0x1dU) | 
                                       (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                                         << 0x1cU) 
                                        | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0) 
                                            << 0x1bU) 
                                           | (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0) 
                                               << 0x1aU) 
                                              | (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0) 
                                                  << 0x19U) 
                                                 | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                                                     << 0x18U) 
                                                    | (((IData)(__VdfgTmp_h7d104332__0) 
                                                        << 0x17U) 
                                                       | (((IData)(vlSelf->__VdfgTmp_hf96fdc3a__0) 
                                                           << 0x16U) 
                                                          | (((IData)(__VdfgTmp_haf5b07bd__0) 
                                                              << 0x15U) 
                                                             | (((IData)(vlSelf->__VdfgTmp_h765e99c6__0) 
                                                                 << 0x14U) 
                                                                | (((IData)(__VdfgTmp_h9e8696e8__0) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->__VdfgTmp_h08a934a5__0) 
                                                                       << 0x12U) 
                                                                      | (((IData)(vlSelf->__VdfgTmp_hea57532f__0) 
                                                                          << 0x11U) 
                                                                         | (((IData)(vlSelf->__VdfgTmp_hc4fcddea__0) 
                                                                             << 0x10U) 
                                                                            | (((IData)(__VdfgTmp_h02f47900__0) 
                                                                                << 0xfU) 
                                                                               | (((IData)(__VdfgTmp_h50767c5a__0) 
                                                                                << 0xeU) 
                                                                                | (((IData)(__VdfgTmp_h9c8020cc__0) 
                                                                                << 0xdU) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h44e428aa__0) 
                                                                                << 0xcU) 
                                                                                | (((IData)(__VdfgTmp_ha7372db8__0) 
                                                                                << 0xbU) 
                                                                                | (((IData)(__VdfgTmp_h89853529__0) 
                                                                                << 0xaU) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h4d6c0e8e__0) 
                                                                                << 9U) 
                                                                                | (((IData)(__VdfgTmp_h29f1306d__0) 
                                                                                << 8U) 
                                                                                | (((IData)(__VdfgTmp_hcb9a2c75__0) 
                                                                                << 7U) 
                                                                                | (((IData)(__VdfgTmp_h6e410945__0) 
                                                                                << 6U) 
                                                                                | (((IData)(__VdfgTmp_h12037aac__0) 
                                                                                << 5U) 
                                                                                | (((IData)(__VdfgTmp_h07d20aae__0) 
                                                                                << 4U) 
                                                                                | (((IData)(__VdfgTmp_hb5e210ae__0) 
                                                                                << 3U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h2b778ce1__0) 
                                                                                << 2U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h92ade9f9__0) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->__VdfgTmp_hbcc95034__0))))))))))))))))))))))))))))))));
    vlSelf->__VdfgTmp_h5ac32030__0 = ((IData)(__VdfgTmp_h9c8020cc__0) 
                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h7a381cb3__0));
    vlSelf->__VdfgTmp_hea1c180b__0 = (1U & (((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hd7aa8e56__0) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                             ^ VL_REDXOR_32(
                                                            (0xd0000U 
                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69f4b0d5__0)));
    vlSelf->__VdfgTmp_hca6fdb6a__0 = (1U & (((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hd7aa8e56__0) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                             ^ VL_REDXOR_32(
                                                            (0x50000U 
                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h89f06a7e__0)));
    vlSelf->__VdfgTmp_h479ed014__0 = (1U & (((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_habd34d5d__0) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                             ^ VL_REDXOR_32(
                                                            (0x60000U 
                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h3f5a3024__0)));
    vlSelf->__VdfgTmp_h33c2cba5__0 = (1U & (((((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_habd34d5d__0) 
                                                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                             ^ VL_REDXOR_32(
                                                            (0x60000U 
                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h22b5d282__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_habd34d5d__0 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0) 
           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h7a381cb3__0 
        = (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                 ^ (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0x1dU)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hd7aa8e56__0 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
           ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0) 
              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h080ca314__0 
        = (1U & (((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                 ^ VL_REDXOR_32((0x1b000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h22b5d282__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                  >> 0x1cU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hcd6cff89__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h22b5d282__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                  >> 0x14U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hcd6cff89__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h22b5d282__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                  >> 0xcU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hcd6cff89__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_habd34d5d__0 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0) 
           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0));
    vlSelf->__VdfgTmp_h789ed62b__0 = (1U & ((VL_REDXOR_32(
                                                          (0xb8000080U 
                                                           & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                                             ^ (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                                >> 3U)) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hc70d1c7e__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0 
        = (1U & ((VL_REDXOR_32((0xb2080000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                  ^ (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                     >> 1U)) ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hc70d1c7e__0)));
    vlSelf->__VdfgTmp_h03cbcc85__0 = (1U & ((IData)(vlSelf->__VdfgTmp_hb2d75d09__0) 
                                            ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                                               ^ (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                                  >> 0xcU))));
    vlSelf->__VdfgTmp_h346d0cc2__0 = (1U & ((((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0) 
                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                             ^ VL_REDXOR_16(
                                                            (0x300U 
                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hce49e470__0)));
    vlSelf->__VdfgTmp_he76d745a__0 = (1U & (((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                             ^ VL_REDXOR_16(
                                                            (0x300U 
                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                            ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->__VdfgTmp_hb58585d2__0 = ((IData)(vlSelf->__VdfgTmp_ha06a9534__0) 
                                      ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0) 
                                         ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                                            ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
                                               ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hce49e470__0)))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0 
        = (1U & (((((IData)(vlSelf->__VdfgTmp_heef01c39__0) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                 ^ VL_REDXOR_16((0x8600U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0 
        = (1U & ((((IData)(vlSelf->__VdfgTmp_hb54cf1d2__0) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                 ^ VL_REDXOR_16((0x9000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    vlSelf->__VdfgTmp_h42e74426__0 = (1U & ((IData)(vlSelf->__VdfgTmp_ha4dff618__0) 
                                            ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                                               ^ (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                                  >> 8U))));
    vlSelf->__VdfgTmp_hb9a9cf24__0 = (1U & ((VL_REDXOR_32(
                                                          (0xee000020U 
                                                           & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                                             ^ VL_REDXOR_4(
                                                           (0xeU 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hcd6cff89__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h22b5d282__0 
        = (1U & ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                  >> 4U) ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hcd6cff89__0)));
    vlSelf->__VdfgTmp_h2b3e1096__0 = (1U & ((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0) 
                                              ^ VL_REDXOR_32(
                                                             (0xc4000000U 
                                                              & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r))) 
                                             ^ VL_REDXOR_2(
                                                           (3U 
                                                            & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hce49e470__0)));
    vlSelf->__VdfgTmp_h55b40b09__0 = (1U & (VL_REDXOR_32(
                                                         (0xc4000400U 
                                                          & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r)) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hce49e470__0)));
    vlSelf->__VdfgTmp_hb27c6fff__0 = (1U & (((((((((IData)(vlSelf->__VdfgTmp_haabf81c9__0) 
                                                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0)) 
                                                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                             ^ VL_REDXOR_16(
                                                            (0x1700U 
                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0)));
    vlSelf->__VdfgTmp_h00cd5864__0 = (1U & (((((((IData)(vlSelf->__VdfgTmp_h87e7367f__0) 
                                                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                             ^ VL_REDXOR_16(
                                                            (0x600U 
                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h68cca169__0)));
    vlSelf->__VdfgTmp_h49d4ca30__0 = (1U & ((IData)(vlSelf->__VdfgTmp_h598dc9a7__0) 
                                            ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0) 
                                               ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                                                  ^ 
                                                  ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                                                   ^ 
                                                   ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                                     >> 9U) 
                                                    ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0)))))));
    vlSelf->__VdfgTmp_h7ee4707a__0 = (1U & ((IData)(vlSelf->__VdfgTmp_hc16e00e2__0) 
                                            ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                                               ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                                                  ^ 
                                                  ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                                                   ^ 
                                                   ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                                     >> 8U) 
                                                    ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h68cca169__0)))))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0 
        = (1U & ((IData)(vlSelf->__VdfgTmp_hf49f2e7e__0) 
                 ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0) 
                    ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                       ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                          ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                              >> 0xaU) ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0)))))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0 
        = (1U & ((IData)(vlSelf->__VdfgTmp_h8c4c62e6__0) 
                 ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0) 
                    ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                       ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                          ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
                             ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                 >> 9U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hc70d1c7e__0))))))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h7a381cb3__0 
        = (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                 ^ (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                    >> 0xdU)));
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_valid 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_valid;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_encoded 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_index;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_unencoded 
        = vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_mask;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tdata 
        = (((QData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
            << 0x20U) | (QData)((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tdata)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tkeep 
        = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg) 
            << 4U) | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tkeep));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tuser 
        = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg) 
            << 3U) | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tuser));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tlast 
        = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg) 
            << 1U) | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tlast));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_complete 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_complete_o;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tvalid 
        = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
            << 1U) | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tvalid));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcIn 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcOut 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc0;
    __VdfgTmp_hb7835883__0 = (1U & ((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x500U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_h0bec9539__0 = (1U & ((((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0) 
                                        ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x1d00U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0)));
    __VdfgTmp_h34d87332__0 = (1U & (((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x300U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_h123d9497__0 = (1U & ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0) 
                                    ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0) 
                                       ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0) 
                                          ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0) 
                                             ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                                 >> 8U) 
                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0)))))));
    __VdfgTmp_hd47feff5__0 = (1U & (((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x300U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0 
        = ((IData)(vlSelf->__VdfgTmp_h21ce4c20__0) 
           ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0 
        = ((IData)(vlSelf->__VdfgTmp_hd1695d7c__0) 
           ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0));
    __VdfgTmp_h6b0f0ef9__0 = (1U & (((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x30000U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_h65132f81__0 = (1U & (((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x30000U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0)));
    __VdfgTmp_h862fc7dc__0 = (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0) 
                                    ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0) 
                                       ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0) 
                                          ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0) 
                                             ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                 >> 0x10U) 
                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0)))))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__crcIn 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc1;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__crcOut 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc1;
    __VdfgTmp_he7d89e62__0 = (1U & ((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x50000U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_hb1df3a29__0 = (1U & ((((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0) 
                                        ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x1d0000U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0 
        = ((IData)(vlSelf->__VdfgTmp_hfc3938ed__0) 
           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0 
        = ((IData)(vlSelf->__VdfgTmp_h3a28f477__0) 
           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcIn 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out16 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut 
        = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
            << 0x1fU) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                          << 0x1eU) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                        << 0x1dU) | 
                                       (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                         << 0x1cU) 
                                        | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0) 
                                            << 0x1bU) 
                                           | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0) 
                                               << 0x1aU) 
                                              | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0) 
                                                  << 0x19U) 
                                                 | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                                                     << 0x18U) 
                                                    | (((IData)(vlSelf->__VdfgTmp_h61364069__0) 
                                                        << 0x17U) 
                                                       | (((IData)(vlSelf->__VdfgTmp_h86204984__0) 
                                                           << 0x16U) 
                                                          | (((IData)(vlSelf->__VdfgTmp_h5ac32030__0) 
                                                              << 0x15U) 
                                                             | (((IData)(vlSelf->__VdfgTmp_h2d29c213__0) 
                                                                 << 0x14U) 
                                                                | (((IData)(vlSelf->__VdfgTmp_heed15494__0) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->__VdfgTmp_h27486c02__0) 
                                                                       << 0x12U) 
                                                                      | (((IData)(vlSelf->__VdfgTmp_hf8ec4a95__0) 
                                                                          << 0x11U) 
                                                                         | (((IData)(vlSelf->__VdfgTmp_h28a93dd5__0) 
                                                                             << 0x10U) 
                                                                            | (((IData)(vlSelf->__VdfgTmp_h3cd51e6c__0) 
                                                                                << 0xfU) 
                                                                               | (((IData)(vlSelf->__VdfgTmp_h14a4d467__0) 
                                                                                << 0xeU) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_hb59c6074__0) 
                                                                                << 0xdU) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_ha7f1c27f__0) 
                                                                                << 0xcU) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h38b8a2b6__0) 
                                                                                << 0xbU) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h23bb7b78__0) 
                                                                                << 0xaU) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_hc314d665__0) 
                                                                                << 9U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h64ce6f55__0) 
                                                                                << 8U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_hea1c180b__0) 
                                                                                << 7U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h33c2cba5__0) 
                                                                                << 6U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h2051c3df__0) 
                                                                                << 5U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_hca6fdb6a__0) 
                                                                                << 4U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h479ed014__0) 
                                                                                << 3U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_ha9b6b0de__0) 
                                                                                << 2U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_hbf814246__0) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->__VdfgTmp_h52f993ad__0))))))))))))))))))))))))))))))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcOut 
        = ((((IData)(vlSelf->__VdfgTmp_h61364069__0) 
             ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h7a381cb3__0)) 
            << 0x1fU) | ((0x40000000U & (((((IData)(vlSelf->__VdfgTmp_h86204984__0) 
                                            ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                          ^ VL_REDXOR_32(
                                                         (0x90000000U 
                                                          & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                         << 0x1eU)) 
                         | ((0x20000000U & (((IData)(vlSelf->__VdfgTmp_h5ac32030__0) 
                                             << 0x1dU) 
                                            ^ (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0) 
                                                << 0x1dU) 
                                               ^ (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                                                   << 0x1dU) 
                                                  ^ 
                                                  (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
                                                    << 0x1dU) 
                                                   ^ 
                                                   ((0xe0000000U 
                                                     & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                        << 2U)) 
                                                    ^ 
                                                    ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0) 
                                                     << 0x1dU))))))) 
                            | ((0x10000000U & (((IData)(vlSelf->__VdfgTmp_h2d29c213__0) 
                                                << 0x1cU) 
                                               ^ (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0) 
                                                   << 0x1cU) 
                                                  ^ 
                                                  (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                                    << 0x1cU) 
                                                   ^ 
                                                   (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                                                     << 0x1cU) 
                                                    ^ 
                                                    ((0xf0000000U 
                                                      & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                         << 2U)) 
                                                     ^ 
                                                     ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0) 
                                                      << 0x1cU))))))) 
                               | ((0x8000000U & (((IData)(vlSelf->__VdfgTmp_heed15494__0) 
                                                  << 0x1bU) 
                                                 ^ 
                                                 (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0) 
                                                   << 0x1bU) 
                                                  ^ 
                                                  (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                                    << 0x1bU) 
                                                   ^ 
                                                   (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                                     << 0x1bU) 
                                                    ^ 
                                                    (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
                                                      << 0x1bU) 
                                                     ^ 
                                                     ((0xf8000000U 
                                                       & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                          << 2U)) 
                                                      ^ 
                                                      ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hc70d1c7e__0) 
                                                       << 0x1bU)))))))) 
                                  | ((0x4000000U & 
                                      (((IData)(vlSelf->__VdfgTmp_h27486c02__0) 
                                        << 0x1aU) ^ 
                                       (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                                         << 0x1aU) 
                                        ^ (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0) 
                                            << 0x1aU) 
                                           ^ (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                               << 0x1aU) 
                                              ^ (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                                                  << 0x1aU) 
                                                 ^ 
                                                 ((0xfc000000U 
                                                   & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                      << 2U)) 
                                                  ^ 
                                                  ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h89f06a7e__0) 
                                                   << 0x1aU)))))))) 
                                     | ((0x2000000U 
                                         & (((((IData)(vlSelf->__VdfgTmp_hf8ec4a95__0) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                             ^ VL_REDXOR_32(
                                                            (0xc000000U 
                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            << 0x19U)) 
                                        | ((0x1000000U 
                                            & ((((((IData)(vlSelf->__VdfgTmp_h28a93dd5__0) 
                                                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                ^ VL_REDXOR_32(
                                                               (0x86000000U 
                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                               << 0x18U)) 
                                           | ((0x800000U 
                                               & ((((((IData)(vlSelf->__VdfgTmp_h3cd51e6c__0) 
                                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0)) 
                                                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                   ^ 
                                                   VL_REDXOR_32(
                                                                (0x43000000U 
                                                                 & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                  << 0x17U)) 
                                              | ((0x400000U 
                                                  & (((IData)(vlSelf->__VdfgTmp_h14a4d467__0) 
                                                      << 0x16U) 
                                                     ^ 
                                                     (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                                                       << 0x16U) 
                                                      ^ 
                                                      (0x3fc00000U 
                                                       & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                          >> 2U))))) 
                                                 | ((((IData)(vlSelf->__VdfgTmp_hb59c6074__0) 
                                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h7a381cb3__0)) 
                                                     << 0x15U) 
                                                    | ((0x100000U 
                                                        & (((IData)(vlSelf->__VdfgTmp_ha7f1c27f__0) 
                                                            << 0x14U) 
                                                           ^ 
                                                           (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                                             << 0x14U) 
                                                            ^ 
                                                            (0xf00000U 
                                                             & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                                >> 8U))))) 
                                                       | ((((IData)(vlSelf->__VdfgTmp_h38b8a2b6__0) 
                                                            ^ 
                                                            ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0) 
                                                             ^ 
                                                             ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
                                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h3f5a3024__0)))) 
                                                           << 0x13U) 
                                                          | ((((IData)(vlSelf->__VdfgTmp_h23bb7b78__0) 
                                                               ^ 
                                                               ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0) 
                                                                ^ 
                                                                ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                                                                 ^ 
                                                                 ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
                                                                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hce49e470__0))))) 
                                                              << 0x12U) 
                                                             | ((0x20000U 
                                                                 & (((IData)(vlSelf->__VdfgTmp_hc314d665__0) 
                                                                     << 0x11U) 
                                                                    ^ 
                                                                    (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0) 
                                                                      << 0x11U) 
                                                                     ^ 
                                                                     (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                                                       << 0x11U) 
                                                                      ^ 
                                                                      (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                                                                        << 0x11U) 
                                                                       ^ 
                                                                       ((0xfe0000U 
                                                                         & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                                            >> 8U)) 
                                                                        ^ 
                                                                        ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0) 
                                                                         << 0x11U))))))) 
                                                                | ((0x10000U 
                                                                    & (((IData)(vlSelf->__VdfgTmp_h64ce6f55__0) 
                                                                        << 0x10U) 
                                                                       ^ 
                                                                       (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                                                                         << 0x10U) 
                                                                        ^ 
                                                                        (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                                                          << 0x10U) 
                                                                         ^ 
                                                                         (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                                                           << 0x10U) 
                                                                          ^ 
                                                                          ((0xff0000U 
                                                                            & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                                               >> 8U)) 
                                                                           ^ 
                                                                           ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h68cca169__0) 
                                                                            << 0x10U))))))) 
                                                                   | ((0x8000U 
                                                                       & (((IData)(vlSelf->__VdfgTmp_hea1c180b__0) 
                                                                           << 0xfU) 
                                                                          ^ 
                                                                          (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0) 
                                                                            << 0xfU) 
                                                                           ^ 
                                                                           (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                                                             << 0xfU) 
                                                                            ^ 
                                                                            (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                                                              << 0xfU) 
                                                                             ^ 
                                                                             (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
                                                                               << 0xfU) 
                                                                              ^ 
                                                                              ((0xf8000U 
                                                                                & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                                                >> 0xcU)) 
                                                                               ^ 
                                                                               ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hc70d1c7e__0) 
                                                                                << 0xfU)))))))) 
                                                                      | ((0x4000U 
                                                                          & (((((((((IData)(vlSelf->__VdfgTmp_h33c2cba5__0) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                               ^ 
                                                                               VL_REDXOR_32(
                                                                                (0x1c000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0)) 
                                                                             << 0xeU)) 
                                                                         | ((0x2000U 
                                                                             & ((((((((((IData)(vlSelf->__VdfgTmp_h2051c3df__0) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0xe000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hcd6cff89__0)) 
                                                                                << 0xdU)) 
                                                                            | ((0x1000U 
                                                                                & ((((((((((IData)(vlSelf->__VdfgTmp_hca6fdb6a__0) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x17000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0)) 
                                                                                << 0xcU)) 
                                                                               | ((((IData)(vlSelf->__VdfgTmp_h479ed014__0) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h080ca314__0)) 
                                                                                << 0xbU) 
                                                                                | ((0x400U 
                                                                                & (((((((IData)(vlSelf->__VdfgTmp_ha9b6b0de__0) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x2d000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & ((((((((IData)(vlSelf->__VdfgTmp_hbf814246__0) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x6000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h68cca169__0)) 
                                                                                << 9U)) 
                                                                                | ((((IData)(vlSelf->__VdfgTmp_h52f993ad__0) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h080ca314__0)) 
                                                                                << 8U) 
                                                                                | ((0x80U 
                                                                                & ((((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hd7aa8e56__0) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0xd000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69f4b0d5__0)) 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & ((((((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_habd34d5d__0) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x6000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h22b5d282__0)) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (((((((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0xb000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h22b5d282__0)) 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & ((((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hd7aa8e56__0) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x5000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h89f06a7e__0)) 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & ((((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_habd34d5d__0) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x6000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h3f5a3024__0)) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & (((((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x3000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hce49e470__0)) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & ((((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x3000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x41000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)))))))))))))))))))))))))))))))))));
    __VdfgTmp_h92884a4a__0 = (1U & (((((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_habd34d5d__0) 
                                         ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                        ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x600U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h22b5d282__0)));
    __VdfgTmp_h64cf81b9__0 = (1U & (((((IData)(vlSelf->__VdfgTmp_h789ed62b__0) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                    ^ VL_REDXOR_16(
                                                   (0x4300U 
                                                    & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    __VdfgTmp_hef065db2__0 = (1U & (((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_habd34d5d__0) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x600U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h3f5a3024__0)));
    __VdfgTmp_hb0e5a9e0__0 = (1U & ((IData)(vlSelf->__VdfgTmp_hd661295a__0) 
                                    ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0) 
                                       ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                                          ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                                             ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
                                                ^ (
                                                   (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                                    >> 0xbU) 
                                                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hc70d1c7e__0))))))));
    __VdfgTmp_ha3f780e1__0 = (1U & ((((((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0) 
                                          ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                                         ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                        ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0xb00U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h22b5d282__0)));
    __VdfgTmp_hdc811ca0__0 = ((IData)(vlSelf->__VdfgTmp_h938881b5__0) 
                              ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0) 
                                 ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h3f5a3024__0))));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h080ca314__0 
        = (1U & (((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                 ^ VL_REDXOR_16((0x1b00U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hd7aa8e56__0 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
           ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0) 
              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0 
        = (1U & ((IData)(vlSelf->__VdfgTmp_hcd513f53__0) 
                 ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0) 
                    ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                       ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
                          ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                              >> 0xbU) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0)))))));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0 
        = (1U & ((((IData)(vlSelf->__VdfgTmp_hd47c4097__0) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                 ^ VL_REDXOR_16((0xc00U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    __VdfgTmp_h44e2fd33__0 = (1U & (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                    ^ VL_REDXOR_32(
                                                   (0x410000U 
                                                    & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    __VdfgTmp_h138c5712__0 = (1U & ((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_habd34d5d__0) 
                                      ^ VL_REDXOR_32(
                                                     (0xf0000000U 
                                                      & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r))) 
                                     ^ VL_REDXOR_4(
                                                   (6U 
                                                    & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h22b5d282__0)));
    __VdfgTmp_h4eb019dc__0 = (1U & ((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0) 
                                      ^ VL_REDXOR_32(
                                                     (0xf8000000U 
                                                      & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r))) 
                                     ^ VL_REDXOR_4(
                                                   (0xbU 
                                                    & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h22b5d282__0)));
    __VdfgTmp_h26b56ad2__0 = (1U & ((((((IData)(vlSelf->__VdfgTmp_h2b3e1096__0) 
                                        ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0)) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                    ^ VL_REDXOR_16(
                                                   (0x2d00U 
                                                    & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0 
        = (1U & ((IData)(vlSelf->__VdfgTmp_h55b40b09__0) 
                 ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                    ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0) 
                       ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                          ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                             ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                 >> 8U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h89f06a7e__0))))))));
    __VdfgTmp_h77f2214d__0 = (1U & ((IData)(vlSelf->__VdfgTmp_hb27c6fff__0) 
                                    ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                                       ^ (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                          >> 0x14U))));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0 
        = (1U & ((IData)(vlSelf->__VdfgTmp_hb58585d2__0) 
                 ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                    ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0) 
                       ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                          ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                             ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                 >> 0x10U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h89f06a7e__0))))))));
    __VdfgTmp_h2355e5e1__0 = ((IData)(vlSelf->__VdfgTmp_hb9a9cf24__0) 
                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h7a381cb3__0));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0 
        = ((IData)(vlSelf->__VdfgTmp_hc7a3324c__0) 
           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h7a381cb3__0));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdata 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tdata;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tkeep 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tkeep;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tuser 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tuser;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tlast 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tlast;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_complete_i 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_complete;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__next_state 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__curr_state;
    if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__curr_state) 
                  >> 2U)))) {
        if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__curr_state))) {
            if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__curr_state))) {
                if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r))) {
                    if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_complete))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_c = 0U;
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__next_state = 1U;
                    }
                } else {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_c = 0U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__next_state = 0U;
                }
            } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r))) {
                if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_o))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_c = 0U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__next_state = 3U;
                }
            } else {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_c = 0U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__next_state = 0U;
            }
        } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__curr_state))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_c 
                = ((IData)(1U) + vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_r);
            if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r))) {
                if ((0xaa0U <= vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_r)) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_c = 0U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__next_state 
                        = ((3U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_r))
                            ? 4U : 2U);
                }
            } else {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_c = 0U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__next_state = 0U;
            }
        } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__next_state = 1U;
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__next_state 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__curr_state;
    if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__curr_state) 
                  >> 2U)))) {
        if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__curr_state))) {
            if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__curr_state))) {
                if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r))) {
                    if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_complete))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_c = 0U;
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__next_state = 1U;
                    }
                } else {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_c = 0U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__next_state = 0U;
                }
            } else if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r))) {
                if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_o))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_c = 0U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__next_state = 3U;
                }
            } else {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_c = 0U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__next_state = 0U;
            }
        } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__curr_state))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_c 
                = ((IData)(1U) + vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_r);
            if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r))) {
                if ((0xaa0U <= vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_r)) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_c = 0U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__next_state 
                        = ((3U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_r))
                            ? 4U : 2U);
                }
            } else {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_c = 0U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__next_state = 0U;
            }
        } else if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__next_state = 1U;
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__next_state 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__curr_state;
    if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__curr_state) 
                  >> 2U)))) {
        if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__curr_state))) {
            if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__curr_state))) {
                if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r))) {
                    if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_complete))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_c = 0U;
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__next_state = 1U;
                    }
                } else {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_c = 0U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__next_state = 0U;
                }
            } else if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r))) {
                if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_o))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_c = 0U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__next_state = 3U;
                }
            } else {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_c = 0U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__next_state = 0U;
            }
        } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__curr_state))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_c 
                = ((IData)(1U) + vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_r);
            if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r))) {
                if ((0xaa0U <= vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_r)) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_c = 0U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__next_state 
                        = ((3U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_r))
                            ? 4U : 2U);
                }
            } else {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_c = 0U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__next_state = 0U;
            }
        } else if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__next_state = 1U;
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__request 
        = (((~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg)) 
            & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg)) 
           | ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg) 
              & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tvalid)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0 
        = (1U & (((((((IData)(__VdfgTmp_hd47feff5__0) 
                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                    ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x60000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0)));
    __VdfgTmp_hd5b41d1f__0 = ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0) 
                              ^ ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0) 
                                 ^ ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0))));
    __VdfgTmp_h0682a95e__0 = (1U & (((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
                                       ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                                    ^ VL_REDXOR_32(
                                                   (0x710000U 
                                                    & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0 
        = (1U & (((((((((IData)(__VdfgTmp_hb7835883__0) 
                        ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0)) 
                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                    ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x270000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0 
        = ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc1 
        = (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0) 
            << 0xfU) | (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0) 
                         << 0xeU) | (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0) 
                                      << 0xdU) | (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0) 
                                                   << 0xcU) 
                                                  | (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0) 
                                                      << 0xbU) 
                                                     | (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0) 
                                                         << 0xaU) 
                                                        | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0) 
                                                            << 9U) 
                                                           | (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
                                                               << 8U) 
                                                              | (((IData)(__VdfgTmp_h0bec9539__0) 
                                                                  << 7U) 
                                                                 | (((IData)(__VdfgTmp_hb7637156__0) 
                                                                     << 6U) 
                                                                    | (((IData)(__VdfgTmp_h34d87332__0) 
                                                                        << 5U) 
                                                                       | (((IData)(__VdfgTmp_hb7835883__0) 
                                                                           << 4U) 
                                                                          | (((IData)(__VdfgTmp_h0a660c6f__0) 
                                                                              << 3U) 
                                                                             | (((IData)(__VdfgTmp_h123d9497__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_hd47feff5__0) 
                                                                                << 1U) 
                                                                                | (IData)(__VdfgTmp_hf5235325__0))))))))))))))));
    __VdfgTmp_h8ebd877f__0 = (1U & (((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0) 
                                       ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                                    ^ VL_REDXOR_32(
                                                   (0xae0000U 
                                                    & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0 
        = (1U & ((((((((IData)(__VdfgTmp_h34d87332__0) 
                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x60000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0 
        = (1U & (((((IData)(__VdfgTmp_h0bec9539__0) 
                    ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                   ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                  ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                 ^ VL_REDXOR_32((0x380000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0 
        = (1U & (((((((IData)(__VdfgTmp_hb7637156__0) 
                      ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0xc0000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0 
        = ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
           ^ ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0) 
              ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0 
        = (1U & ((((((((IData)(__VdfgTmp_h123d9497__0) 
                       ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0)) 
                      ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                  ^ VL_REDXOR_32((0xd0000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0 
        = (1U & (((((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x30000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc2 
        = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0) 
            << 0xfU) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0) 
                         << 0xeU) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0) 
                                      << 0xdU) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0) 
                                                   << 0xcU) 
                                                  | (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0) 
                                                      << 0xbU) 
                                                     | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0) 
                                                         << 0xaU) 
                                                        | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0) 
                                                            << 9U) 
                                                           | (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
                                                               << 8U) 
                                                              | (((IData)(__VdfgTmp_hb1df3a29__0) 
                                                                  << 7U) 
                                                                 | (((IData)(vlSelf->__VdfgTmp_h713867e6__0) 
                                                                     << 6U) 
                                                                    | (((IData)(__VdfgTmp_h6b0f0ef9__0) 
                                                                        << 5U) 
                                                                       | (((IData)(__VdfgTmp_he7d89e62__0) 
                                                                           << 4U) 
                                                                          | (((IData)(vlSelf->__VdfgTmp_hc94a7559__0) 
                                                                              << 3U) 
                                                                             | (((IData)(__VdfgTmp_h862fc7dc__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_h65132f81__0) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->__VdfgTmp_h529926d8__0))))))))))))))));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0 
        = ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0 
        = ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
           ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0) 
              ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0 
        = (1U & (((((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x3000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcIn 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out24 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out32 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcOut;
    __VdfgTmp_hf5f9cd5b__0 = ((IData)(vlSelf->__VdfgTmp_h71cf0b22__0) 
                              ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h080ca314__0));
    __VdfgTmp_hf07a6c5f__0 = ((IData)(vlSelf->__VdfgTmp_h1ae537af__0) 
                              ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h080ca314__0));
    __VdfgTmp_h99331696__0 = (1U & (((((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hd7aa8e56__0) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0xd00U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69f4b0d5__0)));
    __VdfgTmp_h03efcf36__0 = (1U & (((((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hd7aa8e56__0) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x500U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h89f06a7e__0)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h7a381cb3__0 
        = (1U & ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                 ^ (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                    >> 0x15U)));
    __VdfgTmp_hfef0932c__0 = (1U & (((((IData)(__VdfgTmp_hb0e5a9e0__0) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0)) 
                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                    ^ VL_REDXOR_32(
                                                   (0x430000U 
                                                    & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    __VdfgTmp_h07468ab9__0 = (1U & ((IData)(vlSelf->__VdfgTmp_h00cd5864__0) 
                                    ^ ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0) 
                                       ^ ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                                          ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                                             ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                                 >> 0x11U) 
                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0)))))));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h080ca314__0 
        = (1U & (((((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                    ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                 ^ VL_REDXOR_32((0x1b0000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
           ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0));
    __VdfgTmp_hc3824949__0 = (1U & ((((((((IData)(__VdfgTmp_h138c5712__0) 
                                          ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                         ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                                        ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x1c00U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut 
        = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
            << 0x1fU) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                          << 0x1eU) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                                        << 0x1dU) | 
                                       (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                                         << 0x1cU) 
                                        | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0) 
                                            << 0x1bU) 
                                           | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0) 
                                               << 0x1aU) 
                                              | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0) 
                                                  << 0x19U) 
                                                 | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                                                     << 0x18U) 
                                                    | (((IData)(vlSelf->__VdfgTmp_hc7a3324c__0) 
                                                        << 0x17U) 
                                                       | (((IData)(vlSelf->__VdfgTmp_hb54cf1d2__0) 
                                                           << 0x16U) 
                                                          | (((IData)(vlSelf->__VdfgTmp_hcd513f53__0) 
                                                              << 0x15U) 
                                                             | (((IData)(vlSelf->__VdfgTmp_hf49f2e7e__0) 
                                                                 << 0x14U) 
                                                                | (((IData)(vlSelf->__VdfgTmp_h8c4c62e6__0) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->__VdfgTmp_h55b40b09__0) 
                                                                       << 0x12U) 
                                                                      | (((IData)(vlSelf->__VdfgTmp_hd47c4097__0) 
                                                                          << 0x11U) 
                                                                         | (((IData)(vlSelf->__VdfgTmp_heef01c39__0) 
                                                                             << 0x10U) 
                                                                            | (((IData)(vlSelf->__VdfgTmp_h789ed62b__0) 
                                                                                << 0xfU) 
                                                                               | (((IData)(vlSelf->__VdfgTmp_ha4dff618__0) 
                                                                                << 0xeU) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_hb9a9cf24__0) 
                                                                                << 0xdU) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_hb2d75d09__0) 
                                                                                << 0xcU) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h938881b5__0) 
                                                                                << 0xbU) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_ha06a9534__0) 
                                                                                << 0xaU) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h598dc9a7__0) 
                                                                                << 9U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_hc16e00e2__0) 
                                                                                << 8U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_hd661295a__0) 
                                                                                << 7U) 
                                                                                | (((IData)(__VdfgTmp_h138c5712__0) 
                                                                                << 6U) 
                                                                                | (((IData)(__VdfgTmp_h4eb019dc__0) 
                                                                                << 5U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_haabf81c9__0) 
                                                                                << 4U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h71cf0b22__0) 
                                                                                << 3U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h2b3e1096__0) 
                                                                                << 2U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h87e7367f__0) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->__VdfgTmp_h1ae537af__0))))))))))))))))))))))))))))))));
    __VdfgTmp_h3c2a2fd8__0 = (1U & (((((((((IData)(__VdfgTmp_h4eb019dc__0) 
                                           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                                          ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                         ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                                        ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0xe00U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hcd6cff89__0)));
    __VdfgTmp_h8917ae7d__0 = (1U & ((((((IData)(vlSelf->__VdfgTmp_h346d0cc2__0) 
                                        ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0)) 
                                       ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                                     ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                    ^ VL_REDXOR_32(
                                                   (0x2d0000U 
                                                    & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    __VdfgTmp_h3ec80543__0 = (1U & (((((((IData)(vlSelf->__VdfgTmp_he76d745a__0) 
                                         ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                                        ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x60000U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h68cca169__0)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0 
        = (1U & ((IData)(vlSelf->__VdfgTmp_h03cbcc85__0) 
                 ^ ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0) 
                    ^ ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                       ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                          ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                              >> 0x12U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0)))))));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hd7aa8e56__0 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
           ^ ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0) 
              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_habd34d5d__0 
        = ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0) 
           ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0 
        = (1U & ((((IData)(vlSelf->__VdfgTmp_h49d4ca30__0) 
                   ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                 ^ VL_REDXOR_32((0xc0000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0 
        = (1U & ((((IData)(vlSelf->__VdfgTmp_h42e74426__0) 
                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                  ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                 ^ VL_REDXOR_32((0x900000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    __VdfgTmp_h28552626__0 = ((IData)(__VdfgTmp_h26b56ad2__0) 
                              ^ ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0) 
                                 ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                                    ^ ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hce49e470__0)))));
    __VdfgTmp_hd40def04__0 = (1U & ((((((((IData)(__VdfgTmp_h92884a4a__0) 
                                          ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                         ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                                        ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x1c0000U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0)));
    __VdfgTmp_h5100b727__0 = (1U & (((((((((IData)(__VdfgTmp_ha3f780e1__0) 
                                           ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                                          ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                         ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                                        ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0xe0000U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hcd6cff89__0)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0 
        = (1U & ((IData)(__VdfgTmp_h2355e5e1__0) ^ 
                 ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0) 
                  ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                     ^ ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
                        ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                            >> 0x13U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0)))))));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0 
        = (1U & ((IData)(__VdfgTmp_hdc811ca0__0) ^ 
                 ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0) 
                  ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                     ^ ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                        ^ ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
                           ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                               >> 0x11U) ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hc70d1c7e__0))))))));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0 
        = (1U & (((((IData)(vlSelf->__VdfgTmp_h7ee4707a__0) 
                    ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                   ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                  ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                 ^ VL_REDXOR_32((0x860000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_padded 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__request;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[0U] 
        = (0U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__request));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[0U] 
        = (1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__request)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__request;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_index 
        = (1U & (~ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__request)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_valid 
        = (0U != (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__request));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded 
        = ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_reg) 
           & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__request));
    __VdfgTmp_h1c73d0f7__0 = (1U & (((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x30000U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_hbd127666__0 = (1U & (((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x30000U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0)));
    __VdfgTmp_h6d411761__0 = (1U & ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0) 
                                    ^ ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0) 
                                       ^ ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0) 
                                          ^ ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0) 
                                             ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                                 >> 0x10U) 
                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0)))))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcIn 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc1;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcOut 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc1;
    __VdfgTmp_ha7caaa7f__0 = (1U & ((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0) 
                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x50000U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_hadedacaf__0 = (1U & ((((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0) 
                                        ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                                       ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x1d0000U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0 
        = ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0 
        = ((IData)(__VdfgTmp_h0a660c6f__0) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0 
        = ((IData)(__VdfgTmp_hf5235325__0) ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__crcIn 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc2;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__crcOut 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc2;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3 
        = ((0x8000U & ((((((IData)(__VdfgTmp_hb1df3a29__0) 
                           ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                          ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                         ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                        ^ VL_REDXOR_32((0x38000000U 
                                        & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                       << 0xfU)) | ((0x4000U & ((((
                                                   ((((IData)(vlSelf->__VdfgTmp_h713867e6__0) 
                                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                     ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                  ^ 
                                                  VL_REDXOR_32(
                                                               (0xc000000U 
                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0)) 
                                                << 0xeU)) 
                                    | ((0x2000U & (
                                                   ((((((((IData)(__VdfgTmp_h6b0f0ef9__0) 
                                                          ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                                                         ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                        ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                     ^ 
                                                     VL_REDXOR_32(
                                                                  (0x6000000U 
                                                                   & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0)) 
                                                   << 0xdU)) 
                                       | ((0x1000U 
                                           & ((((((((((IData)(__VdfgTmp_he7d89e62__0) 
                                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0)) 
                                                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                ^ VL_REDXOR_32(
                                                               (0x27000000U 
                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0)) 
                                              << 0xcU)) 
                                          | ((((IData)(vlSelf->__VdfgTmp_hc94a7559__0) 
                                               ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0)) 
                                              << 0xbU) 
                                             | ((0x400U 
                                                 & (((((((((IData)(__VdfgTmp_h862fc7dc__0) 
                                                           ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0)) 
                                                          ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                         ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                        ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                      ^ 
                                                      VL_REDXOR_32(
                                                                   (0xd000000U 
                                                                    & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0)) 
                                                    << 0xaU)) 
                                                | ((0x200U 
                                                    & ((((((((IData)(__VdfgTmp_h65132f81__0) 
                                                             ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                                                            ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                          ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                         ^ 
                                                         VL_REDXOR_32(
                                                                      (0x6000000U 
                                                                       & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                        ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0)) 
                                                       << 9U)) 
                                                   | ((((IData)(vlSelf->__VdfgTmp_h529926d8__0) 
                                                        ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0)) 
                                                       << 8U) 
                                                      | ((0x80U 
                                                          & (((((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0) 
                                                                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                               ^ 
                                                               VL_REDXOR_32(
                                                                            (0x1d000000U 
                                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0)) 
                                                             << 7U)) 
                                                         | ((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0) 
                                                              ^ 
                                                              ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0) 
                                                               ^ 
                                                               ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0) 
                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0)))) 
                                                             << 6U) 
                                                            | ((0x20U 
                                                                & ((((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0) 
                                                                       ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                     ^ 
                                                                     VL_REDXOR_32(
                                                                                (0x3000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0)) 
                                                                   << 5U)) 
                                                               | ((0x10U 
                                                                   & (((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0) 
                                                                         ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                        ^ 
                                                                        VL_REDXOR_32(
                                                                                (0x5000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0)) 
                                                                      << 4U)) 
                                                                  | ((8U 
                                                                      & ((((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0) 
                                                                             ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                                            ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                                          ^ 
                                                                          VL_REDXOR_32(
                                                                                (0xae000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                         << 3U)) 
                                                                     | ((4U 
                                                                         & (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0) 
                                                                             << 2U) 
                                                                            ^ 
                                                                            (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0) 
                                                                              << 2U) 
                                                                             ^ 
                                                                             (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0) 
                                                                               << 2U) 
                                                                              ^ 
                                                                              (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0) 
                                                                                << 2U) 
                                                                               ^ 
                                                                               ((0x3fcU 
                                                                                & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                                                >> 0x16U)) 
                                                                                ^ 
                                                                                ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0) 
                                                                                << 2U))))))) 
                                                                        | ((2U 
                                                                            & ((((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x3000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0)) 
                                                                               << 1U)) 
                                                                           | (1U 
                                                                              & (((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x71000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)))))))))))))))))));
    __VdfgTmp_h9f37030b__0 = ((IData)(__VdfgTmp_hf5f9cd5b__0) 
                              ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0) 
                                 ^ ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h3f5a3024__0))));
    __VdfgTmp_h4e341b3a__0 = (1U & ((IData)(__VdfgTmp_hf07a6c5f__0) 
                                    ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                                       ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                                          ^ ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                                             ^ ((vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                                 >> 0x10U) 
                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h68cca169__0)))))));
    __VdfgTmp_h00230513__0 = (1U & ((IData)(__VdfgTmp_h99331696__0) 
                                    ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0) 
                                       ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                                          ^ ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                                             ^ ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
                                                ^ (
                                                   (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                                    >> 0x13U) 
                                                   ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hc70d1c7e__0))))))));
    __VdfgTmp_hbb7d3ab7__0 = (1U & (((((((((IData)(__VdfgTmp_h03efcf36__0) 
                                           ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0)) 
                                          ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                                         ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                        ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                       ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x170000U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0 
        = ((IData)(__VdfgTmp_h64cf81b9__0) ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h7a381cb3__0));
    __VdfgTmp_hf853ca1a__0 = ((IData)(__VdfgTmp_hef065db2__0) 
                              ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h080ca314__0));
    __VdfgTmp_hefd61c26__0 = ((IData)(vlSelf->__VdfgTmp_h1ce136f1__0) 
                              ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h080ca314__0));
    __VdfgTmp_he650435c__0 = (1U & (((((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x30000U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0)));
    __VdfgTmp_h4b5dcbb1__0 = (1U & ((((((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0) 
                                        ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x30000U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hce49e470__0)));
    __VdfgTmp_hc003bf07__0 = (1U & ((((((((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0) 
                                          ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                                         ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                        ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0xb0000U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h22b5d282__0)));
    __VdfgTmp_h463cdef6__0 = (1U & ((IData)(__VdfgTmp_hc3824949__0) 
                                    ^ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                                       ^ (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                          >> 0x10U))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcIn 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out8 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut 
        = (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
            << 0x1fU) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                          << 0x1eU) | (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                                        << 0x1dU) | 
                                       (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                                         << 0x1cU) 
                                        | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0) 
                                            << 0x1bU) 
                                           | (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0) 
                                               << 0x1aU) 
                                              | (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0) 
                                                  << 0x19U) 
                                                 | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                                                     << 0x18U) 
                                                    | (((IData)(__VdfgTmp_h64cf81b9__0) 
                                                        << 0x17U) 
                                                       | (((IData)(vlSelf->__VdfgTmp_h42e74426__0) 
                                                           << 0x16U) 
                                                          | (((IData)(__VdfgTmp_h2355e5e1__0) 
                                                              << 0x15U) 
                                                             | (((IData)(vlSelf->__VdfgTmp_h03cbcc85__0) 
                                                                 << 0x14U) 
                                                                | (((IData)(__VdfgTmp_hdc811ca0__0) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->__VdfgTmp_hb58585d2__0) 
                                                                       << 0x12U) 
                                                                      | (((IData)(vlSelf->__VdfgTmp_h49d4ca30__0) 
                                                                          << 0x11U) 
                                                                         | (((IData)(vlSelf->__VdfgTmp_h7ee4707a__0) 
                                                                             << 0x10U) 
                                                                            | (((IData)(__VdfgTmp_hb0e5a9e0__0) 
                                                                                << 0xfU) 
                                                                               | (((IData)(__VdfgTmp_hc3824949__0) 
                                                                                << 0xeU) 
                                                                                | (((IData)(__VdfgTmp_h3c2a2fd8__0) 
                                                                                << 0xdU) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_hb27c6fff__0) 
                                                                                << 0xcU) 
                                                                                | (((IData)(__VdfgTmp_hf5f9cd5b__0) 
                                                                                << 0xbU) 
                                                                                | (((IData)(__VdfgTmp_h26b56ad2__0) 
                                                                                << 0xaU) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h00cd5864__0) 
                                                                                << 9U) 
                                                                                | (((IData)(__VdfgTmp_hf07a6c5f__0) 
                                                                                << 8U) 
                                                                                | (((IData)(__VdfgTmp_h99331696__0) 
                                                                                << 7U) 
                                                                                | (((IData)(__VdfgTmp_h92884a4a__0) 
                                                                                << 6U) 
                                                                                | (((IData)(__VdfgTmp_ha3f780e1__0) 
                                                                                << 5U) 
                                                                                | (((IData)(__VdfgTmp_h03efcf36__0) 
                                                                                << 4U) 
                                                                                | (((IData)(__VdfgTmp_hef065db2__0) 
                                                                                << 3U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_h346d0cc2__0) 
                                                                                << 2U) 
                                                                                | (((IData)(vlSelf->__VdfgTmp_he76d745a__0) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->__VdfgTmp_h1ce136f1__0))))))))))))))))))))))))))))))));
    __VdfgTmp_h985eee4d__0 = ((IData)(__VdfgTmp_h3c2a2fd8__0) 
                              ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h7a381cb3__0));
    __VdfgTmp_h8aa875f5__0 = (1U & (((((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hd7aa8e56__0) 
                                       ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0xd0000U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69f4b0d5__0)));
    __VdfgTmp_h5e4c1829__0 = (1U & (((((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hd7aa8e56__0) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                      ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x50000U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h89f06a7e__0)));
    __VdfgTmp_h0e46c00a__0 = (1U & (((((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_habd34d5d__0) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x60000U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h3f5a3024__0)));
    __VdfgTmp_hfac8b5ef__0 = (1U & (((((((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_habd34d5d__0) 
                                         ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                        ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x60000U 
                                                     & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h22b5d282__0)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_habd34d5d__0 
        = ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0) 
           ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h7a381cb3__0 
        = (1U & ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                 ^ (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                    >> 0x1dU)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0 
        = ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
           ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hd7aa8e56__0 
        = ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
           ^ ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0) 
              ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)));
    pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h080ca314__0 
        = (1U & (((((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                    ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                   ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                  ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                 ^ VL_REDXOR_32((0x1b000000U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_unencoded 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_encoded 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_index;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_mask 
        = (3U & ((IData)(1U) << (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_index)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_valid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_valid;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_next = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_next = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_unencoded 
        = pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_padded 
        = pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[0U] 
        = (0U != (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[0U] 
        = (1U & (~ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_valid 
        = (0U != (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_index 
        = (1U & (~ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc2 
        = (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0) 
            << 0xfU) | (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0) 
                         << 0xeU) | (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0) 
                                      << 0xdU) | (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0) 
                                                   << 0xcU) 
                                                  | (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0) 
                                                      << 0xbU) 
                                                     | (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0) 
                                                         << 0xaU) 
                                                        | (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0) 
                                                            << 9U) 
                                                           | (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
                                                               << 8U) 
                                                              | (((IData)(__VdfgTmp_hadedacaf__0) 
                                                                  << 7U) 
                                                                 | (((IData)(__VdfgTmp_hd5b41d1f__0) 
                                                                     << 6U) 
                                                                    | (((IData)(__VdfgTmp_h1c73d0f7__0) 
                                                                        << 5U) 
                                                                       | (((IData)(__VdfgTmp_ha7caaa7f__0) 
                                                                           << 4U) 
                                                                          | (((IData)(__VdfgTmp_h8ebd877f__0) 
                                                                              << 3U) 
                                                                             | (((IData)(__VdfgTmp_h6d411761__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_hbd127666__0) 
                                                                                << 1U) 
                                                                                | (IData)(__VdfgTmp_h0682a95e__0))))))))))))))));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0 
        = ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
           ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0 
        = ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
           ^ ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0) 
              ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)));
    pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0 
        = (1U & (((((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
                      ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x3000000U & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__crcOut 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xfffeU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                    >> 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xfeffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x100U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                        >> 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xfffdU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (2U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                    >> 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xfdffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x200U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                        >> 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xfffbU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (4U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                    >> 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xfbffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x400U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                        >> 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xfff7U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (8U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                    >> 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xf7ffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x800U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                        >> 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xffefU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x10U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                       << 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xefffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x1000U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                         << 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xffdfU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x20U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                       << 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xdfffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x2000U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                         << 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xffbfU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x40U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                       << 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xbfffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x4000U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                         << 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xff7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x80U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                       << 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0x7fffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x8000U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                         << 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcIn 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out16 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut 
        = (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
            << 0x1fU) | (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                          << 0x1eU) | (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                        << 0x1dU) | 
                                       (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                         << 0x1cU) 
                                        | (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0) 
                                            << 0x1bU) 
                                           | (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0) 
                                               << 0x1aU) 
                                              | (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0) 
                                                  << 0x19U) 
                                                 | (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                                                     << 0x18U) 
                                                    | (((IData)(__VdfgTmp_hfef0932c__0) 
                                                        << 0x17U) 
                                                       | (((IData)(__VdfgTmp_h463cdef6__0) 
                                                           << 0x16U) 
                                                          | (((IData)(__VdfgTmp_h985eee4d__0) 
                                                              << 0x15U) 
                                                             | (((IData)(__VdfgTmp_h77f2214d__0) 
                                                                 << 0x14U) 
                                                                | (((IData)(__VdfgTmp_h9f37030b__0) 
                                                                    << 0x13U) 
                                                                   | (((IData)(__VdfgTmp_h28552626__0) 
                                                                       << 0x12U) 
                                                                      | (((IData)(__VdfgTmp_h07468ab9__0) 
                                                                          << 0x11U) 
                                                                         | (((IData)(__VdfgTmp_h4e341b3a__0) 
                                                                             << 0x10U) 
                                                                            | (((IData)(__VdfgTmp_h00230513__0) 
                                                                                << 0xfU) 
                                                                               | (((IData)(__VdfgTmp_hd40def04__0) 
                                                                                << 0xeU) 
                                                                                | (((IData)(__VdfgTmp_h5100b727__0) 
                                                                                << 0xdU) 
                                                                                | (((IData)(__VdfgTmp_hbb7d3ab7__0) 
                                                                                << 0xcU) 
                                                                                | (((IData)(__VdfgTmp_hf853ca1a__0) 
                                                                                << 0xbU) 
                                                                                | (((IData)(__VdfgTmp_h8917ae7d__0) 
                                                                                << 0xaU) 
                                                                                | (((IData)(__VdfgTmp_h3ec80543__0) 
                                                                                << 9U) 
                                                                                | (((IData)(__VdfgTmp_hefd61c26__0) 
                                                                                << 8U) 
                                                                                | (((IData)(__VdfgTmp_h8aa875f5__0) 
                                                                                << 7U) 
                                                                                | (((IData)(__VdfgTmp_hfac8b5ef__0) 
                                                                                << 6U) 
                                                                                | (((IData)(__VdfgTmp_hc003bf07__0) 
                                                                                << 5U) 
                                                                                | (((IData)(__VdfgTmp_h5e4c1829__0) 
                                                                                << 4U) 
                                                                                | (((IData)(__VdfgTmp_h0e46c00a__0) 
                                                                                << 3U) 
                                                                                | (((IData)(__VdfgTmp_h4b5dcbb1__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_he650435c__0) 
                                                                                << 1U) 
                                                                                | (IData)(__VdfgTmp_h44e2fd33__0))))))))))))))))))))))))))))))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcOut 
        = ((((IData)(__VdfgTmp_hfef0932c__0) ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h7a381cb3__0)) 
            << 0x1fU) | ((0x40000000U & (((((IData)(__VdfgTmp_h463cdef6__0) 
                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                           ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                          ^ VL_REDXOR_32(
                                                         (0x90000000U 
                                                          & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                         << 0x1eU)) 
                         | ((0x20000000U & (((IData)(__VdfgTmp_h985eee4d__0) 
                                             << 0x1dU) 
                                            ^ (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0) 
                                                << 0x1dU) 
                                               ^ (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                                                   << 0x1dU) 
                                                  ^ 
                                                  (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
                                                    << 0x1dU) 
                                                   ^ 
                                                   ((0xe0000000U 
                                                     & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                                        << 2U)) 
                                                    ^ 
                                                    ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0) 
                                                     << 0x1dU))))))) 
                            | ((0x10000000U & (((IData)(__VdfgTmp_h77f2214d__0) 
                                                << 0x1cU) 
                                               ^ (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0) 
                                                   << 0x1cU) 
                                                  ^ 
                                                  (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                                    << 0x1cU) 
                                                   ^ 
                                                   (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                                                     << 0x1cU) 
                                                    ^ 
                                                    ((0xf0000000U 
                                                      & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                                         << 2U)) 
                                                     ^ 
                                                     ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0) 
                                                      << 0x1cU))))))) 
                               | ((0x8000000U & (((IData)(__VdfgTmp_h9f37030b__0) 
                                                  << 0x1bU) 
                                                 ^ 
                                                 (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0) 
                                                   << 0x1bU) 
                                                  ^ 
                                                  (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                                    << 0x1bU) 
                                                   ^ 
                                                   (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                                     << 0x1bU) 
                                                    ^ 
                                                    (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
                                                      << 0x1bU) 
                                                     ^ 
                                                     ((0xf8000000U 
                                                       & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                                          << 2U)) 
                                                      ^ 
                                                      ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hc70d1c7e__0) 
                                                       << 0x1bU)))))))) 
                                  | ((0x4000000U & 
                                      (((IData)(__VdfgTmp_h28552626__0) 
                                        << 0x1aU) ^ 
                                       (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                                         << 0x1aU) 
                                        ^ (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0) 
                                            << 0x1aU) 
                                           ^ (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                               << 0x1aU) 
                                              ^ (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                                                  << 0x1aU) 
                                                 ^ 
                                                 ((0xfc000000U 
                                                   & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                                      << 2U)) 
                                                  ^ 
                                                  ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h89f06a7e__0) 
                                                   << 0x1aU)))))))) 
                                     | ((0x2000000U 
                                         & (((((IData)(__VdfgTmp_h07468ab9__0) 
                                               ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                              ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                             ^ VL_REDXOR_32(
                                                            (0xc000000U 
                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                            << 0x19U)) 
                                        | ((0x1000000U 
                                            & ((((((IData)(__VdfgTmp_h4e341b3a__0) 
                                                   ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                  ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                 ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                ^ VL_REDXOR_32(
                                                               (0x86000000U 
                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                               << 0x18U)) 
                                           | ((0x800000U 
                                               & ((((((IData)(__VdfgTmp_h00230513__0) 
                                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0)) 
                                                     ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                    ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                   ^ 
                                                   VL_REDXOR_32(
                                                                (0x43000000U 
                                                                 & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                                  << 0x17U)) 
                                              | ((0x400000U 
                                                  & (((IData)(__VdfgTmp_hd40def04__0) 
                                                      << 0x16U) 
                                                     ^ 
                                                     (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                                                       << 0x16U) 
                                                      ^ 
                                                      (0x3fc00000U 
                                                       & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                                          >> 2U))))) 
                                                 | ((((IData)(__VdfgTmp_h5100b727__0) 
                                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h7a381cb3__0)) 
                                                     << 0x15U) 
                                                    | ((0x100000U 
                                                        & (((IData)(__VdfgTmp_hbb7d3ab7__0) 
                                                            << 0x14U) 
                                                           ^ 
                                                           (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                                             << 0x14U) 
                                                            ^ 
                                                            (0xf00000U 
                                                             & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                                                >> 8U))))) 
                                                       | ((((IData)(__VdfgTmp_hf853ca1a__0) 
                                                            ^ 
                                                            ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0) 
                                                             ^ 
                                                             ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
                                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h3f5a3024__0)))) 
                                                           << 0x13U) 
                                                          | ((((IData)(__VdfgTmp_h8917ae7d__0) 
                                                               ^ 
                                                               ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0) 
                                                                ^ 
                                                                ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                                                                 ^ 
                                                                 ((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
                                                                  ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hce49e470__0))))) 
                                                              << 0x12U) 
                                                             | ((0x20000U 
                                                                 & (((IData)(__VdfgTmp_h3ec80543__0) 
                                                                     << 0x11U) 
                                                                    ^ 
                                                                    (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0) 
                                                                      << 0x11U) 
                                                                     ^ 
                                                                     (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                                                       << 0x11U) 
                                                                      ^ 
                                                                      (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                                                                        << 0x11U) 
                                                                       ^ 
                                                                       ((0xfe0000U 
                                                                         & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                                                            >> 8U)) 
                                                                        ^ 
                                                                        ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0) 
                                                                         << 0x11U))))))) 
                                                                | ((0x10000U 
                                                                    & (((IData)(__VdfgTmp_hefd61c26__0) 
                                                                        << 0x10U) 
                                                                       ^ 
                                                                       (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                                                                         << 0x10U) 
                                                                        ^ 
                                                                        (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                                                          << 0x10U) 
                                                                         ^ 
                                                                         (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                                                           << 0x10U) 
                                                                          ^ 
                                                                          ((0xff0000U 
                                                                            & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                                                               >> 8U)) 
                                                                           ^ 
                                                                           ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h68cca169__0) 
                                                                            << 0x10U))))))) 
                                                                   | ((0x8000U 
                                                                       & (((IData)(__VdfgTmp_h8aa875f5__0) 
                                                                           << 0xfU) 
                                                                          ^ 
                                                                          (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0) 
                                                                            << 0xfU) 
                                                                           ^ 
                                                                           (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                                                             << 0xfU) 
                                                                            ^ 
                                                                            (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                                                              << 0xfU) 
                                                                             ^ 
                                                                             (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
                                                                               << 0xfU) 
                                                                              ^ 
                                                                              ((0xf8000U 
                                                                                & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata 
                                                                                >> 0xcU)) 
                                                                               ^ 
                                                                               ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hc70d1c7e__0) 
                                                                                << 0xfU)))))))) 
                                                                      | ((0x4000U 
                                                                          & (((((((((IData)(__VdfgTmp_hfac8b5ef__0) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                               ^ 
                                                                               VL_REDXOR_32(
                                                                                (0x1c000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0)) 
                                                                             << 0xeU)) 
                                                                         | ((0x2000U 
                                                                             & ((((((((((IData)(__VdfgTmp_hc003bf07__0) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0xe000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hcd6cff89__0)) 
                                                                                << 0xdU)) 
                                                                            | ((0x1000U 
                                                                                & ((((((((((IData)(__VdfgTmp_h5e4c1829__0) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x17000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0)) 
                                                                                << 0xcU)) 
                                                                               | ((((IData)(__VdfgTmp_h0e46c00a__0) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h080ca314__0)) 
                                                                                << 0xbU) 
                                                                                | ((0x400U 
                                                                                & (((((((IData)(__VdfgTmp_h4b5dcbb1__0) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x2d000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & ((((((((IData)(__VdfgTmp_he650435c__0) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x6000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h68cca169__0)) 
                                                                                << 9U)) 
                                                                                | ((((IData)(__VdfgTmp_h44e2fd33__0) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h080ca314__0)) 
                                                                                << 8U) 
                                                                                | ((0x80U 
                                                                                & ((((((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hd7aa8e56__0) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0xd000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69f4b0d5__0)) 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & ((((((((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_habd34d5d__0) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x6000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h22b5d282__0)) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (((((((((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0xb000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h22b5d282__0)) 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & ((((((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hd7aa8e56__0) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x5000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h89f06a7e__0)) 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & ((((((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_habd34d5d__0) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x6000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h3f5a3024__0)) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & (((((((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x3000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hce49e470__0)) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & ((((((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x3000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & (((IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x41000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata)))))))))))))))))))))))))))))))))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_unencoded 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_mask;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_next = 0U;
    if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant_valid) 
         & (~ (IData)((0U != ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg) 
                              & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__acknowledge))))))) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_next 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_next 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_next 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg;
    } else if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_valid) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_next = 1U;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_next 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_index;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_next 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_mask;
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_valid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_valid;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_encoded 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_index;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_mask 
        = (3U & ((IData)(1U) << (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_index)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcIn 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc2;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcOut 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc2;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3 
        = ((0x8000U & ((((((IData)(__VdfgTmp_hadedacaf__0) 
                           ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                          ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                         ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                        ^ VL_REDXOR_32((0x38000000U 
                                        & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                       << 0xfU)) | ((0x4000U & ((((
                                                   ((((IData)(__VdfgTmp_hd5b41d1f__0) 
                                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                     ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                    ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                   ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                  ^ 
                                                  VL_REDXOR_32(
                                                               (0xc000000U 
                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                 ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0)) 
                                                << 0xeU)) 
                                    | ((0x2000U & (
                                                   ((((((((IData)(__VdfgTmp_h1c73d0f7__0) 
                                                          ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                                                         ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                        ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                       ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                     ^ 
                                                     VL_REDXOR_32(
                                                                  (0x6000000U 
                                                                   & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0)) 
                                                   << 0xdU)) 
                                       | ((0x1000U 
                                           & ((((((((((IData)(__VdfgTmp_ha7caaa7f__0) 
                                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0)) 
                                                     ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                                                    ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                   ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                  ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                 ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                ^ VL_REDXOR_32(
                                                               (0x27000000U 
                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                               ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0)) 
                                              << 0xcU)) 
                                          | ((((IData)(__VdfgTmp_h8ebd877f__0) 
                                               ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0)) 
                                              << 0xbU) 
                                             | ((0x400U 
                                                 & (((((((((IData)(__VdfgTmp_h6d411761__0) 
                                                           ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0)) 
                                                          ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                         ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                        ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                       ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                      ^ 
                                                      VL_REDXOR_32(
                                                                   (0xd000000U 
                                                                    & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                     ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0)) 
                                                    << 0xaU)) 
                                                | ((0x200U 
                                                    & ((((((((IData)(__VdfgTmp_hbd127666__0) 
                                                             ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                           ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                          ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                         ^ 
                                                         VL_REDXOR_32(
                                                                      (0x6000000U 
                                                                       & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                        ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0)) 
                                                       << 9U)) 
                                                   | ((((IData)(__VdfgTmp_h0682a95e__0) 
                                                        ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0)) 
                                                       << 8U) 
                                                      | ((0x80U 
                                                          & (((((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0) 
                                                                  ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                                 ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                               ^ 
                                                               VL_REDXOR_32(
                                                                            (0x1d000000U 
                                                                             & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                              ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0)) 
                                                             << 7U)) 
                                                         | ((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0) 
                                                              ^ 
                                                              ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0) 
                                                               ^ 
                                                               ((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0) 
                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0)))) 
                                                             << 6U) 
                                                            | ((0x20U 
                                                                & ((((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0) 
                                                                       ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                                      ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                     ^ 
                                                                     VL_REDXOR_32(
                                                                                (0x3000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                                    ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0)) 
                                                                   << 5U)) 
                                                               | ((0x10U 
                                                                   & (((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0) 
                                                                         ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                        ^ 
                                                                        VL_REDXOR_32(
                                                                                (0x5000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                                       ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0)) 
                                                                      << 4U)) 
                                                                  | ((8U 
                                                                      & ((((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0) 
                                                                             ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                                            ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                           ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                                          ^ 
                                                                          VL_REDXOR_32(
                                                                                (0xae000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                                         << 3U)) 
                                                                     | ((4U 
                                                                         & (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0) 
                                                                             << 2U) 
                                                                            ^ 
                                                                            (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0) 
                                                                              << 2U) 
                                                                             ^ 
                                                                             (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0) 
                                                                               << 2U) 
                                                                              ^ 
                                                                              (((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0) 
                                                                                << 2U) 
                                                                               ^ 
                                                                               ((0x3fcU 
                                                                                & (vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                                                                >> 0x16U)) 
                                                                                ^ 
                                                                                ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0) 
                                                                                << 2U))))))) 
                                                                        | ((2U 
                                                                            & ((((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x3000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                                                ^ (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0)) 
                                                                               << 1U)) 
                                                                           | (1U 
                                                                              & (((((IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                                ^ (IData)(pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x71000000U 
                                                                                & vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)))))))))))))))))));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crcOut 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcIn 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out24 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out32 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcOut;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcOut 
        = ((0U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_select))
            ? vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut
            : ((1U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_select))
                ? vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut
                : ((2U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_select))
                    ? vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut
                    : ((3U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_select))
                        ? vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcOut
                        : 0U))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_unencoded 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_mask;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcOut 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xfffeU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (1U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                    >> 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xfeffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x100U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                        >> 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xfffdU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (2U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                    >> 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xfdffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x200U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                        >> 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xfffbU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (4U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                    >> 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xfbffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x400U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                        >> 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xfff7U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (8U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                    >> 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xf7ffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x800U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                        >> 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xffefU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x10U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                       << 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xefffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x1000U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                         << 1U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xffdfU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x20U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                       << 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xdfffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x2000U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                         << 3U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xffbfU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x40U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                       << 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xbfffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x4000U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                         << 5U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xff7fU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x80U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                       << 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0x7fffU & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x8000U & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                         << 7U)));
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_out 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crcOut;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r;
    if ((0U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__curr_state))) {
        if (vlSelf->phy_link_up_i) {
            if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tvalid) 
                 & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tuser))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_c 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crcOut;
            }
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_out16 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcOut;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tvalid = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0 = 0U;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credits_consumed_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credits_consumed_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credits_consumed_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credits_consumed_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_r;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credits_consumed_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credits_consumed_r;
    if ((8U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))) {
        if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state) 
                      >> 2U)))) {
            if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))) {
                if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_c = 0xffffffffU;
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = 0U;
                } else {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tready = 0U;
                    if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tready) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tvalid = 1U;
                        if ((7U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = 0xbU;
                        } else if ((0xfU == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = 0xbU;
                        }
                    }
                }
            } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tready = 0U;
                if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tready) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tvalid = 1U;
                    if ((1U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = 0xbU;
                    } else if ((7U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = 0xaU;
                    } else if ((0xfU == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = 0xaU;
                    }
                }
            } else {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tready = 0U;
                if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tready) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_c 
                        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcOut;
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = 9U;
                    if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep) 
                                  >> 3U)))) {
                        if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep) 
                                      >> 2U)))) {
                            if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                                if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tvalid = 1U;
                                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = 0xbU;
                                }
                            } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep))) {
                                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_c 
                                    = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r;
                                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tvalid = 1U;
                            }
                        }
                    }
                }
            }
        }
    } else if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))) {
        if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))) {
            if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tready 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tready;
                if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tready) 
                     & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tvalid))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_c 
                        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcOut;
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tvalid 
                        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tvalid;
                    if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tlast) {
                        if ((1U == (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tkeep))) {
                            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tvalid = 0U;
                        }
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = 8U;
                    }
                }
            } else {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdata;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__has_cplh_credit = 0U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__has_cpld_credit = 0U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__data_length 
                    = ((0x300U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0 
                                  >> 8U)) | (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0 
                                             >> 0x18U));
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__data_credits_required 
                    = ((0U == (0xffffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__data_length) 
                                          >> 2U))) ? 1U
                        : (0xffffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__data_length) 
                                      >> 2U)));
                if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_r) 
                     >= (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_r))) {
                    if ((1U <= (0xfffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_r) 
                                          - (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_r))))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__has_cplh_credit = 1U;
                    }
                } else if ((1U <= (0xfffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_r) 
                                             - (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_r))))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__has_cplh_credit = 1U;
                }
                if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_r) 
                     >= (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credits_consumed_r))) {
                    if (((0xffffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_r) 
                                     - (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credits_consumed_r))) 
                         >= (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__data_credits_required))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__has_cpld_credit = 1U;
                    }
                } else if (((0xffffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credits_consumed_r) 
                                        - (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_r))) 
                            >= (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__data_credits_required))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__has_cpld_credit = 1U;
                }
                if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__has_cplh_credit) 
                     & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__has_cpld_credit))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_c 
                        = (0xffU & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_r)));
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credits_consumed_c 
                        = (0xfffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credits_consumed_r) 
                                     + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__data_credits_required)));
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_c 
                        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcOut;
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tvalid 
                        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tvalid;
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tready = 1U;
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = 7U;
                }
            }
        } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk6__DOT__has_cplh_credit = 0U;
            if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_r) 
                 >= (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_r))) {
                if ((1U <= (0xfffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_r) 
                                      - (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_r))))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_c 
                        = (0xffU & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_r)));
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk6__DOT__has_cplh_credit = 1U;
                }
            } else if ((1U <= (0xfffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_r) 
                                         - (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_r))))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_c 
                    = (0xffU & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_r)));
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk6__DOT__has_cplh_credit = 1U;
            }
            if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk6__DOT__has_cplh_credit) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_c 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcOut;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tvalid 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tvalid;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tready = 1U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = 7U;
            }
        } else {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0 
                = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdata;
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__has_ph_credit = 0U;
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__has_pd_credit = 0U;
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__data_length 
                = ((0x300U & (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0 
                              >> 8U)) | (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0 
                                         >> 0x18U));
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__data_credits_required 
                = ((0U == (0xffffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__data_length) 
                                      >> 2U))) ? 1U
                    : (0xffffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__data_length) 
                                  >> 2U)));
            if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_r) 
                 >= (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_r))) {
                if ((1U <= (0xffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_r) 
                                     - (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_r))))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__has_ph_credit = 1U;
                }
            } else if ((1U <= (0xffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_r) 
                                        - (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_r))))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__has_ph_credit = 1U;
            }
            if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_r) 
                 >= (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credits_consumed_r))) {
                if (((0xffffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_r) 
                                 - (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credits_consumed_r))) 
                     >= (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__data_credits_required))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__has_pd_credit = 1U;
                }
            } else if (((0xffffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credits_consumed_r) 
                                    - (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_r))) 
                        >= (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__data_credits_required))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__has_pd_credit = 1U;
            }
            if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__has_ph_credit) 
                 & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__has_pd_credit))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credits_consumed_c 
                    = (0xfffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credits_consumed_r) 
                                 + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__data_credits_required)));
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_c 
                    = (0xffU & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_r)));
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_c 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcOut;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tvalid 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tvalid;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tready = 1U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = 7U;
            }
        }
    } else if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))) {
        if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))) {
            if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_r) 
                 >= (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_r))) {
                if ((1U <= (0xffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_r) 
                                     - (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_r))))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_c 
                        = (0xffU & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_r)));
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk4__DOT__has_ph_credit = 1U;
                }
            } else if ((1U <= (0xffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_r) 
                                        - (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_r))))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_c 
                    = (0xffU & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_r)));
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk4__DOT__has_ph_credit = 1U;
            }
            if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk4__DOT__has_ph_credit) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_c 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcOut;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tvalid 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tvalid;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tready = 1U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = 7U;
            }
        } else {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__has_nph_credit = 0U;
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__has_npd_credit = 0U;
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__data_credits_required = 1U;
            if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_r) 
                 >= (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_r))) {
                if ((1U <= (0xffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_r) 
                                     - (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_r))))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__has_nph_credit = 1U;
                }
            } else if ((1U <= (0xffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_r) 
                                        - (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_r))))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__has_nph_credit = 1U;
            }
            if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_r) 
                 >= (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credits_consumed_r))) {
                if (((0xffffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_r) 
                                 - (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credits_consumed_r))) 
                     >= (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__data_credits_required))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__has_npd_credit = 1U;
                }
            } else if (((0xffffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credits_consumed_r) 
                                    - (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_r))) 
                        >= (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__data_credits_required))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__has_npd_credit = 1U;
            }
            if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__has_nph_credit) 
                 & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__has_npd_credit))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_c 
                    = (0xffU & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_r)));
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credits_consumed_c 
                    = (0xfffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credits_consumed_r) 
                                 + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__data_credits_required)));
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_c 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcOut;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tvalid 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tvalid;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tready = 1U;
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = 7U;
            }
        }
    } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state))) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk2__DOT__has_nph_credit = 0U;
        if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_r) 
             >= (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_r))) {
            if ((1U <= (0xffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_r) 
                                 - (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_r))))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_c 
                    = (0xffU & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_r)));
                vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk2__DOT__has_nph_credit = 1U;
            }
        } else if ((1U <= (0xffU & ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_r) 
                                    - (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_r))))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_c 
                = (0xffU & ((IData)(1U) + (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_r)));
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk2__DOT__has_nph_credit = 1U;
        }
        if (vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk2__DOT__has_nph_credit) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_c 
                = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcOut;
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tvalid 
                = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tvalid;
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tready = 1U;
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = 7U;
        }
    } else if (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tready) 
                & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tvalid))) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0 
            = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdata;
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_c = 0xffffffffU;
        if (((((((0U == (0xdfU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0)) 
                 | (1U == (0xdfU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0))) 
                | (2U == (0xffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0))) 
               | (4U == (0xffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0))) 
              | (5U == (0xffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0))) 
             | (0x1bU == (0xffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0)))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = 1U;
        } else if (((0x40U == (0xdfU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0)) 
                    | (0x70U == (0xf8U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0)))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = 4U;
        } else if ((0x30U == (0xf8U & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = 3U;
        } else if ((((((((0x42U == (0xffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0)) 
                         | (0x44U == (0xffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0))) 
                        | (0x45U == (0xffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0))) 
                       | (0x5bU == (0xffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0))) 
                      | (0x4cU == (0xdfU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0))) 
                     | (0x4dU == (0xdfU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0))) 
                    | (0x4eU == (0xdfU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0)))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = 2U;
        } else if (((0xaU == (0xffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0)) 
                    | (0xbU == (0xffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0)))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = 5U;
        } else if (((0x4aU == (0xffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0)) 
                    | (0x4bU == (0xffU & vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0)))) {
            vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = 6U;
        }
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tvalid 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tvalid;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__s_axis_tready_early 
        = (1U & ((~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                        & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tvalid)))) 
                 | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tready)));
    __Vtableidx4 = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tvalid) 
                     << 4U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tready) 
                                << 3U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__s_axis_tready_reg) 
                                           << 2U) | 
                                          (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                                            << 1U) 
                                           | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx4];
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx4];
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__store_axis_input_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx4];
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx4];
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx4];
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tready 
        = vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tready;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__s_axis_tready_early 
        = (1U & ((~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                        & (IData)(vlSelf->s_tlp_axis_tvalid)))) 
                 | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tready)));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__s_axis_tready_early 
        = (1U & ((~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                        & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))) 
                 | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tready)));
    __Vtableidx2 = (((IData)(vlSelf->s_tlp_axis_tvalid) 
                     << 4U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tready) 
                                << 3U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__s_axis_tready_reg) 
                                           << 2U) | 
                                          (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                                            << 1U) 
                                           | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx2];
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx2];
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__store_axis_input_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx2];
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__store_axis_input_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx2];
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx2];
    __Vtableidx3 = (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tvalid) 
                     << 4U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tready) 
                                << 3U) | (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__s_axis_tready_reg) 
                                           << 2U) | 
                                          (((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                                            << 1U) 
                                           | (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))));
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx3];
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx3];
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__store_axis_input_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx3];
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__store_axis_input_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx3];
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx3];
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_out 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c 
        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r;
    if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state) 
                  >> 4U)))) {
        if ((1U & (~ ((IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state) 
                      >> 3U)))) {
            if ((4U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                    if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c 
                            = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut;
                    }
                } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c 
                        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut;
                }
            } else if ((2U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c 
                        = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut;
                }
            } else if ((1U & (IData)(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c 
                    = vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut;
            }
        }
    }
}
