set a(0-24272) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(14,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-48 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-26299 {}}} SUCCS {{66 0 0 0-24275 {}} {258 0 0 0-24238 {}} {256 0 0 0-26299 {}}} CYCLES {}}
set a(0-24273) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(15,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-49 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-26296 {}}} SUCCS {{66 0 0 0-24275 {}} {130 0 0 0-24238 {}} {256 0 0 0-26296 {}}} CYCLES {}}
set a(0-24274) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-50 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-24238 {}}} CYCLES {}}
set a(0-24275) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(12) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-51 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-24273 {}} {66 0 0 0-24272 {}}} SUCCS {{66 0 0 0-26290 {}} {66 0 0 0-26293 {}} {66 0 0 0-26296 {}} {66 0 0 0-26299 {}} {66 0 0 0-26302 {}}} CYCLES {}}
set a(0-24276) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-52 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-24277 {}} {130 0 0 0-24238 {}}} CYCLES {}}
set a(0-24277) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-53 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-24276 {}}} SUCCS {{131 0 0 0-24278 {}} {130 0 0 0-24238 {}} {130 0 0 0-26286 {}} {130 0 0 0-26287 {}} {146 0 0 0-26288 {}}} CYCLES {}}
set a(0-24278) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-54 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-24277 {}} {772 0 0 0-24238 {}}} SUCCS {{259 0 0 0-24238 {}}} CYCLES {}}
set a(0-24279) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-24238 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-55 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-26285 {}}} SUCCS {{259 0 0 0-24280 {}} {130 0 0 0-24239 {}} {256 0 0 0-26285 {}}} CYCLES {}}
set a(0-24280) {AREA_SCORE 12.93 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,15) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-24238 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-56 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-24279 {}}} SUCCS {{258 0 0 0-24239 {}}} CYCLES {}}
set a(0-24281) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(14:5)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24238 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-57 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-24239 {}}} SUCCS {{258 0 0 0-24239 {}}} CYCLES {}}
set a(0-24282) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24238 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-58 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-24239 {}}} SUCCS {{259 0 0 0-24239 {}}} CYCLES {}}
set a(0-24283) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-59 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{774 0 0 0-26276 {}}} SUCCS {{259 0 0 0-24284 {}} {256 0 0 0-26276 {}}} CYCLES {}}
set a(0-24284) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-60 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{259 0 0 0-24283 {}}} SUCCS {{128 0 0 0-24296 {}} {64 0 0 0-24240 {}}} CYCLES {}}
set a(0-24285) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-61 LOC {0 1.0 1 0.32928284999999996 1 0.32928284999999996 1 0.32928284999999996 1 0.813125} PREDS {} SUCCS {{259 0 0 0-24286 {}} {130 0 0 0-24240 {}}} CYCLES {}}
set a(0-24286) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-62 LOC {0 1.0 1 0.32928284999999996 1 0.32928284999999996 1 0.813125} PREDS {{259 0 0 0-24285 {}}} SUCCS {{259 0 0 0-24287 {}} {130 0 0 0-24240 {}}} CYCLES {}}
set a(0-24287) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-63 LOC {1 0.0 1 0.32928284999999996 1 0.32928284999999996 1 0.447407725 1 0.931249875} PREDS {{259 0 0 0-24286 {}}} SUCCS {{259 0 0 0-24288 {}} {130 0 0 0-24240 {}} {258 0 0 0-24353 {}} {258 0 0 0-24412 {}} {258 0 0 0-24537 {}} {258 0 0 0-24786 {}} {258 0 0 0-25283 {}}} CYCLES {}}
set a(0-24288) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-64 LOC {1 0.118125 1 0.4671844 1 0.4671844 1 0.535934275 1 0.9999998749999999} PREDS {{259 0 0 0-24287 {}}} SUCCS {{258 0 0 0-24291 {}} {130 0 0 0-24240 {}}} CYCLES {}}
set a(0-24289) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-65 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.0046844} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24290 {}} {130 0 0 0-24240 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24290) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-66 LOC {0 1.0 1 0.0 1 0.0 2 0.0046844} PREDS {{259 0 0 0-24289 {}}} SUCCS {{259 0 0 0-24291 {}} {130 0 0 0-24240 {}}} CYCLES {}}
set a(0-24291) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-67 LOC {1 0.18687499999999999 1 0.5359343999999999 1 0.5359343999999999 1 0.9999998774999999 2 0.46874987749999997} PREDS {{259 0 0 0-24290 {}} {258 0 0 0-24288 {}}} SUCCS {{259 0 0 0-24292 {}} {258 0 0 0-24294 {}} {130 0 0 0-24240 {}}} CYCLES {}}
set a(0-24292) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-68 LOC {1 0.6509406 2 0.46875 2 0.46875 2 0.46875} PREDS {{259 0 0 0-24291 {}}} SUCCS {{259 0 3.750 0-24293 {}} {130 0 0 0-24240 {}}} CYCLES {}}
set a(0-24293) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-69 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.750 0-24292 {}}} SUCCS {{258 0 0 0-24240 {}}} CYCLES {}}
set a(0-24294) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-70 LOC {1 0.6509406 2 0.46875 2 0.46875 2 0.46875} PREDS {{258 0 0 0-24291 {}}} SUCCS {{259 0 3.750 0-24295 {}} {130 0 0 0-24240 {}}} CYCLES {}}
set a(0-24295) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-71 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.750 0-24294 {}}} SUCCS {{258 0 0 0-24240 {}}} CYCLES {}}
set a(0-24296) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-72 LOC {0 1.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-24284 {}} {772 0 0 0-24240 {}}} SUCCS {{259 0 0 0-24240 {}}} CYCLES {}}
set a(0-24297) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-73 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24750005} PREDS {{774 0 0 0-24342 {}}} SUCCS {{259 0 0 0-24298 {}} {130 0 0 0-24341 {}} {256 0 0 0-24342 {}}} CYCLES {}}
set a(0-24298) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#1)(13-5) TYPE READSLICE PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-74 LOC {0 1.0 1 0.0 1 0.0 2 0.24750005} PREDS {{259 0 0 0-24297 {}}} SUCCS {{258 0 0 0-24301 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24299) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-75 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24750005} PREDS {} SUCCS {{259 0 0 0-24300 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24300) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#1 TYPE READSLICE PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-76 LOC {0 1.0 1 0.0 1 0.0 2 0.24750005} PREDS {{259 0 0 0-24299 {}}} SUCCS {{259 0 0 0-24301 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24301) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {1.02 ns} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-77 LOC {1 0.0 1 0.8724999999999999 1 0.8724999999999999 1 0.999999875 2 0.374999925} PREDS {{259 0 0 0-24300 {}} {258 0 0 0-24298 {}}} SUCCS {{258 0 0 0-24304 {}} {258 0 0 0-24322 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24302) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-78 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-24342 {}}} SUCCS {{259 0 0 0-24303 {}} {130 0 0 0-24341 {}} {256 0 0 0-24342 {}}} CYCLES {}}
set a(0-24303) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#1)(4-0)#1 TYPE READSLICE PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-79 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-24302 {}}} SUCCS {{259 0 0 0-24304 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24304) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-80 LOC {1 0.1275 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-24303 {}} {258 0 0 0-24301 {}}} SUCCS {{259 0 4.500 0-24305 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24305) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-81 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24304 {}} {774 0 4.500 0-24336 {}} {774 0 4.500 0-24323 {}}} SUCCS {{258 0 0 0-24315 {}} {256 0 0 0-24323 {}} {258 0 0 0-24325 {}} {256 0 0 0-24336 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24306) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-82 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24307 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24307) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#2 TYPE READSLICE PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-83 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-24306 {}}} SUCCS {{259 0 0 0-24308 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24308) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-84 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-24307 {}}} SUCCS {{258 0 0 0-24310 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24309) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-85 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24310 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24310) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#26 TYPE ACCU DELAY {1.09 ns} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-86 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-24309 {}} {258 0 0 0-24308 {}}} SUCCS {{258 0 0 0-24313 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24311) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-87 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-24342 {}}} SUCCS {{259 0 0 0-24312 {}} {130 0 0 0-24341 {}} {256 0 0 0-24342 {}}} CYCLES {}}
set a(0-24312) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-88 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24311 {}}} SUCCS {{259 0 0 0-24313 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24313) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-89 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-24312 {}} {258 0 0 0-24310 {}}} SUCCS {{259 0 4.500 0-24314 {}} {258 0 4.500 0-24336 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24314) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-90 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24313 {}} {774 0 4.500 0-24336 {}} {774 0 4.500 0-24323 {}}} SUCCS {{259 0 0 0-24315 {}} {256 0 0 0-24323 {}} {258 0 0 0-24324 {}} {256 0 0 0-24336 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24315) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-91 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-24314 {}} {258 0 0 0-24305 {}}} SUCCS {{259 0 0 0-24316 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24316) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-92 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-24315 {}} {128 0 0 0-24318 {}}} SUCCS {{258 0 0 0-24318 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24317) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-93 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-24318 {}}} SUCCS {{259 0 0 0-24318 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24318) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-94 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-24317 {}} {258 0 0 0-24316 {}}} SUCCS {{128 0 0 0-24316 {}} {128 0 0 0-24317 {}} {259 0 0 0-24319 {}}} CYCLES {}}
set a(0-24319) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-95 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-24318 {}}} SUCCS {{258 0 4.500 0-24323 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24320) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-96 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-24342 {}}} SUCCS {{259 0 0 0-24321 {}} {130 0 0 0-24341 {}} {256 0 0 0-24342 {}}} CYCLES {}}
set a(0-24321) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#1)(4-0) TYPE READSLICE PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-97 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-24320 {}}} SUCCS {{259 0 0 0-24322 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24322) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-98 LOC {1 0.1275 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-24321 {}} {258 0 0 0-24301 {}}} SUCCS {{259 0 4.500 0-24323 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24323) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-99 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-24323 {}} {259 0 4.500 0-24322 {}} {258 0 4.500 0-24319 {}} {256 0 0 0-24314 {}} {256 0 0 0-24305 {}} {774 0 0 0-24336 {}}} SUCCS {{774 0 4.500 0-24305 {}} {774 0 4.500 0-24314 {}} {774 0 0 0-24323 {}} {258 0 0 0-24336 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24324) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-100 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-24314 {}}} SUCCS {{259 0 0 0-24325 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24325) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-101 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-24324 {}} {258 0 0 0-24305 {}}} SUCCS {{259 0 0 0-24326 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24326) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-102 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-24325 {}} {128 0 0 0-24328 {}}} SUCCS {{258 0 0 0-24328 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24327) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-103 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-24328 {}}} SUCCS {{259 0 0 0-24328 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24328) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-104 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-24327 {}} {258 0 0 0-24326 {}}} SUCCS {{128 0 0 0-24326 {}} {128 0 0 0-24327 {}} {259 0 0 0-24329 {}}} CYCLES {}}
set a(0-24329) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-105 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24328 {}}} SUCCS {{259 0 0 0-24330 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24330) {AREA_SCORE {} NAME COMP_LOOP-1:mult.x TYPE {C-CORE PORT} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-106 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24329 {}} {128 0 0 0-24334 {}}} SUCCS {{258 0 0 0-24334 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24331) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y TYPE {C-CORE PORT} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-107 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24334 {}}} SUCCS {{258 0 0 0-24334 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24332) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y_ TYPE {C-CORE PORT} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-108 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24334 {}}} SUCCS {{258 0 0 0-24334 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24333) {AREA_SCORE {} NAME COMP_LOOP-1:mult.p TYPE {C-CORE PORT} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-109 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24334 {}}} SUCCS {{259 0 0 0-24334 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24334) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-1:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-110 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-24333 {}} {258 0 0 0-24332 {}} {258 0 0 0-24331 {}} {258 0 0 0-24330 {}}} SUCCS {{128 0 0 0-24330 {}} {128 0 0 0-24331 {}} {128 0 0 0-24332 {}} {128 0 0 0-24333 {}} {259 0 0 0-24335 {}}} CYCLES {}}
set a(0-24335) {AREA_SCORE {} NAME COMP_LOOP-1:mult.return TYPE {C-CORE PORT} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-111 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-24334 {}}} SUCCS {{259 0 4.500 0-24336 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24336) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-112 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-24336 {}} {259 0 4.500 0-24335 {}} {258 0 0 0-24323 {}} {256 0 0 0-24314 {}} {258 0 4.500 0-24313 {}} {256 0 0 0-24305 {}}} SUCCS {{774 0 4.500 0-24305 {}} {774 0 4.500 0-24314 {}} {774 0 0 0-24323 {}} {774 0 0 0-24336 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24337) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-113 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-24342 {}}} SUCCS {{259 0 0 0-24338 {}} {130 0 0 0-24341 {}} {256 0 0 0-24342 {}}} CYCLES {}}
set a(0-24338) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-114 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-24337 {}}} SUCCS {{259 0 0 0-24339 {}} {130 0 0 0-24341 {}}} CYCLES {}}
set a(0-24339) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-115 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-24338 {}}} SUCCS {{259 0 0 0-24340 {}} {130 0 0 0-24341 {}} {258 0 0 0-24342 {}}} CYCLES {}}
set a(0-24340) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-116 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24339 {}}} SUCCS {{259 0 0 0-24341 {}}} CYCLES {}}
set a(0-24341) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24240 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-117 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24340 {}} {130 0 0 0-24339 {}} {130 0 0 0-24338 {}} {130 0 0 0-24337 {}} {130 0 0 0-24336 {}} {130 0 0 0-24335 {}} {130 0 0 0-24333 {}} {130 0 0 0-24332 {}} {130 0 0 0-24331 {}} {130 0 0 0-24330 {}} {130 0 0 0-24329 {}} {130 0 0 0-24327 {}} {130 0 0 0-24326 {}} {130 0 0 0-24325 {}} {130 0 0 0-24324 {}} {130 0 0 0-24323 {}} {130 0 0 0-24322 {}} {130 0 0 0-24321 {}} {130 0 0 0-24320 {}} {130 0 0 0-24319 {}} {130 0 0 0-24317 {}} {130 0 0 0-24316 {}} {130 0 0 0-24315 {}} {130 0 0 0-24314 {}} {130 0 0 0-24313 {}} {130 0 0 0-24312 {}} {130 0 0 0-24311 {}} {130 0 0 0-24310 {}} {130 0 0 0-24309 {}} {130 0 0 0-24308 {}} {130 0 0 0-24307 {}} {130 0 0 0-24306 {}} {130 0 0 0-24305 {}} {130 0 0 0-24304 {}} {130 0 0 0-24303 {}} {130 0 0 0-24302 {}} {130 0 0 0-24301 {}} {130 0 0 0-24300 {}} {130 0 0 0-24299 {}} {130 0 0 0-24298 {}} {130 0 0 0-24297 {}}} SUCCS {{129 0 0 0-24342 {}}} CYCLES {}}
set a(0-24342) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24240 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-24342 {}} {129 0 0 0-24341 {}} {258 0 0 0-24339 {}} {256 0 0 0-24337 {}} {256 0 0 0-24320 {}} {256 0 0 0-24311 {}} {256 0 0 0-24302 {}} {256 0 0 0-24297 {}}} SUCCS {{774 0 0 0-24297 {}} {774 0 0 0-24302 {}} {774 0 0 0-24311 {}} {774 0 0 0-24320 {}} {774 0 0 0-24337 {}} {772 0 0 0-24342 {}}} CYCLES {}}
set a(0-24240) {CHI {0-24297 0-24298 0-24299 0-24300 0-24301 0-24302 0-24303 0-24304 0-24305 0-24306 0-24307 0-24308 0-24309 0-24310 0-24311 0-24312 0-24313 0-24314 0-24315 0-24316 0-24317 0-24318 0-24319 0-24320 0-24321 0-24322 0-24323 0-24324 0-24325 0-24326 0-24327 0-24328 0-24329 0-24330 0-24331 0-24332 0-24333 0-24334 0-24335 0-24336 0-24337 0-24338 0-24339 0-24340 0-24341 0-24342} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-118 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-24296 {}} {258 0 0 0-24295 {}} {130 0 0 0-24294 {}} {258 0 0 0-24293 {}} {130 0 0 0-24292 {}} {130 0 0 0-24291 {}} {130 0 0 0-24290 {}} {130 0 0 0-24289 {}} {130 0 0 0-24288 {}} {130 0 0 0-24287 {}} {130 0 0 0-24286 {}} {130 0 0 0-24285 {}} {64 0 0 0-24284 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-24296 {}} {131 0 0 0-24343 {}} {130 0 0 0-24344 {}} {130 0 0 0-24345 {}} {130 0 0 0-24346 {}} {130 0 0 0-24347 {}} {130 0 0 0-24348 {}} {130 0 0 0-24349 {}} {130 0 0 0-24350 {}} {130 0 0 0-24351 {}} {130 0 0 0-24352 {}} {64 0 0 0-24241 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24343) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-119 LOC {3 1.0 4 0.86125 4 0.86125 4 0.86125} PREDS {{131 0 0 0-24240 {}}} SUCCS {{259 0 0 0-24344 {}} {130 0 0 0-24352 {}}} CYCLES {}}
set a(0-24344) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-120 LOC {3 1.0 4 0.86125 4 0.86125 4 0.86125} PREDS {{259 0 0 0-24343 {}} {130 0 0 0-24240 {}}} SUCCS {{259 0 0 0-24345 {}} {130 0 0 0-24352 {}}} CYCLES {}}
set a(0-24345) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-121 LOC {3 1.0 4 0.86125 4 0.86125 4 0.86125} PREDS {{259 0 0 0-24344 {}} {130 0 0 0-24240 {}}} SUCCS {{258 0 0 0-24349 {}} {130 0 0 0-24352 {}}} CYCLES {}}
set a(0-24346) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-122 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.86125} PREDS {{130 0 0 0-24240 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24347 {}} {130 0 0 0-24352 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24347) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#4 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-123 LOC {3 1.0 4 0.0 4 0.0 4 0.86125} PREDS {{259 0 0 0-24346 {}} {130 0 0 0-24240 {}}} SUCCS {{259 0 0 0-24348 {}} {130 0 0 0-24352 {}}} CYCLES {}}
set a(0-24348) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-124 LOC {3 1.0 4 0.86125 4 0.86125 4 0.86125} PREDS {{259 0 0 0-24347 {}} {130 0 0 0-24240 {}}} SUCCS {{259 0 0 0-24349 {}} {130 0 0 0-24352 {}}} CYCLES {}}
set a(0-24349) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-125 LOC {4 0.0 4 0.86125 4 0.86125 4 0.999999875 4 0.999999875} PREDS {{259 0 0 0-24348 {}} {258 0 0 0-24345 {}} {130 0 0 0-24240 {}}} SUCCS {{259 0 0 0-24350 {}} {130 0 0 0-24352 {}}} CYCLES {}}
set a(0-24350) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-126 LOC {4 0.13874999999999998 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-24349 {}} {130 0 0 0-24240 {}}} SUCCS {{259 0 0 0-24351 {}} {130 0 0 0-24352 {}}} CYCLES {}}
set a(0-24351) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-127 LOC {4 0.13874999999999998 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-24350 {}} {130 0 0 0-24240 {}}} SUCCS {{259 0 0 0-24352 {}}} CYCLES {}}
set a(0-24352) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-128 LOC {4 0.13874999999999998 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-24351 {}} {130 0 0 0-24350 {}} {130 0 0 0-24349 {}} {130 0 0 0-24348 {}} {130 0 0 0-24347 {}} {130 0 0 0-24346 {}} {130 0 0 0-24345 {}} {130 0 0 0-24344 {}} {130 0 0 0-24343 {}} {130 0 0 0-24240 {}}} SUCCS {{128 0 0 0-24360 {}} {64 0 0 0-24241 {}}} CYCLES {}}
set a(0-24353) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-129 LOC {1 0.118125 2 0.44740785 2 0.44740785 2 0.516157725 2 0.516157725} PREDS {{258 0 0 0-24287 {}}} SUCCS {{258 0 0 0-24357 {}} {130 0 0 0-24241 {}} {258 0 0 0-24482 {}} {258 0 0 0-24607 {}} {258 0 0 0-24731 {}} {258 0 0 0-24856 {}} {258 0 0 0-24980 {}} {258 0 0 0-25104 {}} {258 0 0 0-25228 {}} {258 0 0 0-25353 {}} {258 0 0 0-25477 {}} {258 0 0 0-25601 {}} {258 0 0 0-25725 {}} {258 0 0 0-25849 {}} {258 0 0 0-25973 {}} {258 0 0 0-26097 {}} {258 0 0 0-26220 {}}} CYCLES {}}
set a(0-24354) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-130 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24355 {}} {130 0 0 0-24241 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24355) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#5 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-131 LOC {0 1.0 2 0.0 2 0.0 2 0.51615785} PREDS {{259 0 0 0-24354 {}}} SUCCS {{259 0 0 0-24356 {}} {130 0 0 0-24241 {}}} CYCLES {}}
set a(0-24356) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-132 LOC {0 1.0 2 0.51615785 2 0.51615785 2 0.51615785} PREDS {{259 0 0 0-24355 {}}} SUCCS {{259 0 0 0-24357 {}} {130 0 0 0-24241 {}}} CYCLES {}}
set a(0-24357) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-133 LOC {1 0.18687499999999999 2 0.51615785 2 0.51615785 2 0.9999998935000001 2 0.9999998935000001} PREDS {{259 0 0 0-24356 {}} {258 0 0 0-24353 {}}} SUCCS {{259 0 3.750 0-24358 {}} {258 0 3.750 0-24359 {}} {130 0 0 0-24241 {}}} CYCLES {}}
set a(0-24358) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-134 LOC {2 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 3.750 0-24357 {}}} SUCCS {{258 0 0 0-24241 {}}} CYCLES {}}
set a(0-24359) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-135 LOC {2 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{258 0 3.750 0-24357 {}}} SUCCS {{258 0 0 0-24241 {}}} CYCLES {}}
set a(0-24360) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-136 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-24352 {}} {772 0 0 0-24241 {}}} SUCCS {{259 0 0 0-24241 {}}} CYCLES {}}
set a(0-24361) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-137 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-24401 {}}} SUCCS {{259 0 0 0-24362 {}} {130 0 0 0-24400 {}} {256 0 0 0-24401 {}}} CYCLES {}}
set a(0-24362) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-138 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24361 {}}} SUCCS {{258 0 0 0-24366 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24363) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-139 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-24364 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24364) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#6 TYPE READSLICE PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-140 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24363 {}}} SUCCS {{259 0 0 0-24365 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24365) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-141 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-24364 {}}} SUCCS {{259 0 0 0-24366 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24366) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-142 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-24365 {}} {258 0 0 0-24362 {}}} SUCCS {{259 0 4.500 0-24367 {}} {258 0 4.500 0-24382 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24367) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-143 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24366 {}} {774 0 4.500 0-24395 {}} {774 0 4.500 0-24382 {}}} SUCCS {{258 0 0 0-24377 {}} {256 0 0 0-24382 {}} {258 0 0 0-24384 {}} {256 0 0 0-24395 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24368) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-144 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24369 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24369) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#7 TYPE READSLICE PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-145 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-24368 {}}} SUCCS {{259 0 0 0-24370 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24370) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-146 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-24369 {}}} SUCCS {{258 0 0 0-24372 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24371) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-147 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24372 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24372) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#27 TYPE ACCU DELAY {1.09 ns} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-148 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-24371 {}} {258 0 0 0-24370 {}}} SUCCS {{258 0 0 0-24375 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24373) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-149 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-24401 {}}} SUCCS {{259 0 0 0-24374 {}} {130 0 0 0-24400 {}} {256 0 0 0-24401 {}}} CYCLES {}}
set a(0-24374) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-150 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24373 {}}} SUCCS {{259 0 0 0-24375 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24375) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-151 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-24374 {}} {258 0 0 0-24372 {}}} SUCCS {{259 0 4.500 0-24376 {}} {258 0 4.500 0-24395 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24376) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-152 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24375 {}} {774 0 4.500 0-24395 {}} {774 0 4.500 0-24382 {}}} SUCCS {{259 0 0 0-24377 {}} {256 0 0 0-24382 {}} {258 0 0 0-24383 {}} {256 0 0 0-24395 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24377) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-153 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-24376 {}} {258 0 0 0-24367 {}}} SUCCS {{259 0 0 0-24378 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24378) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-154 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-24377 {}} {128 0 0 0-24380 {}}} SUCCS {{258 0 0 0-24380 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24379) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-155 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-24380 {}}} SUCCS {{259 0 0 0-24380 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24380) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-156 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-24379 {}} {258 0 0 0-24378 {}}} SUCCS {{128 0 0 0-24378 {}} {128 0 0 0-24379 {}} {259 0 0 0-24381 {}}} CYCLES {}}
set a(0-24381) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-157 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-24380 {}}} SUCCS {{259 0 4.500 0-24382 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24382) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-158 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-24382 {}} {259 0 4.500 0-24381 {}} {256 0 0 0-24376 {}} {256 0 0 0-24367 {}} {258 0 4.500 0-24366 {}} {774 0 0 0-24395 {}}} SUCCS {{774 0 4.500 0-24367 {}} {774 0 4.500 0-24376 {}} {774 0 0 0-24382 {}} {258 0 0 0-24395 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24383) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-159 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-24376 {}}} SUCCS {{259 0 0 0-24384 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24384) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-160 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-24383 {}} {258 0 0 0-24367 {}}} SUCCS {{259 0 0 0-24385 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24385) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-161 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-24384 {}} {128 0 0 0-24387 {}}} SUCCS {{258 0 0 0-24387 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24386) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-162 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-24387 {}}} SUCCS {{259 0 0 0-24387 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24387) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-163 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-24386 {}} {258 0 0 0-24385 {}}} SUCCS {{128 0 0 0-24385 {}} {128 0 0 0-24386 {}} {259 0 0 0-24388 {}}} CYCLES {}}
set a(0-24388) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-164 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24387 {}}} SUCCS {{259 0 0 0-24389 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24389) {AREA_SCORE {} NAME COMP_LOOP-2:mult.x TYPE {C-CORE PORT} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-165 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24388 {}} {128 0 0 0-24393 {}}} SUCCS {{258 0 0 0-24393 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24390) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y TYPE {C-CORE PORT} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-166 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24393 {}}} SUCCS {{258 0 0 0-24393 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24391) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y_ TYPE {C-CORE PORT} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-167 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24393 {}}} SUCCS {{258 0 0 0-24393 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24392) {AREA_SCORE {} NAME COMP_LOOP-2:mult.p TYPE {C-CORE PORT} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-168 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24393 {}}} SUCCS {{259 0 0 0-24393 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24393) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-2:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-169 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-24392 {}} {258 0 0 0-24391 {}} {258 0 0 0-24390 {}} {258 0 0 0-24389 {}}} SUCCS {{128 0 0 0-24389 {}} {128 0 0 0-24390 {}} {128 0 0 0-24391 {}} {128 0 0 0-24392 {}} {259 0 0 0-24394 {}}} CYCLES {}}
set a(0-24394) {AREA_SCORE {} NAME COMP_LOOP-2:mult.return TYPE {C-CORE PORT} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-170 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-24393 {}}} SUCCS {{259 0 4.500 0-24395 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24395) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-171 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-24395 {}} {259 0 4.500 0-24394 {}} {258 0 0 0-24382 {}} {256 0 0 0-24376 {}} {258 0 4.500 0-24375 {}} {256 0 0 0-24367 {}}} SUCCS {{774 0 4.500 0-24367 {}} {774 0 4.500 0-24376 {}} {774 0 0 0-24382 {}} {774 0 0 0-24395 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24396) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-172 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-24401 {}}} SUCCS {{259 0 0 0-24397 {}} {130 0 0 0-24400 {}} {256 0 0 0-24401 {}}} CYCLES {}}
set a(0-24397) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-173 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-24396 {}}} SUCCS {{259 0 0 0-24398 {}} {130 0 0 0-24400 {}}} CYCLES {}}
set a(0-24398) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-174 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-24397 {}}} SUCCS {{259 0 0 0-24399 {}} {130 0 0 0-24400 {}} {258 0 0 0-24401 {}}} CYCLES {}}
set a(0-24399) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-175 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24398 {}}} SUCCS {{259 0 0 0-24400 {}}} CYCLES {}}
set a(0-24400) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24241 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-176 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24399 {}} {130 0 0 0-24398 {}} {130 0 0 0-24397 {}} {130 0 0 0-24396 {}} {130 0 0 0-24395 {}} {130 0 0 0-24394 {}} {130 0 0 0-24392 {}} {130 0 0 0-24391 {}} {130 0 0 0-24390 {}} {130 0 0 0-24389 {}} {130 0 0 0-24388 {}} {130 0 0 0-24386 {}} {130 0 0 0-24385 {}} {130 0 0 0-24384 {}} {130 0 0 0-24383 {}} {130 0 0 0-24382 {}} {130 0 0 0-24381 {}} {130 0 0 0-24379 {}} {130 0 0 0-24378 {}} {130 0 0 0-24377 {}} {130 0 0 0-24376 {}} {130 0 0 0-24375 {}} {130 0 0 0-24374 {}} {130 0 0 0-24373 {}} {130 0 0 0-24372 {}} {130 0 0 0-24371 {}} {130 0 0 0-24370 {}} {130 0 0 0-24369 {}} {130 0 0 0-24368 {}} {130 0 0 0-24367 {}} {130 0 0 0-24366 {}} {130 0 0 0-24365 {}} {130 0 0 0-24364 {}} {130 0 0 0-24363 {}} {130 0 0 0-24362 {}} {130 0 0 0-24361 {}}} SUCCS {{129 0 0 0-24401 {}}} CYCLES {}}
set a(0-24401) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24241 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-24401 {}} {129 0 0 0-24400 {}} {258 0 0 0-24398 {}} {256 0 0 0-24396 {}} {256 0 0 0-24373 {}} {256 0 0 0-24361 {}}} SUCCS {{774 0 0 0-24361 {}} {774 0 0 0-24373 {}} {774 0 0 0-24396 {}} {772 0 0 0-24401 {}}} CYCLES {}}
set a(0-24241) {CHI {0-24361 0-24362 0-24363 0-24364 0-24365 0-24366 0-24367 0-24368 0-24369 0-24370 0-24371 0-24372 0-24373 0-24374 0-24375 0-24376 0-24377 0-24378 0-24379 0-24380 0-24381 0-24382 0-24383 0-24384 0-24385 0-24386 0-24387 0-24388 0-24389 0-24390 0-24391 0-24392 0-24393 0-24394 0-24395 0-24396 0-24397 0-24398 0-24399 0-24400 0-24401} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-177 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-24360 {}} {258 0 0 0-24359 {}} {258 0 0 0-24358 {}} {130 0 0 0-24357 {}} {130 0 0 0-24356 {}} {130 0 0 0-24355 {}} {130 0 0 0-24354 {}} {130 0 0 0-24353 {}} {64 0 0 0-24352 {}} {64 0 0 0-24240 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-24360 {}} {131 0 0 0-24402 {}} {130 0 0 0-24403 {}} {130 0 0 0-24404 {}} {130 0 0 0-24405 {}} {130 0 0 0-24406 {}} {130 0 0 0-24407 {}} {130 0 0 0-24408 {}} {130 0 0 0-24409 {}} {130 0 0 0-24410 {}} {130 0 0 0-24411 {}} {64 0 0 0-24242 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24402) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-178 LOC {4 1.0 5 0.86125 5 0.86125 5 0.86125} PREDS {{131 0 0 0-24241 {}}} SUCCS {{259 0 0 0-24403 {}} {130 0 0 0-24411 {}}} CYCLES {}}
set a(0-24403) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-179 LOC {4 1.0 5 0.86125 5 0.86125 5 0.86125} PREDS {{259 0 0 0-24402 {}} {130 0 0 0-24241 {}}} SUCCS {{259 0 0 0-24404 {}} {130 0 0 0-24411 {}}} CYCLES {}}
set a(0-24404) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-180 LOC {4 1.0 5 0.86125 5 0.86125 5 0.86125} PREDS {{259 0 0 0-24403 {}} {130 0 0 0-24241 {}}} SUCCS {{258 0 0 0-24408 {}} {130 0 0 0-24411 {}}} CYCLES {}}
set a(0-24405) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-181 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.86125} PREDS {{130 0 0 0-24241 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24406 {}} {130 0 0 0-24411 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24406) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#8 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-182 LOC {4 1.0 5 0.0 5 0.0 5 0.86125} PREDS {{259 0 0 0-24405 {}} {130 0 0 0-24241 {}}} SUCCS {{259 0 0 0-24407 {}} {130 0 0 0-24411 {}}} CYCLES {}}
set a(0-24407) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-183 LOC {4 1.0 5 0.86125 5 0.86125 5 0.86125} PREDS {{259 0 0 0-24406 {}} {130 0 0 0-24241 {}}} SUCCS {{259 0 0 0-24408 {}} {130 0 0 0-24411 {}}} CYCLES {}}
set a(0-24408) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-184 LOC {5 0.0 5 0.86125 5 0.86125 5 0.999999875 5 0.999999875} PREDS {{259 0 0 0-24407 {}} {258 0 0 0-24404 {}} {130 0 0 0-24241 {}}} SUCCS {{259 0 0 0-24409 {}} {130 0 0 0-24411 {}}} CYCLES {}}
set a(0-24409) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-185 LOC {5 0.13874999999999998 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-24408 {}} {130 0 0 0-24241 {}}} SUCCS {{259 0 0 0-24410 {}} {130 0 0 0-24411 {}}} CYCLES {}}
set a(0-24410) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-186 LOC {5 0.13874999999999998 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-24409 {}} {130 0 0 0-24241 {}}} SUCCS {{259 0 0 0-24411 {}}} CYCLES {}}
set a(0-24411) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-187 LOC {5 0.13874999999999998 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-24410 {}} {130 0 0 0-24409 {}} {130 0 0 0-24408 {}} {130 0 0 0-24407 {}} {130 0 0 0-24406 {}} {130 0 0 0-24405 {}} {130 0 0 0-24404 {}} {130 0 0 0-24403 {}} {130 0 0 0-24402 {}} {130 0 0 0-24241 {}}} SUCCS {{128 0 0 0-24421 {}} {64 0 0 0-24242 {}}} CYCLES {}}
set a(0-24412) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-188 LOC {1 0.118125 3 0.44740785 3 0.44740785 3 0.516157725 3 0.516157725} PREDS {{258 0 0 0-24287 {}}} SUCCS {{258 0 0 0-24416 {}} {130 0 0 0-24242 {}} {258 0 0 0-24665 {}} {258 0 0 0-24914 {}} {258 0 0 0-25162 {}} {258 0 0 0-25411 {}} {258 0 0 0-25659 {}} {258 0 0 0-25907 {}} {258 0 0 0-26155 {}}} CYCLES {}}
set a(0-24413) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-189 LOC {0 1.0 3 0.0 3 0.0 3 0.0 3 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24414 {}} {130 0 0 0-24242 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24414) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#9 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-190 LOC {0 1.0 3 0.0 3 0.0 3 0.51615785} PREDS {{259 0 0 0-24413 {}}} SUCCS {{259 0 0 0-24415 {}} {130 0 0 0-24242 {}}} CYCLES {}}
set a(0-24415) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-191 LOC {0 1.0 3 0.51615785 3 0.51615785 3 0.51615785} PREDS {{259 0 0 0-24414 {}}} SUCCS {{259 0 0 0-24416 {}} {130 0 0 0-24242 {}}} CYCLES {}}
set a(0-24416) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-192 LOC {1 0.18687499999999999 3 0.51615785 3 0.51615785 3 0.9999998935000001 3 0.9999998935000001} PREDS {{259 0 0 0-24415 {}} {258 0 0 0-24412 {}}} SUCCS {{259 0 0 0-24417 {}} {258 0 0 0-24419 {}} {130 0 0 0-24242 {}}} CYCLES {}}
set a(0-24417) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#63 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-193 LOC {1 0.67071715 4 0.46875 4 0.46875 4 0.46875} PREDS {{259 0 0 0-24416 {}}} SUCCS {{259 0 3.750 0-24418 {}} {130 0 0 0-24242 {}}} CYCLES {}}
set a(0-24418) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-194 LOC {2 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 3.750 0-24417 {}}} SUCCS {{258 0 0 0-24242 {}}} CYCLES {}}
set a(0-24419) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-195 LOC {1 0.67071715 4 0.46875 4 0.46875 4 0.46875} PREDS {{258 0 0 0-24416 {}}} SUCCS {{259 0 3.750 0-24420 {}} {130 0 0 0-24242 {}}} CYCLES {}}
set a(0-24420) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-196 LOC {2 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 3.750 0-24419 {}}} SUCCS {{258 0 0 0-24242 {}}} CYCLES {}}
set a(0-24421) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-197 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-24411 {}} {772 0 0 0-24242 {}}} SUCCS {{259 0 0 0-24242 {}}} CYCLES {}}
set a(0-24422) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-198 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {{774 0 0 0-24468 {}}} SUCCS {{259 0 0 0-24423 {}} {130 0 0 0-24467 {}} {256 0 0 0-24468 {}}} CYCLES {}}
set a(0-24423) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#3)(13-1) TYPE READSLICE PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-199 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-24422 {}}} SUCCS {{258 0 0 0-24427 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24424) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-200 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {} SUCCS {{259 0 0 0-24425 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24425) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#10 TYPE READSLICE PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-201 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-24424 {}}} SUCCS {{259 0 0 0-24426 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24426) {AREA_SCORE {} NAME VEC_LOOP:conc#4 TYPE CONCATENATE PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-202 LOC {0 1.0 1 0.8650000499999999 1 0.8650000499999999 2 0.2400001} PREDS {{259 0 0 0-24425 {}}} SUCCS {{259 0 0 0-24427 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24427) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#11 TYPE ACCU DELAY {1.08 ns} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-203 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 2 0.374999975} PREDS {{259 0 0 0-24426 {}} {258 0 0 0-24423 {}}} SUCCS {{258 0 0 0-24430 {}} {258 0 0 0-24448 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24428) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-204 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-24468 {}}} SUCCS {{259 0 0 0-24429 {}} {130 0 0 0-24467 {}} {256 0 0 0-24468 {}}} CYCLES {}}
set a(0-24429) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#3)(0)#1 TYPE READSLICE PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-205 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-24428 {}}} SUCCS {{259 0 0 0-24430 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24430) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-206 LOC {1 0.13499995 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-24429 {}} {258 0 0 0-24427 {}}} SUCCS {{259 0 4.500 0-24431 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24431) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-207 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24430 {}} {774 0 4.500 0-24462 {}} {774 0 4.500 0-24449 {}}} SUCCS {{258 0 0 0-24441 {}} {256 0 0 0-24449 {}} {258 0 0 0-24451 {}} {256 0 0 0-24462 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24432) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-208 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24433 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24433) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#11 TYPE READSLICE PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-209 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-24432 {}}} SUCCS {{259 0 0 0-24434 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24434) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-210 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-24433 {}}} SUCCS {{258 0 0 0-24436 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24435) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-211 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24436 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24436) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#28 TYPE ACCU DELAY {1.09 ns} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-212 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-24435 {}} {258 0 0 0-24434 {}}} SUCCS {{258 0 0 0-24439 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24437) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-213 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-24468 {}}} SUCCS {{259 0 0 0-24438 {}} {130 0 0 0-24467 {}} {256 0 0 0-24468 {}}} CYCLES {}}
set a(0-24438) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-214 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24437 {}}} SUCCS {{259 0 0 0-24439 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24439) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-215 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-24438 {}} {258 0 0 0-24436 {}}} SUCCS {{259 0 4.500 0-24440 {}} {258 0 4.500 0-24462 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24440) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-216 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24439 {}} {774 0 4.500 0-24462 {}} {774 0 4.500 0-24449 {}}} SUCCS {{259 0 0 0-24441 {}} {256 0 0 0-24449 {}} {258 0 0 0-24450 {}} {256 0 0 0-24462 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24441) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-217 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-24440 {}} {258 0 0 0-24431 {}}} SUCCS {{259 0 0 0-24442 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24442) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-218 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-24441 {}} {128 0 0 0-24444 {}}} SUCCS {{258 0 0 0-24444 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24443) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-219 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-24444 {}}} SUCCS {{259 0 0 0-24444 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24444) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-220 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-24443 {}} {258 0 0 0-24442 {}}} SUCCS {{128 0 0 0-24442 {}} {128 0 0 0-24443 {}} {259 0 0 0-24445 {}}} CYCLES {}}
set a(0-24445) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-221 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-24444 {}}} SUCCS {{258 0 4.500 0-24449 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24446) {AREA_SCORE {} NAME VEC_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-222 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-24468 {}}} SUCCS {{259 0 0 0-24447 {}} {130 0 0 0-24467 {}} {256 0 0 0-24468 {}}} CYCLES {}}
set a(0-24447) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#3)(0) TYPE READSLICE PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-223 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-24446 {}}} SUCCS {{259 0 0 0-24448 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24448) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-224 LOC {1 0.13499995 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-24447 {}} {258 0 0 0-24427 {}}} SUCCS {{259 0 4.500 0-24449 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24449) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-225 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-24449 {}} {259 0 4.500 0-24448 {}} {258 0 4.500 0-24445 {}} {256 0 0 0-24440 {}} {256 0 0 0-24431 {}} {774 0 0 0-24462 {}}} SUCCS {{774 0 4.500 0-24431 {}} {774 0 4.500 0-24440 {}} {774 0 0 0-24449 {}} {258 0 0 0-24462 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24450) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-226 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-24440 {}}} SUCCS {{259 0 0 0-24451 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24451) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-227 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-24450 {}} {258 0 0 0-24431 {}}} SUCCS {{259 0 0 0-24452 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24452) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-228 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-24451 {}} {128 0 0 0-24454 {}}} SUCCS {{258 0 0 0-24454 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24453) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-229 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-24454 {}}} SUCCS {{259 0 0 0-24454 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24454) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-230 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-24453 {}} {258 0 0 0-24452 {}}} SUCCS {{128 0 0 0-24452 {}} {128 0 0 0-24453 {}} {259 0 0 0-24455 {}}} CYCLES {}}
set a(0-24455) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-231 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24454 {}}} SUCCS {{259 0 0 0-24456 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24456) {AREA_SCORE {} NAME COMP_LOOP-3:mult.x TYPE {C-CORE PORT} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-232 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24455 {}} {128 0 0 0-24460 {}}} SUCCS {{258 0 0 0-24460 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24457) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y TYPE {C-CORE PORT} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-233 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24460 {}}} SUCCS {{258 0 0 0-24460 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24458) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y_ TYPE {C-CORE PORT} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-234 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24460 {}}} SUCCS {{258 0 0 0-24460 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24459) {AREA_SCORE {} NAME COMP_LOOP-3:mult.p TYPE {C-CORE PORT} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-235 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24460 {}}} SUCCS {{259 0 0 0-24460 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24460) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-3:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-236 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-24459 {}} {258 0 0 0-24458 {}} {258 0 0 0-24457 {}} {258 0 0 0-24456 {}}} SUCCS {{128 0 0 0-24456 {}} {128 0 0 0-24457 {}} {128 0 0 0-24458 {}} {128 0 0 0-24459 {}} {259 0 0 0-24461 {}}} CYCLES {}}
set a(0-24461) {AREA_SCORE {} NAME COMP_LOOP-3:mult.return TYPE {C-CORE PORT} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-237 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-24460 {}}} SUCCS {{259 0 4.500 0-24462 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24462) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-238 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-24462 {}} {259 0 4.500 0-24461 {}} {258 0 0 0-24449 {}} {256 0 0 0-24440 {}} {258 0 4.500 0-24439 {}} {256 0 0 0-24431 {}}} SUCCS {{774 0 4.500 0-24431 {}} {774 0 4.500 0-24440 {}} {774 0 0 0-24449 {}} {774 0 0 0-24462 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24463) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-239 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-24468 {}}} SUCCS {{259 0 0 0-24464 {}} {130 0 0 0-24467 {}} {256 0 0 0-24468 {}}} CYCLES {}}
set a(0-24464) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-240 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-24463 {}}} SUCCS {{259 0 0 0-24465 {}} {130 0 0 0-24467 {}}} CYCLES {}}
set a(0-24465) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-241 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-24464 {}}} SUCCS {{259 0 0 0-24466 {}} {130 0 0 0-24467 {}} {258 0 0 0-24468 {}}} CYCLES {}}
set a(0-24466) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-242 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24465 {}}} SUCCS {{259 0 0 0-24467 {}}} CYCLES {}}
set a(0-24467) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24242 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-243 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24466 {}} {130 0 0 0-24465 {}} {130 0 0 0-24464 {}} {130 0 0 0-24463 {}} {130 0 0 0-24462 {}} {130 0 0 0-24461 {}} {130 0 0 0-24459 {}} {130 0 0 0-24458 {}} {130 0 0 0-24457 {}} {130 0 0 0-24456 {}} {130 0 0 0-24455 {}} {130 0 0 0-24453 {}} {130 0 0 0-24452 {}} {130 0 0 0-24451 {}} {130 0 0 0-24450 {}} {130 0 0 0-24449 {}} {130 0 0 0-24448 {}} {130 0 0 0-24447 {}} {130 0 0 0-24446 {}} {130 0 0 0-24445 {}} {130 0 0 0-24443 {}} {130 0 0 0-24442 {}} {130 0 0 0-24441 {}} {130 0 0 0-24440 {}} {130 0 0 0-24439 {}} {130 0 0 0-24438 {}} {130 0 0 0-24437 {}} {130 0 0 0-24436 {}} {130 0 0 0-24435 {}} {130 0 0 0-24434 {}} {130 0 0 0-24433 {}} {130 0 0 0-24432 {}} {130 0 0 0-24431 {}} {130 0 0 0-24430 {}} {130 0 0 0-24429 {}} {130 0 0 0-24428 {}} {130 0 0 0-24427 {}} {130 0 0 0-24426 {}} {130 0 0 0-24425 {}} {130 0 0 0-24424 {}} {130 0 0 0-24423 {}} {130 0 0 0-24422 {}}} SUCCS {{129 0 0 0-24468 {}}} CYCLES {}}
set a(0-24468) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24242 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-24468 {}} {129 0 0 0-24467 {}} {258 0 0 0-24465 {}} {256 0 0 0-24463 {}} {256 0 0 0-24446 {}} {256 0 0 0-24437 {}} {256 0 0 0-24428 {}} {256 0 0 0-24422 {}}} SUCCS {{774 0 0 0-24422 {}} {774 0 0 0-24428 {}} {774 0 0 0-24437 {}} {774 0 0 0-24446 {}} {774 0 0 0-24463 {}} {772 0 0 0-24468 {}}} CYCLES {}}
set a(0-24242) {CHI {0-24422 0-24423 0-24424 0-24425 0-24426 0-24427 0-24428 0-24429 0-24430 0-24431 0-24432 0-24433 0-24434 0-24435 0-24436 0-24437 0-24438 0-24439 0-24440 0-24441 0-24442 0-24443 0-24444 0-24445 0-24446 0-24447 0-24448 0-24449 0-24450 0-24451 0-24452 0-24453 0-24454 0-24455 0-24456 0-24457 0-24458 0-24459 0-24460 0-24461 0-24462 0-24463 0-24464 0-24465 0-24466 0-24467 0-24468} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-244 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-24421 {}} {258 0 0 0-24420 {}} {130 0 0 0-24419 {}} {258 0 0 0-24418 {}} {130 0 0 0-24417 {}} {130 0 0 0-24416 {}} {130 0 0 0-24415 {}} {130 0 0 0-24414 {}} {130 0 0 0-24413 {}} {130 0 0 0-24412 {}} {64 0 0 0-24411 {}} {64 0 0 0-24241 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-24421 {}} {131 0 0 0-24469 {}} {130 0 0 0-24470 {}} {130 0 0 0-24471 {}} {130 0 0 0-24472 {}} {130 0 0 0-24473 {}} {130 0 0 0-24474 {}} {130 0 0 0-24475 {}} {130 0 0 0-24476 {}} {130 0 0 0-24477 {}} {130 0 0 0-24478 {}} {64 0 0 0-24243 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24469) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-3) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-245 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{131 0 0 0-24242 {}}} SUCCS {{259 0 0 0-24470 {}} {130 0 0 0-24478 {}}} CYCLES {}}
set a(0-24470) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-246 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{259 0 0 0-24469 {}} {130 0 0 0-24242 {}}} SUCCS {{259 0 0 0-24471 {}} {130 0 0 0-24478 {}}} CYCLES {}}
set a(0-24471) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-247 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{259 0 0 0-24470 {}} {130 0 0 0-24242 {}}} SUCCS {{258 0 0 0-24475 {}} {130 0 0 0-24478 {}}} CYCLES {}}
set a(0-24472) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-248 LOC {5 1.0 6 0.0 6 0.0 6 0.0 6 0.8650000499999999} PREDS {{130 0 0 0-24242 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24473 {}} {130 0 0 0-24478 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24473) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#13 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-249 LOC {5 1.0 6 0.0 6 0.0 6 0.8650000499999999} PREDS {{259 0 0 0-24472 {}} {130 0 0 0-24242 {}}} SUCCS {{259 0 0 0-24474 {}} {130 0 0 0-24478 {}}} CYCLES {}}
set a(0-24474) {AREA_SCORE {} NAME COMP_LOOP:conc#9 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-250 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{259 0 0 0-24473 {}} {130 0 0 0-24242 {}}} SUCCS {{259 0 0 0-24475 {}} {130 0 0 0-24478 {}}} CYCLES {}}
set a(0-24475) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.08 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-251 LOC {6 0.0 6 0.8650000499999999 6 0.8650000499999999 6 0.9999999249999999 6 0.9999999249999999} PREDS {{259 0 0 0-24474 {}} {258 0 0 0-24471 {}} {130 0 0 0-24242 {}}} SUCCS {{259 0 0 0-24476 {}} {130 0 0 0-24478 {}}} CYCLES {}}
set a(0-24476) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-252 LOC {6 0.13499995 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-24475 {}} {130 0 0 0-24242 {}}} SUCCS {{259 0 0 0-24477 {}} {130 0 0 0-24478 {}}} CYCLES {}}
set a(0-24477) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-253 LOC {6 0.13499995 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-24476 {}} {130 0 0 0-24242 {}}} SUCCS {{259 0 0 0-24478 {}}} CYCLES {}}
set a(0-24478) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-254 LOC {6 0.13499995 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-24477 {}} {130 0 0 0-24476 {}} {130 0 0 0-24475 {}} {130 0 0 0-24474 {}} {130 0 0 0-24473 {}} {130 0 0 0-24472 {}} {130 0 0 0-24471 {}} {130 0 0 0-24470 {}} {130 0 0 0-24469 {}} {130 0 0 0-24242 {}}} SUCCS {{128 0 0 0-24485 {}} {64 0 0 0-24243 {}}} CYCLES {}}
set a(0-24479) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-255 LOC {0 1.0 4 0.0 4 0.0 4 0.0 4 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24480 {}} {130 0 0 0-24243 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24480) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#3 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-256 LOC {0 1.0 4 0.0 4 0.0 4 0.51615785} PREDS {{259 0 0 0-24479 {}}} SUCCS {{259 0 0 0-24481 {}} {130 0 0 0-24243 {}}} CYCLES {}}
set a(0-24481) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-257 LOC {0 1.0 4 0.51615785 4 0.51615785 4 0.51615785} PREDS {{259 0 0 0-24480 {}}} SUCCS {{259 0 0 0-24482 {}} {130 0 0 0-24243 {}}} CYCLES {}}
set a(0-24482) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-258 LOC {1 0.18687499999999999 4 0.51615785 4 0.51615785 4 0.9999998935000001 4 0.9999998935000001} PREDS {{259 0 0 0-24481 {}} {258 0 0 0-24353 {}}} SUCCS {{259 0 3.750 0-24483 {}} {258 0 3.750 0-24484 {}} {130 0 0 0-24243 {}}} CYCLES {}}
set a(0-24483) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-259 LOC {2 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-24482 {}}} SUCCS {{258 0 0 0-24243 {}}} CYCLES {}}
set a(0-24484) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-260 LOC {2 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{258 0 3.750 0-24482 {}}} SUCCS {{258 0 0 0-24243 {}}} CYCLES {}}
set a(0-24485) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-261 LOC {6 0.0 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{128 0 0 0-24478 {}} {772 0 0 0-24243 {}}} SUCCS {{259 0 0 0-24243 {}}} CYCLES {}}
set a(0-24486) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-262 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-24526 {}}} SUCCS {{259 0 0 0-24487 {}} {130 0 0 0-24525 {}} {256 0 0 0-24526 {}}} CYCLES {}}
set a(0-24487) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-263 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24486 {}}} SUCCS {{258 0 0 0-24491 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24488) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-264 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-24489 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24489) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#14 TYPE READSLICE PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-265 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24488 {}}} SUCCS {{259 0 0 0-24490 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24490) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-266 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-24489 {}}} SUCCS {{259 0 0 0-24491 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24491) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-267 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-24490 {}} {258 0 0 0-24487 {}}} SUCCS {{259 0 4.500 0-24492 {}} {258 0 4.500 0-24507 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24492) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-268 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24491 {}} {774 0 4.500 0-24520 {}} {774 0 4.500 0-24507 {}}} SUCCS {{258 0 0 0-24502 {}} {256 0 0 0-24507 {}} {258 0 0 0-24509 {}} {256 0 0 0-24520 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24493) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-269 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24494 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24494) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#15 TYPE READSLICE PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-270 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-24493 {}}} SUCCS {{259 0 0 0-24495 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24495) {AREA_SCORE {} NAME VEC_LOOP:conc#7 TYPE CONCATENATE PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-271 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-24494 {}}} SUCCS {{258 0 0 0-24497 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24496) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-272 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24497 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24497) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#29 TYPE ACCU DELAY {1.09 ns} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-273 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-24496 {}} {258 0 0 0-24495 {}}} SUCCS {{258 0 0 0-24500 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24498) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-274 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-24526 {}}} SUCCS {{259 0 0 0-24499 {}} {130 0 0 0-24525 {}} {256 0 0 0-24526 {}}} CYCLES {}}
set a(0-24499) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-275 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24498 {}}} SUCCS {{259 0 0 0-24500 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24500) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-276 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-24499 {}} {258 0 0 0-24497 {}}} SUCCS {{259 0 4.500 0-24501 {}} {258 0 4.500 0-24520 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24501) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-277 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24500 {}} {774 0 4.500 0-24520 {}} {774 0 4.500 0-24507 {}}} SUCCS {{259 0 0 0-24502 {}} {256 0 0 0-24507 {}} {258 0 0 0-24508 {}} {256 0 0 0-24520 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24502) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-278 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-24501 {}} {258 0 0 0-24492 {}}} SUCCS {{259 0 0 0-24503 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24503) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-279 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-24502 {}} {128 0 0 0-24505 {}}} SUCCS {{258 0 0 0-24505 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24504) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-280 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-24505 {}}} SUCCS {{259 0 0 0-24505 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24505) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-281 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-24504 {}} {258 0 0 0-24503 {}}} SUCCS {{128 0 0 0-24503 {}} {128 0 0 0-24504 {}} {259 0 0 0-24506 {}}} CYCLES {}}
set a(0-24506) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-282 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-24505 {}}} SUCCS {{259 0 4.500 0-24507 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24507) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-283 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-24507 {}} {259 0 4.500 0-24506 {}} {256 0 0 0-24501 {}} {256 0 0 0-24492 {}} {258 0 4.500 0-24491 {}} {774 0 0 0-24520 {}}} SUCCS {{774 0 4.500 0-24492 {}} {774 0 4.500 0-24501 {}} {774 0 0 0-24507 {}} {258 0 0 0-24520 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24508) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-284 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-24501 {}}} SUCCS {{259 0 0 0-24509 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24509) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-285 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-24508 {}} {258 0 0 0-24492 {}}} SUCCS {{259 0 0 0-24510 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24510) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-286 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-24509 {}} {128 0 0 0-24512 {}}} SUCCS {{258 0 0 0-24512 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24511) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-287 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-24512 {}}} SUCCS {{259 0 0 0-24512 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24512) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-288 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-24511 {}} {258 0 0 0-24510 {}}} SUCCS {{128 0 0 0-24510 {}} {128 0 0 0-24511 {}} {259 0 0 0-24513 {}}} CYCLES {}}
set a(0-24513) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-289 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24512 {}}} SUCCS {{259 0 0 0-24514 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24514) {AREA_SCORE {} NAME COMP_LOOP-4:mult.x TYPE {C-CORE PORT} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-290 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24513 {}} {128 0 0 0-24518 {}}} SUCCS {{258 0 0 0-24518 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24515) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y TYPE {C-CORE PORT} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-291 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24518 {}}} SUCCS {{258 0 0 0-24518 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24516) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y_ TYPE {C-CORE PORT} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-292 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24518 {}}} SUCCS {{258 0 0 0-24518 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24517) {AREA_SCORE {} NAME COMP_LOOP-4:mult.p TYPE {C-CORE PORT} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-293 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24518 {}}} SUCCS {{259 0 0 0-24518 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24518) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-4:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-294 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-24517 {}} {258 0 0 0-24516 {}} {258 0 0 0-24515 {}} {258 0 0 0-24514 {}}} SUCCS {{128 0 0 0-24514 {}} {128 0 0 0-24515 {}} {128 0 0 0-24516 {}} {128 0 0 0-24517 {}} {259 0 0 0-24519 {}}} CYCLES {}}
set a(0-24519) {AREA_SCORE {} NAME COMP_LOOP-4:mult.return TYPE {C-CORE PORT} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-295 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-24518 {}}} SUCCS {{259 0 4.500 0-24520 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24520) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-296 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-24520 {}} {259 0 4.500 0-24519 {}} {258 0 0 0-24507 {}} {256 0 0 0-24501 {}} {258 0 4.500 0-24500 {}} {256 0 0 0-24492 {}}} SUCCS {{774 0 4.500 0-24492 {}} {774 0 4.500 0-24501 {}} {774 0 0 0-24507 {}} {774 0 0 0-24520 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24521) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-297 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-24526 {}}} SUCCS {{259 0 0 0-24522 {}} {130 0 0 0-24525 {}} {256 0 0 0-24526 {}}} CYCLES {}}
set a(0-24522) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-298 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-24521 {}}} SUCCS {{259 0 0 0-24523 {}} {130 0 0 0-24525 {}}} CYCLES {}}
set a(0-24523) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-299 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-24522 {}}} SUCCS {{259 0 0 0-24524 {}} {130 0 0 0-24525 {}} {258 0 0 0-24526 {}}} CYCLES {}}
set a(0-24524) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-300 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24523 {}}} SUCCS {{259 0 0 0-24525 {}}} CYCLES {}}
set a(0-24525) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24243 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-301 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24524 {}} {130 0 0 0-24523 {}} {130 0 0 0-24522 {}} {130 0 0 0-24521 {}} {130 0 0 0-24520 {}} {130 0 0 0-24519 {}} {130 0 0 0-24517 {}} {130 0 0 0-24516 {}} {130 0 0 0-24515 {}} {130 0 0 0-24514 {}} {130 0 0 0-24513 {}} {130 0 0 0-24511 {}} {130 0 0 0-24510 {}} {130 0 0 0-24509 {}} {130 0 0 0-24508 {}} {130 0 0 0-24507 {}} {130 0 0 0-24506 {}} {130 0 0 0-24504 {}} {130 0 0 0-24503 {}} {130 0 0 0-24502 {}} {130 0 0 0-24501 {}} {130 0 0 0-24500 {}} {130 0 0 0-24499 {}} {130 0 0 0-24498 {}} {130 0 0 0-24497 {}} {130 0 0 0-24496 {}} {130 0 0 0-24495 {}} {130 0 0 0-24494 {}} {130 0 0 0-24493 {}} {130 0 0 0-24492 {}} {130 0 0 0-24491 {}} {130 0 0 0-24490 {}} {130 0 0 0-24489 {}} {130 0 0 0-24488 {}} {130 0 0 0-24487 {}} {130 0 0 0-24486 {}}} SUCCS {{129 0 0 0-24526 {}}} CYCLES {}}
set a(0-24526) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24243 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-24526 {}} {129 0 0 0-24525 {}} {258 0 0 0-24523 {}} {256 0 0 0-24521 {}} {256 0 0 0-24498 {}} {256 0 0 0-24486 {}}} SUCCS {{774 0 0 0-24486 {}} {774 0 0 0-24498 {}} {774 0 0 0-24521 {}} {772 0 0 0-24526 {}}} CYCLES {}}
set a(0-24243) {CHI {0-24486 0-24487 0-24488 0-24489 0-24490 0-24491 0-24492 0-24493 0-24494 0-24495 0-24496 0-24497 0-24498 0-24499 0-24500 0-24501 0-24502 0-24503 0-24504 0-24505 0-24506 0-24507 0-24508 0-24509 0-24510 0-24511 0-24512 0-24513 0-24514 0-24515 0-24516 0-24517 0-24518 0-24519 0-24520 0-24521 0-24522 0-24523 0-24524 0-24525 0-24526} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-302 LOC {6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-24485 {}} {258 0 0 0-24484 {}} {258 0 0 0-24483 {}} {130 0 0 0-24482 {}} {130 0 0 0-24481 {}} {130 0 0 0-24480 {}} {130 0 0 0-24479 {}} {64 0 0 0-24478 {}} {64 0 0 0-24242 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-24485 {}} {131 0 0 0-24527 {}} {130 0 0 0-24528 {}} {130 0 0 0-24529 {}} {130 0 0 0-24530 {}} {130 0 0 0-24531 {}} {130 0 0 0-24532 {}} {130 0 0 0-24533 {}} {130 0 0 0-24534 {}} {130 0 0 0-24535 {}} {130 0 0 0-24536 {}} {64 0 0 0-24244 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24527) {AREA_SCORE {} NAME COMP_LOOP-5:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-303 LOC {6 1.0 7 0.86125 7 0.86125 7 0.86125} PREDS {{131 0 0 0-24243 {}}} SUCCS {{259 0 0 0-24528 {}} {130 0 0 0-24536 {}}} CYCLES {}}
set a(0-24528) {AREA_SCORE {} NAME COMP_LOOP-5:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-304 LOC {6 1.0 7 0.86125 7 0.86125 7 0.86125} PREDS {{259 0 0 0-24527 {}} {130 0 0 0-24243 {}}} SUCCS {{259 0 0 0-24529 {}} {130 0 0 0-24536 {}}} CYCLES {}}
set a(0-24529) {AREA_SCORE {} NAME COMP_LOOP-5:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-305 LOC {6 1.0 7 0.86125 7 0.86125 7 0.86125} PREDS {{259 0 0 0-24528 {}} {130 0 0 0-24243 {}}} SUCCS {{258 0 0 0-24533 {}} {130 0 0 0-24536 {}}} CYCLES {}}
set a(0-24530) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-306 LOC {6 1.0 7 0.0 7 0.0 7 0.0 7 0.86125} PREDS {{130 0 0 0-24243 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24531 {}} {130 0 0 0-24536 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24531) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#16 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-307 LOC {6 1.0 7 0.0 7 0.0 7 0.86125} PREDS {{259 0 0 0-24530 {}} {130 0 0 0-24243 {}}} SUCCS {{259 0 0 0-24532 {}} {130 0 0 0-24536 {}}} CYCLES {}}
set a(0-24532) {AREA_SCORE {} NAME COMP_LOOP:conc#12 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-308 LOC {6 1.0 7 0.86125 7 0.86125 7 0.86125} PREDS {{259 0 0 0-24531 {}} {130 0 0 0-24243 {}}} SUCCS {{259 0 0 0-24533 {}} {130 0 0 0-24536 {}}} CYCLES {}}
set a(0-24533) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-5:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-309 LOC {7 0.0 7 0.86125 7 0.86125 7 0.999999875 7 0.999999875} PREDS {{259 0 0 0-24532 {}} {258 0 0 0-24529 {}} {130 0 0 0-24243 {}}} SUCCS {{259 0 0 0-24534 {}} {130 0 0 0-24536 {}}} CYCLES {}}
set a(0-24534) {AREA_SCORE {} NAME COMP_LOOP-5:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-310 LOC {7 0.13874999999999998 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-24533 {}} {130 0 0 0-24243 {}}} SUCCS {{259 0 0 0-24535 {}} {130 0 0 0-24536 {}}} CYCLES {}}
set a(0-24535) {AREA_SCORE {} NAME COMP_LOOP-5:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-311 LOC {7 0.13874999999999998 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-24534 {}} {130 0 0 0-24243 {}}} SUCCS {{259 0 0 0-24536 {}}} CYCLES {}}
set a(0-24536) {AREA_SCORE {} NAME COMP_LOOP-5:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-312 LOC {7 0.13874999999999998 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-24535 {}} {130 0 0 0-24534 {}} {130 0 0 0-24533 {}} {130 0 0 0-24532 {}} {130 0 0 0-24531 {}} {130 0 0 0-24530 {}} {130 0 0 0-24529 {}} {130 0 0 0-24528 {}} {130 0 0 0-24527 {}} {130 0 0 0-24243 {}}} SUCCS {{128 0 0 0-24546 {}} {64 0 0 0-24244 {}}} CYCLES {}}
set a(0-24537) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-313 LOC {1 0.118125 4 0.9312499999999999 4 0.9312499999999999 4 0.9999998749999999 5 0.516157725} PREDS {{258 0 0 0-24287 {}}} SUCCS {{258 0 0 0-24541 {}} {130 0 0 0-24244 {}} {258 0 0 0-25038 {}} {258 0 0 0-25535 {}} {258 0 0 0-26031 {}}} CYCLES {}}
set a(0-24538) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-314 LOC {0 1.0 5 0.0 5 0.0 5 0.0 5 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24539 {}} {130 0 0 0-24244 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24539) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#17 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-315 LOC {0 1.0 5 0.0 5 0.0 5 0.51615785} PREDS {{259 0 0 0-24538 {}}} SUCCS {{259 0 0 0-24540 {}} {130 0 0 0-24244 {}}} CYCLES {}}
set a(0-24540) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#4 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-316 LOC {0 1.0 5 0.51615785 5 0.51615785 5 0.51615785} PREDS {{259 0 0 0-24539 {}}} SUCCS {{259 0 0 0-24541 {}} {130 0 0 0-24244 {}}} CYCLES {}}
set a(0-24541) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-317 LOC {1 0.18687499999999999 5 0.51615785 5 0.51615785 5 0.9999998935000001 5 0.9999998935000001} PREDS {{259 0 0 0-24540 {}} {258 0 0 0-24537 {}}} SUCCS {{259 0 0 0-24542 {}} {258 0 0 0-24544 {}} {130 0 0 0-24244 {}}} CYCLES {}}
set a(0-24542) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#64 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-318 LOC {1 0.67071715 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-24541 {}}} SUCCS {{259 0 3.750 0-24543 {}} {130 0 0 0-24244 {}}} CYCLES {}}
set a(0-24543) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-319 LOC {2 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 3.750 0-24542 {}}} SUCCS {{258 0 0 0-24244 {}}} CYCLES {}}
set a(0-24544) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#2 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-320 LOC {1 0.67071715 6 0.46875 6 0.46875 6 0.46875} PREDS {{258 0 0 0-24541 {}}} SUCCS {{259 0 3.750 0-24545 {}} {130 0 0 0-24244 {}}} CYCLES {}}
set a(0-24545) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-321 LOC {2 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 3.750 0-24544 {}}} SUCCS {{258 0 0 0-24244 {}}} CYCLES {}}
set a(0-24546) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-322 LOC {7 0.0 7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{128 0 0 0-24536 {}} {772 0 0 0-24244 {}}} SUCCS {{259 0 0 0-24244 {}}} CYCLES {}}
set a(0-24547) {AREA_SCORE {} NAME VEC_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-323 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{774 0 0 0-24593 {}}} SUCCS {{259 0 0 0-24548 {}} {130 0 0 0-24592 {}} {256 0 0 0-24593 {}}} CYCLES {}}
set a(0-24548) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#5)(13-2) TYPE READSLICE PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-324 LOC {0 1.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{259 0 0 0-24547 {}}} SUCCS {{258 0 0 0-24552 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24549) {AREA_SCORE {} NAME COMP_LOOP:k:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-325 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {} SUCCS {{259 0 0 0-24550 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24550) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#18 TYPE READSLICE PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-326 LOC {0 1.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{259 0 0 0-24549 {}}} SUCCS {{259 0 0 0-24551 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24551) {AREA_SCORE {} NAME VEC_LOOP:conc#8 TYPE CONCATENATE PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-327 LOC {0 1.0 1 0.866875 1 0.866875 2 0.24187504999999998} PREDS {{259 0 0 0-24550 {}}} SUCCS {{259 0 0 0-24552 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24552) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 2 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.07 ns} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-328 LOC {1 0.0 1 0.866875 1 0.866875 1 0.999999875 2 0.374999925} PREDS {{259 0 0 0-24551 {}} {258 0 0 0-24548 {}}} SUCCS {{258 0 0 0-24555 {}} {258 0 0 0-24573 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24553) {AREA_SCORE {} NAME VEC_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-329 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-24593 {}}} SUCCS {{259 0 0 0-24554 {}} {130 0 0 0-24592 {}} {256 0 0 0-24593 {}}} CYCLES {}}
set a(0-24554) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#5)(1-0)#1 TYPE READSLICE PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-330 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-24553 {}}} SUCCS {{259 0 0 0-24555 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24555) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-331 LOC {1 0.133125 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-24554 {}} {258 0 0 0-24552 {}}} SUCCS {{259 0 4.500 0-24556 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24556) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-332 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24555 {}} {774 0 4.500 0-24587 {}} {774 0 4.500 0-24574 {}}} SUCCS {{258 0 0 0-24566 {}} {256 0 0 0-24574 {}} {258 0 0 0-24576 {}} {256 0 0 0-24587 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24557) {AREA_SCORE {} NAME COMP_LOOP:k:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-333 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24558 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24558) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#19 TYPE READSLICE PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-334 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-24557 {}}} SUCCS {{259 0 0 0-24559 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24559) {AREA_SCORE {} NAME VEC_LOOP:conc#9 TYPE CONCATENATE PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-335 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-24558 {}}} SUCCS {{258 0 0 0-24561 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24560) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-336 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24561 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24561) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#30 TYPE ACCU DELAY {1.09 ns} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-337 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-24560 {}} {258 0 0 0-24559 {}}} SUCCS {{258 0 0 0-24564 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24562) {AREA_SCORE {} NAME VEC_LOOP:j:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-338 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-24593 {}}} SUCCS {{259 0 0 0-24563 {}} {130 0 0 0-24592 {}} {256 0 0 0-24593 {}}} CYCLES {}}
set a(0-24563) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-339 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24562 {}}} SUCCS {{259 0 0 0-24564 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24564) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-340 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-24563 {}} {258 0 0 0-24561 {}}} SUCCS {{259 0 4.500 0-24565 {}} {258 0 4.500 0-24587 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24565) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-341 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24564 {}} {774 0 4.500 0-24587 {}} {774 0 4.500 0-24574 {}}} SUCCS {{259 0 0 0-24566 {}} {256 0 0 0-24574 {}} {258 0 0 0-24575 {}} {256 0 0 0-24587 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24566) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-5:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-342 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-24565 {}} {258 0 0 0-24556 {}}} SUCCS {{259 0 0 0-24567 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24567) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.base TYPE {C-CORE PORT} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-343 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-24566 {}} {128 0 0 0-24569 {}}} SUCCS {{258 0 0 0-24569 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24568) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.m TYPE {C-CORE PORT} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-344 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-24569 {}}} SUCCS {{259 0 0 0-24569 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24569) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-345 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-24568 {}} {258 0 0 0-24567 {}}} SUCCS {{128 0 0 0-24567 {}} {128 0 0 0-24568 {}} {259 0 0 0-24570 {}}} CYCLES {}}
set a(0-24570) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.return TYPE {C-CORE PORT} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-346 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-24569 {}}} SUCCS {{258 0 4.500 0-24574 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24571) {AREA_SCORE {} NAME VEC_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-347 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-24593 {}}} SUCCS {{259 0 0 0-24572 {}} {130 0 0 0-24592 {}} {256 0 0 0-24593 {}}} CYCLES {}}
set a(0-24572) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#5)(1-0) TYPE READSLICE PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-348 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-24571 {}}} SUCCS {{259 0 0 0-24573 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24573) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-349 LOC {1 0.133125 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-24572 {}} {258 0 0 0-24552 {}}} SUCCS {{259 0 4.500 0-24574 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24574) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-350 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-24574 {}} {259 0 4.500 0-24573 {}} {258 0 4.500 0-24570 {}} {256 0 0 0-24565 {}} {256 0 0 0-24556 {}} {774 0 0 0-24587 {}}} SUCCS {{774 0 4.500 0-24556 {}} {774 0 4.500 0-24565 {}} {774 0 0 0-24574 {}} {258 0 0 0-24587 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24575) {AREA_SCORE {} NAME COMP_LOOP-5:factor2:not TYPE NOT PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-351 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-24565 {}}} SUCCS {{259 0 0 0-24576 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24576) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-5:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-352 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-24575 {}} {258 0 0 0-24556 {}}} SUCCS {{259 0 0 0-24577 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24577) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-353 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-24576 {}} {128 0 0 0-24579 {}}} SUCCS {{258 0 0 0-24579 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24578) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-354 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-24579 {}}} SUCCS {{259 0 0 0-24579 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24579) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-355 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-24578 {}} {258 0 0 0-24577 {}}} SUCCS {{128 0 0 0-24577 {}} {128 0 0 0-24578 {}} {259 0 0 0-24580 {}}} CYCLES {}}
set a(0-24580) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-356 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24579 {}}} SUCCS {{259 0 0 0-24581 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24581) {AREA_SCORE {} NAME COMP_LOOP-5:mult.x TYPE {C-CORE PORT} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-357 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24580 {}} {128 0 0 0-24585 {}}} SUCCS {{258 0 0 0-24585 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24582) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y TYPE {C-CORE PORT} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-358 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24585 {}}} SUCCS {{258 0 0 0-24585 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24583) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y_ TYPE {C-CORE PORT} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-359 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24585 {}}} SUCCS {{258 0 0 0-24585 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24584) {AREA_SCORE {} NAME COMP_LOOP-5:mult.p TYPE {C-CORE PORT} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-360 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24585 {}}} SUCCS {{259 0 0 0-24585 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24585) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-5:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-361 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-24584 {}} {258 0 0 0-24583 {}} {258 0 0 0-24582 {}} {258 0 0 0-24581 {}}} SUCCS {{128 0 0 0-24581 {}} {128 0 0 0-24582 {}} {128 0 0 0-24583 {}} {128 0 0 0-24584 {}} {259 0 0 0-24586 {}}} CYCLES {}}
set a(0-24586) {AREA_SCORE {} NAME COMP_LOOP-5:mult.return TYPE {C-CORE PORT} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-362 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-24585 {}}} SUCCS {{259 0 4.500 0-24587 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24587) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-363 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-24587 {}} {259 0 4.500 0-24586 {}} {258 0 0 0-24574 {}} {256 0 0 0-24565 {}} {258 0 4.500 0-24564 {}} {256 0 0 0-24556 {}}} SUCCS {{774 0 4.500 0-24556 {}} {774 0 4.500 0-24565 {}} {774 0 0 0-24574 {}} {774 0 0 0-24587 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24588) {AREA_SCORE {} NAME VEC_LOOP:j:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-364 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-24593 {}}} SUCCS {{259 0 0 0-24589 {}} {130 0 0 0-24592 {}} {256 0 0 0-24593 {}}} CYCLES {}}
set a(0-24589) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-365 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-24588 {}}} SUCCS {{259 0 0 0-24590 {}} {130 0 0 0-24592 {}}} CYCLES {}}
set a(0-24590) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-5:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-366 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-24589 {}}} SUCCS {{259 0 0 0-24591 {}} {130 0 0 0-24592 {}} {258 0 0 0-24593 {}}} CYCLES {}}
set a(0-24591) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-367 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24590 {}}} SUCCS {{259 0 0 0-24592 {}}} CYCLES {}}
set a(0-24592) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24244 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-368 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24591 {}} {130 0 0 0-24590 {}} {130 0 0 0-24589 {}} {130 0 0 0-24588 {}} {130 0 0 0-24587 {}} {130 0 0 0-24586 {}} {130 0 0 0-24584 {}} {130 0 0 0-24583 {}} {130 0 0 0-24582 {}} {130 0 0 0-24581 {}} {130 0 0 0-24580 {}} {130 0 0 0-24578 {}} {130 0 0 0-24577 {}} {130 0 0 0-24576 {}} {130 0 0 0-24575 {}} {130 0 0 0-24574 {}} {130 0 0 0-24573 {}} {130 0 0 0-24572 {}} {130 0 0 0-24571 {}} {130 0 0 0-24570 {}} {130 0 0 0-24568 {}} {130 0 0 0-24567 {}} {130 0 0 0-24566 {}} {130 0 0 0-24565 {}} {130 0 0 0-24564 {}} {130 0 0 0-24563 {}} {130 0 0 0-24562 {}} {130 0 0 0-24561 {}} {130 0 0 0-24560 {}} {130 0 0 0-24559 {}} {130 0 0 0-24558 {}} {130 0 0 0-24557 {}} {130 0 0 0-24556 {}} {130 0 0 0-24555 {}} {130 0 0 0-24554 {}} {130 0 0 0-24553 {}} {130 0 0 0-24552 {}} {130 0 0 0-24551 {}} {130 0 0 0-24550 {}} {130 0 0 0-24549 {}} {130 0 0 0-24548 {}} {130 0 0 0-24547 {}}} SUCCS {{129 0 0 0-24593 {}}} CYCLES {}}
set a(0-24593) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24244 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-24593 {}} {129 0 0 0-24592 {}} {258 0 0 0-24590 {}} {256 0 0 0-24588 {}} {256 0 0 0-24571 {}} {256 0 0 0-24562 {}} {256 0 0 0-24553 {}} {256 0 0 0-24547 {}}} SUCCS {{774 0 0 0-24547 {}} {774 0 0 0-24553 {}} {774 0 0 0-24562 {}} {774 0 0 0-24571 {}} {774 0 0 0-24588 {}} {772 0 0 0-24593 {}}} CYCLES {}}
set a(0-24244) {CHI {0-24547 0-24548 0-24549 0-24550 0-24551 0-24552 0-24553 0-24554 0-24555 0-24556 0-24557 0-24558 0-24559 0-24560 0-24561 0-24562 0-24563 0-24564 0-24565 0-24566 0-24567 0-24568 0-24569 0-24570 0-24571 0-24572 0-24573 0-24574 0-24575 0-24576 0-24577 0-24578 0-24579 0-24580 0-24581 0-24582 0-24583 0-24584 0-24585 0-24586 0-24587 0-24588 0-24589 0-24590 0-24591 0-24592 0-24593} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-5:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-369 LOC {7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-24546 {}} {258 0 0 0-24545 {}} {130 0 0 0-24544 {}} {258 0 0 0-24543 {}} {130 0 0 0-24542 {}} {130 0 0 0-24541 {}} {130 0 0 0-24540 {}} {130 0 0 0-24539 {}} {130 0 0 0-24538 {}} {130 0 0 0-24537 {}} {64 0 0 0-24536 {}} {64 0 0 0-24243 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-24546 {}} {131 0 0 0-24594 {}} {130 0 0 0-24595 {}} {130 0 0 0-24596 {}} {130 0 0 0-24597 {}} {130 0 0 0-24598 {}} {130 0 0 0-24599 {}} {130 0 0 0-24600 {}} {130 0 0 0-24601 {}} {130 0 0 0-24602 {}} {130 0 0 0-24603 {}} {64 0 0 0-24245 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24594) {AREA_SCORE {} NAME COMP_LOOP-6:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-370 LOC {7 1.0 8 0.86125 8 0.86125 8 0.86125} PREDS {{131 0 0 0-24244 {}}} SUCCS {{259 0 0 0-24595 {}} {130 0 0 0-24603 {}}} CYCLES {}}
set a(0-24595) {AREA_SCORE {} NAME COMP_LOOP-6:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-371 LOC {7 1.0 8 0.86125 8 0.86125 8 0.86125} PREDS {{259 0 0 0-24594 {}} {130 0 0 0-24244 {}}} SUCCS {{259 0 0 0-24596 {}} {130 0 0 0-24603 {}}} CYCLES {}}
set a(0-24596) {AREA_SCORE {} NAME COMP_LOOP-6:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-372 LOC {7 1.0 8 0.86125 8 0.86125 8 0.86125} PREDS {{259 0 0 0-24595 {}} {130 0 0 0-24244 {}}} SUCCS {{258 0 0 0-24600 {}} {130 0 0 0-24603 {}}} CYCLES {}}
set a(0-24597) {AREA_SCORE {} NAME COMP_LOOP:k:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-373 LOC {7 1.0 8 0.0 8 0.0 8 0.0 8 0.86125} PREDS {{130 0 0 0-24244 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24598 {}} {130 0 0 0-24603 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24598) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#20 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-374 LOC {7 1.0 8 0.0 8 0.0 8 0.86125} PREDS {{259 0 0 0-24597 {}} {130 0 0 0-24244 {}}} SUCCS {{259 0 0 0-24599 {}} {130 0 0 0-24603 {}}} CYCLES {}}
set a(0-24599) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-375 LOC {7 1.0 8 0.86125 8 0.86125 8 0.86125} PREDS {{259 0 0 0-24598 {}} {130 0 0 0-24244 {}}} SUCCS {{259 0 0 0-24600 {}} {130 0 0 0-24603 {}}} CYCLES {}}
set a(0-24600) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-6:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-376 LOC {8 0.0 8 0.86125 8 0.86125 8 0.999999875 8 0.999999875} PREDS {{259 0 0 0-24599 {}} {258 0 0 0-24596 {}} {130 0 0 0-24244 {}}} SUCCS {{259 0 0 0-24601 {}} {130 0 0 0-24603 {}}} CYCLES {}}
set a(0-24601) {AREA_SCORE {} NAME COMP_LOOP-6:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-377 LOC {8 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24600 {}} {130 0 0 0-24244 {}}} SUCCS {{259 0 0 0-24602 {}} {130 0 0 0-24603 {}}} CYCLES {}}
set a(0-24602) {AREA_SCORE {} NAME COMP_LOOP-6:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-378 LOC {8 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24601 {}} {130 0 0 0-24244 {}}} SUCCS {{259 0 0 0-24603 {}}} CYCLES {}}
set a(0-24603) {AREA_SCORE {} NAME COMP_LOOP-6:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-379 LOC {8 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24602 {}} {130 0 0 0-24601 {}} {130 0 0 0-24600 {}} {130 0 0 0-24599 {}} {130 0 0 0-24598 {}} {130 0 0 0-24597 {}} {130 0 0 0-24596 {}} {130 0 0 0-24595 {}} {130 0 0 0-24594 {}} {130 0 0 0-24244 {}}} SUCCS {{128 0 0 0-24610 {}} {64 0 0 0-24245 {}}} CYCLES {}}
set a(0-24604) {AREA_SCORE {} NAME COMP_LOOP:k:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-380 LOC {0 1.0 6 0.0 6 0.0 6 0.0 6 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24605 {}} {130 0 0 0-24245 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24605) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#21 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-381 LOC {0 1.0 6 0.0 6 0.0 6 0.51615785} PREDS {{259 0 0 0-24604 {}}} SUCCS {{259 0 0 0-24606 {}} {130 0 0 0-24245 {}}} CYCLES {}}
set a(0-24606) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#5 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-382 LOC {0 1.0 6 0.51615785 6 0.51615785 6 0.51615785} PREDS {{259 0 0 0-24605 {}}} SUCCS {{259 0 0 0-24607 {}} {130 0 0 0-24245 {}}} CYCLES {}}
set a(0-24607) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-6:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-383 LOC {1 0.18687499999999999 6 0.51615785 6 0.51615785 6 0.9999998935000001 6 0.9999998935000001} PREDS {{259 0 0 0-24606 {}} {258 0 0 0-24353 {}}} SUCCS {{259 0 3.750 0-24608 {}} {258 0 3.750 0-24609 {}} {130 0 0 0-24245 {}}} CYCLES {}}
set a(0-24608) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-384 LOC {2 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 3.750 0-24607 {}}} SUCCS {{258 0 0 0-24245 {}}} CYCLES {}}
set a(0-24609) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-385 LOC {2 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{258 0 3.750 0-24607 {}}} SUCCS {{258 0 0 0-24245 {}}} CYCLES {}}
set a(0-24610) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-386 LOC {8 0.0 8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{128 0 0 0-24603 {}} {772 0 0 0-24245 {}}} SUCCS {{259 0 0 0-24245 {}}} CYCLES {}}
set a(0-24611) {AREA_SCORE {} NAME VEC_LOOP:j:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-387 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-24651 {}}} SUCCS {{259 0 0 0-24612 {}} {130 0 0 0-24650 {}} {256 0 0 0-24651 {}}} CYCLES {}}
set a(0-24612) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-388 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24611 {}}} SUCCS {{258 0 0 0-24616 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24613) {AREA_SCORE {} NAME COMP_LOOP:k:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-389 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-24614 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24614) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#22 TYPE READSLICE PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-390 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24613 {}}} SUCCS {{259 0 0 0-24615 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24615) {AREA_SCORE {} NAME VEC_LOOP:conc#10 TYPE CONCATENATE PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-391 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-24614 {}}} SUCCS {{259 0 0 0-24616 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24616) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-392 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-24615 {}} {258 0 0 0-24612 {}}} SUCCS {{259 0 4.500 0-24617 {}} {258 0 4.500 0-24632 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24617) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-393 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24616 {}} {774 0 4.500 0-24645 {}} {774 0 4.500 0-24632 {}}} SUCCS {{258 0 0 0-24627 {}} {256 0 0 0-24632 {}} {258 0 0 0-24634 {}} {256 0 0 0-24645 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24618) {AREA_SCORE {} NAME COMP_LOOP:k:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-394 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24619 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24619) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#23 TYPE READSLICE PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-395 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-24618 {}}} SUCCS {{259 0 0 0-24620 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24620) {AREA_SCORE {} NAME VEC_LOOP:conc#11 TYPE CONCATENATE PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-396 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-24619 {}}} SUCCS {{258 0 0 0-24622 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24621) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-397 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24622 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24622) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#31 TYPE ACCU DELAY {1.09 ns} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-398 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-24621 {}} {258 0 0 0-24620 {}}} SUCCS {{258 0 0 0-24625 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24623) {AREA_SCORE {} NAME VEC_LOOP:j:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-399 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-24651 {}}} SUCCS {{259 0 0 0-24624 {}} {130 0 0 0-24650 {}} {256 0 0 0-24651 {}}} CYCLES {}}
set a(0-24624) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-400 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24623 {}}} SUCCS {{259 0 0 0-24625 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24625) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-401 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-24624 {}} {258 0 0 0-24622 {}}} SUCCS {{259 0 4.500 0-24626 {}} {258 0 4.500 0-24645 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24626) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-402 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24625 {}} {774 0 4.500 0-24645 {}} {774 0 4.500 0-24632 {}}} SUCCS {{259 0 0 0-24627 {}} {256 0 0 0-24632 {}} {258 0 0 0-24633 {}} {256 0 0 0-24645 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24627) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-403 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-24626 {}} {258 0 0 0-24617 {}}} SUCCS {{259 0 0 0-24628 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24628) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.base TYPE {C-CORE PORT} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-404 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-24627 {}} {128 0 0 0-24630 {}}} SUCCS {{258 0 0 0-24630 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24629) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.m TYPE {C-CORE PORT} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-405 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-24630 {}}} SUCCS {{259 0 0 0-24630 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24630) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-406 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-24629 {}} {258 0 0 0-24628 {}}} SUCCS {{128 0 0 0-24628 {}} {128 0 0 0-24629 {}} {259 0 0 0-24631 {}}} CYCLES {}}
set a(0-24631) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.return TYPE {C-CORE PORT} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-407 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-24630 {}}} SUCCS {{259 0 4.500 0-24632 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24632) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-408 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-24632 {}} {259 0 4.500 0-24631 {}} {256 0 0 0-24626 {}} {256 0 0 0-24617 {}} {258 0 4.500 0-24616 {}} {774 0 0 0-24645 {}}} SUCCS {{774 0 4.500 0-24617 {}} {774 0 4.500 0-24626 {}} {774 0 0 0-24632 {}} {258 0 0 0-24645 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24633) {AREA_SCORE {} NAME COMP_LOOP-6:factor2:not TYPE NOT PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-409 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-24626 {}}} SUCCS {{259 0 0 0-24634 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24634) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-410 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-24633 {}} {258 0 0 0-24617 {}}} SUCCS {{259 0 0 0-24635 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24635) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-411 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-24634 {}} {128 0 0 0-24637 {}}} SUCCS {{258 0 0 0-24637 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24636) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-412 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-24637 {}}} SUCCS {{259 0 0 0-24637 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24637) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-413 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-24636 {}} {258 0 0 0-24635 {}}} SUCCS {{128 0 0 0-24635 {}} {128 0 0 0-24636 {}} {259 0 0 0-24638 {}}} CYCLES {}}
set a(0-24638) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-414 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24637 {}}} SUCCS {{259 0 0 0-24639 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24639) {AREA_SCORE {} NAME COMP_LOOP-6:mult.x TYPE {C-CORE PORT} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-415 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24638 {}} {128 0 0 0-24643 {}}} SUCCS {{258 0 0 0-24643 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24640) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y TYPE {C-CORE PORT} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-416 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24643 {}}} SUCCS {{258 0 0 0-24643 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24641) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y_ TYPE {C-CORE PORT} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-417 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24643 {}}} SUCCS {{258 0 0 0-24643 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24642) {AREA_SCORE {} NAME COMP_LOOP-6:mult.p TYPE {C-CORE PORT} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-418 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24643 {}}} SUCCS {{259 0 0 0-24643 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24643) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-6:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-419 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-24642 {}} {258 0 0 0-24641 {}} {258 0 0 0-24640 {}} {258 0 0 0-24639 {}}} SUCCS {{128 0 0 0-24639 {}} {128 0 0 0-24640 {}} {128 0 0 0-24641 {}} {128 0 0 0-24642 {}} {259 0 0 0-24644 {}}} CYCLES {}}
set a(0-24644) {AREA_SCORE {} NAME COMP_LOOP-6:mult.return TYPE {C-CORE PORT} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-420 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-24643 {}}} SUCCS {{259 0 4.500 0-24645 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24645) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-421 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-24645 {}} {259 0 4.500 0-24644 {}} {258 0 0 0-24632 {}} {256 0 0 0-24626 {}} {258 0 4.500 0-24625 {}} {256 0 0 0-24617 {}}} SUCCS {{774 0 4.500 0-24617 {}} {774 0 4.500 0-24626 {}} {774 0 0 0-24632 {}} {774 0 0 0-24645 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24646) {AREA_SCORE {} NAME VEC_LOOP:j:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-422 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-24651 {}}} SUCCS {{259 0 0 0-24647 {}} {130 0 0 0-24650 {}} {256 0 0 0-24651 {}}} CYCLES {}}
set a(0-24647) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-423 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-24646 {}}} SUCCS {{259 0 0 0-24648 {}} {130 0 0 0-24650 {}}} CYCLES {}}
set a(0-24648) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-6:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-424 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-24647 {}}} SUCCS {{259 0 0 0-24649 {}} {130 0 0 0-24650 {}} {258 0 0 0-24651 {}}} CYCLES {}}
set a(0-24649) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-425 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24648 {}}} SUCCS {{259 0 0 0-24650 {}}} CYCLES {}}
set a(0-24650) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24245 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-426 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24649 {}} {130 0 0 0-24648 {}} {130 0 0 0-24647 {}} {130 0 0 0-24646 {}} {130 0 0 0-24645 {}} {130 0 0 0-24644 {}} {130 0 0 0-24642 {}} {130 0 0 0-24641 {}} {130 0 0 0-24640 {}} {130 0 0 0-24639 {}} {130 0 0 0-24638 {}} {130 0 0 0-24636 {}} {130 0 0 0-24635 {}} {130 0 0 0-24634 {}} {130 0 0 0-24633 {}} {130 0 0 0-24632 {}} {130 0 0 0-24631 {}} {130 0 0 0-24629 {}} {130 0 0 0-24628 {}} {130 0 0 0-24627 {}} {130 0 0 0-24626 {}} {130 0 0 0-24625 {}} {130 0 0 0-24624 {}} {130 0 0 0-24623 {}} {130 0 0 0-24622 {}} {130 0 0 0-24621 {}} {130 0 0 0-24620 {}} {130 0 0 0-24619 {}} {130 0 0 0-24618 {}} {130 0 0 0-24617 {}} {130 0 0 0-24616 {}} {130 0 0 0-24615 {}} {130 0 0 0-24614 {}} {130 0 0 0-24613 {}} {130 0 0 0-24612 {}} {130 0 0 0-24611 {}}} SUCCS {{129 0 0 0-24651 {}}} CYCLES {}}
set a(0-24651) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24245 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-24651 {}} {129 0 0 0-24650 {}} {258 0 0 0-24648 {}} {256 0 0 0-24646 {}} {256 0 0 0-24623 {}} {256 0 0 0-24611 {}}} SUCCS {{774 0 0 0-24611 {}} {774 0 0 0-24623 {}} {774 0 0 0-24646 {}} {772 0 0 0-24651 {}}} CYCLES {}}
set a(0-24245) {CHI {0-24611 0-24612 0-24613 0-24614 0-24615 0-24616 0-24617 0-24618 0-24619 0-24620 0-24621 0-24622 0-24623 0-24624 0-24625 0-24626 0-24627 0-24628 0-24629 0-24630 0-24631 0-24632 0-24633 0-24634 0-24635 0-24636 0-24637 0-24638 0-24639 0-24640 0-24641 0-24642 0-24643 0-24644 0-24645 0-24646 0-24647 0-24648 0-24649 0-24650 0-24651} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-6:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-427 LOC {8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24610 {}} {258 0 0 0-24609 {}} {258 0 0 0-24608 {}} {130 0 0 0-24607 {}} {130 0 0 0-24606 {}} {130 0 0 0-24605 {}} {130 0 0 0-24604 {}} {64 0 0 0-24603 {}} {64 0 0 0-24244 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-24610 {}} {131 0 0 0-24652 {}} {130 0 0 0-24653 {}} {130 0 0 0-24654 {}} {130 0 0 0-24655 {}} {130 0 0 0-24656 {}} {130 0 0 0-24657 {}} {130 0 0 0-24658 {}} {130 0 0 0-24659 {}} {130 0 0 0-24660 {}} {130 0 0 0-24661 {}} {64 0 0 0-24246 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24652) {AREA_SCORE {} NAME COMP_LOOP-7:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-428 LOC {8 1.0 9 0.86125 9 0.86125 9 0.86125} PREDS {{131 0 0 0-24245 {}}} SUCCS {{259 0 0 0-24653 {}} {130 0 0 0-24661 {}}} CYCLES {}}
set a(0-24653) {AREA_SCORE {} NAME COMP_LOOP-7:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-429 LOC {8 1.0 9 0.86125 9 0.86125 9 0.86125} PREDS {{259 0 0 0-24652 {}} {130 0 0 0-24245 {}}} SUCCS {{259 0 0 0-24654 {}} {130 0 0 0-24661 {}}} CYCLES {}}
set a(0-24654) {AREA_SCORE {} NAME COMP_LOOP-7:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-430 LOC {8 1.0 9 0.86125 9 0.86125 9 0.86125} PREDS {{259 0 0 0-24653 {}} {130 0 0 0-24245 {}}} SUCCS {{258 0 0 0-24658 {}} {130 0 0 0-24661 {}}} CYCLES {}}
set a(0-24655) {AREA_SCORE {} NAME COMP_LOOP:k:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-431 LOC {8 1.0 9 0.0 9 0.0 9 0.0 9 0.86125} PREDS {{130 0 0 0-24245 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24656 {}} {130 0 0 0-24661 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24656) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#25 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-432 LOC {8 1.0 9 0.0 9 0.0 9 0.86125} PREDS {{259 0 0 0-24655 {}} {130 0 0 0-24245 {}}} SUCCS {{259 0 0 0-24657 {}} {130 0 0 0-24661 {}}} CYCLES {}}
set a(0-24657) {AREA_SCORE {} NAME COMP_LOOP:conc#18 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-433 LOC {8 1.0 9 0.86125 9 0.86125 9 0.86125} PREDS {{259 0 0 0-24656 {}} {130 0 0 0-24245 {}}} SUCCS {{259 0 0 0-24658 {}} {130 0 0 0-24661 {}}} CYCLES {}}
set a(0-24658) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-7:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-434 LOC {9 0.0 9 0.86125 9 0.86125 9 0.999999875 9 0.999999875} PREDS {{259 0 0 0-24657 {}} {258 0 0 0-24654 {}} {130 0 0 0-24245 {}}} SUCCS {{259 0 0 0-24659 {}} {130 0 0 0-24661 {}}} CYCLES {}}
set a(0-24659) {AREA_SCORE {} NAME COMP_LOOP-7:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-435 LOC {9 0.13874999999999998 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-24658 {}} {130 0 0 0-24245 {}}} SUCCS {{259 0 0 0-24660 {}} {130 0 0 0-24661 {}}} CYCLES {}}
set a(0-24660) {AREA_SCORE {} NAME COMP_LOOP-7:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-436 LOC {9 0.13874999999999998 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-24659 {}} {130 0 0 0-24245 {}}} SUCCS {{259 0 0 0-24661 {}}} CYCLES {}}
set a(0-24661) {AREA_SCORE {} NAME COMP_LOOP-7:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-437 LOC {9 0.13874999999999998 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-24660 {}} {130 0 0 0-24659 {}} {130 0 0 0-24658 {}} {130 0 0 0-24657 {}} {130 0 0 0-24656 {}} {130 0 0 0-24655 {}} {130 0 0 0-24654 {}} {130 0 0 0-24653 {}} {130 0 0 0-24652 {}} {130 0 0 0-24245 {}}} SUCCS {{128 0 0 0-24670 {}} {64 0 0 0-24246 {}}} CYCLES {}}
set a(0-24662) {AREA_SCORE {} NAME COMP_LOOP:k:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-438 LOC {0 1.0 7 0.0 7 0.0 7 0.0 7 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24663 {}} {130 0 0 0-24246 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24663) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#12 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-439 LOC {0 1.0 7 0.0 7 0.0 7 0.51615785} PREDS {{259 0 0 0-24662 {}}} SUCCS {{259 0 0 0-24664 {}} {130 0 0 0-24246 {}}} CYCLES {}}
set a(0-24664) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#6 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-440 LOC {0 1.0 7 0.51615785 7 0.51615785 7 0.51615785} PREDS {{259 0 0 0-24663 {}}} SUCCS {{259 0 0 0-24665 {}} {130 0 0 0-24246 {}}} CYCLES {}}
set a(0-24665) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-7:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-441 LOC {1 0.18687499999999999 7 0.51615785 7 0.51615785 7 0.9999998935000001 7 0.9999998935000001} PREDS {{259 0 0 0-24664 {}} {258 0 0 0-24412 {}}} SUCCS {{259 0 0 0-24666 {}} {258 0 0 0-24668 {}} {130 0 0 0-24246 {}}} CYCLES {}}
set a(0-24666) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#65 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-442 LOC {1 0.67071715 8 0.46875 8 0.46875 8 0.46875} PREDS {{259 0 0 0-24665 {}}} SUCCS {{259 0 3.750 0-24667 {}} {130 0 0 0-24246 {}}} CYCLES {}}
set a(0-24667) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-443 LOC {2 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 3.750 0-24666 {}}} SUCCS {{258 0 0 0-24246 {}}} CYCLES {}}
set a(0-24668) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#3 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-444 LOC {1 0.67071715 8 0.46875 8 0.46875 8 0.46875} PREDS {{258 0 0 0-24665 {}}} SUCCS {{259 0 3.750 0-24669 {}} {130 0 0 0-24246 {}}} CYCLES {}}
set a(0-24669) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-445 LOC {2 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 3.750 0-24668 {}}} SUCCS {{258 0 0 0-24246 {}}} CYCLES {}}
set a(0-24670) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-446 LOC {9 0.0 9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{128 0 0 0-24661 {}} {772 0 0 0-24246 {}}} SUCCS {{259 0 0 0-24246 {}}} CYCLES {}}
set a(0-24671) {AREA_SCORE {} NAME VEC_LOOP:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-447 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {{774 0 0 0-24717 {}}} SUCCS {{259 0 0 0-24672 {}} {130 0 0 0-24716 {}} {256 0 0 0-24717 {}}} CYCLES {}}
set a(0-24672) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#7)(13-1) TYPE READSLICE PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-448 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-24671 {}}} SUCCS {{258 0 0 0-24676 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24673) {AREA_SCORE {} NAME COMP_LOOP:k:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-449 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {} SUCCS {{259 0 0 0-24674 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24674) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#26 TYPE READSLICE PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-450 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-24673 {}}} SUCCS {{259 0 0 0-24675 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24675) {AREA_SCORE {} NAME VEC_LOOP:conc#12 TYPE CONCATENATE PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-451 LOC {0 1.0 1 0.8650000499999999 1 0.8650000499999999 2 0.2400001} PREDS {{259 0 0 0-24674 {}}} SUCCS {{259 0 0 0-24676 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24676) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.08 ns} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-452 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 2 0.374999975} PREDS {{259 0 0 0-24675 {}} {258 0 0 0-24672 {}}} SUCCS {{258 0 0 0-24679 {}} {258 0 0 0-24697 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24677) {AREA_SCORE {} NAME VEC_LOOP:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-453 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-24717 {}}} SUCCS {{259 0 0 0-24678 {}} {130 0 0 0-24716 {}} {256 0 0 0-24717 {}}} CYCLES {}}
set a(0-24678) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#7)(0)#1 TYPE READSLICE PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-454 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-24677 {}}} SUCCS {{259 0 0 0-24679 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24679) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-455 LOC {1 0.13499995 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-24678 {}} {258 0 0 0-24676 {}}} SUCCS {{259 0 4.500 0-24680 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24680) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-456 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24679 {}} {774 0 4.500 0-24711 {}} {774 0 4.500 0-24698 {}}} SUCCS {{258 0 0 0-24690 {}} {256 0 0 0-24698 {}} {258 0 0 0-24700 {}} {256 0 0 0-24711 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24681) {AREA_SCORE {} NAME COMP_LOOP:k:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-457 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24682 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24682) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#27 TYPE READSLICE PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-458 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-24681 {}}} SUCCS {{259 0 0 0-24683 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24683) {AREA_SCORE {} NAME VEC_LOOP:conc#13 TYPE CONCATENATE PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-459 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-24682 {}}} SUCCS {{258 0 0 0-24685 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24684) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-460 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24685 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24685) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#32 TYPE ACCU DELAY {1.09 ns} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-461 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-24684 {}} {258 0 0 0-24683 {}}} SUCCS {{258 0 0 0-24688 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24686) {AREA_SCORE {} NAME VEC_LOOP:j:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-462 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-24717 {}}} SUCCS {{259 0 0 0-24687 {}} {130 0 0 0-24716 {}} {256 0 0 0-24717 {}}} CYCLES {}}
set a(0-24687) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-463 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24686 {}}} SUCCS {{259 0 0 0-24688 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24688) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-464 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-24687 {}} {258 0 0 0-24685 {}}} SUCCS {{259 0 4.500 0-24689 {}} {258 0 4.500 0-24711 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24689) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-465 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24688 {}} {774 0 4.500 0-24711 {}} {774 0 4.500 0-24698 {}}} SUCCS {{259 0 0 0-24690 {}} {256 0 0 0-24698 {}} {258 0 0 0-24699 {}} {256 0 0 0-24711 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24690) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-7:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-466 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-24689 {}} {258 0 0 0-24680 {}}} SUCCS {{259 0 0 0-24691 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24691) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.base TYPE {C-CORE PORT} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-467 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-24690 {}} {128 0 0 0-24693 {}}} SUCCS {{258 0 0 0-24693 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24692) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.m TYPE {C-CORE PORT} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-468 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-24693 {}}} SUCCS {{259 0 0 0-24693 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24693) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-469 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-24692 {}} {258 0 0 0-24691 {}}} SUCCS {{128 0 0 0-24691 {}} {128 0 0 0-24692 {}} {259 0 0 0-24694 {}}} CYCLES {}}
set a(0-24694) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.return TYPE {C-CORE PORT} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-470 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-24693 {}}} SUCCS {{258 0 4.500 0-24698 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24695) {AREA_SCORE {} NAME VEC_LOOP:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-471 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-24717 {}}} SUCCS {{259 0 0 0-24696 {}} {130 0 0 0-24716 {}} {256 0 0 0-24717 {}}} CYCLES {}}
set a(0-24696) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#7)(0) TYPE READSLICE PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-472 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-24695 {}}} SUCCS {{259 0 0 0-24697 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24697) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-473 LOC {1 0.13499995 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-24696 {}} {258 0 0 0-24676 {}}} SUCCS {{259 0 4.500 0-24698 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24698) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-474 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-24698 {}} {259 0 4.500 0-24697 {}} {258 0 4.500 0-24694 {}} {256 0 0 0-24689 {}} {256 0 0 0-24680 {}} {774 0 0 0-24711 {}}} SUCCS {{774 0 4.500 0-24680 {}} {774 0 4.500 0-24689 {}} {774 0 0 0-24698 {}} {258 0 0 0-24711 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24699) {AREA_SCORE {} NAME COMP_LOOP-7:factor2:not TYPE NOT PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-475 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-24689 {}}} SUCCS {{259 0 0 0-24700 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24700) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-7:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-476 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-24699 {}} {258 0 0 0-24680 {}}} SUCCS {{259 0 0 0-24701 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24701) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-477 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-24700 {}} {128 0 0 0-24703 {}}} SUCCS {{258 0 0 0-24703 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24702) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-478 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-24703 {}}} SUCCS {{259 0 0 0-24703 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24703) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-479 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-24702 {}} {258 0 0 0-24701 {}}} SUCCS {{128 0 0 0-24701 {}} {128 0 0 0-24702 {}} {259 0 0 0-24704 {}}} CYCLES {}}
set a(0-24704) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-480 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24703 {}}} SUCCS {{259 0 0 0-24705 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24705) {AREA_SCORE {} NAME COMP_LOOP-7:mult.x TYPE {C-CORE PORT} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-481 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24704 {}} {128 0 0 0-24709 {}}} SUCCS {{258 0 0 0-24709 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24706) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y TYPE {C-CORE PORT} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-482 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24709 {}}} SUCCS {{258 0 0 0-24709 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24707) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y_ TYPE {C-CORE PORT} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-483 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24709 {}}} SUCCS {{258 0 0 0-24709 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24708) {AREA_SCORE {} NAME COMP_LOOP-7:mult.p TYPE {C-CORE PORT} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-484 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24709 {}}} SUCCS {{259 0 0 0-24709 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24709) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-7:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-485 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-24708 {}} {258 0 0 0-24707 {}} {258 0 0 0-24706 {}} {258 0 0 0-24705 {}}} SUCCS {{128 0 0 0-24705 {}} {128 0 0 0-24706 {}} {128 0 0 0-24707 {}} {128 0 0 0-24708 {}} {259 0 0 0-24710 {}}} CYCLES {}}
set a(0-24710) {AREA_SCORE {} NAME COMP_LOOP-7:mult.return TYPE {C-CORE PORT} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-486 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-24709 {}}} SUCCS {{259 0 4.500 0-24711 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24711) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-487 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-24711 {}} {259 0 4.500 0-24710 {}} {258 0 0 0-24698 {}} {256 0 0 0-24689 {}} {258 0 4.500 0-24688 {}} {256 0 0 0-24680 {}}} SUCCS {{774 0 4.500 0-24680 {}} {774 0 4.500 0-24689 {}} {774 0 0 0-24698 {}} {774 0 0 0-24711 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24712) {AREA_SCORE {} NAME VEC_LOOP:j:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-488 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-24717 {}}} SUCCS {{259 0 0 0-24713 {}} {130 0 0 0-24716 {}} {256 0 0 0-24717 {}}} CYCLES {}}
set a(0-24713) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-489 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-24712 {}}} SUCCS {{259 0 0 0-24714 {}} {130 0 0 0-24716 {}}} CYCLES {}}
set a(0-24714) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-7:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-490 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-24713 {}}} SUCCS {{259 0 0 0-24715 {}} {130 0 0 0-24716 {}} {258 0 0 0-24717 {}}} CYCLES {}}
set a(0-24715) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-491 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24714 {}}} SUCCS {{259 0 0 0-24716 {}}} CYCLES {}}
set a(0-24716) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24246 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-492 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24715 {}} {130 0 0 0-24714 {}} {130 0 0 0-24713 {}} {130 0 0 0-24712 {}} {130 0 0 0-24711 {}} {130 0 0 0-24710 {}} {130 0 0 0-24708 {}} {130 0 0 0-24707 {}} {130 0 0 0-24706 {}} {130 0 0 0-24705 {}} {130 0 0 0-24704 {}} {130 0 0 0-24702 {}} {130 0 0 0-24701 {}} {130 0 0 0-24700 {}} {130 0 0 0-24699 {}} {130 0 0 0-24698 {}} {130 0 0 0-24697 {}} {130 0 0 0-24696 {}} {130 0 0 0-24695 {}} {130 0 0 0-24694 {}} {130 0 0 0-24692 {}} {130 0 0 0-24691 {}} {130 0 0 0-24690 {}} {130 0 0 0-24689 {}} {130 0 0 0-24688 {}} {130 0 0 0-24687 {}} {130 0 0 0-24686 {}} {130 0 0 0-24685 {}} {130 0 0 0-24684 {}} {130 0 0 0-24683 {}} {130 0 0 0-24682 {}} {130 0 0 0-24681 {}} {130 0 0 0-24680 {}} {130 0 0 0-24679 {}} {130 0 0 0-24678 {}} {130 0 0 0-24677 {}} {130 0 0 0-24676 {}} {130 0 0 0-24675 {}} {130 0 0 0-24674 {}} {130 0 0 0-24673 {}} {130 0 0 0-24672 {}} {130 0 0 0-24671 {}}} SUCCS {{129 0 0 0-24717 {}}} CYCLES {}}
set a(0-24717) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24246 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-24717 {}} {129 0 0 0-24716 {}} {258 0 0 0-24714 {}} {256 0 0 0-24712 {}} {256 0 0 0-24695 {}} {256 0 0 0-24686 {}} {256 0 0 0-24677 {}} {256 0 0 0-24671 {}}} SUCCS {{774 0 0 0-24671 {}} {774 0 0 0-24677 {}} {774 0 0 0-24686 {}} {774 0 0 0-24695 {}} {774 0 0 0-24712 {}} {772 0 0 0-24717 {}}} CYCLES {}}
set a(0-24246) {CHI {0-24671 0-24672 0-24673 0-24674 0-24675 0-24676 0-24677 0-24678 0-24679 0-24680 0-24681 0-24682 0-24683 0-24684 0-24685 0-24686 0-24687 0-24688 0-24689 0-24690 0-24691 0-24692 0-24693 0-24694 0-24695 0-24696 0-24697 0-24698 0-24699 0-24700 0-24701 0-24702 0-24703 0-24704 0-24705 0-24706 0-24707 0-24708 0-24709 0-24710 0-24711 0-24712 0-24713 0-24714 0-24715 0-24716 0-24717} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-7:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-493 LOC {9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-24670 {}} {258 0 0 0-24669 {}} {130 0 0 0-24668 {}} {258 0 0 0-24667 {}} {130 0 0 0-24666 {}} {130 0 0 0-24665 {}} {130 0 0 0-24664 {}} {130 0 0 0-24663 {}} {130 0 0 0-24662 {}} {64 0 0 0-24661 {}} {64 0 0 0-24245 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-24670 {}} {131 0 0 0-24718 {}} {130 0 0 0-24719 {}} {130 0 0 0-24720 {}} {130 0 0 0-24721 {}} {130 0 0 0-24722 {}} {130 0 0 0-24723 {}} {130 0 0 0-24724 {}} {130 0 0 0-24725 {}} {130 0 0 0-24726 {}} {130 0 0 0-24727 {}} {64 0 0 0-24247 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24718) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-4) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-494 LOC {9 1.0 10 0.866875 10 0.866875 10 0.866875} PREDS {{131 0 0 0-24246 {}}} SUCCS {{259 0 0 0-24719 {}} {130 0 0 0-24727 {}}} CYCLES {}}
set a(0-24719) {AREA_SCORE {} NAME COMP_LOOP-8:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-495 LOC {9 1.0 10 0.866875 10 0.866875 10 0.866875} PREDS {{259 0 0 0-24718 {}} {130 0 0 0-24246 {}}} SUCCS {{259 0 0 0-24720 {}} {130 0 0 0-24727 {}}} CYCLES {}}
set a(0-24720) {AREA_SCORE {} NAME COMP_LOOP-8:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-496 LOC {9 1.0 10 0.866875 10 0.866875 10 0.866875} PREDS {{259 0 0 0-24719 {}} {130 0 0 0-24246 {}}} SUCCS {{258 0 0 0-24724 {}} {130 0 0 0-24727 {}}} CYCLES {}}
set a(0-24721) {AREA_SCORE {} NAME COMP_LOOP:k:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-497 LOC {9 1.0 10 0.0 10 0.0 10 0.0 10 0.866875} PREDS {{130 0 0 0-24246 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24722 {}} {130 0 0 0-24727 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24722) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#28 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-498 LOC {9 1.0 10 0.0 10 0.0 10 0.866875} PREDS {{259 0 0 0-24721 {}} {130 0 0 0-24246 {}}} SUCCS {{259 0 0 0-24723 {}} {130 0 0 0-24727 {}}} CYCLES {}}
set a(0-24723) {AREA_SCORE {} NAME COMP_LOOP:conc#21 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-499 LOC {9 1.0 10 0.866875 10 0.866875 10 0.866875} PREDS {{259 0 0 0-24722 {}} {130 0 0 0-24246 {}}} SUCCS {{259 0 0 0-24724 {}} {130 0 0 0-24727 {}}} CYCLES {}}
set a(0-24724) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 2 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.07 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-500 LOC {10 0.0 10 0.866875 10 0.866875 10 0.999999875 10 0.999999875} PREDS {{259 0 0 0-24723 {}} {258 0 0 0-24720 {}} {130 0 0 0-24246 {}}} SUCCS {{259 0 0 0-24725 {}} {130 0 0 0-24727 {}}} CYCLES {}}
set a(0-24725) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#2)(11) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-501 LOC {10 0.133125 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-24724 {}} {130 0 0 0-24246 {}}} SUCCS {{259 0 0 0-24726 {}} {130 0 0 0-24727 {}}} CYCLES {}}
set a(0-24726) {AREA_SCORE {} NAME COMP_LOOP-8:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-502 LOC {10 0.133125 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-24725 {}} {130 0 0 0-24246 {}}} SUCCS {{259 0 0 0-24727 {}}} CYCLES {}}
set a(0-24727) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-503 LOC {10 0.133125 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-24726 {}} {130 0 0 0-24725 {}} {130 0 0 0-24724 {}} {130 0 0 0-24723 {}} {130 0 0 0-24722 {}} {130 0 0 0-24721 {}} {130 0 0 0-24720 {}} {130 0 0 0-24719 {}} {130 0 0 0-24718 {}} {130 0 0 0-24246 {}}} SUCCS {{128 0 0 0-24734 {}} {64 0 0 0-24247 {}}} CYCLES {}}
set a(0-24728) {AREA_SCORE {} NAME COMP_LOOP:k:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-504 LOC {0 1.0 8 0.0 8 0.0 8 0.0 8 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24729 {}} {130 0 0 0-24247 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24729) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#29 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-505 LOC {0 1.0 8 0.0 8 0.0 8 0.51615785} PREDS {{259 0 0 0-24728 {}}} SUCCS {{259 0 0 0-24730 {}} {130 0 0 0-24247 {}}} CYCLES {}}
set a(0-24730) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-506 LOC {0 1.0 8 0.51615785 8 0.51615785 8 0.51615785} PREDS {{259 0 0 0-24729 {}}} SUCCS {{259 0 0 0-24731 {}} {130 0 0 0-24247 {}}} CYCLES {}}
set a(0-24731) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-8:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-507 LOC {1 0.18687499999999999 8 0.51615785 8 0.51615785 8 0.9999998935000001 8 0.9999998935000001} PREDS {{259 0 0 0-24730 {}} {258 0 0 0-24353 {}}} SUCCS {{259 0 3.750 0-24732 {}} {258 0 3.750 0-24733 {}} {130 0 0 0-24247 {}}} CYCLES {}}
set a(0-24732) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-508 LOC {2 1.0 9 0.95 9 1.0 10 0.2999998749999999 10 0.2999998749999999} PREDS {{259 0 3.750 0-24731 {}}} SUCCS {{258 0 0 0-24247 {}}} CYCLES {}}
set a(0-24733) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-509 LOC {2 1.0 9 0.95 9 1.0 10 0.2999998749999999 10 0.2999998749999999} PREDS {{258 0 3.750 0-24731 {}}} SUCCS {{258 0 0 0-24247 {}}} CYCLES {}}
set a(0-24734) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-510 LOC {10 0.0 10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{128 0 0 0-24727 {}} {772 0 0 0-24247 {}}} SUCCS {{259 0 0 0-24247 {}}} CYCLES {}}
set a(0-24735) {AREA_SCORE {} NAME VEC_LOOP:j:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-511 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-24775 {}}} SUCCS {{259 0 0 0-24736 {}} {130 0 0 0-24774 {}} {256 0 0 0-24775 {}}} CYCLES {}}
set a(0-24736) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-512 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24735 {}}} SUCCS {{258 0 0 0-24740 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24737) {AREA_SCORE {} NAME COMP_LOOP:k:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-513 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-24738 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24738) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#30 TYPE READSLICE PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-514 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24737 {}}} SUCCS {{259 0 0 0-24739 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24739) {AREA_SCORE {} NAME VEC_LOOP:conc#14 TYPE CONCATENATE PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-515 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-24738 {}}} SUCCS {{259 0 0 0-24740 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24740) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-516 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-24739 {}} {258 0 0 0-24736 {}}} SUCCS {{259 0 4.500 0-24741 {}} {258 0 4.500 0-24756 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24741) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-517 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24740 {}} {774 0 4.500 0-24769 {}} {774 0 4.500 0-24756 {}}} SUCCS {{258 0 0 0-24751 {}} {256 0 0 0-24756 {}} {258 0 0 0-24758 {}} {256 0 0 0-24769 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24742) {AREA_SCORE {} NAME COMP_LOOP:k:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-518 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24743 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24743) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#31 TYPE READSLICE PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-519 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-24742 {}}} SUCCS {{259 0 0 0-24744 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24744) {AREA_SCORE {} NAME VEC_LOOP:conc#15 TYPE CONCATENATE PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-520 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-24743 {}}} SUCCS {{258 0 0 0-24746 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24745) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-521 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24746 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24746) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#33 TYPE ACCU DELAY {1.09 ns} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-522 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-24745 {}} {258 0 0 0-24744 {}}} SUCCS {{258 0 0 0-24749 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24747) {AREA_SCORE {} NAME VEC_LOOP:j:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-523 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-24775 {}}} SUCCS {{259 0 0 0-24748 {}} {130 0 0 0-24774 {}} {256 0 0 0-24775 {}}} CYCLES {}}
set a(0-24748) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-524 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24747 {}}} SUCCS {{259 0 0 0-24749 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24749) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-525 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-24748 {}} {258 0 0 0-24746 {}}} SUCCS {{259 0 4.500 0-24750 {}} {258 0 4.500 0-24769 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24750) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-526 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24749 {}} {774 0 4.500 0-24769 {}} {774 0 4.500 0-24756 {}}} SUCCS {{259 0 0 0-24751 {}} {256 0 0 0-24756 {}} {258 0 0 0-24757 {}} {256 0 0 0-24769 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24751) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-527 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-24750 {}} {258 0 0 0-24741 {}}} SUCCS {{259 0 0 0-24752 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24752) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.base TYPE {C-CORE PORT} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-528 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-24751 {}} {128 0 0 0-24754 {}}} SUCCS {{258 0 0 0-24754 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24753) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.m TYPE {C-CORE PORT} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-529 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-24754 {}}} SUCCS {{259 0 0 0-24754 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24754) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-530 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-24753 {}} {258 0 0 0-24752 {}}} SUCCS {{128 0 0 0-24752 {}} {128 0 0 0-24753 {}} {259 0 0 0-24755 {}}} CYCLES {}}
set a(0-24755) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.return TYPE {C-CORE PORT} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-531 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-24754 {}}} SUCCS {{259 0 4.500 0-24756 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24756) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-532 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-24756 {}} {259 0 4.500 0-24755 {}} {256 0 0 0-24750 {}} {256 0 0 0-24741 {}} {258 0 4.500 0-24740 {}} {774 0 0 0-24769 {}}} SUCCS {{774 0 4.500 0-24741 {}} {774 0 4.500 0-24750 {}} {774 0 0 0-24756 {}} {258 0 0 0-24769 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24757) {AREA_SCORE {} NAME COMP_LOOP-8:factor2:not TYPE NOT PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-533 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-24750 {}}} SUCCS {{259 0 0 0-24758 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24758) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-534 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-24757 {}} {258 0 0 0-24741 {}}} SUCCS {{259 0 0 0-24759 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24759) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-535 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-24758 {}} {128 0 0 0-24761 {}}} SUCCS {{258 0 0 0-24761 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24760) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-536 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-24761 {}}} SUCCS {{259 0 0 0-24761 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24761) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-537 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-24760 {}} {258 0 0 0-24759 {}}} SUCCS {{128 0 0 0-24759 {}} {128 0 0 0-24760 {}} {259 0 0 0-24762 {}}} CYCLES {}}
set a(0-24762) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-538 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24761 {}}} SUCCS {{259 0 0 0-24763 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24763) {AREA_SCORE {} NAME COMP_LOOP-8:mult.x TYPE {C-CORE PORT} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-539 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24762 {}} {128 0 0 0-24767 {}}} SUCCS {{258 0 0 0-24767 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24764) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y TYPE {C-CORE PORT} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-540 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24767 {}}} SUCCS {{258 0 0 0-24767 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24765) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y_ TYPE {C-CORE PORT} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-541 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24767 {}}} SUCCS {{258 0 0 0-24767 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24766) {AREA_SCORE {} NAME COMP_LOOP-8:mult.p TYPE {C-CORE PORT} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-542 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24767 {}}} SUCCS {{259 0 0 0-24767 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24767) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-8:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-543 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-24766 {}} {258 0 0 0-24765 {}} {258 0 0 0-24764 {}} {258 0 0 0-24763 {}}} SUCCS {{128 0 0 0-24763 {}} {128 0 0 0-24764 {}} {128 0 0 0-24765 {}} {128 0 0 0-24766 {}} {259 0 0 0-24768 {}}} CYCLES {}}
set a(0-24768) {AREA_SCORE {} NAME COMP_LOOP-8:mult.return TYPE {C-CORE PORT} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-544 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-24767 {}}} SUCCS {{259 0 4.500 0-24769 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24769) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-545 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-24769 {}} {259 0 4.500 0-24768 {}} {258 0 0 0-24756 {}} {256 0 0 0-24750 {}} {258 0 4.500 0-24749 {}} {256 0 0 0-24741 {}}} SUCCS {{774 0 4.500 0-24741 {}} {774 0 4.500 0-24750 {}} {774 0 0 0-24756 {}} {774 0 0 0-24769 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24770) {AREA_SCORE {} NAME VEC_LOOP:j:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-546 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-24775 {}}} SUCCS {{259 0 0 0-24771 {}} {130 0 0 0-24774 {}} {256 0 0 0-24775 {}}} CYCLES {}}
set a(0-24771) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-547 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-24770 {}}} SUCCS {{259 0 0 0-24772 {}} {130 0 0 0-24774 {}}} CYCLES {}}
set a(0-24772) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-8:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-548 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-24771 {}}} SUCCS {{259 0 0 0-24773 {}} {130 0 0 0-24774 {}} {258 0 0 0-24775 {}}} CYCLES {}}
set a(0-24773) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-549 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24772 {}}} SUCCS {{259 0 0 0-24774 {}}} CYCLES {}}
set a(0-24774) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24247 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-550 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24773 {}} {130 0 0 0-24772 {}} {130 0 0 0-24771 {}} {130 0 0 0-24770 {}} {130 0 0 0-24769 {}} {130 0 0 0-24768 {}} {130 0 0 0-24766 {}} {130 0 0 0-24765 {}} {130 0 0 0-24764 {}} {130 0 0 0-24763 {}} {130 0 0 0-24762 {}} {130 0 0 0-24760 {}} {130 0 0 0-24759 {}} {130 0 0 0-24758 {}} {130 0 0 0-24757 {}} {130 0 0 0-24756 {}} {130 0 0 0-24755 {}} {130 0 0 0-24753 {}} {130 0 0 0-24752 {}} {130 0 0 0-24751 {}} {130 0 0 0-24750 {}} {130 0 0 0-24749 {}} {130 0 0 0-24748 {}} {130 0 0 0-24747 {}} {130 0 0 0-24746 {}} {130 0 0 0-24745 {}} {130 0 0 0-24744 {}} {130 0 0 0-24743 {}} {130 0 0 0-24742 {}} {130 0 0 0-24741 {}} {130 0 0 0-24740 {}} {130 0 0 0-24739 {}} {130 0 0 0-24738 {}} {130 0 0 0-24737 {}} {130 0 0 0-24736 {}} {130 0 0 0-24735 {}}} SUCCS {{129 0 0 0-24775 {}}} CYCLES {}}
set a(0-24775) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#8.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24247 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-24775 {}} {129 0 0 0-24774 {}} {258 0 0 0-24772 {}} {256 0 0 0-24770 {}} {256 0 0 0-24747 {}} {256 0 0 0-24735 {}}} SUCCS {{774 0 0 0-24735 {}} {774 0 0 0-24747 {}} {774 0 0 0-24770 {}} {772 0 0 0-24775 {}}} CYCLES {}}
set a(0-24247) {CHI {0-24735 0-24736 0-24737 0-24738 0-24739 0-24740 0-24741 0-24742 0-24743 0-24744 0-24745 0-24746 0-24747 0-24748 0-24749 0-24750 0-24751 0-24752 0-24753 0-24754 0-24755 0-24756 0-24757 0-24758 0-24759 0-24760 0-24761 0-24762 0-24763 0-24764 0-24765 0-24766 0-24767 0-24768 0-24769 0-24770 0-24771 0-24772 0-24773 0-24774 0-24775} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-8:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-551 LOC {10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-24734 {}} {258 0 0 0-24733 {}} {258 0 0 0-24732 {}} {130 0 0 0-24731 {}} {130 0 0 0-24730 {}} {130 0 0 0-24729 {}} {130 0 0 0-24728 {}} {64 0 0 0-24727 {}} {64 0 0 0-24246 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-24734 {}} {131 0 0 0-24776 {}} {130 0 0 0-24777 {}} {130 0 0 0-24778 {}} {130 0 0 0-24779 {}} {130 0 0 0-24780 {}} {130 0 0 0-24781 {}} {130 0 0 0-24782 {}} {130 0 0 0-24783 {}} {130 0 0 0-24784 {}} {130 0 0 0-24785 {}} {64 0 0 0-24248 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24776) {AREA_SCORE {} NAME COMP_LOOP-9:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-552 LOC {10 1.0 11 0.86125 11 0.86125 11 0.86125} PREDS {{131 0 0 0-24247 {}}} SUCCS {{259 0 0 0-24777 {}} {130 0 0 0-24785 {}}} CYCLES {}}
set a(0-24777) {AREA_SCORE {} NAME COMP_LOOP-9:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-553 LOC {10 1.0 11 0.86125 11 0.86125 11 0.86125} PREDS {{259 0 0 0-24776 {}} {130 0 0 0-24247 {}}} SUCCS {{259 0 0 0-24778 {}} {130 0 0 0-24785 {}}} CYCLES {}}
set a(0-24778) {AREA_SCORE {} NAME COMP_LOOP-9:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-554 LOC {10 1.0 11 0.86125 11 0.86125 11 0.86125} PREDS {{259 0 0 0-24777 {}} {130 0 0 0-24247 {}}} SUCCS {{258 0 0 0-24782 {}} {130 0 0 0-24785 {}}} CYCLES {}}
set a(0-24779) {AREA_SCORE {} NAME COMP_LOOP:k:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-555 LOC {10 1.0 11 0.0 11 0.0 11 0.0 11 0.86125} PREDS {{130 0 0 0-24247 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24780 {}} {130 0 0 0-24785 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24780) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#32 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-556 LOC {10 1.0 11 0.0 11 0.0 11 0.86125} PREDS {{259 0 0 0-24779 {}} {130 0 0 0-24247 {}}} SUCCS {{259 0 0 0-24781 {}} {130 0 0 0-24785 {}}} CYCLES {}}
set a(0-24781) {AREA_SCORE {} NAME COMP_LOOP:conc#24 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-557 LOC {10 1.0 11 0.86125 11 0.86125 11 0.86125} PREDS {{259 0 0 0-24780 {}} {130 0 0 0-24247 {}}} SUCCS {{259 0 0 0-24782 {}} {130 0 0 0-24785 {}}} CYCLES {}}
set a(0-24782) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-9:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-558 LOC {11 0.0 11 0.86125 11 0.86125 11 0.999999875 11 0.999999875} PREDS {{259 0 0 0-24781 {}} {258 0 0 0-24778 {}} {130 0 0 0-24247 {}}} SUCCS {{259 0 0 0-24783 {}} {130 0 0 0-24785 {}}} CYCLES {}}
set a(0-24783) {AREA_SCORE {} NAME COMP_LOOP-9:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-559 LOC {11 0.13874999999999998 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-24782 {}} {130 0 0 0-24247 {}}} SUCCS {{259 0 0 0-24784 {}} {130 0 0 0-24785 {}}} CYCLES {}}
set a(0-24784) {AREA_SCORE {} NAME COMP_LOOP-9:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-560 LOC {11 0.13874999999999998 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-24783 {}} {130 0 0 0-24247 {}}} SUCCS {{259 0 0 0-24785 {}}} CYCLES {}}
set a(0-24785) {AREA_SCORE {} NAME COMP_LOOP-9:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-561 LOC {11 0.13874999999999998 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-24784 {}} {130 0 0 0-24783 {}} {130 0 0 0-24782 {}} {130 0 0 0-24781 {}} {130 0 0 0-24780 {}} {130 0 0 0-24779 {}} {130 0 0 0-24778 {}} {130 0 0 0-24777 {}} {130 0 0 0-24776 {}} {130 0 0 0-24247 {}}} SUCCS {{128 0 0 0-24795 {}} {64 0 0 0-24248 {}}} CYCLES {}}
set a(0-24786) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-562 LOC {1 0.118125 5 0.9312499999999999 5 0.9312499999999999 5 0.9999998749999999 9 0.516157725} PREDS {{258 0 0 0-24287 {}}} SUCCS {{258 0 0 0-24790 {}} {130 0 0 0-24248 {}} {258 0 0 0-25783 {}}} CYCLES {}}
set a(0-24787) {AREA_SCORE {} NAME COMP_LOOP:k:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-563 LOC {0 1.0 9 0.0 9 0.0 9 0.0 9 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24788 {}} {130 0 0 0-24248 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24788) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#33 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-564 LOC {0 1.0 9 0.0 9 0.0 9 0.51615785} PREDS {{259 0 0 0-24787 {}}} SUCCS {{259 0 0 0-24789 {}} {130 0 0 0-24248 {}}} CYCLES {}}
set a(0-24789) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#8 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-565 LOC {0 1.0 9 0.51615785 9 0.51615785 9 0.51615785} PREDS {{259 0 0 0-24788 {}}} SUCCS {{259 0 0 0-24790 {}} {130 0 0 0-24248 {}}} CYCLES {}}
set a(0-24790) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-566 LOC {1 0.18687499999999999 9 0.51615785 9 0.51615785 9 0.9999998935000001 9 0.9999998935000001} PREDS {{259 0 0 0-24789 {}} {258 0 0 0-24786 {}}} SUCCS {{259 0 0 0-24791 {}} {258 0 0 0-24793 {}} {130 0 0 0-24248 {}}} CYCLES {}}
set a(0-24791) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#66 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-567 LOC {1 0.67071715 10 0.46875 10 0.46875 10 0.46875} PREDS {{259 0 0 0-24790 {}}} SUCCS {{259 0 3.750 0-24792 {}} {130 0 0 0-24248 {}}} CYCLES {}}
set a(0-24792) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-568 LOC {2 1.0 10 0.95 10 1.0 11 0.2999998749999999 11 0.2999998749999999} PREDS {{259 0 3.750 0-24791 {}}} SUCCS {{258 0 0 0-24248 {}}} CYCLES {}}
set a(0-24793) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#4 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-569 LOC {1 0.67071715 10 0.46875 10 0.46875 10 0.46875} PREDS {{258 0 0 0-24790 {}}} SUCCS {{259 0 3.750 0-24794 {}} {130 0 0 0-24248 {}}} CYCLES {}}
set a(0-24794) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-570 LOC {2 1.0 10 0.95 10 1.0 11 0.2999998749999999 11 0.2999998749999999} PREDS {{259 0 3.750 0-24793 {}}} SUCCS {{258 0 0 0-24248 {}}} CYCLES {}}
set a(0-24795) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-571 LOC {11 0.0 11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{128 0 0 0-24785 {}} {772 0 0 0-24248 {}}} SUCCS {{259 0 0 0-24248 {}}} CYCLES {}}
set a(0-24796) {AREA_SCORE {} NAME VEC_LOOP:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-572 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24375005} PREDS {{774 0 0 0-24842 {}}} SUCCS {{259 0 0 0-24797 {}} {130 0 0 0-24841 {}} {256 0 0 0-24842 {}}} CYCLES {}}
set a(0-24797) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#9)(13-3) TYPE READSLICE PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-573 LOC {0 1.0 1 0.0 1 0.0 2 0.24375005} PREDS {{259 0 0 0-24796 {}}} SUCCS {{258 0 0 0-24801 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24798) {AREA_SCORE {} NAME COMP_LOOP:k:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-574 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24375005} PREDS {} SUCCS {{259 0 0 0-24799 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24799) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#34 TYPE READSLICE PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-575 LOC {0 1.0 1 0.0 1 0.0 2 0.24375005} PREDS {{259 0 0 0-24798 {}}} SUCCS {{259 0 0 0-24800 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24800) {AREA_SCORE {} NAME VEC_LOOP:conc#16 TYPE CONCATENATE PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-576 LOC {0 1.0 1 0.8687499999999999 1 0.8687499999999999 2 0.24375005} PREDS {{259 0 0 0-24799 {}}} SUCCS {{259 0 0 0-24801 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24801) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {1.05 ns} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-577 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-24800 {}} {258 0 0 0-24797 {}}} SUCCS {{258 0 0 0-24804 {}} {258 0 0 0-24822 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24802) {AREA_SCORE {} NAME VEC_LOOP:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-578 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-24842 {}}} SUCCS {{259 0 0 0-24803 {}} {130 0 0 0-24841 {}} {256 0 0 0-24842 {}}} CYCLES {}}
set a(0-24803) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#9)(2-0)#1 TYPE READSLICE PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-579 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-24802 {}}} SUCCS {{259 0 0 0-24804 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24804) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-580 LOC {1 0.13125 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-24803 {}} {258 0 0 0-24801 {}}} SUCCS {{259 0 4.500 0-24805 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24805) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-581 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24804 {}} {774 0 4.500 0-24836 {}} {774 0 4.500 0-24823 {}}} SUCCS {{258 0 0 0-24815 {}} {256 0 0 0-24823 {}} {258 0 0 0-24825 {}} {256 0 0 0-24836 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24806) {AREA_SCORE {} NAME COMP_LOOP:k:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-582 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24807 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24807) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#35 TYPE READSLICE PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-583 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-24806 {}}} SUCCS {{259 0 0 0-24808 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24808) {AREA_SCORE {} NAME VEC_LOOP:conc#17 TYPE CONCATENATE PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-584 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-24807 {}}} SUCCS {{258 0 0 0-24810 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24809) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-585 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24810 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24810) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#34 TYPE ACCU DELAY {1.09 ns} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-586 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-24809 {}} {258 0 0 0-24808 {}}} SUCCS {{258 0 0 0-24813 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24811) {AREA_SCORE {} NAME VEC_LOOP:j:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-587 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-24842 {}}} SUCCS {{259 0 0 0-24812 {}} {130 0 0 0-24841 {}} {256 0 0 0-24842 {}}} CYCLES {}}
set a(0-24812) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-588 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24811 {}}} SUCCS {{259 0 0 0-24813 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24813) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-9:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-589 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-24812 {}} {258 0 0 0-24810 {}}} SUCCS {{259 0 4.500 0-24814 {}} {258 0 4.500 0-24836 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24814) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-590 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24813 {}} {774 0 4.500 0-24836 {}} {774 0 4.500 0-24823 {}}} SUCCS {{259 0 0 0-24815 {}} {256 0 0 0-24823 {}} {258 0 0 0-24824 {}} {256 0 0 0-24836 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24815) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-9:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-591 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-24814 {}} {258 0 0 0-24805 {}}} SUCCS {{259 0 0 0-24816 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24816) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.base TYPE {C-CORE PORT} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-592 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-24815 {}} {128 0 0 0-24818 {}}} SUCCS {{258 0 0 0-24818 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24817) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.m TYPE {C-CORE PORT} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-593 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-24818 {}}} SUCCS {{259 0 0 0-24818 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24818) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-9:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-594 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-24817 {}} {258 0 0 0-24816 {}}} SUCCS {{128 0 0 0-24816 {}} {128 0 0 0-24817 {}} {259 0 0 0-24819 {}}} CYCLES {}}
set a(0-24819) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.return TYPE {C-CORE PORT} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-595 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-24818 {}}} SUCCS {{258 0 4.500 0-24823 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24820) {AREA_SCORE {} NAME VEC_LOOP:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-596 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-24842 {}}} SUCCS {{259 0 0 0-24821 {}} {130 0 0 0-24841 {}} {256 0 0 0-24842 {}}} CYCLES {}}
set a(0-24821) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#9)(2-0) TYPE READSLICE PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-597 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-24820 {}}} SUCCS {{259 0 0 0-24822 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24822) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-598 LOC {1 0.13125 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-24821 {}} {258 0 0 0-24801 {}}} SUCCS {{259 0 4.500 0-24823 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24823) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#16 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-599 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-24823 {}} {259 0 4.500 0-24822 {}} {258 0 4.500 0-24819 {}} {256 0 0 0-24814 {}} {256 0 0 0-24805 {}} {774 0 0 0-24836 {}}} SUCCS {{774 0 4.500 0-24805 {}} {774 0 4.500 0-24814 {}} {774 0 0 0-24823 {}} {258 0 0 0-24836 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24824) {AREA_SCORE {} NAME COMP_LOOP-9:factor2:not TYPE NOT PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-600 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-24814 {}}} SUCCS {{259 0 0 0-24825 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24825) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-9:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-601 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-24824 {}} {258 0 0 0-24805 {}}} SUCCS {{259 0 0 0-24826 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24826) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-602 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-24825 {}} {128 0 0 0-24828 {}}} SUCCS {{258 0 0 0-24828 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24827) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-603 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-24828 {}}} SUCCS {{259 0 0 0-24828 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24828) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-9:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-604 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-24827 {}} {258 0 0 0-24826 {}}} SUCCS {{128 0 0 0-24826 {}} {128 0 0 0-24827 {}} {259 0 0 0-24829 {}}} CYCLES {}}
set a(0-24829) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-605 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24828 {}}} SUCCS {{259 0 0 0-24830 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24830) {AREA_SCORE {} NAME COMP_LOOP-9:mult.x TYPE {C-CORE PORT} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-606 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24829 {}} {128 0 0 0-24834 {}}} SUCCS {{258 0 0 0-24834 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24831) {AREA_SCORE {} NAME COMP_LOOP-9:mult.y TYPE {C-CORE PORT} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-607 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24834 {}}} SUCCS {{258 0 0 0-24834 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24832) {AREA_SCORE {} NAME COMP_LOOP-9:mult.y_ TYPE {C-CORE PORT} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-608 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24834 {}}} SUCCS {{258 0 0 0-24834 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24833) {AREA_SCORE {} NAME COMP_LOOP-9:mult.p TYPE {C-CORE PORT} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-609 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24834 {}}} SUCCS {{259 0 0 0-24834 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24834) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-9:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-610 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-24833 {}} {258 0 0 0-24832 {}} {258 0 0 0-24831 {}} {258 0 0 0-24830 {}}} SUCCS {{128 0 0 0-24830 {}} {128 0 0 0-24831 {}} {128 0 0 0-24832 {}} {128 0 0 0-24833 {}} {259 0 0 0-24835 {}}} CYCLES {}}
set a(0-24835) {AREA_SCORE {} NAME COMP_LOOP-9:mult.return TYPE {C-CORE PORT} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-611 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-24834 {}}} SUCCS {{259 0 4.500 0-24836 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24836) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#17 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-612 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-24836 {}} {259 0 4.500 0-24835 {}} {258 0 0 0-24823 {}} {256 0 0 0-24814 {}} {258 0 4.500 0-24813 {}} {256 0 0 0-24805 {}}} SUCCS {{774 0 4.500 0-24805 {}} {774 0 4.500 0-24814 {}} {774 0 0 0-24823 {}} {774 0 0 0-24836 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24837) {AREA_SCORE {} NAME VEC_LOOP:j:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-613 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-24842 {}}} SUCCS {{259 0 0 0-24838 {}} {130 0 0 0-24841 {}} {256 0 0 0-24842 {}}} CYCLES {}}
set a(0-24838) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-614 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-24837 {}}} SUCCS {{259 0 0 0-24839 {}} {130 0 0 0-24841 {}}} CYCLES {}}
set a(0-24839) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-9:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-615 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-24838 {}}} SUCCS {{259 0 0 0-24840 {}} {130 0 0 0-24841 {}} {258 0 0 0-24842 {}}} CYCLES {}}
set a(0-24840) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-616 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24839 {}}} SUCCS {{259 0 0 0-24841 {}}} CYCLES {}}
set a(0-24841) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24248 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-617 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24840 {}} {130 0 0 0-24839 {}} {130 0 0 0-24838 {}} {130 0 0 0-24837 {}} {130 0 0 0-24836 {}} {130 0 0 0-24835 {}} {130 0 0 0-24833 {}} {130 0 0 0-24832 {}} {130 0 0 0-24831 {}} {130 0 0 0-24830 {}} {130 0 0 0-24829 {}} {130 0 0 0-24827 {}} {130 0 0 0-24826 {}} {130 0 0 0-24825 {}} {130 0 0 0-24824 {}} {130 0 0 0-24823 {}} {130 0 0 0-24822 {}} {130 0 0 0-24821 {}} {130 0 0 0-24820 {}} {130 0 0 0-24819 {}} {130 0 0 0-24817 {}} {130 0 0 0-24816 {}} {130 0 0 0-24815 {}} {130 0 0 0-24814 {}} {130 0 0 0-24813 {}} {130 0 0 0-24812 {}} {130 0 0 0-24811 {}} {130 0 0 0-24810 {}} {130 0 0 0-24809 {}} {130 0 0 0-24808 {}} {130 0 0 0-24807 {}} {130 0 0 0-24806 {}} {130 0 0 0-24805 {}} {130 0 0 0-24804 {}} {130 0 0 0-24803 {}} {130 0 0 0-24802 {}} {130 0 0 0-24801 {}} {130 0 0 0-24800 {}} {130 0 0 0-24799 {}} {130 0 0 0-24798 {}} {130 0 0 0-24797 {}} {130 0 0 0-24796 {}}} SUCCS {{129 0 0 0-24842 {}}} CYCLES {}}
set a(0-24842) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#9.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24248 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-24842 {}} {129 0 0 0-24841 {}} {258 0 0 0-24839 {}} {256 0 0 0-24837 {}} {256 0 0 0-24820 {}} {256 0 0 0-24811 {}} {256 0 0 0-24802 {}} {256 0 0 0-24796 {}}} SUCCS {{774 0 0 0-24796 {}} {774 0 0 0-24802 {}} {774 0 0 0-24811 {}} {774 0 0 0-24820 {}} {774 0 0 0-24837 {}} {772 0 0 0-24842 {}}} CYCLES {}}
set a(0-24248) {CHI {0-24796 0-24797 0-24798 0-24799 0-24800 0-24801 0-24802 0-24803 0-24804 0-24805 0-24806 0-24807 0-24808 0-24809 0-24810 0-24811 0-24812 0-24813 0-24814 0-24815 0-24816 0-24817 0-24818 0-24819 0-24820 0-24821 0-24822 0-24823 0-24824 0-24825 0-24826 0-24827 0-24828 0-24829 0-24830 0-24831 0-24832 0-24833 0-24834 0-24835 0-24836 0-24837 0-24838 0-24839 0-24840 0-24841 0-24842} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-9:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-618 LOC {11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-24795 {}} {258 0 0 0-24794 {}} {130 0 0 0-24793 {}} {258 0 0 0-24792 {}} {130 0 0 0-24791 {}} {130 0 0 0-24790 {}} {130 0 0 0-24789 {}} {130 0 0 0-24788 {}} {130 0 0 0-24787 {}} {130 0 0 0-24786 {}} {64 0 0 0-24785 {}} {64 0 0 0-24247 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-24795 {}} {131 0 0 0-24843 {}} {130 0 0 0-24844 {}} {130 0 0 0-24845 {}} {130 0 0 0-24846 {}} {130 0 0 0-24847 {}} {130 0 0 0-24848 {}} {130 0 0 0-24849 {}} {130 0 0 0-24850 {}} {130 0 0 0-24851 {}} {130 0 0 0-24852 {}} {64 0 0 0-24249 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24843) {AREA_SCORE {} NAME COMP_LOOP-10:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-619 LOC {11 1.0 12 0.86125 12 0.86125 12 0.86125} PREDS {{131 0 0 0-24248 {}}} SUCCS {{259 0 0 0-24844 {}} {130 0 0 0-24852 {}}} CYCLES {}}
set a(0-24844) {AREA_SCORE {} NAME COMP_LOOP-10:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-620 LOC {11 1.0 12 0.86125 12 0.86125 12 0.86125} PREDS {{259 0 0 0-24843 {}} {130 0 0 0-24248 {}}} SUCCS {{259 0 0 0-24845 {}} {130 0 0 0-24852 {}}} CYCLES {}}
set a(0-24845) {AREA_SCORE {} NAME COMP_LOOP-10:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-621 LOC {11 1.0 12 0.86125 12 0.86125 12 0.86125} PREDS {{259 0 0 0-24844 {}} {130 0 0 0-24248 {}}} SUCCS {{258 0 0 0-24849 {}} {130 0 0 0-24852 {}}} CYCLES {}}
set a(0-24846) {AREA_SCORE {} NAME COMP_LOOP:k:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-622 LOC {11 1.0 12 0.0 12 0.0 12 0.0 12 0.86125} PREDS {{130 0 0 0-24248 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24847 {}} {130 0 0 0-24852 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24847) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#36 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-623 LOC {11 1.0 12 0.0 12 0.0 12 0.86125} PREDS {{259 0 0 0-24846 {}} {130 0 0 0-24248 {}}} SUCCS {{259 0 0 0-24848 {}} {130 0 0 0-24852 {}}} CYCLES {}}
set a(0-24848) {AREA_SCORE {} NAME COMP_LOOP:conc#27 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-624 LOC {11 1.0 12 0.86125 12 0.86125 12 0.86125} PREDS {{259 0 0 0-24847 {}} {130 0 0 0-24248 {}}} SUCCS {{259 0 0 0-24849 {}} {130 0 0 0-24852 {}}} CYCLES {}}
set a(0-24849) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-10:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-625 LOC {12 0.0 12 0.86125 12 0.86125 12 0.999999875 12 0.999999875} PREDS {{259 0 0 0-24848 {}} {258 0 0 0-24845 {}} {130 0 0 0-24248 {}}} SUCCS {{259 0 0 0-24850 {}} {130 0 0 0-24852 {}}} CYCLES {}}
set a(0-24850) {AREA_SCORE {} NAME COMP_LOOP-10:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-626 LOC {12 0.13874999999999998 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-24849 {}} {130 0 0 0-24248 {}}} SUCCS {{259 0 0 0-24851 {}} {130 0 0 0-24852 {}}} CYCLES {}}
set a(0-24851) {AREA_SCORE {} NAME COMP_LOOP-10:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-627 LOC {12 0.13874999999999998 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-24850 {}} {130 0 0 0-24248 {}}} SUCCS {{259 0 0 0-24852 {}}} CYCLES {}}
set a(0-24852) {AREA_SCORE {} NAME COMP_LOOP-10:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-628 LOC {12 0.13874999999999998 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-24851 {}} {130 0 0 0-24850 {}} {130 0 0 0-24849 {}} {130 0 0 0-24848 {}} {130 0 0 0-24847 {}} {130 0 0 0-24846 {}} {130 0 0 0-24845 {}} {130 0 0 0-24844 {}} {130 0 0 0-24843 {}} {130 0 0 0-24248 {}}} SUCCS {{128 0 0 0-24859 {}} {64 0 0 0-24249 {}}} CYCLES {}}
set a(0-24853) {AREA_SCORE {} NAME COMP_LOOP:k:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-629 LOC {0 1.0 10 0.0 10 0.0 10 0.0 10 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24854 {}} {130 0 0 0-24249 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24854) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#37 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-630 LOC {0 1.0 10 0.0 10 0.0 10 0.51615785} PREDS {{259 0 0 0-24853 {}}} SUCCS {{259 0 0 0-24855 {}} {130 0 0 0-24249 {}}} CYCLES {}}
set a(0-24855) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#9 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-631 LOC {0 1.0 10 0.51615785 10 0.51615785 10 0.51615785} PREDS {{259 0 0 0-24854 {}}} SUCCS {{259 0 0 0-24856 {}} {130 0 0 0-24249 {}}} CYCLES {}}
set a(0-24856) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-10:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-632 LOC {1 0.18687499999999999 10 0.51615785 10 0.51615785 10 0.9999998935000001 10 0.9999998935000001} PREDS {{259 0 0 0-24855 {}} {258 0 0 0-24353 {}}} SUCCS {{259 0 3.750 0-24857 {}} {258 0 3.750 0-24858 {}} {130 0 0 0-24249 {}}} CYCLES {}}
set a(0-24857) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-633 LOC {2 1.0 11 0.95 11 1.0 12 0.2999998749999999 12 0.2999998749999999} PREDS {{259 0 3.750 0-24856 {}}} SUCCS {{258 0 0 0-24249 {}}} CYCLES {}}
set a(0-24858) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-634 LOC {2 1.0 11 0.95 11 1.0 12 0.2999998749999999 12 0.2999998749999999} PREDS {{258 0 3.750 0-24856 {}}} SUCCS {{258 0 0 0-24249 {}}} CYCLES {}}
set a(0-24859) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-635 LOC {12 0.0 12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{128 0 0 0-24852 {}} {772 0 0 0-24249 {}}} SUCCS {{259 0 0 0-24249 {}}} CYCLES {}}
set a(0-24860) {AREA_SCORE {} NAME VEC_LOOP:j:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-636 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-24900 {}}} SUCCS {{259 0 0 0-24861 {}} {130 0 0 0-24899 {}} {256 0 0 0-24900 {}}} CYCLES {}}
set a(0-24861) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-637 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24860 {}}} SUCCS {{258 0 0 0-24865 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24862) {AREA_SCORE {} NAME COMP_LOOP:k:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-638 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-24863 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24863) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#38 TYPE READSLICE PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-639 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24862 {}}} SUCCS {{259 0 0 0-24864 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24864) {AREA_SCORE {} NAME VEC_LOOP:conc#18 TYPE CONCATENATE PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-640 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-24863 {}}} SUCCS {{259 0 0 0-24865 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24865) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-641 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-24864 {}} {258 0 0 0-24861 {}}} SUCCS {{259 0 4.500 0-24866 {}} {258 0 4.500 0-24881 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24866) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-642 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24865 {}} {774 0 4.500 0-24894 {}} {774 0 4.500 0-24881 {}}} SUCCS {{258 0 0 0-24876 {}} {256 0 0 0-24881 {}} {258 0 0 0-24883 {}} {256 0 0 0-24894 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24867) {AREA_SCORE {} NAME COMP_LOOP:k:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-643 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24868 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24868) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#39 TYPE READSLICE PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-644 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-24867 {}}} SUCCS {{259 0 0 0-24869 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24869) {AREA_SCORE {} NAME VEC_LOOP:conc#19 TYPE CONCATENATE PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-645 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-24868 {}}} SUCCS {{258 0 0 0-24871 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24870) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-646 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24871 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24871) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#35 TYPE ACCU DELAY {1.09 ns} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-647 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-24870 {}} {258 0 0 0-24869 {}}} SUCCS {{258 0 0 0-24874 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24872) {AREA_SCORE {} NAME VEC_LOOP:j:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-648 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-24900 {}}} SUCCS {{259 0 0 0-24873 {}} {130 0 0 0-24899 {}} {256 0 0 0-24900 {}}} CYCLES {}}
set a(0-24873) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-649 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24872 {}}} SUCCS {{259 0 0 0-24874 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24874) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-650 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-24873 {}} {258 0 0 0-24871 {}}} SUCCS {{259 0 4.500 0-24875 {}} {258 0 4.500 0-24894 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24875) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-651 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24874 {}} {774 0 4.500 0-24894 {}} {774 0 4.500 0-24881 {}}} SUCCS {{259 0 0 0-24876 {}} {256 0 0 0-24881 {}} {258 0 0 0-24882 {}} {256 0 0 0-24894 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24876) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-10:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-652 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-24875 {}} {258 0 0 0-24866 {}}} SUCCS {{259 0 0 0-24877 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24877) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.base TYPE {C-CORE PORT} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-653 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-24876 {}} {128 0 0 0-24879 {}}} SUCCS {{258 0 0 0-24879 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24878) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.m TYPE {C-CORE PORT} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-654 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-24879 {}}} SUCCS {{259 0 0 0-24879 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24879) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-10:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-655 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-24878 {}} {258 0 0 0-24877 {}}} SUCCS {{128 0 0 0-24877 {}} {128 0 0 0-24878 {}} {259 0 0 0-24880 {}}} CYCLES {}}
set a(0-24880) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.return TYPE {C-CORE PORT} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-656 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-24879 {}}} SUCCS {{259 0 4.500 0-24881 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24881) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#18 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-657 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-24881 {}} {259 0 4.500 0-24880 {}} {256 0 0 0-24875 {}} {256 0 0 0-24866 {}} {258 0 4.500 0-24865 {}} {774 0 0 0-24894 {}}} SUCCS {{774 0 4.500 0-24866 {}} {774 0 4.500 0-24875 {}} {774 0 0 0-24881 {}} {258 0 0 0-24894 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24882) {AREA_SCORE {} NAME COMP_LOOP-10:factor2:not TYPE NOT PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-658 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-24875 {}}} SUCCS {{259 0 0 0-24883 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24883) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-10:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-659 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-24882 {}} {258 0 0 0-24866 {}}} SUCCS {{259 0 0 0-24884 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24884) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-660 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-24883 {}} {128 0 0 0-24886 {}}} SUCCS {{258 0 0 0-24886 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24885) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-661 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-24886 {}}} SUCCS {{259 0 0 0-24886 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24886) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-10:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-662 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-24885 {}} {258 0 0 0-24884 {}}} SUCCS {{128 0 0 0-24884 {}} {128 0 0 0-24885 {}} {259 0 0 0-24887 {}}} CYCLES {}}
set a(0-24887) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-663 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24886 {}}} SUCCS {{259 0 0 0-24888 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24888) {AREA_SCORE {} NAME COMP_LOOP-10:mult.x TYPE {C-CORE PORT} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-664 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24887 {}} {128 0 0 0-24892 {}}} SUCCS {{258 0 0 0-24892 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24889) {AREA_SCORE {} NAME COMP_LOOP-10:mult.y TYPE {C-CORE PORT} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-665 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24892 {}}} SUCCS {{258 0 0 0-24892 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24890) {AREA_SCORE {} NAME COMP_LOOP-10:mult.y_ TYPE {C-CORE PORT} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-666 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24892 {}}} SUCCS {{258 0 0 0-24892 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24891) {AREA_SCORE {} NAME COMP_LOOP-10:mult.p TYPE {C-CORE PORT} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-667 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24892 {}}} SUCCS {{259 0 0 0-24892 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24892) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-10:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-668 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-24891 {}} {258 0 0 0-24890 {}} {258 0 0 0-24889 {}} {258 0 0 0-24888 {}}} SUCCS {{128 0 0 0-24888 {}} {128 0 0 0-24889 {}} {128 0 0 0-24890 {}} {128 0 0 0-24891 {}} {259 0 0 0-24893 {}}} CYCLES {}}
set a(0-24893) {AREA_SCORE {} NAME COMP_LOOP-10:mult.return TYPE {C-CORE PORT} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-669 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-24892 {}}} SUCCS {{259 0 4.500 0-24894 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24894) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#19 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-670 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-24894 {}} {259 0 4.500 0-24893 {}} {258 0 0 0-24881 {}} {256 0 0 0-24875 {}} {258 0 4.500 0-24874 {}} {256 0 0 0-24866 {}}} SUCCS {{774 0 4.500 0-24866 {}} {774 0 4.500 0-24875 {}} {774 0 0 0-24881 {}} {774 0 0 0-24894 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24895) {AREA_SCORE {} NAME VEC_LOOP:j:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-671 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-24900 {}}} SUCCS {{259 0 0 0-24896 {}} {130 0 0 0-24899 {}} {256 0 0 0-24900 {}}} CYCLES {}}
set a(0-24896) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-672 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-24895 {}}} SUCCS {{259 0 0 0-24897 {}} {130 0 0 0-24899 {}}} CYCLES {}}
set a(0-24897) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-10:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-673 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-24896 {}}} SUCCS {{259 0 0 0-24898 {}} {130 0 0 0-24899 {}} {258 0 0 0-24900 {}}} CYCLES {}}
set a(0-24898) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-674 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24897 {}}} SUCCS {{259 0 0 0-24899 {}}} CYCLES {}}
set a(0-24899) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24249 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-675 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24898 {}} {130 0 0 0-24897 {}} {130 0 0 0-24896 {}} {130 0 0 0-24895 {}} {130 0 0 0-24894 {}} {130 0 0 0-24893 {}} {130 0 0 0-24891 {}} {130 0 0 0-24890 {}} {130 0 0 0-24889 {}} {130 0 0 0-24888 {}} {130 0 0 0-24887 {}} {130 0 0 0-24885 {}} {130 0 0 0-24884 {}} {130 0 0 0-24883 {}} {130 0 0 0-24882 {}} {130 0 0 0-24881 {}} {130 0 0 0-24880 {}} {130 0 0 0-24878 {}} {130 0 0 0-24877 {}} {130 0 0 0-24876 {}} {130 0 0 0-24875 {}} {130 0 0 0-24874 {}} {130 0 0 0-24873 {}} {130 0 0 0-24872 {}} {130 0 0 0-24871 {}} {130 0 0 0-24870 {}} {130 0 0 0-24869 {}} {130 0 0 0-24868 {}} {130 0 0 0-24867 {}} {130 0 0 0-24866 {}} {130 0 0 0-24865 {}} {130 0 0 0-24864 {}} {130 0 0 0-24863 {}} {130 0 0 0-24862 {}} {130 0 0 0-24861 {}} {130 0 0 0-24860 {}}} SUCCS {{129 0 0 0-24900 {}}} CYCLES {}}
set a(0-24900) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#10.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24249 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-24900 {}} {129 0 0 0-24899 {}} {258 0 0 0-24897 {}} {256 0 0 0-24895 {}} {256 0 0 0-24872 {}} {256 0 0 0-24860 {}}} SUCCS {{774 0 0 0-24860 {}} {774 0 0 0-24872 {}} {774 0 0 0-24895 {}} {772 0 0 0-24900 {}}} CYCLES {}}
set a(0-24249) {CHI {0-24860 0-24861 0-24862 0-24863 0-24864 0-24865 0-24866 0-24867 0-24868 0-24869 0-24870 0-24871 0-24872 0-24873 0-24874 0-24875 0-24876 0-24877 0-24878 0-24879 0-24880 0-24881 0-24882 0-24883 0-24884 0-24885 0-24886 0-24887 0-24888 0-24889 0-24890 0-24891 0-24892 0-24893 0-24894 0-24895 0-24896 0-24897 0-24898 0-24899 0-24900} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-10:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-676 LOC {12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-24859 {}} {258 0 0 0-24858 {}} {258 0 0 0-24857 {}} {130 0 0 0-24856 {}} {130 0 0 0-24855 {}} {130 0 0 0-24854 {}} {130 0 0 0-24853 {}} {64 0 0 0-24852 {}} {64 0 0 0-24248 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-24859 {}} {131 0 0 0-24901 {}} {130 0 0 0-24902 {}} {130 0 0 0-24903 {}} {130 0 0 0-24904 {}} {130 0 0 0-24905 {}} {130 0 0 0-24906 {}} {130 0 0 0-24907 {}} {130 0 0 0-24908 {}} {130 0 0 0-24909 {}} {130 0 0 0-24910 {}} {64 0 0 0-24250 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24901) {AREA_SCORE {} NAME COMP_LOOP-11:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-677 LOC {12 1.0 13 0.86125 13 0.86125 13 0.86125} PREDS {{131 0 0 0-24249 {}}} SUCCS {{259 0 0 0-24902 {}} {130 0 0 0-24910 {}}} CYCLES {}}
set a(0-24902) {AREA_SCORE {} NAME COMP_LOOP-11:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-678 LOC {12 1.0 13 0.86125 13 0.86125 13 0.86125} PREDS {{259 0 0 0-24901 {}} {130 0 0 0-24249 {}}} SUCCS {{259 0 0 0-24903 {}} {130 0 0 0-24910 {}}} CYCLES {}}
set a(0-24903) {AREA_SCORE {} NAME COMP_LOOP-11:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-679 LOC {12 1.0 13 0.86125 13 0.86125 13 0.86125} PREDS {{259 0 0 0-24902 {}} {130 0 0 0-24249 {}}} SUCCS {{258 0 0 0-24907 {}} {130 0 0 0-24910 {}}} CYCLES {}}
set a(0-24904) {AREA_SCORE {} NAME COMP_LOOP:k:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-680 LOC {12 1.0 13 0.0 13 0.0 13 0.0 13 0.86125} PREDS {{130 0 0 0-24249 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24905 {}} {130 0 0 0-24910 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24905) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#40 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-681 LOC {12 1.0 13 0.0 13 0.0 13 0.86125} PREDS {{259 0 0 0-24904 {}} {130 0 0 0-24249 {}}} SUCCS {{259 0 0 0-24906 {}} {130 0 0 0-24910 {}}} CYCLES {}}
set a(0-24906) {AREA_SCORE {} NAME COMP_LOOP:conc#30 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-682 LOC {12 1.0 13 0.86125 13 0.86125 13 0.86125} PREDS {{259 0 0 0-24905 {}} {130 0 0 0-24249 {}}} SUCCS {{259 0 0 0-24907 {}} {130 0 0 0-24910 {}}} CYCLES {}}
set a(0-24907) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-11:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-683 LOC {13 0.0 13 0.86125 13 0.86125 13 0.999999875 13 0.999999875} PREDS {{259 0 0 0-24906 {}} {258 0 0 0-24903 {}} {130 0 0 0-24249 {}}} SUCCS {{259 0 0 0-24908 {}} {130 0 0 0-24910 {}}} CYCLES {}}
set a(0-24908) {AREA_SCORE {} NAME COMP_LOOP-11:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-684 LOC {13 0.13874999999999998 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-24907 {}} {130 0 0 0-24249 {}}} SUCCS {{259 0 0 0-24909 {}} {130 0 0 0-24910 {}}} CYCLES {}}
set a(0-24909) {AREA_SCORE {} NAME COMP_LOOP-11:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-685 LOC {13 0.13874999999999998 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-24908 {}} {130 0 0 0-24249 {}}} SUCCS {{259 0 0 0-24910 {}}} CYCLES {}}
set a(0-24910) {AREA_SCORE {} NAME COMP_LOOP-11:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-686 LOC {13 0.13874999999999998 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-24909 {}} {130 0 0 0-24908 {}} {130 0 0 0-24907 {}} {130 0 0 0-24906 {}} {130 0 0 0-24905 {}} {130 0 0 0-24904 {}} {130 0 0 0-24903 {}} {130 0 0 0-24902 {}} {130 0 0 0-24901 {}} {130 0 0 0-24249 {}}} SUCCS {{128 0 0 0-24919 {}} {64 0 0 0-24250 {}}} CYCLES {}}
set a(0-24911) {AREA_SCORE {} NAME COMP_LOOP:k:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-687 LOC {0 1.0 11 0.0 11 0.0 11 0.0 11 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24912 {}} {130 0 0 0-24250 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24912) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#41 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-688 LOC {0 1.0 11 0.0 11 0.0 11 0.51615785} PREDS {{259 0 0 0-24911 {}}} SUCCS {{259 0 0 0-24913 {}} {130 0 0 0-24250 {}}} CYCLES {}}
set a(0-24913) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#10 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-689 LOC {0 1.0 11 0.51615785 11 0.51615785 11 0.51615785} PREDS {{259 0 0 0-24912 {}}} SUCCS {{259 0 0 0-24914 {}} {130 0 0 0-24250 {}}} CYCLES {}}
set a(0-24914) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-11:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-690 LOC {1 0.18687499999999999 11 0.51615785 11 0.51615785 11 0.9999998935000001 11 0.9999998935000001} PREDS {{259 0 0 0-24913 {}} {258 0 0 0-24412 {}}} SUCCS {{259 0 0 0-24915 {}} {258 0 0 0-24917 {}} {130 0 0 0-24250 {}}} CYCLES {}}
set a(0-24915) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#67 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-691 LOC {1 0.67071715 12 0.46875 12 0.46875 12 0.46875} PREDS {{259 0 0 0-24914 {}}} SUCCS {{259 0 3.750 0-24916 {}} {130 0 0 0-24250 {}}} CYCLES {}}
set a(0-24916) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-692 LOC {2 1.0 12 0.95 12 1.0 13 0.2999998749999999 13 0.2999998749999999} PREDS {{259 0 3.750 0-24915 {}}} SUCCS {{258 0 0 0-24250 {}}} CYCLES {}}
set a(0-24917) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#5 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-693 LOC {1 0.67071715 12 0.46875 12 0.46875 12 0.46875} PREDS {{258 0 0 0-24914 {}}} SUCCS {{259 0 3.750 0-24918 {}} {130 0 0 0-24250 {}}} CYCLES {}}
set a(0-24918) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-694 LOC {2 1.0 12 0.95 12 1.0 13 0.2999998749999999 13 0.2999998749999999} PREDS {{259 0 3.750 0-24917 {}}} SUCCS {{258 0 0 0-24250 {}}} CYCLES {}}
set a(0-24919) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-695 LOC {13 0.0 13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{128 0 0 0-24910 {}} {772 0 0 0-24250 {}}} SUCCS {{259 0 0 0-24250 {}}} CYCLES {}}
set a(0-24920) {AREA_SCORE {} NAME VEC_LOOP:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-696 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {{774 0 0 0-24966 {}}} SUCCS {{259 0 0 0-24921 {}} {130 0 0 0-24965 {}} {256 0 0 0-24966 {}}} CYCLES {}}
set a(0-24921) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#11)(13-1) TYPE READSLICE PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-697 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-24920 {}}} SUCCS {{258 0 0 0-24925 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24922) {AREA_SCORE {} NAME COMP_LOOP:k:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-698 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {} SUCCS {{259 0 0 0-24923 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24923) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#42 TYPE READSLICE PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-699 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-24922 {}}} SUCCS {{259 0 0 0-24924 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24924) {AREA_SCORE {} NAME VEC_LOOP:conc#20 TYPE CONCATENATE PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-700 LOC {0 1.0 1 0.8650000499999999 1 0.8650000499999999 2 0.2400001} PREDS {{259 0 0 0-24923 {}}} SUCCS {{259 0 0 0-24925 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24925) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.08 ns} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-701 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 2 0.374999975} PREDS {{259 0 0 0-24924 {}} {258 0 0 0-24921 {}}} SUCCS {{258 0 0 0-24928 {}} {258 0 0 0-24946 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24926) {AREA_SCORE {} NAME VEC_LOOP:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-702 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-24966 {}}} SUCCS {{259 0 0 0-24927 {}} {130 0 0 0-24965 {}} {256 0 0 0-24966 {}}} CYCLES {}}
set a(0-24927) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#11)(0)#1 TYPE READSLICE PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-703 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-24926 {}}} SUCCS {{259 0 0 0-24928 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24928) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-704 LOC {1 0.13499995 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-24927 {}} {258 0 0 0-24925 {}}} SUCCS {{259 0 4.500 0-24929 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24929) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-705 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24928 {}} {774 0 4.500 0-24960 {}} {774 0 4.500 0-24947 {}}} SUCCS {{258 0 0 0-24939 {}} {256 0 0 0-24947 {}} {258 0 0 0-24949 {}} {256 0 0 0-24960 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24930) {AREA_SCORE {} NAME COMP_LOOP:k:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-706 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24931 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24931) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#43 TYPE READSLICE PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-707 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-24930 {}}} SUCCS {{259 0 0 0-24932 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24932) {AREA_SCORE {} NAME VEC_LOOP:conc#21 TYPE CONCATENATE PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-708 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-24931 {}}} SUCCS {{258 0 0 0-24934 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24933) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-709 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24934 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24934) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#36 TYPE ACCU DELAY {1.09 ns} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-710 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-24933 {}} {258 0 0 0-24932 {}}} SUCCS {{258 0 0 0-24937 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24935) {AREA_SCORE {} NAME VEC_LOOP:j:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-711 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-24966 {}}} SUCCS {{259 0 0 0-24936 {}} {130 0 0 0-24965 {}} {256 0 0 0-24966 {}}} CYCLES {}}
set a(0-24936) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-712 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24935 {}}} SUCCS {{259 0 0 0-24937 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24937) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-11:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-713 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-24936 {}} {258 0 0 0-24934 {}}} SUCCS {{259 0 4.500 0-24938 {}} {258 0 4.500 0-24960 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24938) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-714 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24937 {}} {774 0 4.500 0-24960 {}} {774 0 4.500 0-24947 {}}} SUCCS {{259 0 0 0-24939 {}} {256 0 0 0-24947 {}} {258 0 0 0-24948 {}} {256 0 0 0-24960 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24939) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-11:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-715 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-24938 {}} {258 0 0 0-24929 {}}} SUCCS {{259 0 0 0-24940 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24940) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.base TYPE {C-CORE PORT} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-716 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-24939 {}} {128 0 0 0-24942 {}}} SUCCS {{258 0 0 0-24942 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24941) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.m TYPE {C-CORE PORT} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-717 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-24942 {}}} SUCCS {{259 0 0 0-24942 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24942) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-11:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-718 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-24941 {}} {258 0 0 0-24940 {}}} SUCCS {{128 0 0 0-24940 {}} {128 0 0 0-24941 {}} {259 0 0 0-24943 {}}} CYCLES {}}
set a(0-24943) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.return TYPE {C-CORE PORT} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-719 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-24942 {}}} SUCCS {{258 0 4.500 0-24947 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24944) {AREA_SCORE {} NAME VEC_LOOP:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-720 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-24966 {}}} SUCCS {{259 0 0 0-24945 {}} {130 0 0 0-24965 {}} {256 0 0 0-24966 {}}} CYCLES {}}
set a(0-24945) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#11)(0) TYPE READSLICE PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-721 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-24944 {}}} SUCCS {{259 0 0 0-24946 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24946) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-722 LOC {1 0.13499995 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-24945 {}} {258 0 0 0-24925 {}}} SUCCS {{259 0 4.500 0-24947 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24947) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#20 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-723 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-24947 {}} {259 0 4.500 0-24946 {}} {258 0 4.500 0-24943 {}} {256 0 0 0-24938 {}} {256 0 0 0-24929 {}} {774 0 0 0-24960 {}}} SUCCS {{774 0 4.500 0-24929 {}} {774 0 4.500 0-24938 {}} {774 0 0 0-24947 {}} {258 0 0 0-24960 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24948) {AREA_SCORE {} NAME COMP_LOOP-11:factor2:not TYPE NOT PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-724 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-24938 {}}} SUCCS {{259 0 0 0-24949 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24949) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-11:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-725 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-24948 {}} {258 0 0 0-24929 {}}} SUCCS {{259 0 0 0-24950 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24950) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-726 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-24949 {}} {128 0 0 0-24952 {}}} SUCCS {{258 0 0 0-24952 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24951) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-727 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-24952 {}}} SUCCS {{259 0 0 0-24952 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24952) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-11:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-728 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-24951 {}} {258 0 0 0-24950 {}}} SUCCS {{128 0 0 0-24950 {}} {128 0 0 0-24951 {}} {259 0 0 0-24953 {}}} CYCLES {}}
set a(0-24953) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-729 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24952 {}}} SUCCS {{259 0 0 0-24954 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24954) {AREA_SCORE {} NAME COMP_LOOP-11:mult.x TYPE {C-CORE PORT} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-730 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-24953 {}} {128 0 0 0-24958 {}}} SUCCS {{258 0 0 0-24958 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24955) {AREA_SCORE {} NAME COMP_LOOP-11:mult.y TYPE {C-CORE PORT} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-731 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24958 {}}} SUCCS {{258 0 0 0-24958 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24956) {AREA_SCORE {} NAME COMP_LOOP-11:mult.y_ TYPE {C-CORE PORT} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-732 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24958 {}}} SUCCS {{258 0 0 0-24958 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24957) {AREA_SCORE {} NAME COMP_LOOP-11:mult.p TYPE {C-CORE PORT} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-733 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-24958 {}}} SUCCS {{259 0 0 0-24958 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24958) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-11:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-734 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-24957 {}} {258 0 0 0-24956 {}} {258 0 0 0-24955 {}} {258 0 0 0-24954 {}}} SUCCS {{128 0 0 0-24954 {}} {128 0 0 0-24955 {}} {128 0 0 0-24956 {}} {128 0 0 0-24957 {}} {259 0 0 0-24959 {}}} CYCLES {}}
set a(0-24959) {AREA_SCORE {} NAME COMP_LOOP-11:mult.return TYPE {C-CORE PORT} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-735 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-24958 {}}} SUCCS {{259 0 4.500 0-24960 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24960) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#21 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-736 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-24960 {}} {259 0 4.500 0-24959 {}} {258 0 0 0-24947 {}} {256 0 0 0-24938 {}} {258 0 4.500 0-24937 {}} {256 0 0 0-24929 {}}} SUCCS {{774 0 4.500 0-24929 {}} {774 0 4.500 0-24938 {}} {774 0 0 0-24947 {}} {774 0 0 0-24960 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24961) {AREA_SCORE {} NAME VEC_LOOP:j:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-737 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-24966 {}}} SUCCS {{259 0 0 0-24962 {}} {130 0 0 0-24965 {}} {256 0 0 0-24966 {}}} CYCLES {}}
set a(0-24962) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-738 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-24961 {}}} SUCCS {{259 0 0 0-24963 {}} {130 0 0 0-24965 {}}} CYCLES {}}
set a(0-24963) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-11:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-739 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-24962 {}}} SUCCS {{259 0 0 0-24964 {}} {130 0 0 0-24965 {}} {258 0 0 0-24966 {}}} CYCLES {}}
set a(0-24964) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-740 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24963 {}}} SUCCS {{259 0 0 0-24965 {}}} CYCLES {}}
set a(0-24965) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24250 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-741 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-24964 {}} {130 0 0 0-24963 {}} {130 0 0 0-24962 {}} {130 0 0 0-24961 {}} {130 0 0 0-24960 {}} {130 0 0 0-24959 {}} {130 0 0 0-24957 {}} {130 0 0 0-24956 {}} {130 0 0 0-24955 {}} {130 0 0 0-24954 {}} {130 0 0 0-24953 {}} {130 0 0 0-24951 {}} {130 0 0 0-24950 {}} {130 0 0 0-24949 {}} {130 0 0 0-24948 {}} {130 0 0 0-24947 {}} {130 0 0 0-24946 {}} {130 0 0 0-24945 {}} {130 0 0 0-24944 {}} {130 0 0 0-24943 {}} {130 0 0 0-24941 {}} {130 0 0 0-24940 {}} {130 0 0 0-24939 {}} {130 0 0 0-24938 {}} {130 0 0 0-24937 {}} {130 0 0 0-24936 {}} {130 0 0 0-24935 {}} {130 0 0 0-24934 {}} {130 0 0 0-24933 {}} {130 0 0 0-24932 {}} {130 0 0 0-24931 {}} {130 0 0 0-24930 {}} {130 0 0 0-24929 {}} {130 0 0 0-24928 {}} {130 0 0 0-24927 {}} {130 0 0 0-24926 {}} {130 0 0 0-24925 {}} {130 0 0 0-24924 {}} {130 0 0 0-24923 {}} {130 0 0 0-24922 {}} {130 0 0 0-24921 {}} {130 0 0 0-24920 {}}} SUCCS {{129 0 0 0-24966 {}}} CYCLES {}}
set a(0-24966) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#11.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24250 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-24966 {}} {129 0 0 0-24965 {}} {258 0 0 0-24963 {}} {256 0 0 0-24961 {}} {256 0 0 0-24944 {}} {256 0 0 0-24935 {}} {256 0 0 0-24926 {}} {256 0 0 0-24920 {}}} SUCCS {{774 0 0 0-24920 {}} {774 0 0 0-24926 {}} {774 0 0 0-24935 {}} {774 0 0 0-24944 {}} {774 0 0 0-24961 {}} {772 0 0 0-24966 {}}} CYCLES {}}
set a(0-24250) {CHI {0-24920 0-24921 0-24922 0-24923 0-24924 0-24925 0-24926 0-24927 0-24928 0-24929 0-24930 0-24931 0-24932 0-24933 0-24934 0-24935 0-24936 0-24937 0-24938 0-24939 0-24940 0-24941 0-24942 0-24943 0-24944 0-24945 0-24946 0-24947 0-24948 0-24949 0-24950 0-24951 0-24952 0-24953 0-24954 0-24955 0-24956 0-24957 0-24958 0-24959 0-24960 0-24961 0-24962 0-24963 0-24964 0-24965 0-24966} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-11:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-742 LOC {13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-24919 {}} {258 0 0 0-24918 {}} {130 0 0 0-24917 {}} {258 0 0 0-24916 {}} {130 0 0 0-24915 {}} {130 0 0 0-24914 {}} {130 0 0 0-24913 {}} {130 0 0 0-24912 {}} {130 0 0 0-24911 {}} {64 0 0 0-24910 {}} {64 0 0 0-24249 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-24919 {}} {131 0 0 0-24967 {}} {130 0 0 0-24968 {}} {130 0 0 0-24969 {}} {130 0 0 0-24970 {}} {130 0 0 0-24971 {}} {130 0 0 0-24972 {}} {130 0 0 0-24973 {}} {130 0 0 0-24974 {}} {130 0 0 0-24975 {}} {130 0 0 0-24976 {}} {64 0 0 0-24251 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24967) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-3)#1 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-743 LOC {13 1.0 14 0.8650000499999999 14 0.8650000499999999 14 0.8650000499999999} PREDS {{131 0 0 0-24250 {}}} SUCCS {{259 0 0 0-24968 {}} {130 0 0 0-24976 {}}} CYCLES {}}
set a(0-24968) {AREA_SCORE {} NAME COMP_LOOP-12:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-744 LOC {13 1.0 14 0.8650000499999999 14 0.8650000499999999 14 0.8650000499999999} PREDS {{259 0 0 0-24967 {}} {130 0 0 0-24250 {}}} SUCCS {{259 0 0 0-24969 {}} {130 0 0 0-24976 {}}} CYCLES {}}
set a(0-24969) {AREA_SCORE {} NAME COMP_LOOP-12:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-745 LOC {13 1.0 14 0.8650000499999999 14 0.8650000499999999 14 0.8650000499999999} PREDS {{259 0 0 0-24968 {}} {130 0 0 0-24250 {}}} SUCCS {{258 0 0 0-24973 {}} {130 0 0 0-24976 {}}} CYCLES {}}
set a(0-24970) {AREA_SCORE {} NAME COMP_LOOP:k:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-746 LOC {13 1.0 14 0.0 14 0.0 14 0.0 14 0.8650000499999999} PREDS {{130 0 0 0-24250 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24971 {}} {130 0 0 0-24976 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24971) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#45 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-747 LOC {13 1.0 14 0.0 14 0.0 14 0.8650000499999999} PREDS {{259 0 0 0-24970 {}} {130 0 0 0-24250 {}}} SUCCS {{259 0 0 0-24972 {}} {130 0 0 0-24976 {}}} CYCLES {}}
set a(0-24972) {AREA_SCORE {} NAME COMP_LOOP:conc#33 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-748 LOC {13 1.0 14 0.8650000499999999 14 0.8650000499999999 14 0.8650000499999999} PREDS {{259 0 0 0-24971 {}} {130 0 0 0-24250 {}}} SUCCS {{259 0 0 0-24973 {}} {130 0 0 0-24976 {}}} CYCLES {}}
set a(0-24973) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME COMP_LOOP:acc#3 TYPE ACCU DELAY {1.08 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-749 LOC {14 0.0 14 0.8650000499999999 14 0.8650000499999999 14 0.9999999249999999 14 0.9999999249999999} PREDS {{259 0 0 0-24972 {}} {258 0 0 0-24969 {}} {130 0 0 0-24250 {}}} SUCCS {{259 0 0 0-24974 {}} {130 0 0 0-24976 {}}} CYCLES {}}
set a(0-24974) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#3)(12) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-750 LOC {14 0.13499995 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-24973 {}} {130 0 0 0-24250 {}}} SUCCS {{259 0 0 0-24975 {}} {130 0 0 0-24976 {}}} CYCLES {}}
set a(0-24975) {AREA_SCORE {} NAME COMP_LOOP-12:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-751 LOC {14 0.13499995 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-24974 {}} {130 0 0 0-24250 {}}} SUCCS {{259 0 0 0-24976 {}}} CYCLES {}}
set a(0-24976) {AREA_SCORE {} NAME COMP_LOOP-12:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-752 LOC {14 0.13499995 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-24975 {}} {130 0 0 0-24974 {}} {130 0 0 0-24973 {}} {130 0 0 0-24972 {}} {130 0 0 0-24971 {}} {130 0 0 0-24970 {}} {130 0 0 0-24969 {}} {130 0 0 0-24968 {}} {130 0 0 0-24967 {}} {130 0 0 0-24250 {}}} SUCCS {{128 0 0 0-24983 {}} {64 0 0 0-24251 {}}} CYCLES {}}
set a(0-24977) {AREA_SCORE {} NAME COMP_LOOP:k:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-753 LOC {0 1.0 12 0.0 12 0.0 12 0.0 12 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-24978 {}} {130 0 0 0-24251 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-24978) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#24 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-754 LOC {0 1.0 12 0.0 12 0.0 12 0.51615785} PREDS {{259 0 0 0-24977 {}}} SUCCS {{259 0 0 0-24979 {}} {130 0 0 0-24251 {}}} CYCLES {}}
set a(0-24979) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#11 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-755 LOC {0 1.0 12 0.51615785 12 0.51615785 12 0.51615785} PREDS {{259 0 0 0-24978 {}}} SUCCS {{259 0 0 0-24980 {}} {130 0 0 0-24251 {}}} CYCLES {}}
set a(0-24980) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-12:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-756 LOC {1 0.18687499999999999 12 0.51615785 12 0.51615785 12 0.9999998935000001 12 0.9999998935000001} PREDS {{259 0 0 0-24979 {}} {258 0 0 0-24353 {}}} SUCCS {{259 0 3.750 0-24981 {}} {258 0 3.750 0-24982 {}} {130 0 0 0-24251 {}}} CYCLES {}}
set a(0-24981) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-757 LOC {2 1.0 13 0.95 13 1.0 14 0.2999998749999999 14 0.2999998749999999} PREDS {{259 0 3.750 0-24980 {}}} SUCCS {{258 0 0 0-24251 {}}} CYCLES {}}
set a(0-24982) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-758 LOC {2 1.0 13 0.95 13 1.0 14 0.2999998749999999 14 0.2999998749999999} PREDS {{258 0 3.750 0-24980 {}}} SUCCS {{258 0 0 0-24251 {}}} CYCLES {}}
set a(0-24983) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-759 LOC {14 0.0 14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{128 0 0 0-24976 {}} {772 0 0 0-24251 {}}} SUCCS {{259 0 0 0-24251 {}}} CYCLES {}}
set a(0-24984) {AREA_SCORE {} NAME VEC_LOOP:j:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-760 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25024 {}}} SUCCS {{259 0 0 0-24985 {}} {130 0 0 0-25023 {}} {256 0 0 0-25024 {}}} CYCLES {}}
set a(0-24985) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-761 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24984 {}}} SUCCS {{258 0 0 0-24989 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-24986) {AREA_SCORE {} NAME COMP_LOOP:k:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-762 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-24987 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-24987) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#46 TYPE READSLICE PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-763 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24986 {}}} SUCCS {{259 0 0 0-24988 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-24988) {AREA_SCORE {} NAME VEC_LOOP:conc#22 TYPE CONCATENATE PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-764 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-24987 {}}} SUCCS {{259 0 0 0-24989 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-24989) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-765 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-24988 {}} {258 0 0 0-24985 {}}} SUCCS {{259 0 4.500 0-24990 {}} {258 0 4.500 0-25005 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-24990) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-766 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24989 {}} {774 0 4.500 0-25018 {}} {774 0 4.500 0-25005 {}}} SUCCS {{258 0 0 0-25000 {}} {256 0 0 0-25005 {}} {258 0 0 0-25007 {}} {256 0 0 0-25018 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-24991) {AREA_SCORE {} NAME COMP_LOOP:k:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-767 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24992 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-24992) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#47 TYPE READSLICE PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-768 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-24991 {}}} SUCCS {{259 0 0 0-24993 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-24993) {AREA_SCORE {} NAME VEC_LOOP:conc#23 TYPE CONCATENATE PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-769 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-24992 {}}} SUCCS {{258 0 0 0-24995 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-24994) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-770 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-24995 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-24995) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#37 TYPE ACCU DELAY {1.09 ns} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-771 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-24994 {}} {258 0 0 0-24993 {}}} SUCCS {{258 0 0 0-24998 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-24996) {AREA_SCORE {} NAME VEC_LOOP:j:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-772 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25024 {}}} SUCCS {{259 0 0 0-24997 {}} {130 0 0 0-25023 {}} {256 0 0 0-25024 {}}} CYCLES {}}
set a(0-24997) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-773 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-24996 {}}} SUCCS {{259 0 0 0-24998 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-24998) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-774 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-24997 {}} {258 0 0 0-24995 {}}} SUCCS {{259 0 4.500 0-24999 {}} {258 0 4.500 0-25018 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-24999) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-775 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-24998 {}} {774 0 4.500 0-25018 {}} {774 0 4.500 0-25005 {}}} SUCCS {{259 0 0 0-25000 {}} {256 0 0 0-25005 {}} {258 0 0 0-25006 {}} {256 0 0 0-25018 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-25000) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-12:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-776 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-24999 {}} {258 0 0 0-24990 {}}} SUCCS {{259 0 0 0-25001 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-25001) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.base TYPE {C-CORE PORT} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-777 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-25000 {}} {128 0 0 0-25003 {}}} SUCCS {{258 0 0 0-25003 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-25002) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.m TYPE {C-CORE PORT} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-778 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-25003 {}}} SUCCS {{259 0 0 0-25003 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-25003) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-12:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-779 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-25002 {}} {258 0 0 0-25001 {}}} SUCCS {{128 0 0 0-25001 {}} {128 0 0 0-25002 {}} {259 0 0 0-25004 {}}} CYCLES {}}
set a(0-25004) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.return TYPE {C-CORE PORT} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-780 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25003 {}}} SUCCS {{259 0 4.500 0-25005 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-25005) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#22 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-781 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-25005 {}} {259 0 4.500 0-25004 {}} {256 0 0 0-24999 {}} {256 0 0 0-24990 {}} {258 0 4.500 0-24989 {}} {774 0 0 0-25018 {}}} SUCCS {{774 0 4.500 0-24990 {}} {774 0 4.500 0-24999 {}} {774 0 0 0-25005 {}} {258 0 0 0-25018 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-25006) {AREA_SCORE {} NAME COMP_LOOP-12:factor2:not TYPE NOT PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-782 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-24999 {}}} SUCCS {{259 0 0 0-25007 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-25007) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-12:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-783 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-25006 {}} {258 0 0 0-24990 {}}} SUCCS {{259 0 0 0-25008 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-25008) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-784 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-25007 {}} {128 0 0 0-25010 {}}} SUCCS {{258 0 0 0-25010 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-25009) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-785 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-25010 {}}} SUCCS {{259 0 0 0-25010 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-25010) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-12:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-786 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-25009 {}} {258 0 0 0-25008 {}}} SUCCS {{128 0 0 0-25008 {}} {128 0 0 0-25009 {}} {259 0 0 0-25011 {}}} CYCLES {}}
set a(0-25011) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-787 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25010 {}}} SUCCS {{259 0 0 0-25012 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-25012) {AREA_SCORE {} NAME COMP_LOOP-12:mult.x TYPE {C-CORE PORT} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-788 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25011 {}} {128 0 0 0-25016 {}}} SUCCS {{258 0 0 0-25016 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-25013) {AREA_SCORE {} NAME COMP_LOOP-12:mult.y TYPE {C-CORE PORT} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-789 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25016 {}}} SUCCS {{258 0 0 0-25016 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-25014) {AREA_SCORE {} NAME COMP_LOOP-12:mult.y_ TYPE {C-CORE PORT} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-790 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25016 {}}} SUCCS {{258 0 0 0-25016 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-25015) {AREA_SCORE {} NAME COMP_LOOP-12:mult.p TYPE {C-CORE PORT} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-791 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25016 {}}} SUCCS {{259 0 0 0-25016 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-25016) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-12:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-792 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-25015 {}} {258 0 0 0-25014 {}} {258 0 0 0-25013 {}} {258 0 0 0-25012 {}}} SUCCS {{128 0 0 0-25012 {}} {128 0 0 0-25013 {}} {128 0 0 0-25014 {}} {128 0 0 0-25015 {}} {259 0 0 0-25017 {}}} CYCLES {}}
set a(0-25017) {AREA_SCORE {} NAME COMP_LOOP-12:mult.return TYPE {C-CORE PORT} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-793 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-25016 {}}} SUCCS {{259 0 4.500 0-25018 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-25018) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#23 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-794 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-25018 {}} {259 0 4.500 0-25017 {}} {258 0 0 0-25005 {}} {256 0 0 0-24999 {}} {258 0 4.500 0-24998 {}} {256 0 0 0-24990 {}}} SUCCS {{774 0 4.500 0-24990 {}} {774 0 4.500 0-24999 {}} {774 0 0 0-25005 {}} {774 0 0 0-25018 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-25019) {AREA_SCORE {} NAME VEC_LOOP:j:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-795 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-25024 {}}} SUCCS {{259 0 0 0-25020 {}} {130 0 0 0-25023 {}} {256 0 0 0-25024 {}}} CYCLES {}}
set a(0-25020) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-796 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-25019 {}}} SUCCS {{259 0 0 0-25021 {}} {130 0 0 0-25023 {}}} CYCLES {}}
set a(0-25021) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-12:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-797 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-25020 {}}} SUCCS {{259 0 0 0-25022 {}} {130 0 0 0-25023 {}} {258 0 0 0-25024 {}}} CYCLES {}}
set a(0-25022) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-798 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25021 {}}} SUCCS {{259 0 0 0-25023 {}}} CYCLES {}}
set a(0-25023) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24251 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-799 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25022 {}} {130 0 0 0-25021 {}} {130 0 0 0-25020 {}} {130 0 0 0-25019 {}} {130 0 0 0-25018 {}} {130 0 0 0-25017 {}} {130 0 0 0-25015 {}} {130 0 0 0-25014 {}} {130 0 0 0-25013 {}} {130 0 0 0-25012 {}} {130 0 0 0-25011 {}} {130 0 0 0-25009 {}} {130 0 0 0-25008 {}} {130 0 0 0-25007 {}} {130 0 0 0-25006 {}} {130 0 0 0-25005 {}} {130 0 0 0-25004 {}} {130 0 0 0-25002 {}} {130 0 0 0-25001 {}} {130 0 0 0-25000 {}} {130 0 0 0-24999 {}} {130 0 0 0-24998 {}} {130 0 0 0-24997 {}} {130 0 0 0-24996 {}} {130 0 0 0-24995 {}} {130 0 0 0-24994 {}} {130 0 0 0-24993 {}} {130 0 0 0-24992 {}} {130 0 0 0-24991 {}} {130 0 0 0-24990 {}} {130 0 0 0-24989 {}} {130 0 0 0-24988 {}} {130 0 0 0-24987 {}} {130 0 0 0-24986 {}} {130 0 0 0-24985 {}} {130 0 0 0-24984 {}}} SUCCS {{129 0 0 0-25024 {}}} CYCLES {}}
set a(0-25024) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#12.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24251 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-25024 {}} {129 0 0 0-25023 {}} {258 0 0 0-25021 {}} {256 0 0 0-25019 {}} {256 0 0 0-24996 {}} {256 0 0 0-24984 {}}} SUCCS {{774 0 0 0-24984 {}} {774 0 0 0-24996 {}} {774 0 0 0-25019 {}} {772 0 0 0-25024 {}}} CYCLES {}}
set a(0-24251) {CHI {0-24984 0-24985 0-24986 0-24987 0-24988 0-24989 0-24990 0-24991 0-24992 0-24993 0-24994 0-24995 0-24996 0-24997 0-24998 0-24999 0-25000 0-25001 0-25002 0-25003 0-25004 0-25005 0-25006 0-25007 0-25008 0-25009 0-25010 0-25011 0-25012 0-25013 0-25014 0-25015 0-25016 0-25017 0-25018 0-25019 0-25020 0-25021 0-25022 0-25023 0-25024} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-12:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-800 LOC {14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-24983 {}} {258 0 0 0-24982 {}} {258 0 0 0-24981 {}} {130 0 0 0-24980 {}} {130 0 0 0-24979 {}} {130 0 0 0-24978 {}} {130 0 0 0-24977 {}} {64 0 0 0-24976 {}} {64 0 0 0-24250 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-24983 {}} {131 0 0 0-25025 {}} {130 0 0 0-25026 {}} {130 0 0 0-25027 {}} {130 0 0 0-25028 {}} {130 0 0 0-25029 {}} {130 0 0 0-25030 {}} {130 0 0 0-25031 {}} {130 0 0 0-25032 {}} {130 0 0 0-25033 {}} {130 0 0 0-25034 {}} {64 0 0 0-24252 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25025) {AREA_SCORE {} NAME COMP_LOOP-13:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-801 LOC {14 1.0 15 0.86125 15 0.86125 15 0.86125} PREDS {{131 0 0 0-24251 {}}} SUCCS {{259 0 0 0-25026 {}} {130 0 0 0-25034 {}}} CYCLES {}}
set a(0-25026) {AREA_SCORE {} NAME COMP_LOOP-13:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-802 LOC {14 1.0 15 0.86125 15 0.86125 15 0.86125} PREDS {{259 0 0 0-25025 {}} {130 0 0 0-24251 {}}} SUCCS {{259 0 0 0-25027 {}} {130 0 0 0-25034 {}}} CYCLES {}}
set a(0-25027) {AREA_SCORE {} NAME COMP_LOOP-13:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-803 LOC {14 1.0 15 0.86125 15 0.86125 15 0.86125} PREDS {{259 0 0 0-25026 {}} {130 0 0 0-24251 {}}} SUCCS {{258 0 0 0-25031 {}} {130 0 0 0-25034 {}}} CYCLES {}}
set a(0-25028) {AREA_SCORE {} NAME COMP_LOOP:k:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-804 LOC {14 1.0 15 0.0 15 0.0 15 0.0 15 0.86125} PREDS {{130 0 0 0-24251 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25029 {}} {130 0 0 0-25034 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25029) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#48 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-805 LOC {14 1.0 15 0.0 15 0.0 15 0.86125} PREDS {{259 0 0 0-25028 {}} {130 0 0 0-24251 {}}} SUCCS {{259 0 0 0-25030 {}} {130 0 0 0-25034 {}}} CYCLES {}}
set a(0-25030) {AREA_SCORE {} NAME COMP_LOOP:conc#36 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-806 LOC {14 1.0 15 0.86125 15 0.86125 15 0.86125} PREDS {{259 0 0 0-25029 {}} {130 0 0 0-24251 {}}} SUCCS {{259 0 0 0-25031 {}} {130 0 0 0-25034 {}}} CYCLES {}}
set a(0-25031) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-13:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-807 LOC {15 0.0 15 0.86125 15 0.86125 15 0.999999875 15 0.999999875} PREDS {{259 0 0 0-25030 {}} {258 0 0 0-25027 {}} {130 0 0 0-24251 {}}} SUCCS {{259 0 0 0-25032 {}} {130 0 0 0-25034 {}}} CYCLES {}}
set a(0-25032) {AREA_SCORE {} NAME COMP_LOOP-13:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-808 LOC {15 0.13874999999999998 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-25031 {}} {130 0 0 0-24251 {}}} SUCCS {{259 0 0 0-25033 {}} {130 0 0 0-25034 {}}} CYCLES {}}
set a(0-25033) {AREA_SCORE {} NAME COMP_LOOP-13:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-809 LOC {15 0.13874999999999998 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-25032 {}} {130 0 0 0-24251 {}}} SUCCS {{259 0 0 0-25034 {}}} CYCLES {}}
set a(0-25034) {AREA_SCORE {} NAME COMP_LOOP-13:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-810 LOC {15 0.13874999999999998 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-25033 {}} {130 0 0 0-25032 {}} {130 0 0 0-25031 {}} {130 0 0 0-25030 {}} {130 0 0 0-25029 {}} {130 0 0 0-25028 {}} {130 0 0 0-25027 {}} {130 0 0 0-25026 {}} {130 0 0 0-25025 {}} {130 0 0 0-24251 {}}} SUCCS {{128 0 0 0-25043 {}} {64 0 0 0-24252 {}}} CYCLES {}}
set a(0-25035) {AREA_SCORE {} NAME COMP_LOOP:k:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-811 LOC {0 1.0 13 0.0 13 0.0 13 0.0 13 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25036 {}} {130 0 0 0-24252 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25036) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#49 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-812 LOC {0 1.0 13 0.0 13 0.0 13 0.51615785} PREDS {{259 0 0 0-25035 {}}} SUCCS {{259 0 0 0-25037 {}} {130 0 0 0-24252 {}}} CYCLES {}}
set a(0-25037) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#12 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-813 LOC {0 1.0 13 0.51615785 13 0.51615785 13 0.51615785} PREDS {{259 0 0 0-25036 {}}} SUCCS {{259 0 0 0-25038 {}} {130 0 0 0-24252 {}}} CYCLES {}}
set a(0-25038) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-13:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-814 LOC {1 0.18687499999999999 13 0.51615785 13 0.51615785 13 0.9999998935000001 13 0.9999998935000001} PREDS {{259 0 0 0-25037 {}} {258 0 0 0-24537 {}}} SUCCS {{259 0 0 0-25039 {}} {258 0 0 0-25041 {}} {130 0 0 0-24252 {}}} CYCLES {}}
set a(0-25039) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#68 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-815 LOC {1 0.67071715 14 0.46875 14 0.46875 14 0.46875} PREDS {{259 0 0 0-25038 {}}} SUCCS {{259 0 3.750 0-25040 {}} {130 0 0 0-24252 {}}} CYCLES {}}
set a(0-25040) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-816 LOC {2 1.0 14 0.95 14 1.0 15 0.2999998749999999 15 0.2999998749999999} PREDS {{259 0 3.750 0-25039 {}}} SUCCS {{258 0 0 0-24252 {}}} CYCLES {}}
set a(0-25041) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#6 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-817 LOC {1 0.67071715 14 0.46875 14 0.46875 14 0.46875} PREDS {{258 0 0 0-25038 {}}} SUCCS {{259 0 3.750 0-25042 {}} {130 0 0 0-24252 {}}} CYCLES {}}
set a(0-25042) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-818 LOC {2 1.0 14 0.95 14 1.0 15 0.2999998749999999 15 0.2999998749999999} PREDS {{259 0 3.750 0-25041 {}}} SUCCS {{258 0 0 0-24252 {}}} CYCLES {}}
set a(0-25043) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-819 LOC {15 0.0 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{128 0 0 0-25034 {}} {772 0 0 0-24252 {}}} SUCCS {{259 0 0 0-24252 {}}} CYCLES {}}
set a(0-25044) {AREA_SCORE {} NAME VEC_LOOP:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-820 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{774 0 0 0-25090 {}}} SUCCS {{259 0 0 0-25045 {}} {130 0 0 0-25089 {}} {256 0 0 0-25090 {}}} CYCLES {}}
set a(0-25045) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#13)(13-2) TYPE READSLICE PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-821 LOC {0 1.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{259 0 0 0-25044 {}}} SUCCS {{258 0 0 0-25049 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25046) {AREA_SCORE {} NAME COMP_LOOP:k:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-822 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {} SUCCS {{259 0 0 0-25047 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25047) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#50 TYPE READSLICE PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-823 LOC {0 1.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{259 0 0 0-25046 {}}} SUCCS {{259 0 0 0-25048 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25048) {AREA_SCORE {} NAME VEC_LOOP:conc#24 TYPE CONCATENATE PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-824 LOC {0 1.0 1 0.866875 1 0.866875 2 0.24187504999999998} PREDS {{259 0 0 0-25047 {}}} SUCCS {{259 0 0 0-25049 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25049) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 2 NAME VEC_LOOP:acc#16 TYPE ACCU DELAY {1.07 ns} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-825 LOC {1 0.0 1 0.866875 1 0.866875 1 0.999999875 2 0.374999925} PREDS {{259 0 0 0-25048 {}} {258 0 0 0-25045 {}}} SUCCS {{258 0 0 0-25052 {}} {258 0 0 0-25070 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25050) {AREA_SCORE {} NAME VEC_LOOP:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-826 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-25090 {}}} SUCCS {{259 0 0 0-25051 {}} {130 0 0 0-25089 {}} {256 0 0 0-25090 {}}} CYCLES {}}
set a(0-25051) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#13)(1-0)#1 TYPE READSLICE PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-827 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-25050 {}}} SUCCS {{259 0 0 0-25052 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25052) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-828 LOC {1 0.133125 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-25051 {}} {258 0 0 0-25049 {}}} SUCCS {{259 0 4.500 0-25053 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25053) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-829 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25052 {}} {774 0 4.500 0-25084 {}} {774 0 4.500 0-25071 {}}} SUCCS {{258 0 0 0-25063 {}} {256 0 0 0-25071 {}} {258 0 0 0-25073 {}} {256 0 0 0-25084 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25054) {AREA_SCORE {} NAME COMP_LOOP:k:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-830 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25055 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25055) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#51 TYPE READSLICE PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-831 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-25054 {}}} SUCCS {{259 0 0 0-25056 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25056) {AREA_SCORE {} NAME VEC_LOOP:conc#25 TYPE CONCATENATE PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-832 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-25055 {}}} SUCCS {{258 0 0 0-25058 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25057) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-833 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25058 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25058) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#38 TYPE ACCU DELAY {1.09 ns} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-834 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-25057 {}} {258 0 0 0-25056 {}}} SUCCS {{258 0 0 0-25061 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25059) {AREA_SCORE {} NAME VEC_LOOP:j:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-835 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25090 {}}} SUCCS {{259 0 0 0-25060 {}} {130 0 0 0-25089 {}} {256 0 0 0-25090 {}}} CYCLES {}}
set a(0-25060) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-836 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25059 {}}} SUCCS {{259 0 0 0-25061 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25061) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-13:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-837 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-25060 {}} {258 0 0 0-25058 {}}} SUCCS {{259 0 4.500 0-25062 {}} {258 0 4.500 0-25084 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25062) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-838 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25061 {}} {774 0 4.500 0-25084 {}} {774 0 4.500 0-25071 {}}} SUCCS {{259 0 0 0-25063 {}} {256 0 0 0-25071 {}} {258 0 0 0-25072 {}} {256 0 0 0-25084 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25063) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-13:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-839 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-25062 {}} {258 0 0 0-25053 {}}} SUCCS {{259 0 0 0-25064 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25064) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.base TYPE {C-CORE PORT} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-840 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-25063 {}} {128 0 0 0-25066 {}}} SUCCS {{258 0 0 0-25066 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25065) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.m TYPE {C-CORE PORT} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-841 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-25066 {}}} SUCCS {{259 0 0 0-25066 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25066) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-13:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-842 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-25065 {}} {258 0 0 0-25064 {}}} SUCCS {{128 0 0 0-25064 {}} {128 0 0 0-25065 {}} {259 0 0 0-25067 {}}} CYCLES {}}
set a(0-25067) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.return TYPE {C-CORE PORT} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-843 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25066 {}}} SUCCS {{258 0 4.500 0-25071 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25068) {AREA_SCORE {} NAME VEC_LOOP:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-844 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-25090 {}}} SUCCS {{259 0 0 0-25069 {}} {130 0 0 0-25089 {}} {256 0 0 0-25090 {}}} CYCLES {}}
set a(0-25069) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#13)(1-0) TYPE READSLICE PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-845 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-25068 {}}} SUCCS {{259 0 0 0-25070 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25070) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-846 LOC {1 0.133125 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25069 {}} {258 0 0 0-25049 {}}} SUCCS {{259 0 4.500 0-25071 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25071) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#24 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-847 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-25071 {}} {259 0 4.500 0-25070 {}} {258 0 4.500 0-25067 {}} {256 0 0 0-25062 {}} {256 0 0 0-25053 {}} {774 0 0 0-25084 {}}} SUCCS {{774 0 4.500 0-25053 {}} {774 0 4.500 0-25062 {}} {774 0 0 0-25071 {}} {258 0 0 0-25084 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25072) {AREA_SCORE {} NAME COMP_LOOP-13:factor2:not TYPE NOT PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-848 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-25062 {}}} SUCCS {{259 0 0 0-25073 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25073) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-13:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-849 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-25072 {}} {258 0 0 0-25053 {}}} SUCCS {{259 0 0 0-25074 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25074) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-850 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-25073 {}} {128 0 0 0-25076 {}}} SUCCS {{258 0 0 0-25076 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25075) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-851 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-25076 {}}} SUCCS {{259 0 0 0-25076 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25076) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-13:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-852 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-25075 {}} {258 0 0 0-25074 {}}} SUCCS {{128 0 0 0-25074 {}} {128 0 0 0-25075 {}} {259 0 0 0-25077 {}}} CYCLES {}}
set a(0-25077) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-853 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25076 {}}} SUCCS {{259 0 0 0-25078 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25078) {AREA_SCORE {} NAME COMP_LOOP-13:mult.x TYPE {C-CORE PORT} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-854 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25077 {}} {128 0 0 0-25082 {}}} SUCCS {{258 0 0 0-25082 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25079) {AREA_SCORE {} NAME COMP_LOOP-13:mult.y TYPE {C-CORE PORT} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-855 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25082 {}}} SUCCS {{258 0 0 0-25082 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25080) {AREA_SCORE {} NAME COMP_LOOP-13:mult.y_ TYPE {C-CORE PORT} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-856 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25082 {}}} SUCCS {{258 0 0 0-25082 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25081) {AREA_SCORE {} NAME COMP_LOOP-13:mult.p TYPE {C-CORE PORT} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-857 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25082 {}}} SUCCS {{259 0 0 0-25082 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25082) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-13:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-858 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-25081 {}} {258 0 0 0-25080 {}} {258 0 0 0-25079 {}} {258 0 0 0-25078 {}}} SUCCS {{128 0 0 0-25078 {}} {128 0 0 0-25079 {}} {128 0 0 0-25080 {}} {128 0 0 0-25081 {}} {259 0 0 0-25083 {}}} CYCLES {}}
set a(0-25083) {AREA_SCORE {} NAME COMP_LOOP-13:mult.return TYPE {C-CORE PORT} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-859 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-25082 {}}} SUCCS {{259 0 4.500 0-25084 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25084) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#25 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-860 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-25084 {}} {259 0 4.500 0-25083 {}} {258 0 0 0-25071 {}} {256 0 0 0-25062 {}} {258 0 4.500 0-25061 {}} {256 0 0 0-25053 {}}} SUCCS {{774 0 4.500 0-25053 {}} {774 0 4.500 0-25062 {}} {774 0 0 0-25071 {}} {774 0 0 0-25084 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25085) {AREA_SCORE {} NAME VEC_LOOP:j:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-861 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-25090 {}}} SUCCS {{259 0 0 0-25086 {}} {130 0 0 0-25089 {}} {256 0 0 0-25090 {}}} CYCLES {}}
set a(0-25086) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-862 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-25085 {}}} SUCCS {{259 0 0 0-25087 {}} {130 0 0 0-25089 {}}} CYCLES {}}
set a(0-25087) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-13:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-863 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-25086 {}}} SUCCS {{259 0 0 0-25088 {}} {130 0 0 0-25089 {}} {258 0 0 0-25090 {}}} CYCLES {}}
set a(0-25088) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-864 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25087 {}}} SUCCS {{259 0 0 0-25089 {}}} CYCLES {}}
set a(0-25089) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24252 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-865 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25088 {}} {130 0 0 0-25087 {}} {130 0 0 0-25086 {}} {130 0 0 0-25085 {}} {130 0 0 0-25084 {}} {130 0 0 0-25083 {}} {130 0 0 0-25081 {}} {130 0 0 0-25080 {}} {130 0 0 0-25079 {}} {130 0 0 0-25078 {}} {130 0 0 0-25077 {}} {130 0 0 0-25075 {}} {130 0 0 0-25074 {}} {130 0 0 0-25073 {}} {130 0 0 0-25072 {}} {130 0 0 0-25071 {}} {130 0 0 0-25070 {}} {130 0 0 0-25069 {}} {130 0 0 0-25068 {}} {130 0 0 0-25067 {}} {130 0 0 0-25065 {}} {130 0 0 0-25064 {}} {130 0 0 0-25063 {}} {130 0 0 0-25062 {}} {130 0 0 0-25061 {}} {130 0 0 0-25060 {}} {130 0 0 0-25059 {}} {130 0 0 0-25058 {}} {130 0 0 0-25057 {}} {130 0 0 0-25056 {}} {130 0 0 0-25055 {}} {130 0 0 0-25054 {}} {130 0 0 0-25053 {}} {130 0 0 0-25052 {}} {130 0 0 0-25051 {}} {130 0 0 0-25050 {}} {130 0 0 0-25049 {}} {130 0 0 0-25048 {}} {130 0 0 0-25047 {}} {130 0 0 0-25046 {}} {130 0 0 0-25045 {}} {130 0 0 0-25044 {}}} SUCCS {{129 0 0 0-25090 {}}} CYCLES {}}
set a(0-25090) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#13.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24252 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-25090 {}} {129 0 0 0-25089 {}} {258 0 0 0-25087 {}} {256 0 0 0-25085 {}} {256 0 0 0-25068 {}} {256 0 0 0-25059 {}} {256 0 0 0-25050 {}} {256 0 0 0-25044 {}}} SUCCS {{774 0 0 0-25044 {}} {774 0 0 0-25050 {}} {774 0 0 0-25059 {}} {774 0 0 0-25068 {}} {774 0 0 0-25085 {}} {772 0 0 0-25090 {}}} CYCLES {}}
set a(0-24252) {CHI {0-25044 0-25045 0-25046 0-25047 0-25048 0-25049 0-25050 0-25051 0-25052 0-25053 0-25054 0-25055 0-25056 0-25057 0-25058 0-25059 0-25060 0-25061 0-25062 0-25063 0-25064 0-25065 0-25066 0-25067 0-25068 0-25069 0-25070 0-25071 0-25072 0-25073 0-25074 0-25075 0-25076 0-25077 0-25078 0-25079 0-25080 0-25081 0-25082 0-25083 0-25084 0-25085 0-25086 0-25087 0-25088 0-25089 0-25090} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-13:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-866 LOC {15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-25043 {}} {258 0 0 0-25042 {}} {130 0 0 0-25041 {}} {258 0 0 0-25040 {}} {130 0 0 0-25039 {}} {130 0 0 0-25038 {}} {130 0 0 0-25037 {}} {130 0 0 0-25036 {}} {130 0 0 0-25035 {}} {64 0 0 0-25034 {}} {64 0 0 0-24251 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-25043 {}} {131 0 0 0-25091 {}} {130 0 0 0-25092 {}} {130 0 0 0-25093 {}} {130 0 0 0-25094 {}} {130 0 0 0-25095 {}} {130 0 0 0-25096 {}} {130 0 0 0-25097 {}} {130 0 0 0-25098 {}} {130 0 0 0-25099 {}} {130 0 0 0-25100 {}} {64 0 0 0-24253 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25091) {AREA_SCORE {} NAME COMP_LOOP-14:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-867 LOC {15 1.0 16 0.86125 16 0.86125 16 0.86125} PREDS {{131 0 0 0-24252 {}}} SUCCS {{259 0 0 0-25092 {}} {130 0 0 0-25100 {}}} CYCLES {}}
set a(0-25092) {AREA_SCORE {} NAME COMP_LOOP-14:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-868 LOC {15 1.0 16 0.86125 16 0.86125 16 0.86125} PREDS {{259 0 0 0-25091 {}} {130 0 0 0-24252 {}}} SUCCS {{259 0 0 0-25093 {}} {130 0 0 0-25100 {}}} CYCLES {}}
set a(0-25093) {AREA_SCORE {} NAME COMP_LOOP-14:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-869 LOC {15 1.0 16 0.86125 16 0.86125 16 0.86125} PREDS {{259 0 0 0-25092 {}} {130 0 0 0-24252 {}}} SUCCS {{258 0 0 0-25097 {}} {130 0 0 0-25100 {}}} CYCLES {}}
set a(0-25094) {AREA_SCORE {} NAME COMP_LOOP:k:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-870 LOC {15 1.0 16 0.0 16 0.0 16 0.0 16 0.86125} PREDS {{130 0 0 0-24252 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25095 {}} {130 0 0 0-25100 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25095) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#52 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-871 LOC {15 1.0 16 0.0 16 0.0 16 0.86125} PREDS {{259 0 0 0-25094 {}} {130 0 0 0-24252 {}}} SUCCS {{259 0 0 0-25096 {}} {130 0 0 0-25100 {}}} CYCLES {}}
set a(0-25096) {AREA_SCORE {} NAME COMP_LOOP:conc#39 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-872 LOC {15 1.0 16 0.86125 16 0.86125 16 0.86125} PREDS {{259 0 0 0-25095 {}} {130 0 0 0-24252 {}}} SUCCS {{259 0 0 0-25097 {}} {130 0 0 0-25100 {}}} CYCLES {}}
set a(0-25097) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-14:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-873 LOC {16 0.0 16 0.86125 16 0.86125 16 0.999999875 16 0.999999875} PREDS {{259 0 0 0-25096 {}} {258 0 0 0-25093 {}} {130 0 0 0-24252 {}}} SUCCS {{259 0 0 0-25098 {}} {130 0 0 0-25100 {}}} CYCLES {}}
set a(0-25098) {AREA_SCORE {} NAME COMP_LOOP-14:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-874 LOC {16 0.13874999999999998 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-25097 {}} {130 0 0 0-24252 {}}} SUCCS {{259 0 0 0-25099 {}} {130 0 0 0-25100 {}}} CYCLES {}}
set a(0-25099) {AREA_SCORE {} NAME COMP_LOOP-14:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-875 LOC {16 0.13874999999999998 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-25098 {}} {130 0 0 0-24252 {}}} SUCCS {{259 0 0 0-25100 {}}} CYCLES {}}
set a(0-25100) {AREA_SCORE {} NAME COMP_LOOP-14:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-876 LOC {16 0.13874999999999998 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-25099 {}} {130 0 0 0-25098 {}} {130 0 0 0-25097 {}} {130 0 0 0-25096 {}} {130 0 0 0-25095 {}} {130 0 0 0-25094 {}} {130 0 0 0-25093 {}} {130 0 0 0-25092 {}} {130 0 0 0-25091 {}} {130 0 0 0-24252 {}}} SUCCS {{128 0 0 0-25107 {}} {64 0 0 0-24253 {}}} CYCLES {}}
set a(0-25101) {AREA_SCORE {} NAME COMP_LOOP:k:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-877 LOC {0 1.0 14 0.0 14 0.0 14 0.0 14 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25102 {}} {130 0 0 0-24253 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25102) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#53 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-878 LOC {0 1.0 14 0.0 14 0.0 14 0.51615785} PREDS {{259 0 0 0-25101 {}}} SUCCS {{259 0 0 0-25103 {}} {130 0 0 0-24253 {}}} CYCLES {}}
set a(0-25103) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#13 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-879 LOC {0 1.0 14 0.51615785 14 0.51615785 14 0.51615785} PREDS {{259 0 0 0-25102 {}}} SUCCS {{259 0 0 0-25104 {}} {130 0 0 0-24253 {}}} CYCLES {}}
set a(0-25104) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-14:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-880 LOC {1 0.18687499999999999 14 0.51615785 14 0.51615785 14 0.9999998935000001 14 0.9999998935000001} PREDS {{259 0 0 0-25103 {}} {258 0 0 0-24353 {}}} SUCCS {{259 0 3.750 0-25105 {}} {258 0 3.750 0-25106 {}} {130 0 0 0-24253 {}}} CYCLES {}}
set a(0-25105) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-881 LOC {2 1.0 15 0.95 15 1.0 16 0.2999998749999999 16 0.2999998749999999} PREDS {{259 0 3.750 0-25104 {}}} SUCCS {{258 0 0 0-24253 {}}} CYCLES {}}
set a(0-25106) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-882 LOC {2 1.0 15 0.95 15 1.0 16 0.2999998749999999 16 0.2999998749999999} PREDS {{258 0 3.750 0-25104 {}}} SUCCS {{258 0 0 0-24253 {}}} CYCLES {}}
set a(0-25107) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-883 LOC {16 0.0 16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{128 0 0 0-25100 {}} {772 0 0 0-24253 {}}} SUCCS {{259 0 0 0-24253 {}}} CYCLES {}}
set a(0-25108) {AREA_SCORE {} NAME VEC_LOOP:j:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-884 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25148 {}}} SUCCS {{259 0 0 0-25109 {}} {130 0 0 0-25147 {}} {256 0 0 0-25148 {}}} CYCLES {}}
set a(0-25109) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-885 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25108 {}}} SUCCS {{258 0 0 0-25113 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25110) {AREA_SCORE {} NAME COMP_LOOP:k:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-886 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-25111 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25111) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#54 TYPE READSLICE PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-887 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25110 {}}} SUCCS {{259 0 0 0-25112 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25112) {AREA_SCORE {} NAME VEC_LOOP:conc#26 TYPE CONCATENATE PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-888 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-25111 {}}} SUCCS {{259 0 0 0-25113 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25113) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-889 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-25112 {}} {258 0 0 0-25109 {}}} SUCCS {{259 0 4.500 0-25114 {}} {258 0 4.500 0-25129 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25114) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-890 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25113 {}} {774 0 4.500 0-25142 {}} {774 0 4.500 0-25129 {}}} SUCCS {{258 0 0 0-25124 {}} {256 0 0 0-25129 {}} {258 0 0 0-25131 {}} {256 0 0 0-25142 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25115) {AREA_SCORE {} NAME COMP_LOOP:k:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-891 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25116 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25116) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#55 TYPE READSLICE PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-892 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-25115 {}}} SUCCS {{259 0 0 0-25117 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25117) {AREA_SCORE {} NAME VEC_LOOP:conc#27 TYPE CONCATENATE PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-893 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-25116 {}}} SUCCS {{258 0 0 0-25119 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25118) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-894 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25119 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25119) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#39 TYPE ACCU DELAY {1.09 ns} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-895 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-25118 {}} {258 0 0 0-25117 {}}} SUCCS {{258 0 0 0-25122 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25120) {AREA_SCORE {} NAME VEC_LOOP:j:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-896 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25148 {}}} SUCCS {{259 0 0 0-25121 {}} {130 0 0 0-25147 {}} {256 0 0 0-25148 {}}} CYCLES {}}
set a(0-25121) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-897 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25120 {}}} SUCCS {{259 0 0 0-25122 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25122) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-898 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-25121 {}} {258 0 0 0-25119 {}}} SUCCS {{259 0 4.500 0-25123 {}} {258 0 4.500 0-25142 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25123) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-899 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25122 {}} {774 0 4.500 0-25142 {}} {774 0 4.500 0-25129 {}}} SUCCS {{259 0 0 0-25124 {}} {256 0 0 0-25129 {}} {258 0 0 0-25130 {}} {256 0 0 0-25142 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25124) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-14:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-900 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-25123 {}} {258 0 0 0-25114 {}}} SUCCS {{259 0 0 0-25125 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25125) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.base TYPE {C-CORE PORT} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-901 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-25124 {}} {128 0 0 0-25127 {}}} SUCCS {{258 0 0 0-25127 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25126) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.m TYPE {C-CORE PORT} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-902 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-25127 {}}} SUCCS {{259 0 0 0-25127 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25127) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-14:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-903 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-25126 {}} {258 0 0 0-25125 {}}} SUCCS {{128 0 0 0-25125 {}} {128 0 0 0-25126 {}} {259 0 0 0-25128 {}}} CYCLES {}}
set a(0-25128) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.return TYPE {C-CORE PORT} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-904 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25127 {}}} SUCCS {{259 0 4.500 0-25129 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25129) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#26 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-905 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-25129 {}} {259 0 4.500 0-25128 {}} {256 0 0 0-25123 {}} {256 0 0 0-25114 {}} {258 0 4.500 0-25113 {}} {774 0 0 0-25142 {}}} SUCCS {{774 0 4.500 0-25114 {}} {774 0 4.500 0-25123 {}} {774 0 0 0-25129 {}} {258 0 0 0-25142 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25130) {AREA_SCORE {} NAME COMP_LOOP-14:factor2:not TYPE NOT PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-906 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-25123 {}}} SUCCS {{259 0 0 0-25131 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25131) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-14:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-907 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-25130 {}} {258 0 0 0-25114 {}}} SUCCS {{259 0 0 0-25132 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25132) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-908 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-25131 {}} {128 0 0 0-25134 {}}} SUCCS {{258 0 0 0-25134 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25133) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-909 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-25134 {}}} SUCCS {{259 0 0 0-25134 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25134) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-14:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-910 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-25133 {}} {258 0 0 0-25132 {}}} SUCCS {{128 0 0 0-25132 {}} {128 0 0 0-25133 {}} {259 0 0 0-25135 {}}} CYCLES {}}
set a(0-25135) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-911 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25134 {}}} SUCCS {{259 0 0 0-25136 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25136) {AREA_SCORE {} NAME COMP_LOOP-14:mult.x TYPE {C-CORE PORT} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-912 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25135 {}} {128 0 0 0-25140 {}}} SUCCS {{258 0 0 0-25140 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25137) {AREA_SCORE {} NAME COMP_LOOP-14:mult.y TYPE {C-CORE PORT} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-913 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25140 {}}} SUCCS {{258 0 0 0-25140 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25138) {AREA_SCORE {} NAME COMP_LOOP-14:mult.y_ TYPE {C-CORE PORT} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-914 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25140 {}}} SUCCS {{258 0 0 0-25140 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25139) {AREA_SCORE {} NAME COMP_LOOP-14:mult.p TYPE {C-CORE PORT} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-915 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25140 {}}} SUCCS {{259 0 0 0-25140 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25140) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-14:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-916 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-25139 {}} {258 0 0 0-25138 {}} {258 0 0 0-25137 {}} {258 0 0 0-25136 {}}} SUCCS {{128 0 0 0-25136 {}} {128 0 0 0-25137 {}} {128 0 0 0-25138 {}} {128 0 0 0-25139 {}} {259 0 0 0-25141 {}}} CYCLES {}}
set a(0-25141) {AREA_SCORE {} NAME COMP_LOOP-14:mult.return TYPE {C-CORE PORT} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-917 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-25140 {}}} SUCCS {{259 0 4.500 0-25142 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25142) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#27 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-918 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-25142 {}} {259 0 4.500 0-25141 {}} {258 0 0 0-25129 {}} {256 0 0 0-25123 {}} {258 0 4.500 0-25122 {}} {256 0 0 0-25114 {}}} SUCCS {{774 0 4.500 0-25114 {}} {774 0 4.500 0-25123 {}} {774 0 0 0-25129 {}} {774 0 0 0-25142 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25143) {AREA_SCORE {} NAME VEC_LOOP:j:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-919 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-25148 {}}} SUCCS {{259 0 0 0-25144 {}} {130 0 0 0-25147 {}} {256 0 0 0-25148 {}}} CYCLES {}}
set a(0-25144) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-920 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-25143 {}}} SUCCS {{259 0 0 0-25145 {}} {130 0 0 0-25147 {}}} CYCLES {}}
set a(0-25145) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-14:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-921 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-25144 {}}} SUCCS {{259 0 0 0-25146 {}} {130 0 0 0-25147 {}} {258 0 0 0-25148 {}}} CYCLES {}}
set a(0-25146) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-922 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25145 {}}} SUCCS {{259 0 0 0-25147 {}}} CYCLES {}}
set a(0-25147) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24253 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-923 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25146 {}} {130 0 0 0-25145 {}} {130 0 0 0-25144 {}} {130 0 0 0-25143 {}} {130 0 0 0-25142 {}} {130 0 0 0-25141 {}} {130 0 0 0-25139 {}} {130 0 0 0-25138 {}} {130 0 0 0-25137 {}} {130 0 0 0-25136 {}} {130 0 0 0-25135 {}} {130 0 0 0-25133 {}} {130 0 0 0-25132 {}} {130 0 0 0-25131 {}} {130 0 0 0-25130 {}} {130 0 0 0-25129 {}} {130 0 0 0-25128 {}} {130 0 0 0-25126 {}} {130 0 0 0-25125 {}} {130 0 0 0-25124 {}} {130 0 0 0-25123 {}} {130 0 0 0-25122 {}} {130 0 0 0-25121 {}} {130 0 0 0-25120 {}} {130 0 0 0-25119 {}} {130 0 0 0-25118 {}} {130 0 0 0-25117 {}} {130 0 0 0-25116 {}} {130 0 0 0-25115 {}} {130 0 0 0-25114 {}} {130 0 0 0-25113 {}} {130 0 0 0-25112 {}} {130 0 0 0-25111 {}} {130 0 0 0-25110 {}} {130 0 0 0-25109 {}} {130 0 0 0-25108 {}}} SUCCS {{129 0 0 0-25148 {}}} CYCLES {}}
set a(0-25148) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#14.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24253 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-25148 {}} {129 0 0 0-25147 {}} {258 0 0 0-25145 {}} {256 0 0 0-25143 {}} {256 0 0 0-25120 {}} {256 0 0 0-25108 {}}} SUCCS {{774 0 0 0-25108 {}} {774 0 0 0-25120 {}} {774 0 0 0-25143 {}} {772 0 0 0-25148 {}}} CYCLES {}}
set a(0-24253) {CHI {0-25108 0-25109 0-25110 0-25111 0-25112 0-25113 0-25114 0-25115 0-25116 0-25117 0-25118 0-25119 0-25120 0-25121 0-25122 0-25123 0-25124 0-25125 0-25126 0-25127 0-25128 0-25129 0-25130 0-25131 0-25132 0-25133 0-25134 0-25135 0-25136 0-25137 0-25138 0-25139 0-25140 0-25141 0-25142 0-25143 0-25144 0-25145 0-25146 0-25147 0-25148} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-14:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-924 LOC {16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-25107 {}} {258 0 0 0-25106 {}} {258 0 0 0-25105 {}} {130 0 0 0-25104 {}} {130 0 0 0-25103 {}} {130 0 0 0-25102 {}} {130 0 0 0-25101 {}} {64 0 0 0-25100 {}} {64 0 0 0-24252 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-25107 {}} {131 0 0 0-25149 {}} {130 0 0 0-25150 {}} {130 0 0 0-25151 {}} {130 0 0 0-25152 {}} {130 0 0 0-25153 {}} {130 0 0 0-25154 {}} {130 0 0 0-25155 {}} {130 0 0 0-25156 {}} {130 0 0 0-25157 {}} {130 0 0 0-25158 {}} {64 0 0 0-24254 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25149) {AREA_SCORE {} NAME COMP_LOOP-15:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-925 LOC {16 1.0 17 0.86125 17 0.86125 17 0.86125} PREDS {{131 0 0 0-24253 {}}} SUCCS {{259 0 0 0-25150 {}} {130 0 0 0-25158 {}}} CYCLES {}}
set a(0-25150) {AREA_SCORE {} NAME COMP_LOOP-15:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-926 LOC {16 1.0 17 0.86125 17 0.86125 17 0.86125} PREDS {{259 0 0 0-25149 {}} {130 0 0 0-24253 {}}} SUCCS {{259 0 0 0-25151 {}} {130 0 0 0-25158 {}}} CYCLES {}}
set a(0-25151) {AREA_SCORE {} NAME COMP_LOOP-15:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-927 LOC {16 1.0 17 0.86125 17 0.86125 17 0.86125} PREDS {{259 0 0 0-25150 {}} {130 0 0 0-24253 {}}} SUCCS {{258 0 0 0-25155 {}} {130 0 0 0-25158 {}}} CYCLES {}}
set a(0-25152) {AREA_SCORE {} NAME COMP_LOOP:k:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-928 LOC {16 1.0 17 0.0 17 0.0 17 0.0 17 0.86125} PREDS {{130 0 0 0-24253 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25153 {}} {130 0 0 0-25158 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25153) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#56 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-929 LOC {16 1.0 17 0.0 17 0.0 17 0.86125} PREDS {{259 0 0 0-25152 {}} {130 0 0 0-24253 {}}} SUCCS {{259 0 0 0-25154 {}} {130 0 0 0-25158 {}}} CYCLES {}}
set a(0-25154) {AREA_SCORE {} NAME COMP_LOOP:conc#42 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-930 LOC {16 1.0 17 0.86125 17 0.86125 17 0.86125} PREDS {{259 0 0 0-25153 {}} {130 0 0 0-24253 {}}} SUCCS {{259 0 0 0-25155 {}} {130 0 0 0-25158 {}}} CYCLES {}}
set a(0-25155) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-15:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-931 LOC {17 0.0 17 0.86125 17 0.86125 17 0.999999875 17 0.999999875} PREDS {{259 0 0 0-25154 {}} {258 0 0 0-25151 {}} {130 0 0 0-24253 {}}} SUCCS {{259 0 0 0-25156 {}} {130 0 0 0-25158 {}}} CYCLES {}}
set a(0-25156) {AREA_SCORE {} NAME COMP_LOOP-15:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-932 LOC {17 0.13874999999999998 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-25155 {}} {130 0 0 0-24253 {}}} SUCCS {{259 0 0 0-25157 {}} {130 0 0 0-25158 {}}} CYCLES {}}
set a(0-25157) {AREA_SCORE {} NAME COMP_LOOP-15:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-933 LOC {17 0.13874999999999998 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-25156 {}} {130 0 0 0-24253 {}}} SUCCS {{259 0 0 0-25158 {}}} CYCLES {}}
set a(0-25158) {AREA_SCORE {} NAME COMP_LOOP-15:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-934 LOC {17 0.13874999999999998 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-25157 {}} {130 0 0 0-25156 {}} {130 0 0 0-25155 {}} {130 0 0 0-25154 {}} {130 0 0 0-25153 {}} {130 0 0 0-25152 {}} {130 0 0 0-25151 {}} {130 0 0 0-25150 {}} {130 0 0 0-25149 {}} {130 0 0 0-24253 {}}} SUCCS {{128 0 0 0-25167 {}} {64 0 0 0-24254 {}}} CYCLES {}}
set a(0-25159) {AREA_SCORE {} NAME COMP_LOOP:k:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-935 LOC {0 1.0 15 0.0 15 0.0 15 0.0 15 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25160 {}} {130 0 0 0-24254 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25160) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#57 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-936 LOC {0 1.0 15 0.0 15 0.0 15 0.51615785} PREDS {{259 0 0 0-25159 {}}} SUCCS {{259 0 0 0-25161 {}} {130 0 0 0-24254 {}}} CYCLES {}}
set a(0-25161) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#14 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-937 LOC {0 1.0 15 0.51615785 15 0.51615785 15 0.51615785} PREDS {{259 0 0 0-25160 {}}} SUCCS {{259 0 0 0-25162 {}} {130 0 0 0-24254 {}}} CYCLES {}}
set a(0-25162) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-15:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-938 LOC {1 0.18687499999999999 15 0.51615785 15 0.51615785 15 0.9999998935000001 15 0.9999998935000001} PREDS {{259 0 0 0-25161 {}} {258 0 0 0-24412 {}}} SUCCS {{259 0 0 0-25163 {}} {258 0 0 0-25165 {}} {130 0 0 0-24254 {}}} CYCLES {}}
set a(0-25163) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#69 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-939 LOC {1 0.67071715 16 0.46875 16 0.46875 16 0.46875} PREDS {{259 0 0 0-25162 {}}} SUCCS {{259 0 3.750 0-25164 {}} {130 0 0 0-24254 {}}} CYCLES {}}
set a(0-25164) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-940 LOC {2 1.0 16 0.95 16 1.0 17 0.2999998749999999 17 0.2999998749999999} PREDS {{259 0 3.750 0-25163 {}}} SUCCS {{258 0 0 0-24254 {}}} CYCLES {}}
set a(0-25165) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#7 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-941 LOC {1 0.67071715 16 0.46875 16 0.46875 16 0.46875} PREDS {{258 0 0 0-25162 {}}} SUCCS {{259 0 3.750 0-25166 {}} {130 0 0 0-24254 {}}} CYCLES {}}
set a(0-25166) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-942 LOC {2 1.0 16 0.95 16 1.0 17 0.2999998749999999 17 0.2999998749999999} PREDS {{259 0 3.750 0-25165 {}}} SUCCS {{258 0 0 0-24254 {}}} CYCLES {}}
set a(0-25167) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-943 LOC {17 0.0 17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{128 0 0 0-25158 {}} {772 0 0 0-24254 {}}} SUCCS {{259 0 0 0-24254 {}}} CYCLES {}}
set a(0-25168) {AREA_SCORE {} NAME VEC_LOOP:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-944 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {{774 0 0 0-25214 {}}} SUCCS {{259 0 0 0-25169 {}} {130 0 0 0-25213 {}} {256 0 0 0-25214 {}}} CYCLES {}}
set a(0-25169) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#15)(13-1) TYPE READSLICE PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-945 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-25168 {}}} SUCCS {{258 0 0 0-25173 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25170) {AREA_SCORE {} NAME COMP_LOOP:k:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-946 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {} SUCCS {{259 0 0 0-25171 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25171) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#58 TYPE READSLICE PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-947 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-25170 {}}} SUCCS {{259 0 0 0-25172 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25172) {AREA_SCORE {} NAME VEC_LOOP:conc#28 TYPE CONCATENATE PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-948 LOC {0 1.0 1 0.8650000499999999 1 0.8650000499999999 2 0.2400001} PREDS {{259 0 0 0-25171 {}}} SUCCS {{259 0 0 0-25173 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25173) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#17 TYPE ACCU DELAY {1.08 ns} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-949 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 2 0.374999975} PREDS {{259 0 0 0-25172 {}} {258 0 0 0-25169 {}}} SUCCS {{258 0 0 0-25176 {}} {258 0 0 0-25194 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25174) {AREA_SCORE {} NAME VEC_LOOP:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-950 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-25214 {}}} SUCCS {{259 0 0 0-25175 {}} {130 0 0 0-25213 {}} {256 0 0 0-25214 {}}} CYCLES {}}
set a(0-25175) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#15)(0)#1 TYPE READSLICE PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-951 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-25174 {}}} SUCCS {{259 0 0 0-25176 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25176) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-952 LOC {1 0.13499995 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-25175 {}} {258 0 0 0-25173 {}}} SUCCS {{259 0 4.500 0-25177 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25177) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-953 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25176 {}} {774 0 4.500 0-25208 {}} {774 0 4.500 0-25195 {}}} SUCCS {{258 0 0 0-25187 {}} {256 0 0 0-25195 {}} {258 0 0 0-25197 {}} {256 0 0 0-25208 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25178) {AREA_SCORE {} NAME COMP_LOOP:k:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-954 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25179 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25179) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#59 TYPE READSLICE PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-955 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-25178 {}}} SUCCS {{259 0 0 0-25180 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25180) {AREA_SCORE {} NAME VEC_LOOP:conc#29 TYPE CONCATENATE PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-956 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-25179 {}}} SUCCS {{258 0 0 0-25182 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25181) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-957 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25182 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25182) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#40 TYPE ACCU DELAY {1.09 ns} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-958 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-25181 {}} {258 0 0 0-25180 {}}} SUCCS {{258 0 0 0-25185 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25183) {AREA_SCORE {} NAME VEC_LOOP:j:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-959 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25214 {}}} SUCCS {{259 0 0 0-25184 {}} {130 0 0 0-25213 {}} {256 0 0 0-25214 {}}} CYCLES {}}
set a(0-25184) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-960 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25183 {}}} SUCCS {{259 0 0 0-25185 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25185) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-15:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-961 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-25184 {}} {258 0 0 0-25182 {}}} SUCCS {{259 0 4.500 0-25186 {}} {258 0 4.500 0-25208 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25186) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-962 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25185 {}} {774 0 4.500 0-25208 {}} {774 0 4.500 0-25195 {}}} SUCCS {{259 0 0 0-25187 {}} {256 0 0 0-25195 {}} {258 0 0 0-25196 {}} {256 0 0 0-25208 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25187) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-15:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-963 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-25186 {}} {258 0 0 0-25177 {}}} SUCCS {{259 0 0 0-25188 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25188) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.base TYPE {C-CORE PORT} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-964 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-25187 {}} {128 0 0 0-25190 {}}} SUCCS {{258 0 0 0-25190 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25189) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.m TYPE {C-CORE PORT} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-965 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-25190 {}}} SUCCS {{259 0 0 0-25190 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25190) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-15:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-966 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-25189 {}} {258 0 0 0-25188 {}}} SUCCS {{128 0 0 0-25188 {}} {128 0 0 0-25189 {}} {259 0 0 0-25191 {}}} CYCLES {}}
set a(0-25191) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.return TYPE {C-CORE PORT} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-967 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25190 {}}} SUCCS {{258 0 4.500 0-25195 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25192) {AREA_SCORE {} NAME VEC_LOOP:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-968 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-25214 {}}} SUCCS {{259 0 0 0-25193 {}} {130 0 0 0-25213 {}} {256 0 0 0-25214 {}}} CYCLES {}}
set a(0-25193) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#15)(0) TYPE READSLICE PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-969 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-25192 {}}} SUCCS {{259 0 0 0-25194 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25194) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-970 LOC {1 0.13499995 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25193 {}} {258 0 0 0-25173 {}}} SUCCS {{259 0 4.500 0-25195 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25195) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#28 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-971 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-25195 {}} {259 0 4.500 0-25194 {}} {258 0 4.500 0-25191 {}} {256 0 0 0-25186 {}} {256 0 0 0-25177 {}} {774 0 0 0-25208 {}}} SUCCS {{774 0 4.500 0-25177 {}} {774 0 4.500 0-25186 {}} {774 0 0 0-25195 {}} {258 0 0 0-25208 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25196) {AREA_SCORE {} NAME COMP_LOOP-15:factor2:not TYPE NOT PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-972 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-25186 {}}} SUCCS {{259 0 0 0-25197 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25197) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-15:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-973 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-25196 {}} {258 0 0 0-25177 {}}} SUCCS {{259 0 0 0-25198 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25198) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-974 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-25197 {}} {128 0 0 0-25200 {}}} SUCCS {{258 0 0 0-25200 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25199) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-975 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-25200 {}}} SUCCS {{259 0 0 0-25200 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25200) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-15:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-976 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-25199 {}} {258 0 0 0-25198 {}}} SUCCS {{128 0 0 0-25198 {}} {128 0 0 0-25199 {}} {259 0 0 0-25201 {}}} CYCLES {}}
set a(0-25201) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-977 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25200 {}}} SUCCS {{259 0 0 0-25202 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25202) {AREA_SCORE {} NAME COMP_LOOP-15:mult.x TYPE {C-CORE PORT} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-978 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25201 {}} {128 0 0 0-25206 {}}} SUCCS {{258 0 0 0-25206 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25203) {AREA_SCORE {} NAME COMP_LOOP-15:mult.y TYPE {C-CORE PORT} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-979 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25206 {}}} SUCCS {{258 0 0 0-25206 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25204) {AREA_SCORE {} NAME COMP_LOOP-15:mult.y_ TYPE {C-CORE PORT} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-980 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25206 {}}} SUCCS {{258 0 0 0-25206 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25205) {AREA_SCORE {} NAME COMP_LOOP-15:mult.p TYPE {C-CORE PORT} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-981 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25206 {}}} SUCCS {{259 0 0 0-25206 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25206) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-15:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-982 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-25205 {}} {258 0 0 0-25204 {}} {258 0 0 0-25203 {}} {258 0 0 0-25202 {}}} SUCCS {{128 0 0 0-25202 {}} {128 0 0 0-25203 {}} {128 0 0 0-25204 {}} {128 0 0 0-25205 {}} {259 0 0 0-25207 {}}} CYCLES {}}
set a(0-25207) {AREA_SCORE {} NAME COMP_LOOP-15:mult.return TYPE {C-CORE PORT} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-983 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-25206 {}}} SUCCS {{259 0 4.500 0-25208 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25208) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#29 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-984 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-25208 {}} {259 0 4.500 0-25207 {}} {258 0 0 0-25195 {}} {256 0 0 0-25186 {}} {258 0 4.500 0-25185 {}} {256 0 0 0-25177 {}}} SUCCS {{774 0 4.500 0-25177 {}} {774 0 4.500 0-25186 {}} {774 0 0 0-25195 {}} {774 0 0 0-25208 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25209) {AREA_SCORE {} NAME VEC_LOOP:j:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-985 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-25214 {}}} SUCCS {{259 0 0 0-25210 {}} {130 0 0 0-25213 {}} {256 0 0 0-25214 {}}} CYCLES {}}
set a(0-25210) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-986 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-25209 {}}} SUCCS {{259 0 0 0-25211 {}} {130 0 0 0-25213 {}}} CYCLES {}}
set a(0-25211) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-15:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-987 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-25210 {}}} SUCCS {{259 0 0 0-25212 {}} {130 0 0 0-25213 {}} {258 0 0 0-25214 {}}} CYCLES {}}
set a(0-25212) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-988 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25211 {}}} SUCCS {{259 0 0 0-25213 {}}} CYCLES {}}
set a(0-25213) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24254 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-989 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25212 {}} {130 0 0 0-25211 {}} {130 0 0 0-25210 {}} {130 0 0 0-25209 {}} {130 0 0 0-25208 {}} {130 0 0 0-25207 {}} {130 0 0 0-25205 {}} {130 0 0 0-25204 {}} {130 0 0 0-25203 {}} {130 0 0 0-25202 {}} {130 0 0 0-25201 {}} {130 0 0 0-25199 {}} {130 0 0 0-25198 {}} {130 0 0 0-25197 {}} {130 0 0 0-25196 {}} {130 0 0 0-25195 {}} {130 0 0 0-25194 {}} {130 0 0 0-25193 {}} {130 0 0 0-25192 {}} {130 0 0 0-25191 {}} {130 0 0 0-25189 {}} {130 0 0 0-25188 {}} {130 0 0 0-25187 {}} {130 0 0 0-25186 {}} {130 0 0 0-25185 {}} {130 0 0 0-25184 {}} {130 0 0 0-25183 {}} {130 0 0 0-25182 {}} {130 0 0 0-25181 {}} {130 0 0 0-25180 {}} {130 0 0 0-25179 {}} {130 0 0 0-25178 {}} {130 0 0 0-25177 {}} {130 0 0 0-25176 {}} {130 0 0 0-25175 {}} {130 0 0 0-25174 {}} {130 0 0 0-25173 {}} {130 0 0 0-25172 {}} {130 0 0 0-25171 {}} {130 0 0 0-25170 {}} {130 0 0 0-25169 {}} {130 0 0 0-25168 {}}} SUCCS {{129 0 0 0-25214 {}}} CYCLES {}}
set a(0-25214) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#15.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24254 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-25214 {}} {129 0 0 0-25213 {}} {258 0 0 0-25211 {}} {256 0 0 0-25209 {}} {256 0 0 0-25192 {}} {256 0 0 0-25183 {}} {256 0 0 0-25174 {}} {256 0 0 0-25168 {}}} SUCCS {{774 0 0 0-25168 {}} {774 0 0 0-25174 {}} {774 0 0 0-25183 {}} {774 0 0 0-25192 {}} {774 0 0 0-25209 {}} {772 0 0 0-25214 {}}} CYCLES {}}
set a(0-24254) {CHI {0-25168 0-25169 0-25170 0-25171 0-25172 0-25173 0-25174 0-25175 0-25176 0-25177 0-25178 0-25179 0-25180 0-25181 0-25182 0-25183 0-25184 0-25185 0-25186 0-25187 0-25188 0-25189 0-25190 0-25191 0-25192 0-25193 0-25194 0-25195 0-25196 0-25197 0-25198 0-25199 0-25200 0-25201 0-25202 0-25203 0-25204 0-25205 0-25206 0-25207 0-25208 0-25209 0-25210 0-25211 0-25212 0-25213 0-25214} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-15:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-990 LOC {17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-25167 {}} {258 0 0 0-25166 {}} {130 0 0 0-25165 {}} {258 0 0 0-25164 {}} {130 0 0 0-25163 {}} {130 0 0 0-25162 {}} {130 0 0 0-25161 {}} {130 0 0 0-25160 {}} {130 0 0 0-25159 {}} {64 0 0 0-25158 {}} {64 0 0 0-24253 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-25167 {}} {131 0 0 0-25215 {}} {130 0 0 0-25216 {}} {130 0 0 0-25217 {}} {130 0 0 0-25218 {}} {130 0 0 0-25219 {}} {130 0 0 0-25220 {}} {130 0 0 0-25221 {}} {130 0 0 0-25222 {}} {130 0 0 0-25223 {}} {130 0 0 0-25224 {}} {64 0 0 0-24255 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25215) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-5) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-991 LOC {17 1.0 18 0.8687499999999999 18 0.8687499999999999 18 0.8687499999999999} PREDS {{131 0 0 0-24254 {}}} SUCCS {{259 0 0 0-25216 {}} {130 0 0 0-25224 {}}} CYCLES {}}
set a(0-25216) {AREA_SCORE {} NAME COMP_LOOP-16:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-992 LOC {17 1.0 18 0.8687499999999999 18 0.8687499999999999 18 0.8687499999999999} PREDS {{259 0 0 0-25215 {}} {130 0 0 0-24254 {}}} SUCCS {{259 0 0 0-25217 {}} {130 0 0 0-25224 {}}} CYCLES {}}
set a(0-25217) {AREA_SCORE {} NAME COMP_LOOP-16:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-993 LOC {17 1.0 18 0.8687499999999999 18 0.8687499999999999 18 0.8687499999999999} PREDS {{259 0 0 0-25216 {}} {130 0 0 0-24254 {}}} SUCCS {{258 0 0 0-25221 {}} {130 0 0 0-25224 {}}} CYCLES {}}
set a(0-25218) {AREA_SCORE {} NAME COMP_LOOP:k:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-994 LOC {17 1.0 18 0.0 18 0.0 18 0.0 18 0.8687499999999999} PREDS {{130 0 0 0-24254 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25219 {}} {130 0 0 0-25224 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25219) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#60 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-995 LOC {17 1.0 18 0.0 18 0.0 18 0.8687499999999999} PREDS {{259 0 0 0-25218 {}} {130 0 0 0-24254 {}}} SUCCS {{259 0 0 0-25220 {}} {130 0 0 0-25224 {}}} CYCLES {}}
set a(0-25220) {AREA_SCORE {} NAME COMP_LOOP:conc#45 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-996 LOC {17 1.0 18 0.8687499999999999 18 0.8687499999999999 18 0.8687499999999999} PREDS {{259 0 0 0-25219 {}} {130 0 0 0-24254 {}}} SUCCS {{259 0 0 0-25221 {}} {130 0 0 0-25224 {}}} CYCLES {}}
set a(0-25221) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP:acc#4 TYPE ACCU DELAY {1.05 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-997 LOC {18 0.0 18 0.8687499999999999 18 0.8687499999999999 18 0.9999998749999999 18 0.9999998749999999} PREDS {{259 0 0 0-25220 {}} {258 0 0 0-25217 {}} {130 0 0 0-24254 {}}} SUCCS {{259 0 0 0-25222 {}} {130 0 0 0-25224 {}}} CYCLES {}}
set a(0-25222) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#4)(10) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-998 LOC {18 0.13125 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-25221 {}} {130 0 0 0-24254 {}}} SUCCS {{259 0 0 0-25223 {}} {130 0 0 0-25224 {}}} CYCLES {}}
set a(0-25223) {AREA_SCORE {} NAME COMP_LOOP-16:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-999 LOC {18 0.13125 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-25222 {}} {130 0 0 0-24254 {}}} SUCCS {{259 0 0 0-25224 {}}} CYCLES {}}
set a(0-25224) {AREA_SCORE {} NAME COMP_LOOP-16:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1000 LOC {18 0.13125 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-25223 {}} {130 0 0 0-25222 {}} {130 0 0 0-25221 {}} {130 0 0 0-25220 {}} {130 0 0 0-25219 {}} {130 0 0 0-25218 {}} {130 0 0 0-25217 {}} {130 0 0 0-25216 {}} {130 0 0 0-25215 {}} {130 0 0 0-24254 {}}} SUCCS {{128 0 0 0-25231 {}} {64 0 0 0-24255 {}}} CYCLES {}}
set a(0-25225) {AREA_SCORE {} NAME COMP_LOOP:k:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1001 LOC {0 1.0 16 0.0 16 0.0 16 0.0 16 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25226 {}} {130 0 0 0-24255 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25226) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#61 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1002 LOC {0 1.0 16 0.0 16 0.0 16 0.51615785} PREDS {{259 0 0 0-25225 {}}} SUCCS {{259 0 0 0-25227 {}} {130 0 0 0-24255 {}}} CYCLES {}}
set a(0-25227) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#15 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1003 LOC {0 1.0 16 0.51615785 16 0.51615785 16 0.51615785} PREDS {{259 0 0 0-25226 {}}} SUCCS {{259 0 0 0-25228 {}} {130 0 0 0-24255 {}}} CYCLES {}}
set a(0-25228) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-16:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1004 LOC {1 0.18687499999999999 16 0.51615785 16 0.51615785 16 0.9999998935000001 16 0.9999998935000001} PREDS {{259 0 0 0-25227 {}} {258 0 0 0-24353 {}}} SUCCS {{259 0 3.750 0-25229 {}} {258 0 3.750 0-25230 {}} {130 0 0 0-24255 {}}} CYCLES {}}
set a(0-25229) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1005 LOC {2 1.0 17 0.95 17 1.0 18 0.2999998749999999 18 0.2999998749999999} PREDS {{259 0 3.750 0-25228 {}}} SUCCS {{258 0 0 0-24255 {}}} CYCLES {}}
set a(0-25230) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1006 LOC {2 1.0 17 0.95 17 1.0 18 0.2999998749999999 18 0.2999998749999999} PREDS {{258 0 3.750 0-25228 {}}} SUCCS {{258 0 0 0-24255 {}}} CYCLES {}}
set a(0-25231) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1007 LOC {18 0.0 18 1.0 18 1.0 18 1.0 18 1.0} PREDS {{128 0 0 0-25224 {}} {772 0 0 0-24255 {}}} SUCCS {{259 0 0 0-24255 {}}} CYCLES {}}
set a(0-25232) {AREA_SCORE {} NAME VEC_LOOP:j:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1008 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25272 {}}} SUCCS {{259 0 0 0-25233 {}} {130 0 0 0-25271 {}} {256 0 0 0-25272 {}}} CYCLES {}}
set a(0-25233) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1009 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25232 {}}} SUCCS {{258 0 0 0-25237 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25234) {AREA_SCORE {} NAME COMP_LOOP:k:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1010 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-25235 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25235) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#62 TYPE READSLICE PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1011 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25234 {}}} SUCCS {{259 0 0 0-25236 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25236) {AREA_SCORE {} NAME VEC_LOOP:conc#30 TYPE CONCATENATE PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1012 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-25235 {}}} SUCCS {{259 0 0 0-25237 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25237) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1013 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-25236 {}} {258 0 0 0-25233 {}}} SUCCS {{259 0 4.500 0-25238 {}} {258 0 4.500 0-25253 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25238) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1014 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25237 {}} {774 0 4.500 0-25266 {}} {774 0 4.500 0-25253 {}}} SUCCS {{258 0 0 0-25248 {}} {256 0 0 0-25253 {}} {258 0 0 0-25255 {}} {256 0 0 0-25266 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25239) {AREA_SCORE {} NAME COMP_LOOP:k:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1015 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25240 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25240) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#63 TYPE READSLICE PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1016 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-25239 {}}} SUCCS {{259 0 0 0-25241 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25241) {AREA_SCORE {} NAME VEC_LOOP:conc#31 TYPE CONCATENATE PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1017 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-25240 {}}} SUCCS {{258 0 0 0-25243 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25242) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1018 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25243 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25243) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#41 TYPE ACCU DELAY {1.09 ns} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1019 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-25242 {}} {258 0 0 0-25241 {}}} SUCCS {{258 0 0 0-25246 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25244) {AREA_SCORE {} NAME VEC_LOOP:j:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1020 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25272 {}}} SUCCS {{259 0 0 0-25245 {}} {130 0 0 0-25271 {}} {256 0 0 0-25272 {}}} CYCLES {}}
set a(0-25245) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1021 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25244 {}}} SUCCS {{259 0 0 0-25246 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25246) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1022 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-25245 {}} {258 0 0 0-25243 {}}} SUCCS {{259 0 4.500 0-25247 {}} {258 0 4.500 0-25266 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25247) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1023 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25246 {}} {774 0 4.500 0-25266 {}} {774 0 4.500 0-25253 {}}} SUCCS {{259 0 0 0-25248 {}} {256 0 0 0-25253 {}} {258 0 0 0-25254 {}} {256 0 0 0-25266 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25248) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-16:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1024 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-25247 {}} {258 0 0 0-25238 {}}} SUCCS {{259 0 0 0-25249 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25249) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.base TYPE {C-CORE PORT} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1025 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-25248 {}} {128 0 0 0-25251 {}}} SUCCS {{258 0 0 0-25251 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25250) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.m TYPE {C-CORE PORT} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1026 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-25251 {}}} SUCCS {{259 0 0 0-25251 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25251) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-16:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1027 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-25250 {}} {258 0 0 0-25249 {}}} SUCCS {{128 0 0 0-25249 {}} {128 0 0 0-25250 {}} {259 0 0 0-25252 {}}} CYCLES {}}
set a(0-25252) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.return TYPE {C-CORE PORT} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1028 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25251 {}}} SUCCS {{259 0 4.500 0-25253 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25253) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#30 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1029 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-25253 {}} {259 0 4.500 0-25252 {}} {256 0 0 0-25247 {}} {256 0 0 0-25238 {}} {258 0 4.500 0-25237 {}} {774 0 0 0-25266 {}}} SUCCS {{774 0 4.500 0-25238 {}} {774 0 4.500 0-25247 {}} {774 0 0 0-25253 {}} {258 0 0 0-25266 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25254) {AREA_SCORE {} NAME COMP_LOOP-16:factor2:not TYPE NOT PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1030 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-25247 {}}} SUCCS {{259 0 0 0-25255 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25255) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-16:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1031 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-25254 {}} {258 0 0 0-25238 {}}} SUCCS {{259 0 0 0-25256 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25256) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1032 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-25255 {}} {128 0 0 0-25258 {}}} SUCCS {{258 0 0 0-25258 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25257) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1033 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-25258 {}}} SUCCS {{259 0 0 0-25258 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25258) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-16:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1034 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-25257 {}} {258 0 0 0-25256 {}}} SUCCS {{128 0 0 0-25256 {}} {128 0 0 0-25257 {}} {259 0 0 0-25259 {}}} CYCLES {}}
set a(0-25259) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1035 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25258 {}}} SUCCS {{259 0 0 0-25260 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25260) {AREA_SCORE {} NAME COMP_LOOP-16:mult.x TYPE {C-CORE PORT} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1036 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25259 {}} {128 0 0 0-25264 {}}} SUCCS {{258 0 0 0-25264 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25261) {AREA_SCORE {} NAME COMP_LOOP-16:mult.y TYPE {C-CORE PORT} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1037 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25264 {}}} SUCCS {{258 0 0 0-25264 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25262) {AREA_SCORE {} NAME COMP_LOOP-16:mult.y_ TYPE {C-CORE PORT} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1038 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25264 {}}} SUCCS {{258 0 0 0-25264 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25263) {AREA_SCORE {} NAME COMP_LOOP-16:mult.p TYPE {C-CORE PORT} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1039 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25264 {}}} SUCCS {{259 0 0 0-25264 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25264) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-16:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1040 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-25263 {}} {258 0 0 0-25262 {}} {258 0 0 0-25261 {}} {258 0 0 0-25260 {}}} SUCCS {{128 0 0 0-25260 {}} {128 0 0 0-25261 {}} {128 0 0 0-25262 {}} {128 0 0 0-25263 {}} {259 0 0 0-25265 {}}} CYCLES {}}
set a(0-25265) {AREA_SCORE {} NAME COMP_LOOP-16:mult.return TYPE {C-CORE PORT} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1041 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-25264 {}}} SUCCS {{259 0 4.500 0-25266 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25266) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#31 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1042 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-25266 {}} {259 0 4.500 0-25265 {}} {258 0 0 0-25253 {}} {256 0 0 0-25247 {}} {258 0 4.500 0-25246 {}} {256 0 0 0-25238 {}}} SUCCS {{774 0 4.500 0-25238 {}} {774 0 4.500 0-25247 {}} {774 0 0 0-25253 {}} {774 0 0 0-25266 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25267) {AREA_SCORE {} NAME VEC_LOOP:j:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1043 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-25272 {}}} SUCCS {{259 0 0 0-25268 {}} {130 0 0 0-25271 {}} {256 0 0 0-25272 {}}} CYCLES {}}
set a(0-25268) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1044 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-25267 {}}} SUCCS {{259 0 0 0-25269 {}} {130 0 0 0-25271 {}}} CYCLES {}}
set a(0-25269) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-16:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1045 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-25268 {}}} SUCCS {{259 0 0 0-25270 {}} {130 0 0 0-25271 {}} {258 0 0 0-25272 {}}} CYCLES {}}
set a(0-25270) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1046 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25269 {}}} SUCCS {{259 0 0 0-25271 {}}} CYCLES {}}
set a(0-25271) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24255 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1047 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25270 {}} {130 0 0 0-25269 {}} {130 0 0 0-25268 {}} {130 0 0 0-25267 {}} {130 0 0 0-25266 {}} {130 0 0 0-25265 {}} {130 0 0 0-25263 {}} {130 0 0 0-25262 {}} {130 0 0 0-25261 {}} {130 0 0 0-25260 {}} {130 0 0 0-25259 {}} {130 0 0 0-25257 {}} {130 0 0 0-25256 {}} {130 0 0 0-25255 {}} {130 0 0 0-25254 {}} {130 0 0 0-25253 {}} {130 0 0 0-25252 {}} {130 0 0 0-25250 {}} {130 0 0 0-25249 {}} {130 0 0 0-25248 {}} {130 0 0 0-25247 {}} {130 0 0 0-25246 {}} {130 0 0 0-25245 {}} {130 0 0 0-25244 {}} {130 0 0 0-25243 {}} {130 0 0 0-25242 {}} {130 0 0 0-25241 {}} {130 0 0 0-25240 {}} {130 0 0 0-25239 {}} {130 0 0 0-25238 {}} {130 0 0 0-25237 {}} {130 0 0 0-25236 {}} {130 0 0 0-25235 {}} {130 0 0 0-25234 {}} {130 0 0 0-25233 {}} {130 0 0 0-25232 {}}} SUCCS {{129 0 0 0-25272 {}}} CYCLES {}}
set a(0-25272) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#16.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24255 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-25272 {}} {129 0 0 0-25271 {}} {258 0 0 0-25269 {}} {256 0 0 0-25267 {}} {256 0 0 0-25244 {}} {256 0 0 0-25232 {}}} SUCCS {{774 0 0 0-25232 {}} {774 0 0 0-25244 {}} {774 0 0 0-25267 {}} {772 0 0 0-25272 {}}} CYCLES {}}
set a(0-24255) {CHI {0-25232 0-25233 0-25234 0-25235 0-25236 0-25237 0-25238 0-25239 0-25240 0-25241 0-25242 0-25243 0-25244 0-25245 0-25246 0-25247 0-25248 0-25249 0-25250 0-25251 0-25252 0-25253 0-25254 0-25255 0-25256 0-25257 0-25258 0-25259 0-25260 0-25261 0-25262 0-25263 0-25264 0-25265 0-25266 0-25267 0-25268 0-25269 0-25270 0-25271 0-25272} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-16:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1048 LOC {18 1.0 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-25231 {}} {258 0 0 0-25230 {}} {258 0 0 0-25229 {}} {130 0 0 0-25228 {}} {130 0 0 0-25227 {}} {130 0 0 0-25226 {}} {130 0 0 0-25225 {}} {64 0 0 0-25224 {}} {64 0 0 0-24254 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-25231 {}} {131 0 0 0-25273 {}} {130 0 0 0-25274 {}} {130 0 0 0-25275 {}} {130 0 0 0-25276 {}} {130 0 0 0-25277 {}} {130 0 0 0-25278 {}} {130 0 0 0-25279 {}} {130 0 0 0-25280 {}} {130 0 0 0-25281 {}} {130 0 0 0-25282 {}} {64 0 0 0-24256 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25273) {AREA_SCORE {} NAME COMP_LOOP-17:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1049 LOC {18 1.0 19 0.86125 19 0.86125 19 0.86125} PREDS {{131 0 0 0-24255 {}}} SUCCS {{259 0 0 0-25274 {}} {130 0 0 0-25282 {}}} CYCLES {}}
set a(0-25274) {AREA_SCORE {} NAME COMP_LOOP-17:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1050 LOC {18 1.0 19 0.86125 19 0.86125 19 0.86125} PREDS {{259 0 0 0-25273 {}} {130 0 0 0-24255 {}}} SUCCS {{259 0 0 0-25275 {}} {130 0 0 0-25282 {}}} CYCLES {}}
set a(0-25275) {AREA_SCORE {} NAME COMP_LOOP-17:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1051 LOC {18 1.0 19 0.86125 19 0.86125 19 0.86125} PREDS {{259 0 0 0-25274 {}} {130 0 0 0-24255 {}}} SUCCS {{258 0 0 0-25279 {}} {130 0 0 0-25282 {}}} CYCLES {}}
set a(0-25276) {AREA_SCORE {} NAME COMP_LOOP:k:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1052 LOC {18 1.0 19 0.0 19 0.0 19 0.0 19 0.86125} PREDS {{130 0 0 0-24255 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25277 {}} {130 0 0 0-25282 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25277) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#64 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1053 LOC {18 1.0 19 0.0 19 0.0 19 0.86125} PREDS {{259 0 0 0-25276 {}} {130 0 0 0-24255 {}}} SUCCS {{259 0 0 0-25278 {}} {130 0 0 0-25282 {}}} CYCLES {}}
set a(0-25278) {AREA_SCORE {} NAME COMP_LOOP:conc#48 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1054 LOC {18 1.0 19 0.86125 19 0.86125 19 0.86125} PREDS {{259 0 0 0-25277 {}} {130 0 0 0-24255 {}}} SUCCS {{259 0 0 0-25279 {}} {130 0 0 0-25282 {}}} CYCLES {}}
set a(0-25279) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-17:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1055 LOC {19 0.0 19 0.86125 19 0.86125 19 0.999999875 19 0.999999875} PREDS {{259 0 0 0-25278 {}} {258 0 0 0-25275 {}} {130 0 0 0-24255 {}}} SUCCS {{259 0 0 0-25280 {}} {130 0 0 0-25282 {}}} CYCLES {}}
set a(0-25280) {AREA_SCORE {} NAME COMP_LOOP-17:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1056 LOC {19 0.13874999999999998 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-25279 {}} {130 0 0 0-24255 {}}} SUCCS {{259 0 0 0-25281 {}} {130 0 0 0-25282 {}}} CYCLES {}}
set a(0-25281) {AREA_SCORE {} NAME COMP_LOOP-17:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1057 LOC {19 0.13874999999999998 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-25280 {}} {130 0 0 0-24255 {}}} SUCCS {{259 0 0 0-25282 {}}} CYCLES {}}
set a(0-25282) {AREA_SCORE {} NAME COMP_LOOP-17:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1058 LOC {19 0.13874999999999998 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-25281 {}} {130 0 0 0-25280 {}} {130 0 0 0-25279 {}} {130 0 0 0-25278 {}} {130 0 0 0-25277 {}} {130 0 0 0-25276 {}} {130 0 0 0-25275 {}} {130 0 0 0-25274 {}} {130 0 0 0-25273 {}} {130 0 0 0-24255 {}}} SUCCS {{128 0 0 0-25292 {}} {64 0 0 0-24256 {}}} CYCLES {}}
set a(0-25283) {AREA_SCORE 12.93 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,15) QUANTITY 1 NAME COMP_LOOP-17:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1059 LOC {1 0.118125 1 0.44740785 1 0.44740785 1 0.516157725 17 0.516157725} PREDS {{258 0 0 0-24287 {}}} SUCCS {{258 0 0 0-25287 {}} {130 0 0 0-24256 {}}} CYCLES {}}
set a(0-25284) {AREA_SCORE {} NAME COMP_LOOP:k:asn#64 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1060 LOC {0 1.0 1 0.0 1 0.0 1 0.0 17 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25285 {}} {130 0 0 0-24256 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25285) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#65 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1061 LOC {0 1.0 1 0.0 1 0.0 17 0.51615785} PREDS {{259 0 0 0-25284 {}}} SUCCS {{259 0 0 0-25286 {}} {130 0 0 0-24256 {}}} CYCLES {}}
set a(0-25286) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#16 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1062 LOC {0 1.0 1 0.51615785 1 0.51615785 17 0.51615785} PREDS {{259 0 0 0-25285 {}}} SUCCS {{259 0 0 0-25287 {}} {130 0 0 0-24256 {}}} CYCLES {}}
set a(0-25287) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-17:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1063 LOC {1 0.18687499999999999 1 0.51615785 1 0.51615785 1 0.9999998935000001 17 0.9999998935000001} PREDS {{259 0 0 0-25286 {}} {258 0 0 0-25283 {}}} SUCCS {{259 0 0 0-25288 {}} {258 0 0 0-25290 {}} {130 0 0 0-24256 {}}} CYCLES {}}
set a(0-25288) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#70 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1064 LOC {1 0.67071715 18 0.46875 18 0.46875 18 0.46875} PREDS {{259 0 0 0-25287 {}}} SUCCS {{259 0 3.750 0-25289 {}} {130 0 0 0-24256 {}}} CYCLES {}}
set a(0-25289) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1065 LOC {2 1.0 18 0.95 18 1.0 19 0.2999998749999999 19 0.2999998749999999} PREDS {{259 0 3.750 0-25288 {}}} SUCCS {{258 0 0 0-24256 {}}} CYCLES {}}
set a(0-25290) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#8 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1066 LOC {1 0.67071715 18 0.46875 18 0.46875 18 0.46875} PREDS {{258 0 0 0-25287 {}}} SUCCS {{259 0 3.750 0-25291 {}} {130 0 0 0-24256 {}}} CYCLES {}}
set a(0-25291) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1067 LOC {2 1.0 18 0.95 18 1.0 19 0.2999998749999999 19 0.2999998749999999} PREDS {{259 0 3.750 0-25290 {}}} SUCCS {{258 0 0 0-24256 {}}} CYCLES {}}
set a(0-25292) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1068 LOC {19 0.0 19 1.0 19 1.0 19 1.0 19 1.0} PREDS {{128 0 0 0-25282 {}} {772 0 0 0-24256 {}}} SUCCS {{259 0 0 0-24256 {}}} CYCLES {}}
set a(0-25293) {AREA_SCORE {} NAME VEC_LOOP:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1069 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24562504999999998} PREDS {{774 0 0 0-25339 {}}} SUCCS {{259 0 0 0-25294 {}} {130 0 0 0-25338 {}} {256 0 0 0-25339 {}}} CYCLES {}}
set a(0-25294) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#17)(13-4) TYPE READSLICE PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1070 LOC {0 1.0 1 0.0 1 0.0 2 0.24562504999999998} PREDS {{259 0 0 0-25293 {}}} SUCCS {{258 0 0 0-25298 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25295) {AREA_SCORE {} NAME COMP_LOOP:k:asn#65 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1071 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24562504999999998} PREDS {} SUCCS {{259 0 0 0-25296 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25296) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#66 TYPE READSLICE PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1072 LOC {0 1.0 1 0.0 1 0.0 2 0.24562504999999998} PREDS {{259 0 0 0-25295 {}}} SUCCS {{259 0 0 0-25297 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25297) {AREA_SCORE {} NAME VEC_LOOP:conc#32 TYPE CONCATENATE PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1073 LOC {0 1.0 1 0.870625 1 0.870625 2 0.24562504999999998} PREDS {{259 0 0 0-25296 {}}} SUCCS {{259 0 0 0-25298 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25298) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 1 NAME VEC_LOOP:acc#18 TYPE ACCU DELAY {1.03 ns} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1074 LOC {1 0.0 1 0.870625 1 0.870625 1 0.999999875 2 0.374999925} PREDS {{259 0 0 0-25297 {}} {258 0 0 0-25294 {}}} SUCCS {{258 0 0 0-25301 {}} {258 0 0 0-25319 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25299) {AREA_SCORE {} NAME VEC_LOOP:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1075 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-25339 {}}} SUCCS {{259 0 0 0-25300 {}} {130 0 0 0-25338 {}} {256 0 0 0-25339 {}}} CYCLES {}}
set a(0-25300) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#17)(3-0)#1 TYPE READSLICE PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1076 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-25299 {}}} SUCCS {{259 0 0 0-25301 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25301) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1077 LOC {1 0.129375 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-25300 {}} {258 0 0 0-25298 {}}} SUCCS {{259 0 4.500 0-25302 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25302) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#32 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1078 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25301 {}} {774 0 4.500 0-25333 {}} {774 0 4.500 0-25320 {}}} SUCCS {{258 0 0 0-25312 {}} {256 0 0 0-25320 {}} {258 0 0 0-25322 {}} {256 0 0 0-25333 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25303) {AREA_SCORE {} NAME COMP_LOOP:k:asn#66 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1079 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25304 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25304) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#67 TYPE READSLICE PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1080 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-25303 {}}} SUCCS {{259 0 0 0-25305 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25305) {AREA_SCORE {} NAME VEC_LOOP:conc#33 TYPE CONCATENATE PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1081 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-25304 {}}} SUCCS {{258 0 0 0-25307 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25306) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1082 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25307 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25307) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#42 TYPE ACCU DELAY {1.09 ns} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1083 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-25306 {}} {258 0 0 0-25305 {}}} SUCCS {{258 0 0 0-25310 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25308) {AREA_SCORE {} NAME VEC_LOOP:j:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1084 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25339 {}}} SUCCS {{259 0 0 0-25309 {}} {130 0 0 0-25338 {}} {256 0 0 0-25339 {}}} CYCLES {}}
set a(0-25309) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1085 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25308 {}}} SUCCS {{259 0 0 0-25310 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25310) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-17:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1086 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-25309 {}} {258 0 0 0-25307 {}}} SUCCS {{259 0 4.500 0-25311 {}} {258 0 4.500 0-25333 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25311) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#33 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1087 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25310 {}} {774 0 4.500 0-25333 {}} {774 0 4.500 0-25320 {}}} SUCCS {{259 0 0 0-25312 {}} {256 0 0 0-25320 {}} {258 0 0 0-25321 {}} {256 0 0 0-25333 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25312) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-17:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1088 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-25311 {}} {258 0 0 0-25302 {}}} SUCCS {{259 0 0 0-25313 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25313) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_add.base TYPE {C-CORE PORT} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1089 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-25312 {}} {128 0 0 0-25315 {}}} SUCCS {{258 0 0 0-25315 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25314) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_add.m TYPE {C-CORE PORT} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1090 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-25315 {}}} SUCCS {{259 0 0 0-25315 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25315) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-17:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1091 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-25314 {}} {258 0 0 0-25313 {}}} SUCCS {{128 0 0 0-25313 {}} {128 0 0 0-25314 {}} {259 0 0 0-25316 {}}} CYCLES {}}
set a(0-25316) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_add.return TYPE {C-CORE PORT} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1092 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25315 {}}} SUCCS {{258 0 4.500 0-25320 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25317) {AREA_SCORE {} NAME VEC_LOOP:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1093 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-25339 {}}} SUCCS {{259 0 0 0-25318 {}} {130 0 0 0-25338 {}} {256 0 0 0-25339 {}}} CYCLES {}}
set a(0-25318) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#17)(3-0) TYPE READSLICE PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1094 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-25317 {}}} SUCCS {{259 0 0 0-25319 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25319) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1095 LOC {1 0.129375 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25318 {}} {258 0 0 0-25298 {}}} SUCCS {{259 0 4.500 0-25320 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25320) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#32 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1096 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-25320 {}} {259 0 4.500 0-25319 {}} {258 0 4.500 0-25316 {}} {256 0 0 0-25311 {}} {256 0 0 0-25302 {}} {774 0 0 0-25333 {}}} SUCCS {{774 0 4.500 0-25302 {}} {774 0 4.500 0-25311 {}} {774 0 0 0-25320 {}} {258 0 0 0-25333 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25321) {AREA_SCORE {} NAME COMP_LOOP-17:factor2:not TYPE NOT PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1097 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-25311 {}}} SUCCS {{259 0 0 0-25322 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25322) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-17:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1098 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-25321 {}} {258 0 0 0-25302 {}}} SUCCS {{259 0 0 0-25323 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25323) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1099 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-25322 {}} {128 0 0 0-25325 {}}} SUCCS {{258 0 0 0-25325 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25324) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1100 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-25325 {}}} SUCCS {{259 0 0 0-25325 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25325) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-17:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1101 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-25324 {}} {258 0 0 0-25323 {}}} SUCCS {{128 0 0 0-25323 {}} {128 0 0 0-25324 {}} {259 0 0 0-25326 {}}} CYCLES {}}
set a(0-25326) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1102 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25325 {}}} SUCCS {{259 0 0 0-25327 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25327) {AREA_SCORE {} NAME COMP_LOOP-17:mult.x TYPE {C-CORE PORT} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1103 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25326 {}} {128 0 0 0-25331 {}}} SUCCS {{258 0 0 0-25331 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25328) {AREA_SCORE {} NAME COMP_LOOP-17:mult.y TYPE {C-CORE PORT} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1104 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25331 {}}} SUCCS {{258 0 0 0-25331 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25329) {AREA_SCORE {} NAME COMP_LOOP-17:mult.y_ TYPE {C-CORE PORT} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1105 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25331 {}}} SUCCS {{258 0 0 0-25331 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25330) {AREA_SCORE {} NAME COMP_LOOP-17:mult.p TYPE {C-CORE PORT} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1106 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25331 {}}} SUCCS {{259 0 0 0-25331 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25331) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-17:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1107 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-25330 {}} {258 0 0 0-25329 {}} {258 0 0 0-25328 {}} {258 0 0 0-25327 {}}} SUCCS {{128 0 0 0-25327 {}} {128 0 0 0-25328 {}} {128 0 0 0-25329 {}} {128 0 0 0-25330 {}} {259 0 0 0-25332 {}}} CYCLES {}}
set a(0-25332) {AREA_SCORE {} NAME COMP_LOOP-17:mult.return TYPE {C-CORE PORT} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1108 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-25331 {}}} SUCCS {{259 0 4.500 0-25333 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25333) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#33 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1109 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-25333 {}} {259 0 4.500 0-25332 {}} {258 0 0 0-25320 {}} {256 0 0 0-25311 {}} {258 0 4.500 0-25310 {}} {256 0 0 0-25302 {}}} SUCCS {{774 0 4.500 0-25302 {}} {774 0 4.500 0-25311 {}} {774 0 0 0-25320 {}} {774 0 0 0-25333 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25334) {AREA_SCORE {} NAME VEC_LOOP:j:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1110 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-25339 {}}} SUCCS {{259 0 0 0-25335 {}} {130 0 0 0-25338 {}} {256 0 0 0-25339 {}}} CYCLES {}}
set a(0-25335) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1111 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-25334 {}}} SUCCS {{259 0 0 0-25336 {}} {130 0 0 0-25338 {}}} CYCLES {}}
set a(0-25336) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-17:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1112 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-25335 {}}} SUCCS {{259 0 0 0-25337 {}} {130 0 0 0-25338 {}} {258 0 0 0-25339 {}}} CYCLES {}}
set a(0-25337) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1113 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25336 {}}} SUCCS {{259 0 0 0-25338 {}}} CYCLES {}}
set a(0-25338) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24256 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1114 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25337 {}} {130 0 0 0-25336 {}} {130 0 0 0-25335 {}} {130 0 0 0-25334 {}} {130 0 0 0-25333 {}} {130 0 0 0-25332 {}} {130 0 0 0-25330 {}} {130 0 0 0-25329 {}} {130 0 0 0-25328 {}} {130 0 0 0-25327 {}} {130 0 0 0-25326 {}} {130 0 0 0-25324 {}} {130 0 0 0-25323 {}} {130 0 0 0-25322 {}} {130 0 0 0-25321 {}} {130 0 0 0-25320 {}} {130 0 0 0-25319 {}} {130 0 0 0-25318 {}} {130 0 0 0-25317 {}} {130 0 0 0-25316 {}} {130 0 0 0-25314 {}} {130 0 0 0-25313 {}} {130 0 0 0-25312 {}} {130 0 0 0-25311 {}} {130 0 0 0-25310 {}} {130 0 0 0-25309 {}} {130 0 0 0-25308 {}} {130 0 0 0-25307 {}} {130 0 0 0-25306 {}} {130 0 0 0-25305 {}} {130 0 0 0-25304 {}} {130 0 0 0-25303 {}} {130 0 0 0-25302 {}} {130 0 0 0-25301 {}} {130 0 0 0-25300 {}} {130 0 0 0-25299 {}} {130 0 0 0-25298 {}} {130 0 0 0-25297 {}} {130 0 0 0-25296 {}} {130 0 0 0-25295 {}} {130 0 0 0-25294 {}} {130 0 0 0-25293 {}}} SUCCS {{129 0 0 0-25339 {}}} CYCLES {}}
set a(0-25339) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#17.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24256 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-25339 {}} {129 0 0 0-25338 {}} {258 0 0 0-25336 {}} {256 0 0 0-25334 {}} {256 0 0 0-25317 {}} {256 0 0 0-25308 {}} {256 0 0 0-25299 {}} {256 0 0 0-25293 {}}} SUCCS {{774 0 0 0-25293 {}} {774 0 0 0-25299 {}} {774 0 0 0-25308 {}} {774 0 0 0-25317 {}} {774 0 0 0-25334 {}} {772 0 0 0-25339 {}}} CYCLES {}}
set a(0-24256) {CHI {0-25293 0-25294 0-25295 0-25296 0-25297 0-25298 0-25299 0-25300 0-25301 0-25302 0-25303 0-25304 0-25305 0-25306 0-25307 0-25308 0-25309 0-25310 0-25311 0-25312 0-25313 0-25314 0-25315 0-25316 0-25317 0-25318 0-25319 0-25320 0-25321 0-25322 0-25323 0-25324 0-25325 0-25326 0-25327 0-25328 0-25329 0-25330 0-25331 0-25332 0-25333 0-25334 0-25335 0-25336 0-25337 0-25338 0-25339} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-17:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1115 LOC {19 1.0 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-25292 {}} {258 0 0 0-25291 {}} {130 0 0 0-25290 {}} {258 0 0 0-25289 {}} {130 0 0 0-25288 {}} {130 0 0 0-25287 {}} {130 0 0 0-25286 {}} {130 0 0 0-25285 {}} {130 0 0 0-25284 {}} {130 0 0 0-25283 {}} {64 0 0 0-25282 {}} {64 0 0 0-24255 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-25292 {}} {131 0 0 0-25340 {}} {130 0 0 0-25341 {}} {130 0 0 0-25342 {}} {130 0 0 0-25343 {}} {130 0 0 0-25344 {}} {130 0 0 0-25345 {}} {130 0 0 0-25346 {}} {130 0 0 0-25347 {}} {130 0 0 0-25348 {}} {130 0 0 0-25349 {}} {64 0 0 0-24257 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25340) {AREA_SCORE {} NAME COMP_LOOP-18:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1116 LOC {19 1.0 20 0.86125 20 0.86125 20 0.86125} PREDS {{131 0 0 0-24256 {}}} SUCCS {{259 0 0 0-25341 {}} {130 0 0 0-25349 {}}} CYCLES {}}
set a(0-25341) {AREA_SCORE {} NAME COMP_LOOP-18:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1117 LOC {19 1.0 20 0.86125 20 0.86125 20 0.86125} PREDS {{259 0 0 0-25340 {}} {130 0 0 0-24256 {}}} SUCCS {{259 0 0 0-25342 {}} {130 0 0 0-25349 {}}} CYCLES {}}
set a(0-25342) {AREA_SCORE {} NAME COMP_LOOP-18:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1118 LOC {19 1.0 20 0.86125 20 0.86125 20 0.86125} PREDS {{259 0 0 0-25341 {}} {130 0 0 0-24256 {}}} SUCCS {{258 0 0 0-25346 {}} {130 0 0 0-25349 {}}} CYCLES {}}
set a(0-25343) {AREA_SCORE {} NAME COMP_LOOP:k:asn#67 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1119 LOC {19 1.0 20 0.0 20 0.0 20 0.0 20 0.86125} PREDS {{130 0 0 0-24256 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25344 {}} {130 0 0 0-25349 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25344) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#68 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1120 LOC {19 1.0 20 0.0 20 0.0 20 0.86125} PREDS {{259 0 0 0-25343 {}} {130 0 0 0-24256 {}}} SUCCS {{259 0 0 0-25345 {}} {130 0 0 0-25349 {}}} CYCLES {}}
set a(0-25345) {AREA_SCORE {} NAME COMP_LOOP:conc#51 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1121 LOC {19 1.0 20 0.86125 20 0.86125 20 0.86125} PREDS {{259 0 0 0-25344 {}} {130 0 0 0-24256 {}}} SUCCS {{259 0 0 0-25346 {}} {130 0 0 0-25349 {}}} CYCLES {}}
set a(0-25346) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-18:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1122 LOC {20 0.0 20 0.86125 20 0.86125 20 0.999999875 20 0.999999875} PREDS {{259 0 0 0-25345 {}} {258 0 0 0-25342 {}} {130 0 0 0-24256 {}}} SUCCS {{259 0 0 0-25347 {}} {130 0 0 0-25349 {}}} CYCLES {}}
set a(0-25347) {AREA_SCORE {} NAME COMP_LOOP-18:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1123 LOC {20 0.13874999999999998 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-25346 {}} {130 0 0 0-24256 {}}} SUCCS {{259 0 0 0-25348 {}} {130 0 0 0-25349 {}}} CYCLES {}}
set a(0-25348) {AREA_SCORE {} NAME COMP_LOOP-18:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1124 LOC {20 0.13874999999999998 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-25347 {}} {130 0 0 0-24256 {}}} SUCCS {{259 0 0 0-25349 {}}} CYCLES {}}
set a(0-25349) {AREA_SCORE {} NAME COMP_LOOP-18:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1125 LOC {20 0.13874999999999998 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-25348 {}} {130 0 0 0-25347 {}} {130 0 0 0-25346 {}} {130 0 0 0-25345 {}} {130 0 0 0-25344 {}} {130 0 0 0-25343 {}} {130 0 0 0-25342 {}} {130 0 0 0-25341 {}} {130 0 0 0-25340 {}} {130 0 0 0-24256 {}}} SUCCS {{128 0 0 0-25356 {}} {64 0 0 0-24257 {}}} CYCLES {}}
set a(0-25350) {AREA_SCORE {} NAME COMP_LOOP:k:asn#68 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1126 LOC {0 1.0 17 0.0 17 0.0 17 0.0 18 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25351 {}} {130 0 0 0-24257 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25351) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#69 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1127 LOC {0 1.0 17 0.0 17 0.0 18 0.51615785} PREDS {{259 0 0 0-25350 {}}} SUCCS {{259 0 0 0-25352 {}} {130 0 0 0-24257 {}}} CYCLES {}}
set a(0-25352) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#17 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1128 LOC {0 1.0 17 0.51615785 17 0.51615785 18 0.51615785} PREDS {{259 0 0 0-25351 {}}} SUCCS {{259 0 0 0-25353 {}} {130 0 0 0-24257 {}}} CYCLES {}}
set a(0-25353) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-18:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1129 LOC {1 0.18687499999999999 17 0.51615785 17 0.51615785 17 0.9999998935000001 18 0.9999998935000001} PREDS {{259 0 0 0-25352 {}} {258 0 0 0-24353 {}}} SUCCS {{259 0 3.750 0-25354 {}} {258 0 3.750 0-25355 {}} {130 0 0 0-24257 {}}} CYCLES {}}
set a(0-25354) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1130 LOC {2 1.0 19 0.95 19 1.0 20 0.2999998749999999 20 0.2999998749999999} PREDS {{259 0 3.750 0-25353 {}}} SUCCS {{258 0 0 0-24257 {}}} CYCLES {}}
set a(0-25355) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1131 LOC {2 1.0 19 0.95 19 1.0 20 0.2999998749999999 20 0.2999998749999999} PREDS {{258 0 3.750 0-25353 {}}} SUCCS {{258 0 0 0-24257 {}}} CYCLES {}}
set a(0-25356) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1132 LOC {20 0.0 20 1.0 20 1.0 20 1.0 20 1.0} PREDS {{128 0 0 0-25349 {}} {772 0 0 0-24257 {}}} SUCCS {{259 0 0 0-24257 {}}} CYCLES {}}
set a(0-25357) {AREA_SCORE {} NAME VEC_LOOP:j:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1133 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25397 {}}} SUCCS {{259 0 0 0-25358 {}} {130 0 0 0-25396 {}} {256 0 0 0-25397 {}}} CYCLES {}}
set a(0-25358) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1134 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25357 {}}} SUCCS {{258 0 0 0-25362 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25359) {AREA_SCORE {} NAME COMP_LOOP:k:asn#69 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1135 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-25360 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25360) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#70 TYPE READSLICE PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1136 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25359 {}}} SUCCS {{259 0 0 0-25361 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25361) {AREA_SCORE {} NAME VEC_LOOP:conc#34 TYPE CONCATENATE PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1137 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-25360 {}}} SUCCS {{259 0 0 0-25362 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25362) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-18:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1138 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-25361 {}} {258 0 0 0-25358 {}}} SUCCS {{259 0 4.500 0-25363 {}} {258 0 4.500 0-25378 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25363) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#34 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1139 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25362 {}} {774 0 4.500 0-25391 {}} {774 0 4.500 0-25378 {}}} SUCCS {{258 0 0 0-25373 {}} {256 0 0 0-25378 {}} {258 0 0 0-25380 {}} {256 0 0 0-25391 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25364) {AREA_SCORE {} NAME COMP_LOOP:k:asn#70 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1140 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25365 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25365) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#71 TYPE READSLICE PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1141 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-25364 {}}} SUCCS {{259 0 0 0-25366 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25366) {AREA_SCORE {} NAME VEC_LOOP:conc#35 TYPE CONCATENATE PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1142 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-25365 {}}} SUCCS {{258 0 0 0-25368 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25367) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1143 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25368 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25368) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#43 TYPE ACCU DELAY {1.09 ns} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1144 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-25367 {}} {258 0 0 0-25366 {}}} SUCCS {{258 0 0 0-25371 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25369) {AREA_SCORE {} NAME VEC_LOOP:j:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1145 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25397 {}}} SUCCS {{259 0 0 0-25370 {}} {130 0 0 0-25396 {}} {256 0 0 0-25397 {}}} CYCLES {}}
set a(0-25370) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1146 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25369 {}}} SUCCS {{259 0 0 0-25371 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25371) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-18:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1147 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-25370 {}} {258 0 0 0-25368 {}}} SUCCS {{259 0 4.500 0-25372 {}} {258 0 4.500 0-25391 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25372) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#35 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1148 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25371 {}} {774 0 4.500 0-25391 {}} {774 0 4.500 0-25378 {}}} SUCCS {{259 0 0 0-25373 {}} {256 0 0 0-25378 {}} {258 0 0 0-25379 {}} {256 0 0 0-25391 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25373) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-18:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1149 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-25372 {}} {258 0 0 0-25363 {}}} SUCCS {{259 0 0 0-25374 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25374) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_add.base TYPE {C-CORE PORT} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1150 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-25373 {}} {128 0 0 0-25376 {}}} SUCCS {{258 0 0 0-25376 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25375) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_add.m TYPE {C-CORE PORT} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1151 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-25376 {}}} SUCCS {{259 0 0 0-25376 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25376) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-18:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1152 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-25375 {}} {258 0 0 0-25374 {}}} SUCCS {{128 0 0 0-25374 {}} {128 0 0 0-25375 {}} {259 0 0 0-25377 {}}} CYCLES {}}
set a(0-25377) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_add.return TYPE {C-CORE PORT} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1153 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25376 {}}} SUCCS {{259 0 4.500 0-25378 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25378) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#34 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1154 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-25378 {}} {259 0 4.500 0-25377 {}} {256 0 0 0-25372 {}} {256 0 0 0-25363 {}} {258 0 4.500 0-25362 {}} {774 0 0 0-25391 {}}} SUCCS {{774 0 4.500 0-25363 {}} {774 0 4.500 0-25372 {}} {774 0 0 0-25378 {}} {258 0 0 0-25391 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25379) {AREA_SCORE {} NAME COMP_LOOP-18:factor2:not TYPE NOT PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1155 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-25372 {}}} SUCCS {{259 0 0 0-25380 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25380) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-18:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1156 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-25379 {}} {258 0 0 0-25363 {}}} SUCCS {{259 0 0 0-25381 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25381) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1157 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-25380 {}} {128 0 0 0-25383 {}}} SUCCS {{258 0 0 0-25383 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25382) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1158 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-25383 {}}} SUCCS {{259 0 0 0-25383 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25383) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-18:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1159 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-25382 {}} {258 0 0 0-25381 {}}} SUCCS {{128 0 0 0-25381 {}} {128 0 0 0-25382 {}} {259 0 0 0-25384 {}}} CYCLES {}}
set a(0-25384) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1160 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25383 {}}} SUCCS {{259 0 0 0-25385 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25385) {AREA_SCORE {} NAME COMP_LOOP-18:mult.x TYPE {C-CORE PORT} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1161 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25384 {}} {128 0 0 0-25389 {}}} SUCCS {{258 0 0 0-25389 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25386) {AREA_SCORE {} NAME COMP_LOOP-18:mult.y TYPE {C-CORE PORT} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1162 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25389 {}}} SUCCS {{258 0 0 0-25389 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25387) {AREA_SCORE {} NAME COMP_LOOP-18:mult.y_ TYPE {C-CORE PORT} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1163 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25389 {}}} SUCCS {{258 0 0 0-25389 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25388) {AREA_SCORE {} NAME COMP_LOOP-18:mult.p TYPE {C-CORE PORT} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1164 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25389 {}}} SUCCS {{259 0 0 0-25389 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25389) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-18:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1165 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-25388 {}} {258 0 0 0-25387 {}} {258 0 0 0-25386 {}} {258 0 0 0-25385 {}}} SUCCS {{128 0 0 0-25385 {}} {128 0 0 0-25386 {}} {128 0 0 0-25387 {}} {128 0 0 0-25388 {}} {259 0 0 0-25390 {}}} CYCLES {}}
set a(0-25390) {AREA_SCORE {} NAME COMP_LOOP-18:mult.return TYPE {C-CORE PORT} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1166 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-25389 {}}} SUCCS {{259 0 4.500 0-25391 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25391) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#35 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1167 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-25391 {}} {259 0 4.500 0-25390 {}} {258 0 0 0-25378 {}} {256 0 0 0-25372 {}} {258 0 4.500 0-25371 {}} {256 0 0 0-25363 {}}} SUCCS {{774 0 4.500 0-25363 {}} {774 0 4.500 0-25372 {}} {774 0 0 0-25378 {}} {774 0 0 0-25391 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25392) {AREA_SCORE {} NAME VEC_LOOP:j:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1168 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-25397 {}}} SUCCS {{259 0 0 0-25393 {}} {130 0 0 0-25396 {}} {256 0 0 0-25397 {}}} CYCLES {}}
set a(0-25393) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1169 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-25392 {}}} SUCCS {{259 0 0 0-25394 {}} {130 0 0 0-25396 {}}} CYCLES {}}
set a(0-25394) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-18:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1170 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-25393 {}}} SUCCS {{259 0 0 0-25395 {}} {130 0 0 0-25396 {}} {258 0 0 0-25397 {}}} CYCLES {}}
set a(0-25395) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1171 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25394 {}}} SUCCS {{259 0 0 0-25396 {}}} CYCLES {}}
set a(0-25396) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24257 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1172 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25395 {}} {130 0 0 0-25394 {}} {130 0 0 0-25393 {}} {130 0 0 0-25392 {}} {130 0 0 0-25391 {}} {130 0 0 0-25390 {}} {130 0 0 0-25388 {}} {130 0 0 0-25387 {}} {130 0 0 0-25386 {}} {130 0 0 0-25385 {}} {130 0 0 0-25384 {}} {130 0 0 0-25382 {}} {130 0 0 0-25381 {}} {130 0 0 0-25380 {}} {130 0 0 0-25379 {}} {130 0 0 0-25378 {}} {130 0 0 0-25377 {}} {130 0 0 0-25375 {}} {130 0 0 0-25374 {}} {130 0 0 0-25373 {}} {130 0 0 0-25372 {}} {130 0 0 0-25371 {}} {130 0 0 0-25370 {}} {130 0 0 0-25369 {}} {130 0 0 0-25368 {}} {130 0 0 0-25367 {}} {130 0 0 0-25366 {}} {130 0 0 0-25365 {}} {130 0 0 0-25364 {}} {130 0 0 0-25363 {}} {130 0 0 0-25362 {}} {130 0 0 0-25361 {}} {130 0 0 0-25360 {}} {130 0 0 0-25359 {}} {130 0 0 0-25358 {}} {130 0 0 0-25357 {}}} SUCCS {{129 0 0 0-25397 {}}} CYCLES {}}
set a(0-25397) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#18.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24257 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-25397 {}} {129 0 0 0-25396 {}} {258 0 0 0-25394 {}} {256 0 0 0-25392 {}} {256 0 0 0-25369 {}} {256 0 0 0-25357 {}}} SUCCS {{774 0 0 0-25357 {}} {774 0 0 0-25369 {}} {774 0 0 0-25392 {}} {772 0 0 0-25397 {}}} CYCLES {}}
set a(0-24257) {CHI {0-25357 0-25358 0-25359 0-25360 0-25361 0-25362 0-25363 0-25364 0-25365 0-25366 0-25367 0-25368 0-25369 0-25370 0-25371 0-25372 0-25373 0-25374 0-25375 0-25376 0-25377 0-25378 0-25379 0-25380 0-25381 0-25382 0-25383 0-25384 0-25385 0-25386 0-25387 0-25388 0-25389 0-25390 0-25391 0-25392 0-25393 0-25394 0-25395 0-25396 0-25397} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-18:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1173 LOC {20 1.0 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-25356 {}} {258 0 0 0-25355 {}} {258 0 0 0-25354 {}} {130 0 0 0-25353 {}} {130 0 0 0-25352 {}} {130 0 0 0-25351 {}} {130 0 0 0-25350 {}} {64 0 0 0-25349 {}} {64 0 0 0-24256 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-25356 {}} {131 0 0 0-25398 {}} {130 0 0 0-25399 {}} {130 0 0 0-25400 {}} {130 0 0 0-25401 {}} {130 0 0 0-25402 {}} {130 0 0 0-25403 {}} {130 0 0 0-25404 {}} {130 0 0 0-25405 {}} {130 0 0 0-25406 {}} {130 0 0 0-25407 {}} {64 0 0 0-24258 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25398) {AREA_SCORE {} NAME COMP_LOOP-19:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1174 LOC {20 1.0 21 0.86125 21 0.86125 21 0.86125} PREDS {{131 0 0 0-24257 {}}} SUCCS {{259 0 0 0-25399 {}} {130 0 0 0-25407 {}}} CYCLES {}}
set a(0-25399) {AREA_SCORE {} NAME COMP_LOOP-19:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1175 LOC {20 1.0 21 0.86125 21 0.86125 21 0.86125} PREDS {{259 0 0 0-25398 {}} {130 0 0 0-24257 {}}} SUCCS {{259 0 0 0-25400 {}} {130 0 0 0-25407 {}}} CYCLES {}}
set a(0-25400) {AREA_SCORE {} NAME COMP_LOOP-19:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1176 LOC {20 1.0 21 0.86125 21 0.86125 21 0.86125} PREDS {{259 0 0 0-25399 {}} {130 0 0 0-24257 {}}} SUCCS {{258 0 0 0-25404 {}} {130 0 0 0-25407 {}}} CYCLES {}}
set a(0-25401) {AREA_SCORE {} NAME COMP_LOOP:k:asn#71 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1177 LOC {20 1.0 21 0.0 21 0.0 21 0.0 21 0.86125} PREDS {{130 0 0 0-24257 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25402 {}} {130 0 0 0-25407 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25402) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#72 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1178 LOC {20 1.0 21 0.0 21 0.0 21 0.86125} PREDS {{259 0 0 0-25401 {}} {130 0 0 0-24257 {}}} SUCCS {{259 0 0 0-25403 {}} {130 0 0 0-25407 {}}} CYCLES {}}
set a(0-25403) {AREA_SCORE {} NAME COMP_LOOP:conc#54 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1179 LOC {20 1.0 21 0.86125 21 0.86125 21 0.86125} PREDS {{259 0 0 0-25402 {}} {130 0 0 0-24257 {}}} SUCCS {{259 0 0 0-25404 {}} {130 0 0 0-25407 {}}} CYCLES {}}
set a(0-25404) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-19:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1180 LOC {21 0.0 21 0.86125 21 0.86125 21 0.999999875 21 0.999999875} PREDS {{259 0 0 0-25403 {}} {258 0 0 0-25400 {}} {130 0 0 0-24257 {}}} SUCCS {{259 0 0 0-25405 {}} {130 0 0 0-25407 {}}} CYCLES {}}
set a(0-25405) {AREA_SCORE {} NAME COMP_LOOP-19:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1181 LOC {21 0.13874999999999998 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-25404 {}} {130 0 0 0-24257 {}}} SUCCS {{259 0 0 0-25406 {}} {130 0 0 0-25407 {}}} CYCLES {}}
set a(0-25406) {AREA_SCORE {} NAME COMP_LOOP-19:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1182 LOC {21 0.13874999999999998 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-25405 {}} {130 0 0 0-24257 {}}} SUCCS {{259 0 0 0-25407 {}}} CYCLES {}}
set a(0-25407) {AREA_SCORE {} NAME COMP_LOOP-19:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1183 LOC {21 0.13874999999999998 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-25406 {}} {130 0 0 0-25405 {}} {130 0 0 0-25404 {}} {130 0 0 0-25403 {}} {130 0 0 0-25402 {}} {130 0 0 0-25401 {}} {130 0 0 0-25400 {}} {130 0 0 0-25399 {}} {130 0 0 0-25398 {}} {130 0 0 0-24257 {}}} SUCCS {{128 0 0 0-25416 {}} {64 0 0 0-24258 {}}} CYCLES {}}
set a(0-25408) {AREA_SCORE {} NAME COMP_LOOP:k:asn#72 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1184 LOC {0 1.0 18 0.0 18 0.0 18 0.0 19 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25409 {}} {130 0 0 0-24258 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25409) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#73 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1185 LOC {0 1.0 18 0.0 18 0.0 19 0.51615785} PREDS {{259 0 0 0-25408 {}}} SUCCS {{259 0 0 0-25410 {}} {130 0 0 0-24258 {}}} CYCLES {}}
set a(0-25410) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#18 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1186 LOC {0 1.0 18 0.51615785 18 0.51615785 19 0.51615785} PREDS {{259 0 0 0-25409 {}}} SUCCS {{259 0 0 0-25411 {}} {130 0 0 0-24258 {}}} CYCLES {}}
set a(0-25411) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-19:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1187 LOC {1 0.18687499999999999 18 0.51615785 18 0.51615785 18 0.9999998935000001 19 0.9999998935000001} PREDS {{259 0 0 0-25410 {}} {258 0 0 0-24412 {}}} SUCCS {{259 0 0 0-25412 {}} {258 0 0 0-25414 {}} {130 0 0 0-24258 {}}} CYCLES {}}
set a(0-25412) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#71 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1188 LOC {1 0.67071715 20 0.46875 20 0.46875 20 0.46875} PREDS {{259 0 0 0-25411 {}}} SUCCS {{259 0 3.750 0-25413 {}} {130 0 0 0-24258 {}}} CYCLES {}}
set a(0-25413) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1189 LOC {2 1.0 20 0.95 20 1.0 21 0.2999998749999999 21 0.2999998749999999} PREDS {{259 0 3.750 0-25412 {}}} SUCCS {{258 0 0 0-24258 {}}} CYCLES {}}
set a(0-25414) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#9 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1190 LOC {1 0.67071715 20 0.46875 20 0.46875 20 0.46875} PREDS {{258 0 0 0-25411 {}}} SUCCS {{259 0 3.750 0-25415 {}} {130 0 0 0-24258 {}}} CYCLES {}}
set a(0-25415) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1191 LOC {2 1.0 20 0.95 20 1.0 21 0.2999998749999999 21 0.2999998749999999} PREDS {{259 0 3.750 0-25414 {}}} SUCCS {{258 0 0 0-24258 {}}} CYCLES {}}
set a(0-25416) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1192 LOC {21 0.0 21 1.0 21 1.0 21 1.0 21 1.0} PREDS {{128 0 0 0-25407 {}} {772 0 0 0-24258 {}}} SUCCS {{259 0 0 0-24258 {}}} CYCLES {}}
set a(0-25417) {AREA_SCORE {} NAME VEC_LOOP:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1193 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {{774 0 0 0-25463 {}}} SUCCS {{259 0 0 0-25418 {}} {130 0 0 0-25462 {}} {256 0 0 0-25463 {}}} CYCLES {}}
set a(0-25418) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#19)(13-1) TYPE READSLICE PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1194 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-25417 {}}} SUCCS {{258 0 0 0-25422 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25419) {AREA_SCORE {} NAME COMP_LOOP:k:asn#73 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1195 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {} SUCCS {{259 0 0 0-25420 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25420) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#74 TYPE READSLICE PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1196 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-25419 {}}} SUCCS {{259 0 0 0-25421 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25421) {AREA_SCORE {} NAME VEC_LOOP:conc#36 TYPE CONCATENATE PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1197 LOC {0 1.0 1 0.8650000499999999 1 0.8650000499999999 2 0.2400001} PREDS {{259 0 0 0-25420 {}}} SUCCS {{259 0 0 0-25422 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25422) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#19 TYPE ACCU DELAY {1.08 ns} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1198 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 2 0.374999975} PREDS {{259 0 0 0-25421 {}} {258 0 0 0-25418 {}}} SUCCS {{258 0 0 0-25425 {}} {258 0 0 0-25443 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25423) {AREA_SCORE {} NAME VEC_LOOP:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1199 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-25463 {}}} SUCCS {{259 0 0 0-25424 {}} {130 0 0 0-25462 {}} {256 0 0 0-25463 {}}} CYCLES {}}
set a(0-25424) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#19)(0)#1 TYPE READSLICE PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1200 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-25423 {}}} SUCCS {{259 0 0 0-25425 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25425) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1201 LOC {1 0.13499995 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-25424 {}} {258 0 0 0-25422 {}}} SUCCS {{259 0 4.500 0-25426 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25426) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#36 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1202 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25425 {}} {774 0 4.500 0-25457 {}} {774 0 4.500 0-25444 {}}} SUCCS {{258 0 0 0-25436 {}} {256 0 0 0-25444 {}} {258 0 0 0-25446 {}} {256 0 0 0-25457 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25427) {AREA_SCORE {} NAME COMP_LOOP:k:asn#74 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1203 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25428 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25428) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#75 TYPE READSLICE PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1204 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-25427 {}}} SUCCS {{259 0 0 0-25429 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25429) {AREA_SCORE {} NAME VEC_LOOP:conc#37 TYPE CONCATENATE PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1205 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-25428 {}}} SUCCS {{258 0 0 0-25431 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25430) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1206 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25431 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25431) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#44 TYPE ACCU DELAY {1.09 ns} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1207 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-25430 {}} {258 0 0 0-25429 {}}} SUCCS {{258 0 0 0-25434 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25432) {AREA_SCORE {} NAME VEC_LOOP:j:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1208 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25463 {}}} SUCCS {{259 0 0 0-25433 {}} {130 0 0 0-25462 {}} {256 0 0 0-25463 {}}} CYCLES {}}
set a(0-25433) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1209 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25432 {}}} SUCCS {{259 0 0 0-25434 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25434) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-19:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1210 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-25433 {}} {258 0 0 0-25431 {}}} SUCCS {{259 0 4.500 0-25435 {}} {258 0 4.500 0-25457 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25435) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#37 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1211 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25434 {}} {774 0 4.500 0-25457 {}} {774 0 4.500 0-25444 {}}} SUCCS {{259 0 0 0-25436 {}} {256 0 0 0-25444 {}} {258 0 0 0-25445 {}} {256 0 0 0-25457 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25436) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-19:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1212 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-25435 {}} {258 0 0 0-25426 {}}} SUCCS {{259 0 0 0-25437 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25437) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_add.base TYPE {C-CORE PORT} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1213 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-25436 {}} {128 0 0 0-25439 {}}} SUCCS {{258 0 0 0-25439 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25438) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_add.m TYPE {C-CORE PORT} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1214 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-25439 {}}} SUCCS {{259 0 0 0-25439 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25439) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-19:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1215 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-25438 {}} {258 0 0 0-25437 {}}} SUCCS {{128 0 0 0-25437 {}} {128 0 0 0-25438 {}} {259 0 0 0-25440 {}}} CYCLES {}}
set a(0-25440) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_add.return TYPE {C-CORE PORT} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1216 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25439 {}}} SUCCS {{258 0 4.500 0-25444 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25441) {AREA_SCORE {} NAME VEC_LOOP:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1217 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-25463 {}}} SUCCS {{259 0 0 0-25442 {}} {130 0 0 0-25462 {}} {256 0 0 0-25463 {}}} CYCLES {}}
set a(0-25442) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#19)(0) TYPE READSLICE PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1218 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-25441 {}}} SUCCS {{259 0 0 0-25443 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25443) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1219 LOC {1 0.13499995 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25442 {}} {258 0 0 0-25422 {}}} SUCCS {{259 0 4.500 0-25444 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25444) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#36 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1220 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-25444 {}} {259 0 4.500 0-25443 {}} {258 0 4.500 0-25440 {}} {256 0 0 0-25435 {}} {256 0 0 0-25426 {}} {774 0 0 0-25457 {}}} SUCCS {{774 0 4.500 0-25426 {}} {774 0 4.500 0-25435 {}} {774 0 0 0-25444 {}} {258 0 0 0-25457 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25445) {AREA_SCORE {} NAME COMP_LOOP-19:factor2:not TYPE NOT PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1221 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-25435 {}}} SUCCS {{259 0 0 0-25446 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25446) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-19:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1222 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-25445 {}} {258 0 0 0-25426 {}}} SUCCS {{259 0 0 0-25447 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25447) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1223 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-25446 {}} {128 0 0 0-25449 {}}} SUCCS {{258 0 0 0-25449 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25448) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1224 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-25449 {}}} SUCCS {{259 0 0 0-25449 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25449) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-19:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1225 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-25448 {}} {258 0 0 0-25447 {}}} SUCCS {{128 0 0 0-25447 {}} {128 0 0 0-25448 {}} {259 0 0 0-25450 {}}} CYCLES {}}
set a(0-25450) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1226 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25449 {}}} SUCCS {{259 0 0 0-25451 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25451) {AREA_SCORE {} NAME COMP_LOOP-19:mult.x TYPE {C-CORE PORT} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1227 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25450 {}} {128 0 0 0-25455 {}}} SUCCS {{258 0 0 0-25455 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25452) {AREA_SCORE {} NAME COMP_LOOP-19:mult.y TYPE {C-CORE PORT} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1228 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25455 {}}} SUCCS {{258 0 0 0-25455 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25453) {AREA_SCORE {} NAME COMP_LOOP-19:mult.y_ TYPE {C-CORE PORT} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1229 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25455 {}}} SUCCS {{258 0 0 0-25455 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25454) {AREA_SCORE {} NAME COMP_LOOP-19:mult.p TYPE {C-CORE PORT} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1230 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25455 {}}} SUCCS {{259 0 0 0-25455 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25455) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-19:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1231 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-25454 {}} {258 0 0 0-25453 {}} {258 0 0 0-25452 {}} {258 0 0 0-25451 {}}} SUCCS {{128 0 0 0-25451 {}} {128 0 0 0-25452 {}} {128 0 0 0-25453 {}} {128 0 0 0-25454 {}} {259 0 0 0-25456 {}}} CYCLES {}}
set a(0-25456) {AREA_SCORE {} NAME COMP_LOOP-19:mult.return TYPE {C-CORE PORT} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1232 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-25455 {}}} SUCCS {{259 0 4.500 0-25457 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25457) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#37 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1233 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-25457 {}} {259 0 4.500 0-25456 {}} {258 0 0 0-25444 {}} {256 0 0 0-25435 {}} {258 0 4.500 0-25434 {}} {256 0 0 0-25426 {}}} SUCCS {{774 0 4.500 0-25426 {}} {774 0 4.500 0-25435 {}} {774 0 0 0-25444 {}} {774 0 0 0-25457 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25458) {AREA_SCORE {} NAME VEC_LOOP:j:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1234 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-25463 {}}} SUCCS {{259 0 0 0-25459 {}} {130 0 0 0-25462 {}} {256 0 0 0-25463 {}}} CYCLES {}}
set a(0-25459) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1235 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-25458 {}}} SUCCS {{259 0 0 0-25460 {}} {130 0 0 0-25462 {}}} CYCLES {}}
set a(0-25460) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-19:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1236 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-25459 {}}} SUCCS {{259 0 0 0-25461 {}} {130 0 0 0-25462 {}} {258 0 0 0-25463 {}}} CYCLES {}}
set a(0-25461) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1237 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25460 {}}} SUCCS {{259 0 0 0-25462 {}}} CYCLES {}}
set a(0-25462) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24258 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1238 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25461 {}} {130 0 0 0-25460 {}} {130 0 0 0-25459 {}} {130 0 0 0-25458 {}} {130 0 0 0-25457 {}} {130 0 0 0-25456 {}} {130 0 0 0-25454 {}} {130 0 0 0-25453 {}} {130 0 0 0-25452 {}} {130 0 0 0-25451 {}} {130 0 0 0-25450 {}} {130 0 0 0-25448 {}} {130 0 0 0-25447 {}} {130 0 0 0-25446 {}} {130 0 0 0-25445 {}} {130 0 0 0-25444 {}} {130 0 0 0-25443 {}} {130 0 0 0-25442 {}} {130 0 0 0-25441 {}} {130 0 0 0-25440 {}} {130 0 0 0-25438 {}} {130 0 0 0-25437 {}} {130 0 0 0-25436 {}} {130 0 0 0-25435 {}} {130 0 0 0-25434 {}} {130 0 0 0-25433 {}} {130 0 0 0-25432 {}} {130 0 0 0-25431 {}} {130 0 0 0-25430 {}} {130 0 0 0-25429 {}} {130 0 0 0-25428 {}} {130 0 0 0-25427 {}} {130 0 0 0-25426 {}} {130 0 0 0-25425 {}} {130 0 0 0-25424 {}} {130 0 0 0-25423 {}} {130 0 0 0-25422 {}} {130 0 0 0-25421 {}} {130 0 0 0-25420 {}} {130 0 0 0-25419 {}} {130 0 0 0-25418 {}} {130 0 0 0-25417 {}}} SUCCS {{129 0 0 0-25463 {}}} CYCLES {}}
set a(0-25463) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#19.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24258 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-25463 {}} {129 0 0 0-25462 {}} {258 0 0 0-25460 {}} {256 0 0 0-25458 {}} {256 0 0 0-25441 {}} {256 0 0 0-25432 {}} {256 0 0 0-25423 {}} {256 0 0 0-25417 {}}} SUCCS {{774 0 0 0-25417 {}} {774 0 0 0-25423 {}} {774 0 0 0-25432 {}} {774 0 0 0-25441 {}} {774 0 0 0-25458 {}} {772 0 0 0-25463 {}}} CYCLES {}}
set a(0-24258) {CHI {0-25417 0-25418 0-25419 0-25420 0-25421 0-25422 0-25423 0-25424 0-25425 0-25426 0-25427 0-25428 0-25429 0-25430 0-25431 0-25432 0-25433 0-25434 0-25435 0-25436 0-25437 0-25438 0-25439 0-25440 0-25441 0-25442 0-25443 0-25444 0-25445 0-25446 0-25447 0-25448 0-25449 0-25450 0-25451 0-25452 0-25453 0-25454 0-25455 0-25456 0-25457 0-25458 0-25459 0-25460 0-25461 0-25462 0-25463} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-19:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1239 LOC {21 1.0 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-25416 {}} {258 0 0 0-25415 {}} {130 0 0 0-25414 {}} {258 0 0 0-25413 {}} {130 0 0 0-25412 {}} {130 0 0 0-25411 {}} {130 0 0 0-25410 {}} {130 0 0 0-25409 {}} {130 0 0 0-25408 {}} {64 0 0 0-25407 {}} {64 0 0 0-24257 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-25416 {}} {131 0 0 0-25464 {}} {130 0 0 0-25465 {}} {130 0 0 0-25466 {}} {130 0 0 0-25467 {}} {130 0 0 0-25468 {}} {130 0 0 0-25469 {}} {130 0 0 0-25470 {}} {130 0 0 0-25471 {}} {130 0 0 0-25472 {}} {130 0 0 0-25473 {}} {64 0 0 0-24259 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25464) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-3)#2 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1240 LOC {21 1.0 22 0.8650000499999999 22 0.8650000499999999 22 0.8650000499999999} PREDS {{131 0 0 0-24258 {}}} SUCCS {{259 0 0 0-25465 {}} {130 0 0 0-25473 {}}} CYCLES {}}
set a(0-25465) {AREA_SCORE {} NAME COMP_LOOP-20:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1241 LOC {21 1.0 22 0.8650000499999999 22 0.8650000499999999 22 0.8650000499999999} PREDS {{259 0 0 0-25464 {}} {130 0 0 0-24258 {}}} SUCCS {{259 0 0 0-25466 {}} {130 0 0 0-25473 {}}} CYCLES {}}
set a(0-25466) {AREA_SCORE {} NAME COMP_LOOP-20:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1242 LOC {21 1.0 22 0.8650000499999999 22 0.8650000499999999 22 0.8650000499999999} PREDS {{259 0 0 0-25465 {}} {130 0 0 0-24258 {}}} SUCCS {{258 0 0 0-25470 {}} {130 0 0 0-25473 {}}} CYCLES {}}
set a(0-25467) {AREA_SCORE {} NAME COMP_LOOP:k:asn#75 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1243 LOC {21 1.0 22 0.0 22 0.0 22 0.0 22 0.8650000499999999} PREDS {{130 0 0 0-24258 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25468 {}} {130 0 0 0-25473 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25468) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#76 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1244 LOC {21 1.0 22 0.0 22 0.0 22 0.8650000499999999} PREDS {{259 0 0 0-25467 {}} {130 0 0 0-24258 {}}} SUCCS {{259 0 0 0-25469 {}} {130 0 0 0-25473 {}}} CYCLES {}}
set a(0-25469) {AREA_SCORE {} NAME COMP_LOOP:conc#57 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1245 LOC {21 1.0 22 0.8650000499999999 22 0.8650000499999999 22 0.8650000499999999} PREDS {{259 0 0 0-25468 {}} {130 0 0 0-24258 {}}} SUCCS {{259 0 0 0-25470 {}} {130 0 0 0-25473 {}}} CYCLES {}}
set a(0-25470) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME COMP_LOOP:acc#5 TYPE ACCU DELAY {1.08 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1246 LOC {22 0.0 22 0.8650000499999999 22 0.8650000499999999 22 0.9999999249999999 22 0.9999999249999999} PREDS {{259 0 0 0-25469 {}} {258 0 0 0-25466 {}} {130 0 0 0-24258 {}}} SUCCS {{259 0 0 0-25471 {}} {130 0 0 0-25473 {}}} CYCLES {}}
set a(0-25471) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#5)(12) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1247 LOC {22 0.13499995 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-25470 {}} {130 0 0 0-24258 {}}} SUCCS {{259 0 0 0-25472 {}} {130 0 0 0-25473 {}}} CYCLES {}}
set a(0-25472) {AREA_SCORE {} NAME COMP_LOOP-20:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1248 LOC {22 0.13499995 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-25471 {}} {130 0 0 0-24258 {}}} SUCCS {{259 0 0 0-25473 {}}} CYCLES {}}
set a(0-25473) {AREA_SCORE {} NAME COMP_LOOP-20:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1249 LOC {22 0.13499995 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-25472 {}} {130 0 0 0-25471 {}} {130 0 0 0-25470 {}} {130 0 0 0-25469 {}} {130 0 0 0-25468 {}} {130 0 0 0-25467 {}} {130 0 0 0-25466 {}} {130 0 0 0-25465 {}} {130 0 0 0-25464 {}} {130 0 0 0-24258 {}}} SUCCS {{128 0 0 0-25480 {}} {64 0 0 0-24259 {}}} CYCLES {}}
set a(0-25474) {AREA_SCORE {} NAME COMP_LOOP:k:asn#76 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1250 LOC {0 1.0 19 0.0 19 0.0 19 0.0 20 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25475 {}} {130 0 0 0-24259 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25475) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#77 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1251 LOC {0 1.0 19 0.0 19 0.0 20 0.51615785} PREDS {{259 0 0 0-25474 {}}} SUCCS {{259 0 0 0-25476 {}} {130 0 0 0-24259 {}}} CYCLES {}}
set a(0-25476) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#19 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1252 LOC {0 1.0 19 0.51615785 19 0.51615785 20 0.51615785} PREDS {{259 0 0 0-25475 {}}} SUCCS {{259 0 0 0-25477 {}} {130 0 0 0-24259 {}}} CYCLES {}}
set a(0-25477) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-20:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1253 LOC {1 0.18687499999999999 19 0.51615785 19 0.51615785 19 0.9999998935000001 20 0.9999998935000001} PREDS {{259 0 0 0-25476 {}} {258 0 0 0-24353 {}}} SUCCS {{259 0 3.750 0-25478 {}} {258 0 3.750 0-25479 {}} {130 0 0 0-24259 {}}} CYCLES {}}
set a(0-25478) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1254 LOC {2 1.0 21 0.95 21 1.0 22 0.2999998749999999 22 0.2999998749999999} PREDS {{259 0 3.750 0-25477 {}}} SUCCS {{258 0 0 0-24259 {}}} CYCLES {}}
set a(0-25479) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1255 LOC {2 1.0 21 0.95 21 1.0 22 0.2999998749999999 22 0.2999998749999999} PREDS {{258 0 3.750 0-25477 {}}} SUCCS {{258 0 0 0-24259 {}}} CYCLES {}}
set a(0-25480) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1256 LOC {22 0.0 22 1.0 22 1.0 22 1.0 22 1.0} PREDS {{128 0 0 0-25473 {}} {772 0 0 0-24259 {}}} SUCCS {{259 0 0 0-24259 {}}} CYCLES {}}
set a(0-25481) {AREA_SCORE {} NAME VEC_LOOP:j:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1257 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25521 {}}} SUCCS {{259 0 0 0-25482 {}} {130 0 0 0-25520 {}} {256 0 0 0-25521 {}}} CYCLES {}}
set a(0-25482) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1258 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25481 {}}} SUCCS {{258 0 0 0-25486 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25483) {AREA_SCORE {} NAME COMP_LOOP:k:asn#77 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1259 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-25484 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25484) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#78 TYPE READSLICE PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1260 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25483 {}}} SUCCS {{259 0 0 0-25485 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25485) {AREA_SCORE {} NAME VEC_LOOP:conc#38 TYPE CONCATENATE PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1261 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-25484 {}}} SUCCS {{259 0 0 0-25486 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25486) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-20:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1262 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-25485 {}} {258 0 0 0-25482 {}}} SUCCS {{259 0 4.500 0-25487 {}} {258 0 4.500 0-25502 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25487) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#38 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1263 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25486 {}} {774 0 4.500 0-25515 {}} {774 0 4.500 0-25502 {}}} SUCCS {{258 0 0 0-25497 {}} {256 0 0 0-25502 {}} {258 0 0 0-25504 {}} {256 0 0 0-25515 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25488) {AREA_SCORE {} NAME COMP_LOOP:k:asn#78 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1264 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25489 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25489) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#79 TYPE READSLICE PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1265 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-25488 {}}} SUCCS {{259 0 0 0-25490 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25490) {AREA_SCORE {} NAME VEC_LOOP:conc#39 TYPE CONCATENATE PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1266 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-25489 {}}} SUCCS {{258 0 0 0-25492 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25491) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1267 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25492 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25492) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#45 TYPE ACCU DELAY {1.09 ns} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1268 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-25491 {}} {258 0 0 0-25490 {}}} SUCCS {{258 0 0 0-25495 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25493) {AREA_SCORE {} NAME VEC_LOOP:j:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1269 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25521 {}}} SUCCS {{259 0 0 0-25494 {}} {130 0 0 0-25520 {}} {256 0 0 0-25521 {}}} CYCLES {}}
set a(0-25494) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1270 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25493 {}}} SUCCS {{259 0 0 0-25495 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25495) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-20:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1271 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-25494 {}} {258 0 0 0-25492 {}}} SUCCS {{259 0 4.500 0-25496 {}} {258 0 4.500 0-25515 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25496) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#39 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1272 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25495 {}} {774 0 4.500 0-25515 {}} {774 0 4.500 0-25502 {}}} SUCCS {{259 0 0 0-25497 {}} {256 0 0 0-25502 {}} {258 0 0 0-25503 {}} {256 0 0 0-25515 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25497) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-20:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1273 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-25496 {}} {258 0 0 0-25487 {}}} SUCCS {{259 0 0 0-25498 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25498) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_add.base TYPE {C-CORE PORT} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1274 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-25497 {}} {128 0 0 0-25500 {}}} SUCCS {{258 0 0 0-25500 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25499) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_add.m TYPE {C-CORE PORT} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1275 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-25500 {}}} SUCCS {{259 0 0 0-25500 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25500) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-20:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1276 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-25499 {}} {258 0 0 0-25498 {}}} SUCCS {{128 0 0 0-25498 {}} {128 0 0 0-25499 {}} {259 0 0 0-25501 {}}} CYCLES {}}
set a(0-25501) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_add.return TYPE {C-CORE PORT} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1277 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25500 {}}} SUCCS {{259 0 4.500 0-25502 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25502) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#38 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1278 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-25502 {}} {259 0 4.500 0-25501 {}} {256 0 0 0-25496 {}} {256 0 0 0-25487 {}} {258 0 4.500 0-25486 {}} {774 0 0 0-25515 {}}} SUCCS {{774 0 4.500 0-25487 {}} {774 0 4.500 0-25496 {}} {774 0 0 0-25502 {}} {258 0 0 0-25515 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25503) {AREA_SCORE {} NAME COMP_LOOP-20:factor2:not TYPE NOT PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1279 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-25496 {}}} SUCCS {{259 0 0 0-25504 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25504) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-20:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1280 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-25503 {}} {258 0 0 0-25487 {}}} SUCCS {{259 0 0 0-25505 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25505) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1281 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-25504 {}} {128 0 0 0-25507 {}}} SUCCS {{258 0 0 0-25507 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25506) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1282 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-25507 {}}} SUCCS {{259 0 0 0-25507 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25507) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-20:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1283 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-25506 {}} {258 0 0 0-25505 {}}} SUCCS {{128 0 0 0-25505 {}} {128 0 0 0-25506 {}} {259 0 0 0-25508 {}}} CYCLES {}}
set a(0-25508) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1284 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25507 {}}} SUCCS {{259 0 0 0-25509 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25509) {AREA_SCORE {} NAME COMP_LOOP-20:mult.x TYPE {C-CORE PORT} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1285 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25508 {}} {128 0 0 0-25513 {}}} SUCCS {{258 0 0 0-25513 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25510) {AREA_SCORE {} NAME COMP_LOOP-20:mult.y TYPE {C-CORE PORT} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1286 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25513 {}}} SUCCS {{258 0 0 0-25513 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25511) {AREA_SCORE {} NAME COMP_LOOP-20:mult.y_ TYPE {C-CORE PORT} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1287 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25513 {}}} SUCCS {{258 0 0 0-25513 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25512) {AREA_SCORE {} NAME COMP_LOOP-20:mult.p TYPE {C-CORE PORT} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1288 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25513 {}}} SUCCS {{259 0 0 0-25513 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25513) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-20:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1289 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-25512 {}} {258 0 0 0-25511 {}} {258 0 0 0-25510 {}} {258 0 0 0-25509 {}}} SUCCS {{128 0 0 0-25509 {}} {128 0 0 0-25510 {}} {128 0 0 0-25511 {}} {128 0 0 0-25512 {}} {259 0 0 0-25514 {}}} CYCLES {}}
set a(0-25514) {AREA_SCORE {} NAME COMP_LOOP-20:mult.return TYPE {C-CORE PORT} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1290 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-25513 {}}} SUCCS {{259 0 4.500 0-25515 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25515) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#39 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1291 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-25515 {}} {259 0 4.500 0-25514 {}} {258 0 0 0-25502 {}} {256 0 0 0-25496 {}} {258 0 4.500 0-25495 {}} {256 0 0 0-25487 {}}} SUCCS {{774 0 4.500 0-25487 {}} {774 0 4.500 0-25496 {}} {774 0 0 0-25502 {}} {774 0 0 0-25515 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25516) {AREA_SCORE {} NAME VEC_LOOP:j:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1292 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-25521 {}}} SUCCS {{259 0 0 0-25517 {}} {130 0 0 0-25520 {}} {256 0 0 0-25521 {}}} CYCLES {}}
set a(0-25517) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1293 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-25516 {}}} SUCCS {{259 0 0 0-25518 {}} {130 0 0 0-25520 {}}} CYCLES {}}
set a(0-25518) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-20:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1294 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-25517 {}}} SUCCS {{259 0 0 0-25519 {}} {130 0 0 0-25520 {}} {258 0 0 0-25521 {}}} CYCLES {}}
set a(0-25519) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1295 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25518 {}}} SUCCS {{259 0 0 0-25520 {}}} CYCLES {}}
set a(0-25520) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24259 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1296 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25519 {}} {130 0 0 0-25518 {}} {130 0 0 0-25517 {}} {130 0 0 0-25516 {}} {130 0 0 0-25515 {}} {130 0 0 0-25514 {}} {130 0 0 0-25512 {}} {130 0 0 0-25511 {}} {130 0 0 0-25510 {}} {130 0 0 0-25509 {}} {130 0 0 0-25508 {}} {130 0 0 0-25506 {}} {130 0 0 0-25505 {}} {130 0 0 0-25504 {}} {130 0 0 0-25503 {}} {130 0 0 0-25502 {}} {130 0 0 0-25501 {}} {130 0 0 0-25499 {}} {130 0 0 0-25498 {}} {130 0 0 0-25497 {}} {130 0 0 0-25496 {}} {130 0 0 0-25495 {}} {130 0 0 0-25494 {}} {130 0 0 0-25493 {}} {130 0 0 0-25492 {}} {130 0 0 0-25491 {}} {130 0 0 0-25490 {}} {130 0 0 0-25489 {}} {130 0 0 0-25488 {}} {130 0 0 0-25487 {}} {130 0 0 0-25486 {}} {130 0 0 0-25485 {}} {130 0 0 0-25484 {}} {130 0 0 0-25483 {}} {130 0 0 0-25482 {}} {130 0 0 0-25481 {}}} SUCCS {{129 0 0 0-25521 {}}} CYCLES {}}
set a(0-25521) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#20.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24259 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-25521 {}} {129 0 0 0-25520 {}} {258 0 0 0-25518 {}} {256 0 0 0-25516 {}} {256 0 0 0-25493 {}} {256 0 0 0-25481 {}}} SUCCS {{774 0 0 0-25481 {}} {774 0 0 0-25493 {}} {774 0 0 0-25516 {}} {772 0 0 0-25521 {}}} CYCLES {}}
set a(0-24259) {CHI {0-25481 0-25482 0-25483 0-25484 0-25485 0-25486 0-25487 0-25488 0-25489 0-25490 0-25491 0-25492 0-25493 0-25494 0-25495 0-25496 0-25497 0-25498 0-25499 0-25500 0-25501 0-25502 0-25503 0-25504 0-25505 0-25506 0-25507 0-25508 0-25509 0-25510 0-25511 0-25512 0-25513 0-25514 0-25515 0-25516 0-25517 0-25518 0-25519 0-25520 0-25521} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-20:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1297 LOC {22 1.0 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-25480 {}} {258 0 0 0-25479 {}} {258 0 0 0-25478 {}} {130 0 0 0-25477 {}} {130 0 0 0-25476 {}} {130 0 0 0-25475 {}} {130 0 0 0-25474 {}} {64 0 0 0-25473 {}} {64 0 0 0-24258 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-25480 {}} {131 0 0 0-25522 {}} {130 0 0 0-25523 {}} {130 0 0 0-25524 {}} {130 0 0 0-25525 {}} {130 0 0 0-25526 {}} {130 0 0 0-25527 {}} {130 0 0 0-25528 {}} {130 0 0 0-25529 {}} {130 0 0 0-25530 {}} {130 0 0 0-25531 {}} {64 0 0 0-24260 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25522) {AREA_SCORE {} NAME COMP_LOOP-21:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1298 LOC {22 1.0 23 0.86125 23 0.86125 23 0.86125} PREDS {{131 0 0 0-24259 {}}} SUCCS {{259 0 0 0-25523 {}} {130 0 0 0-25531 {}}} CYCLES {}}
set a(0-25523) {AREA_SCORE {} NAME COMP_LOOP-21:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1299 LOC {22 1.0 23 0.86125 23 0.86125 23 0.86125} PREDS {{259 0 0 0-25522 {}} {130 0 0 0-24259 {}}} SUCCS {{259 0 0 0-25524 {}} {130 0 0 0-25531 {}}} CYCLES {}}
set a(0-25524) {AREA_SCORE {} NAME COMP_LOOP-21:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1300 LOC {22 1.0 23 0.86125 23 0.86125 23 0.86125} PREDS {{259 0 0 0-25523 {}} {130 0 0 0-24259 {}}} SUCCS {{258 0 0 0-25528 {}} {130 0 0 0-25531 {}}} CYCLES {}}
set a(0-25525) {AREA_SCORE {} NAME COMP_LOOP:k:asn#79 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1301 LOC {22 1.0 23 0.0 23 0.0 23 0.0 23 0.86125} PREDS {{130 0 0 0-24259 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25526 {}} {130 0 0 0-25531 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25526) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#80 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1302 LOC {22 1.0 23 0.0 23 0.0 23 0.86125} PREDS {{259 0 0 0-25525 {}} {130 0 0 0-24259 {}}} SUCCS {{259 0 0 0-25527 {}} {130 0 0 0-25531 {}}} CYCLES {}}
set a(0-25527) {AREA_SCORE {} NAME COMP_LOOP:conc#60 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1303 LOC {22 1.0 23 0.86125 23 0.86125 23 0.86125} PREDS {{259 0 0 0-25526 {}} {130 0 0 0-24259 {}}} SUCCS {{259 0 0 0-25528 {}} {130 0 0 0-25531 {}}} CYCLES {}}
set a(0-25528) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-21:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1304 LOC {23 0.0 23 0.86125 23 0.86125 23 0.999999875 23 0.999999875} PREDS {{259 0 0 0-25527 {}} {258 0 0 0-25524 {}} {130 0 0 0-24259 {}}} SUCCS {{259 0 0 0-25529 {}} {130 0 0 0-25531 {}}} CYCLES {}}
set a(0-25529) {AREA_SCORE {} NAME COMP_LOOP-21:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1305 LOC {23 0.13874999999999998 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-25528 {}} {130 0 0 0-24259 {}}} SUCCS {{259 0 0 0-25530 {}} {130 0 0 0-25531 {}}} CYCLES {}}
set a(0-25530) {AREA_SCORE {} NAME COMP_LOOP-21:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1306 LOC {23 0.13874999999999998 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-25529 {}} {130 0 0 0-24259 {}}} SUCCS {{259 0 0 0-25531 {}}} CYCLES {}}
set a(0-25531) {AREA_SCORE {} NAME COMP_LOOP-21:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1307 LOC {23 0.13874999999999998 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-25530 {}} {130 0 0 0-25529 {}} {130 0 0 0-25528 {}} {130 0 0 0-25527 {}} {130 0 0 0-25526 {}} {130 0 0 0-25525 {}} {130 0 0 0-25524 {}} {130 0 0 0-25523 {}} {130 0 0 0-25522 {}} {130 0 0 0-24259 {}}} SUCCS {{128 0 0 0-25540 {}} {64 0 0 0-24260 {}}} CYCLES {}}
set a(0-25532) {AREA_SCORE {} NAME COMP_LOOP:k:asn#80 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1308 LOC {0 1.0 20 0.0 20 0.0 20 0.0 21 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25533 {}} {130 0 0 0-24260 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25533) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#81 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1309 LOC {0 1.0 20 0.0 20 0.0 21 0.51615785} PREDS {{259 0 0 0-25532 {}}} SUCCS {{259 0 0 0-25534 {}} {130 0 0 0-24260 {}}} CYCLES {}}
set a(0-25534) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#20 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1310 LOC {0 1.0 20 0.51615785 20 0.51615785 21 0.51615785} PREDS {{259 0 0 0-25533 {}}} SUCCS {{259 0 0 0-25535 {}} {130 0 0 0-24260 {}}} CYCLES {}}
set a(0-25535) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-21:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1311 LOC {1 0.18687499999999999 20 0.51615785 20 0.51615785 20 0.9999998935000001 21 0.9999998935000001} PREDS {{259 0 0 0-25534 {}} {258 0 0 0-24537 {}}} SUCCS {{259 0 0 0-25536 {}} {258 0 0 0-25538 {}} {130 0 0 0-24260 {}}} CYCLES {}}
set a(0-25536) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#72 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1312 LOC {1 0.67071715 22 0.46875 22 0.46875 22 0.46875} PREDS {{259 0 0 0-25535 {}}} SUCCS {{259 0 3.750 0-25537 {}} {130 0 0 0-24260 {}}} CYCLES {}}
set a(0-25537) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1313 LOC {2 1.0 22 0.95 22 1.0 23 0.2999998749999999 23 0.2999998749999999} PREDS {{259 0 3.750 0-25536 {}}} SUCCS {{258 0 0 0-24260 {}}} CYCLES {}}
set a(0-25538) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#10 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1314 LOC {1 0.67071715 22 0.46875 22 0.46875 22 0.46875} PREDS {{258 0 0 0-25535 {}}} SUCCS {{259 0 3.750 0-25539 {}} {130 0 0 0-24260 {}}} CYCLES {}}
set a(0-25539) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1315 LOC {2 1.0 22 0.95 22 1.0 23 0.2999998749999999 23 0.2999998749999999} PREDS {{259 0 3.750 0-25538 {}}} SUCCS {{258 0 0 0-24260 {}}} CYCLES {}}
set a(0-25540) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1316 LOC {23 0.0 23 1.0 23 1.0 23 1.0 23 1.0} PREDS {{128 0 0 0-25531 {}} {772 0 0 0-24260 {}}} SUCCS {{259 0 0 0-24260 {}}} CYCLES {}}
set a(0-25541) {AREA_SCORE {} NAME VEC_LOOP:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1317 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{774 0 0 0-25587 {}}} SUCCS {{259 0 0 0-25542 {}} {130 0 0 0-25586 {}} {256 0 0 0-25587 {}}} CYCLES {}}
set a(0-25542) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#21)(13-2) TYPE READSLICE PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1318 LOC {0 1.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{259 0 0 0-25541 {}}} SUCCS {{258 0 0 0-25546 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25543) {AREA_SCORE {} NAME COMP_LOOP:k:asn#81 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1319 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {} SUCCS {{259 0 0 0-25544 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25544) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#82 TYPE READSLICE PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1320 LOC {0 1.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{259 0 0 0-25543 {}}} SUCCS {{259 0 0 0-25545 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25545) {AREA_SCORE {} NAME VEC_LOOP:conc#40 TYPE CONCATENATE PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1321 LOC {0 1.0 1 0.866875 1 0.866875 2 0.24187504999999998} PREDS {{259 0 0 0-25544 {}}} SUCCS {{259 0 0 0-25546 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25546) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 2 NAME VEC_LOOP:acc#20 TYPE ACCU DELAY {1.07 ns} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1322 LOC {1 0.0 1 0.866875 1 0.866875 1 0.999999875 2 0.374999925} PREDS {{259 0 0 0-25545 {}} {258 0 0 0-25542 {}}} SUCCS {{258 0 0 0-25549 {}} {258 0 0 0-25567 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25547) {AREA_SCORE {} NAME VEC_LOOP:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1323 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-25587 {}}} SUCCS {{259 0 0 0-25548 {}} {130 0 0 0-25586 {}} {256 0 0 0-25587 {}}} CYCLES {}}
set a(0-25548) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#21)(1-0)#1 TYPE READSLICE PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1324 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-25547 {}}} SUCCS {{259 0 0 0-25549 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25549) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1325 LOC {1 0.133125 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-25548 {}} {258 0 0 0-25546 {}}} SUCCS {{259 0 4.500 0-25550 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25550) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#40 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1326 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25549 {}} {774 0 4.500 0-25581 {}} {774 0 4.500 0-25568 {}}} SUCCS {{258 0 0 0-25560 {}} {256 0 0 0-25568 {}} {258 0 0 0-25570 {}} {256 0 0 0-25581 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25551) {AREA_SCORE {} NAME COMP_LOOP:k:asn#82 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1327 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25552 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25552) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#83 TYPE READSLICE PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1328 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-25551 {}}} SUCCS {{259 0 0 0-25553 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25553) {AREA_SCORE {} NAME VEC_LOOP:conc#41 TYPE CONCATENATE PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1329 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-25552 {}}} SUCCS {{258 0 0 0-25555 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25554) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1330 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25555 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25555) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#46 TYPE ACCU DELAY {1.09 ns} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1331 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-25554 {}} {258 0 0 0-25553 {}}} SUCCS {{258 0 0 0-25558 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25556) {AREA_SCORE {} NAME VEC_LOOP:j:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1332 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25587 {}}} SUCCS {{259 0 0 0-25557 {}} {130 0 0 0-25586 {}} {256 0 0 0-25587 {}}} CYCLES {}}
set a(0-25557) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1333 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25556 {}}} SUCCS {{259 0 0 0-25558 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25558) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-21:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1334 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-25557 {}} {258 0 0 0-25555 {}}} SUCCS {{259 0 4.500 0-25559 {}} {258 0 4.500 0-25581 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25559) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#41 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1335 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25558 {}} {774 0 4.500 0-25581 {}} {774 0 4.500 0-25568 {}}} SUCCS {{259 0 0 0-25560 {}} {256 0 0 0-25568 {}} {258 0 0 0-25569 {}} {256 0 0 0-25581 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25560) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-21:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1336 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-25559 {}} {258 0 0 0-25550 {}}} SUCCS {{259 0 0 0-25561 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25561) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_add.base TYPE {C-CORE PORT} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1337 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-25560 {}} {128 0 0 0-25563 {}}} SUCCS {{258 0 0 0-25563 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25562) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_add.m TYPE {C-CORE PORT} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1338 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-25563 {}}} SUCCS {{259 0 0 0-25563 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25563) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-21:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1339 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-25562 {}} {258 0 0 0-25561 {}}} SUCCS {{128 0 0 0-25561 {}} {128 0 0 0-25562 {}} {259 0 0 0-25564 {}}} CYCLES {}}
set a(0-25564) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_add.return TYPE {C-CORE PORT} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1340 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25563 {}}} SUCCS {{258 0 4.500 0-25568 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25565) {AREA_SCORE {} NAME VEC_LOOP:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1341 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-25587 {}}} SUCCS {{259 0 0 0-25566 {}} {130 0 0 0-25586 {}} {256 0 0 0-25587 {}}} CYCLES {}}
set a(0-25566) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#21)(1-0) TYPE READSLICE PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1342 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-25565 {}}} SUCCS {{259 0 0 0-25567 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25567) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1343 LOC {1 0.133125 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25566 {}} {258 0 0 0-25546 {}}} SUCCS {{259 0 4.500 0-25568 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25568) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#40 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1344 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-25568 {}} {259 0 4.500 0-25567 {}} {258 0 4.500 0-25564 {}} {256 0 0 0-25559 {}} {256 0 0 0-25550 {}} {774 0 0 0-25581 {}}} SUCCS {{774 0 4.500 0-25550 {}} {774 0 4.500 0-25559 {}} {774 0 0 0-25568 {}} {258 0 0 0-25581 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25569) {AREA_SCORE {} NAME COMP_LOOP-21:factor2:not TYPE NOT PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1345 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-25559 {}}} SUCCS {{259 0 0 0-25570 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25570) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-21:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1346 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-25569 {}} {258 0 0 0-25550 {}}} SUCCS {{259 0 0 0-25571 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25571) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1347 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-25570 {}} {128 0 0 0-25573 {}}} SUCCS {{258 0 0 0-25573 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25572) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1348 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-25573 {}}} SUCCS {{259 0 0 0-25573 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25573) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-21:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1349 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-25572 {}} {258 0 0 0-25571 {}}} SUCCS {{128 0 0 0-25571 {}} {128 0 0 0-25572 {}} {259 0 0 0-25574 {}}} CYCLES {}}
set a(0-25574) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1350 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25573 {}}} SUCCS {{259 0 0 0-25575 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25575) {AREA_SCORE {} NAME COMP_LOOP-21:mult.x TYPE {C-CORE PORT} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1351 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25574 {}} {128 0 0 0-25579 {}}} SUCCS {{258 0 0 0-25579 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25576) {AREA_SCORE {} NAME COMP_LOOP-21:mult.y TYPE {C-CORE PORT} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1352 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25579 {}}} SUCCS {{258 0 0 0-25579 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25577) {AREA_SCORE {} NAME COMP_LOOP-21:mult.y_ TYPE {C-CORE PORT} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1353 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25579 {}}} SUCCS {{258 0 0 0-25579 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25578) {AREA_SCORE {} NAME COMP_LOOP-21:mult.p TYPE {C-CORE PORT} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1354 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25579 {}}} SUCCS {{259 0 0 0-25579 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25579) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-21:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1355 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-25578 {}} {258 0 0 0-25577 {}} {258 0 0 0-25576 {}} {258 0 0 0-25575 {}}} SUCCS {{128 0 0 0-25575 {}} {128 0 0 0-25576 {}} {128 0 0 0-25577 {}} {128 0 0 0-25578 {}} {259 0 0 0-25580 {}}} CYCLES {}}
set a(0-25580) {AREA_SCORE {} NAME COMP_LOOP-21:mult.return TYPE {C-CORE PORT} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1356 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-25579 {}}} SUCCS {{259 0 4.500 0-25581 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25581) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#41 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1357 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-25581 {}} {259 0 4.500 0-25580 {}} {258 0 0 0-25568 {}} {256 0 0 0-25559 {}} {258 0 4.500 0-25558 {}} {256 0 0 0-25550 {}}} SUCCS {{774 0 4.500 0-25550 {}} {774 0 4.500 0-25559 {}} {774 0 0 0-25568 {}} {774 0 0 0-25581 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25582) {AREA_SCORE {} NAME VEC_LOOP:j:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1358 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-25587 {}}} SUCCS {{259 0 0 0-25583 {}} {130 0 0 0-25586 {}} {256 0 0 0-25587 {}}} CYCLES {}}
set a(0-25583) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1359 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-25582 {}}} SUCCS {{259 0 0 0-25584 {}} {130 0 0 0-25586 {}}} CYCLES {}}
set a(0-25584) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-21:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1360 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-25583 {}}} SUCCS {{259 0 0 0-25585 {}} {130 0 0 0-25586 {}} {258 0 0 0-25587 {}}} CYCLES {}}
set a(0-25585) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1361 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25584 {}}} SUCCS {{259 0 0 0-25586 {}}} CYCLES {}}
set a(0-25586) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24260 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1362 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25585 {}} {130 0 0 0-25584 {}} {130 0 0 0-25583 {}} {130 0 0 0-25582 {}} {130 0 0 0-25581 {}} {130 0 0 0-25580 {}} {130 0 0 0-25578 {}} {130 0 0 0-25577 {}} {130 0 0 0-25576 {}} {130 0 0 0-25575 {}} {130 0 0 0-25574 {}} {130 0 0 0-25572 {}} {130 0 0 0-25571 {}} {130 0 0 0-25570 {}} {130 0 0 0-25569 {}} {130 0 0 0-25568 {}} {130 0 0 0-25567 {}} {130 0 0 0-25566 {}} {130 0 0 0-25565 {}} {130 0 0 0-25564 {}} {130 0 0 0-25562 {}} {130 0 0 0-25561 {}} {130 0 0 0-25560 {}} {130 0 0 0-25559 {}} {130 0 0 0-25558 {}} {130 0 0 0-25557 {}} {130 0 0 0-25556 {}} {130 0 0 0-25555 {}} {130 0 0 0-25554 {}} {130 0 0 0-25553 {}} {130 0 0 0-25552 {}} {130 0 0 0-25551 {}} {130 0 0 0-25550 {}} {130 0 0 0-25549 {}} {130 0 0 0-25548 {}} {130 0 0 0-25547 {}} {130 0 0 0-25546 {}} {130 0 0 0-25545 {}} {130 0 0 0-25544 {}} {130 0 0 0-25543 {}} {130 0 0 0-25542 {}} {130 0 0 0-25541 {}}} SUCCS {{129 0 0 0-25587 {}}} CYCLES {}}
set a(0-25587) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#21.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24260 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-25587 {}} {129 0 0 0-25586 {}} {258 0 0 0-25584 {}} {256 0 0 0-25582 {}} {256 0 0 0-25565 {}} {256 0 0 0-25556 {}} {256 0 0 0-25547 {}} {256 0 0 0-25541 {}}} SUCCS {{774 0 0 0-25541 {}} {774 0 0 0-25547 {}} {774 0 0 0-25556 {}} {774 0 0 0-25565 {}} {774 0 0 0-25582 {}} {772 0 0 0-25587 {}}} CYCLES {}}
set a(0-24260) {CHI {0-25541 0-25542 0-25543 0-25544 0-25545 0-25546 0-25547 0-25548 0-25549 0-25550 0-25551 0-25552 0-25553 0-25554 0-25555 0-25556 0-25557 0-25558 0-25559 0-25560 0-25561 0-25562 0-25563 0-25564 0-25565 0-25566 0-25567 0-25568 0-25569 0-25570 0-25571 0-25572 0-25573 0-25574 0-25575 0-25576 0-25577 0-25578 0-25579 0-25580 0-25581 0-25582 0-25583 0-25584 0-25585 0-25586 0-25587} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-21:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1363 LOC {23 1.0 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-25540 {}} {258 0 0 0-25539 {}} {130 0 0 0-25538 {}} {258 0 0 0-25537 {}} {130 0 0 0-25536 {}} {130 0 0 0-25535 {}} {130 0 0 0-25534 {}} {130 0 0 0-25533 {}} {130 0 0 0-25532 {}} {64 0 0 0-25531 {}} {64 0 0 0-24259 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-25540 {}} {131 0 0 0-25588 {}} {130 0 0 0-25589 {}} {130 0 0 0-25590 {}} {130 0 0 0-25591 {}} {130 0 0 0-25592 {}} {130 0 0 0-25593 {}} {130 0 0 0-25594 {}} {130 0 0 0-25595 {}} {130 0 0 0-25596 {}} {130 0 0 0-25597 {}} {64 0 0 0-24261 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25588) {AREA_SCORE {} NAME COMP_LOOP-22:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1364 LOC {23 1.0 24 0.86125 24 0.86125 24 0.86125} PREDS {{131 0 0 0-24260 {}}} SUCCS {{259 0 0 0-25589 {}} {130 0 0 0-25597 {}}} CYCLES {}}
set a(0-25589) {AREA_SCORE {} NAME COMP_LOOP-22:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1365 LOC {23 1.0 24 0.86125 24 0.86125 24 0.86125} PREDS {{259 0 0 0-25588 {}} {130 0 0 0-24260 {}}} SUCCS {{259 0 0 0-25590 {}} {130 0 0 0-25597 {}}} CYCLES {}}
set a(0-25590) {AREA_SCORE {} NAME COMP_LOOP-22:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1366 LOC {23 1.0 24 0.86125 24 0.86125 24 0.86125} PREDS {{259 0 0 0-25589 {}} {130 0 0 0-24260 {}}} SUCCS {{258 0 0 0-25594 {}} {130 0 0 0-25597 {}}} CYCLES {}}
set a(0-25591) {AREA_SCORE {} NAME COMP_LOOP:k:asn#83 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1367 LOC {23 1.0 24 0.0 24 0.0 24 0.0 24 0.86125} PREDS {{130 0 0 0-24260 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25592 {}} {130 0 0 0-25597 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25592) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#84 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1368 LOC {23 1.0 24 0.0 24 0.0 24 0.86125} PREDS {{259 0 0 0-25591 {}} {130 0 0 0-24260 {}}} SUCCS {{259 0 0 0-25593 {}} {130 0 0 0-25597 {}}} CYCLES {}}
set a(0-25593) {AREA_SCORE {} NAME COMP_LOOP:conc#63 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1369 LOC {23 1.0 24 0.86125 24 0.86125 24 0.86125} PREDS {{259 0 0 0-25592 {}} {130 0 0 0-24260 {}}} SUCCS {{259 0 0 0-25594 {}} {130 0 0 0-25597 {}}} CYCLES {}}
set a(0-25594) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-22:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1370 LOC {24 0.0 24 0.86125 24 0.86125 24 0.999999875 24 0.999999875} PREDS {{259 0 0 0-25593 {}} {258 0 0 0-25590 {}} {130 0 0 0-24260 {}}} SUCCS {{259 0 0 0-25595 {}} {130 0 0 0-25597 {}}} CYCLES {}}
set a(0-25595) {AREA_SCORE {} NAME COMP_LOOP-22:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1371 LOC {24 0.13874999999999998 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-25594 {}} {130 0 0 0-24260 {}}} SUCCS {{259 0 0 0-25596 {}} {130 0 0 0-25597 {}}} CYCLES {}}
set a(0-25596) {AREA_SCORE {} NAME COMP_LOOP-22:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1372 LOC {24 0.13874999999999998 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-25595 {}} {130 0 0 0-24260 {}}} SUCCS {{259 0 0 0-25597 {}}} CYCLES {}}
set a(0-25597) {AREA_SCORE {} NAME COMP_LOOP-22:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1373 LOC {24 0.13874999999999998 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-25596 {}} {130 0 0 0-25595 {}} {130 0 0 0-25594 {}} {130 0 0 0-25593 {}} {130 0 0 0-25592 {}} {130 0 0 0-25591 {}} {130 0 0 0-25590 {}} {130 0 0 0-25589 {}} {130 0 0 0-25588 {}} {130 0 0 0-24260 {}}} SUCCS {{128 0 0 0-25604 {}} {64 0 0 0-24261 {}}} CYCLES {}}
set a(0-25598) {AREA_SCORE {} NAME COMP_LOOP:k:asn#84 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1374 LOC {0 1.0 21 0.0 21 0.0 21 0.0 22 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25599 {}} {130 0 0 0-24261 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25599) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#85 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1375 LOC {0 1.0 21 0.0 21 0.0 22 0.51615785} PREDS {{259 0 0 0-25598 {}}} SUCCS {{259 0 0 0-25600 {}} {130 0 0 0-24261 {}}} CYCLES {}}
set a(0-25600) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#21 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1376 LOC {0 1.0 21 0.51615785 21 0.51615785 22 0.51615785} PREDS {{259 0 0 0-25599 {}}} SUCCS {{259 0 0 0-25601 {}} {130 0 0 0-24261 {}}} CYCLES {}}
set a(0-25601) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-22:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1377 LOC {1 0.18687499999999999 21 0.51615785 21 0.51615785 21 0.9999998935000001 22 0.9999998935000001} PREDS {{259 0 0 0-25600 {}} {258 0 0 0-24353 {}}} SUCCS {{259 0 3.750 0-25602 {}} {258 0 3.750 0-25603 {}} {130 0 0 0-24261 {}}} CYCLES {}}
set a(0-25602) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1378 LOC {2 1.0 23 0.95 23 1.0 24 0.2999998749999999 24 0.2999998749999999} PREDS {{259 0 3.750 0-25601 {}}} SUCCS {{258 0 0 0-24261 {}}} CYCLES {}}
set a(0-25603) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1379 LOC {2 1.0 23 0.95 23 1.0 24 0.2999998749999999 24 0.2999998749999999} PREDS {{258 0 3.750 0-25601 {}}} SUCCS {{258 0 0 0-24261 {}}} CYCLES {}}
set a(0-25604) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1380 LOC {24 0.0 24 1.0 24 1.0 24 1.0 24 1.0} PREDS {{128 0 0 0-25597 {}} {772 0 0 0-24261 {}}} SUCCS {{259 0 0 0-24261 {}}} CYCLES {}}
set a(0-25605) {AREA_SCORE {} NAME VEC_LOOP:j:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1381 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25645 {}}} SUCCS {{259 0 0 0-25606 {}} {130 0 0 0-25644 {}} {256 0 0 0-25645 {}}} CYCLES {}}
set a(0-25606) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1382 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25605 {}}} SUCCS {{258 0 0 0-25610 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25607) {AREA_SCORE {} NAME COMP_LOOP:k:asn#85 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1383 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-25608 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25608) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#86 TYPE READSLICE PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1384 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25607 {}}} SUCCS {{259 0 0 0-25609 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25609) {AREA_SCORE {} NAME VEC_LOOP:conc#42 TYPE CONCATENATE PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1385 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-25608 {}}} SUCCS {{259 0 0 0-25610 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25610) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-22:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1386 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-25609 {}} {258 0 0 0-25606 {}}} SUCCS {{259 0 4.500 0-25611 {}} {258 0 4.500 0-25626 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25611) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#42 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1387 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25610 {}} {774 0 4.500 0-25639 {}} {774 0 4.500 0-25626 {}}} SUCCS {{258 0 0 0-25621 {}} {256 0 0 0-25626 {}} {258 0 0 0-25628 {}} {256 0 0 0-25639 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25612) {AREA_SCORE {} NAME COMP_LOOP:k:asn#86 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1388 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25613 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25613) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#87 TYPE READSLICE PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1389 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-25612 {}}} SUCCS {{259 0 0 0-25614 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25614) {AREA_SCORE {} NAME VEC_LOOP:conc#43 TYPE CONCATENATE PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1390 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-25613 {}}} SUCCS {{258 0 0 0-25616 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25615) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1391 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25616 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25616) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#47 TYPE ACCU DELAY {1.09 ns} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1392 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-25615 {}} {258 0 0 0-25614 {}}} SUCCS {{258 0 0 0-25619 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25617) {AREA_SCORE {} NAME VEC_LOOP:j:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1393 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25645 {}}} SUCCS {{259 0 0 0-25618 {}} {130 0 0 0-25644 {}} {256 0 0 0-25645 {}}} CYCLES {}}
set a(0-25618) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1394 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25617 {}}} SUCCS {{259 0 0 0-25619 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25619) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-22:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1395 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-25618 {}} {258 0 0 0-25616 {}}} SUCCS {{259 0 4.500 0-25620 {}} {258 0 4.500 0-25639 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25620) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#43 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1396 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25619 {}} {774 0 4.500 0-25639 {}} {774 0 4.500 0-25626 {}}} SUCCS {{259 0 0 0-25621 {}} {256 0 0 0-25626 {}} {258 0 0 0-25627 {}} {256 0 0 0-25639 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25621) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-22:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1397 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-25620 {}} {258 0 0 0-25611 {}}} SUCCS {{259 0 0 0-25622 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25622) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_add.base TYPE {C-CORE PORT} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1398 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-25621 {}} {128 0 0 0-25624 {}}} SUCCS {{258 0 0 0-25624 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25623) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_add.m TYPE {C-CORE PORT} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1399 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-25624 {}}} SUCCS {{259 0 0 0-25624 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25624) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-22:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1400 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-25623 {}} {258 0 0 0-25622 {}}} SUCCS {{128 0 0 0-25622 {}} {128 0 0 0-25623 {}} {259 0 0 0-25625 {}}} CYCLES {}}
set a(0-25625) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_add.return TYPE {C-CORE PORT} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1401 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25624 {}}} SUCCS {{259 0 4.500 0-25626 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25626) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#42 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1402 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-25626 {}} {259 0 4.500 0-25625 {}} {256 0 0 0-25620 {}} {256 0 0 0-25611 {}} {258 0 4.500 0-25610 {}} {774 0 0 0-25639 {}}} SUCCS {{774 0 4.500 0-25611 {}} {774 0 4.500 0-25620 {}} {774 0 0 0-25626 {}} {258 0 0 0-25639 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25627) {AREA_SCORE {} NAME COMP_LOOP-22:factor2:not TYPE NOT PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1403 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-25620 {}}} SUCCS {{259 0 0 0-25628 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25628) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-22:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1404 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-25627 {}} {258 0 0 0-25611 {}}} SUCCS {{259 0 0 0-25629 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25629) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1405 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-25628 {}} {128 0 0 0-25631 {}}} SUCCS {{258 0 0 0-25631 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25630) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1406 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-25631 {}}} SUCCS {{259 0 0 0-25631 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25631) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-22:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1407 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-25630 {}} {258 0 0 0-25629 {}}} SUCCS {{128 0 0 0-25629 {}} {128 0 0 0-25630 {}} {259 0 0 0-25632 {}}} CYCLES {}}
set a(0-25632) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1408 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25631 {}}} SUCCS {{259 0 0 0-25633 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25633) {AREA_SCORE {} NAME COMP_LOOP-22:mult.x TYPE {C-CORE PORT} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1409 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25632 {}} {128 0 0 0-25637 {}}} SUCCS {{258 0 0 0-25637 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25634) {AREA_SCORE {} NAME COMP_LOOP-22:mult.y TYPE {C-CORE PORT} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1410 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25637 {}}} SUCCS {{258 0 0 0-25637 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25635) {AREA_SCORE {} NAME COMP_LOOP-22:mult.y_ TYPE {C-CORE PORT} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1411 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25637 {}}} SUCCS {{258 0 0 0-25637 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25636) {AREA_SCORE {} NAME COMP_LOOP-22:mult.p TYPE {C-CORE PORT} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1412 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25637 {}}} SUCCS {{259 0 0 0-25637 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25637) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-22:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1413 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-25636 {}} {258 0 0 0-25635 {}} {258 0 0 0-25634 {}} {258 0 0 0-25633 {}}} SUCCS {{128 0 0 0-25633 {}} {128 0 0 0-25634 {}} {128 0 0 0-25635 {}} {128 0 0 0-25636 {}} {259 0 0 0-25638 {}}} CYCLES {}}
set a(0-25638) {AREA_SCORE {} NAME COMP_LOOP-22:mult.return TYPE {C-CORE PORT} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1414 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-25637 {}}} SUCCS {{259 0 4.500 0-25639 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25639) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#43 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1415 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-25639 {}} {259 0 4.500 0-25638 {}} {258 0 0 0-25626 {}} {256 0 0 0-25620 {}} {258 0 4.500 0-25619 {}} {256 0 0 0-25611 {}}} SUCCS {{774 0 4.500 0-25611 {}} {774 0 4.500 0-25620 {}} {774 0 0 0-25626 {}} {774 0 0 0-25639 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25640) {AREA_SCORE {} NAME VEC_LOOP:j:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1416 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-25645 {}}} SUCCS {{259 0 0 0-25641 {}} {130 0 0 0-25644 {}} {256 0 0 0-25645 {}}} CYCLES {}}
set a(0-25641) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1417 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-25640 {}}} SUCCS {{259 0 0 0-25642 {}} {130 0 0 0-25644 {}}} CYCLES {}}
set a(0-25642) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-22:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1418 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-25641 {}}} SUCCS {{259 0 0 0-25643 {}} {130 0 0 0-25644 {}} {258 0 0 0-25645 {}}} CYCLES {}}
set a(0-25643) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1419 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25642 {}}} SUCCS {{259 0 0 0-25644 {}}} CYCLES {}}
set a(0-25644) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24261 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1420 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25643 {}} {130 0 0 0-25642 {}} {130 0 0 0-25641 {}} {130 0 0 0-25640 {}} {130 0 0 0-25639 {}} {130 0 0 0-25638 {}} {130 0 0 0-25636 {}} {130 0 0 0-25635 {}} {130 0 0 0-25634 {}} {130 0 0 0-25633 {}} {130 0 0 0-25632 {}} {130 0 0 0-25630 {}} {130 0 0 0-25629 {}} {130 0 0 0-25628 {}} {130 0 0 0-25627 {}} {130 0 0 0-25626 {}} {130 0 0 0-25625 {}} {130 0 0 0-25623 {}} {130 0 0 0-25622 {}} {130 0 0 0-25621 {}} {130 0 0 0-25620 {}} {130 0 0 0-25619 {}} {130 0 0 0-25618 {}} {130 0 0 0-25617 {}} {130 0 0 0-25616 {}} {130 0 0 0-25615 {}} {130 0 0 0-25614 {}} {130 0 0 0-25613 {}} {130 0 0 0-25612 {}} {130 0 0 0-25611 {}} {130 0 0 0-25610 {}} {130 0 0 0-25609 {}} {130 0 0 0-25608 {}} {130 0 0 0-25607 {}} {130 0 0 0-25606 {}} {130 0 0 0-25605 {}}} SUCCS {{129 0 0 0-25645 {}}} CYCLES {}}
set a(0-25645) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#22.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24261 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-25645 {}} {129 0 0 0-25644 {}} {258 0 0 0-25642 {}} {256 0 0 0-25640 {}} {256 0 0 0-25617 {}} {256 0 0 0-25605 {}}} SUCCS {{774 0 0 0-25605 {}} {774 0 0 0-25617 {}} {774 0 0 0-25640 {}} {772 0 0 0-25645 {}}} CYCLES {}}
set a(0-24261) {CHI {0-25605 0-25606 0-25607 0-25608 0-25609 0-25610 0-25611 0-25612 0-25613 0-25614 0-25615 0-25616 0-25617 0-25618 0-25619 0-25620 0-25621 0-25622 0-25623 0-25624 0-25625 0-25626 0-25627 0-25628 0-25629 0-25630 0-25631 0-25632 0-25633 0-25634 0-25635 0-25636 0-25637 0-25638 0-25639 0-25640 0-25641 0-25642 0-25643 0-25644 0-25645} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-22:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1421 LOC {24 1.0 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-25604 {}} {258 0 0 0-25603 {}} {258 0 0 0-25602 {}} {130 0 0 0-25601 {}} {130 0 0 0-25600 {}} {130 0 0 0-25599 {}} {130 0 0 0-25598 {}} {64 0 0 0-25597 {}} {64 0 0 0-24260 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-25604 {}} {131 0 0 0-25646 {}} {130 0 0 0-25647 {}} {130 0 0 0-25648 {}} {130 0 0 0-25649 {}} {130 0 0 0-25650 {}} {130 0 0 0-25651 {}} {130 0 0 0-25652 {}} {130 0 0 0-25653 {}} {130 0 0 0-25654 {}} {130 0 0 0-25655 {}} {64 0 0 0-24262 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25646) {AREA_SCORE {} NAME COMP_LOOP-23:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1422 LOC {24 1.0 25 0.86125 25 0.86125 25 0.86125} PREDS {{131 0 0 0-24261 {}}} SUCCS {{259 0 0 0-25647 {}} {130 0 0 0-25655 {}}} CYCLES {}}
set a(0-25647) {AREA_SCORE {} NAME COMP_LOOP-23:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1423 LOC {24 1.0 25 0.86125 25 0.86125 25 0.86125} PREDS {{259 0 0 0-25646 {}} {130 0 0 0-24261 {}}} SUCCS {{259 0 0 0-25648 {}} {130 0 0 0-25655 {}}} CYCLES {}}
set a(0-25648) {AREA_SCORE {} NAME COMP_LOOP-23:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1424 LOC {24 1.0 25 0.86125 25 0.86125 25 0.86125} PREDS {{259 0 0 0-25647 {}} {130 0 0 0-24261 {}}} SUCCS {{258 0 0 0-25652 {}} {130 0 0 0-25655 {}}} CYCLES {}}
set a(0-25649) {AREA_SCORE {} NAME COMP_LOOP:k:asn#87 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1425 LOC {24 1.0 25 0.0 25 0.0 25 0.0 25 0.86125} PREDS {{130 0 0 0-24261 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25650 {}} {130 0 0 0-25655 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25650) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#89 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1426 LOC {24 1.0 25 0.0 25 0.0 25 0.86125} PREDS {{259 0 0 0-25649 {}} {130 0 0 0-24261 {}}} SUCCS {{259 0 0 0-25651 {}} {130 0 0 0-25655 {}}} CYCLES {}}
set a(0-25651) {AREA_SCORE {} NAME COMP_LOOP:conc#66 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1427 LOC {24 1.0 25 0.86125 25 0.86125 25 0.86125} PREDS {{259 0 0 0-25650 {}} {130 0 0 0-24261 {}}} SUCCS {{259 0 0 0-25652 {}} {130 0 0 0-25655 {}}} CYCLES {}}
set a(0-25652) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-23:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1428 LOC {25 0.0 25 0.86125 25 0.86125 25 0.999999875 25 0.999999875} PREDS {{259 0 0 0-25651 {}} {258 0 0 0-25648 {}} {130 0 0 0-24261 {}}} SUCCS {{259 0 0 0-25653 {}} {130 0 0 0-25655 {}}} CYCLES {}}
set a(0-25653) {AREA_SCORE {} NAME COMP_LOOP-23:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1429 LOC {25 0.13874999999999998 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-25652 {}} {130 0 0 0-24261 {}}} SUCCS {{259 0 0 0-25654 {}} {130 0 0 0-25655 {}}} CYCLES {}}
set a(0-25654) {AREA_SCORE {} NAME COMP_LOOP-23:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1430 LOC {25 0.13874999999999998 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-25653 {}} {130 0 0 0-24261 {}}} SUCCS {{259 0 0 0-25655 {}}} CYCLES {}}
set a(0-25655) {AREA_SCORE {} NAME COMP_LOOP-23:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1431 LOC {25 0.13874999999999998 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-25654 {}} {130 0 0 0-25653 {}} {130 0 0 0-25652 {}} {130 0 0 0-25651 {}} {130 0 0 0-25650 {}} {130 0 0 0-25649 {}} {130 0 0 0-25648 {}} {130 0 0 0-25647 {}} {130 0 0 0-25646 {}} {130 0 0 0-24261 {}}} SUCCS {{128 0 0 0-25664 {}} {64 0 0 0-24262 {}}} CYCLES {}}
set a(0-25656) {AREA_SCORE {} NAME COMP_LOOP:k:asn#88 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1432 LOC {0 1.0 22 0.0 22 0.0 22 0.0 23 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25657 {}} {130 0 0 0-24262 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25657) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#44 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1433 LOC {0 1.0 22 0.0 22 0.0 23 0.51615785} PREDS {{259 0 0 0-25656 {}}} SUCCS {{259 0 0 0-25658 {}} {130 0 0 0-24262 {}}} CYCLES {}}
set a(0-25658) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#22 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1434 LOC {0 1.0 22 0.51615785 22 0.51615785 23 0.51615785} PREDS {{259 0 0 0-25657 {}}} SUCCS {{259 0 0 0-25659 {}} {130 0 0 0-24262 {}}} CYCLES {}}
set a(0-25659) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-23:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1435 LOC {1 0.18687499999999999 22 0.51615785 22 0.51615785 22 0.9999998935000001 23 0.9999998935000001} PREDS {{259 0 0 0-25658 {}} {258 0 0 0-24412 {}}} SUCCS {{259 0 0 0-25660 {}} {258 0 0 0-25662 {}} {130 0 0 0-24262 {}}} CYCLES {}}
set a(0-25660) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#73 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1436 LOC {1 0.67071715 24 0.46875 24 0.46875 24 0.46875} PREDS {{259 0 0 0-25659 {}}} SUCCS {{259 0 3.750 0-25661 {}} {130 0 0 0-24262 {}}} CYCLES {}}
set a(0-25661) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1437 LOC {2 1.0 24 0.95 24 1.0 25 0.2999998749999999 25 0.2999998749999999} PREDS {{259 0 3.750 0-25660 {}}} SUCCS {{258 0 0 0-24262 {}}} CYCLES {}}
set a(0-25662) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#11 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1438 LOC {1 0.67071715 24 0.46875 24 0.46875 24 0.46875} PREDS {{258 0 0 0-25659 {}}} SUCCS {{259 0 3.750 0-25663 {}} {130 0 0 0-24262 {}}} CYCLES {}}
set a(0-25663) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1439 LOC {2 1.0 24 0.95 24 1.0 25 0.2999998749999999 25 0.2999998749999999} PREDS {{259 0 3.750 0-25662 {}}} SUCCS {{258 0 0 0-24262 {}}} CYCLES {}}
set a(0-25664) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1440 LOC {25 0.0 25 1.0 25 1.0 25 1.0 25 1.0} PREDS {{128 0 0 0-25655 {}} {772 0 0 0-24262 {}}} SUCCS {{259 0 0 0-24262 {}}} CYCLES {}}
set a(0-25665) {AREA_SCORE {} NAME VEC_LOOP:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1441 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {{774 0 0 0-25711 {}}} SUCCS {{259 0 0 0-25666 {}} {130 0 0 0-25710 {}} {256 0 0 0-25711 {}}} CYCLES {}}
set a(0-25666) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#23)(13-1) TYPE READSLICE PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1442 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-25665 {}}} SUCCS {{258 0 0 0-25670 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25667) {AREA_SCORE {} NAME COMP_LOOP:k:asn#89 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1443 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {} SUCCS {{259 0 0 0-25668 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25668) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#90 TYPE READSLICE PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1444 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-25667 {}}} SUCCS {{259 0 0 0-25669 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25669) {AREA_SCORE {} NAME VEC_LOOP:conc#44 TYPE CONCATENATE PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1445 LOC {0 1.0 1 0.8650000499999999 1 0.8650000499999999 2 0.2400001} PREDS {{259 0 0 0-25668 {}}} SUCCS {{259 0 0 0-25670 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25670) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#21 TYPE ACCU DELAY {1.08 ns} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1446 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 2 0.374999975} PREDS {{259 0 0 0-25669 {}} {258 0 0 0-25666 {}}} SUCCS {{258 0 0 0-25673 {}} {258 0 0 0-25691 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25671) {AREA_SCORE {} NAME VEC_LOOP:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1447 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-25711 {}}} SUCCS {{259 0 0 0-25672 {}} {130 0 0 0-25710 {}} {256 0 0 0-25711 {}}} CYCLES {}}
set a(0-25672) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#23)(0)#1 TYPE READSLICE PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1448 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-25671 {}}} SUCCS {{259 0 0 0-25673 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25673) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1449 LOC {1 0.13499995 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-25672 {}} {258 0 0 0-25670 {}}} SUCCS {{259 0 4.500 0-25674 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25674) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#44 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1450 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25673 {}} {774 0 4.500 0-25705 {}} {774 0 4.500 0-25692 {}}} SUCCS {{258 0 0 0-25684 {}} {256 0 0 0-25692 {}} {258 0 0 0-25694 {}} {256 0 0 0-25705 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25675) {AREA_SCORE {} NAME COMP_LOOP:k:asn#90 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1451 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25676 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25676) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#91 TYPE READSLICE PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1452 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-25675 {}}} SUCCS {{259 0 0 0-25677 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25677) {AREA_SCORE {} NAME VEC_LOOP:conc#45 TYPE CONCATENATE PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1453 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-25676 {}}} SUCCS {{258 0 0 0-25679 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25678) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1454 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25679 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25679) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#48 TYPE ACCU DELAY {1.09 ns} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1455 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-25678 {}} {258 0 0 0-25677 {}}} SUCCS {{258 0 0 0-25682 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25680) {AREA_SCORE {} NAME VEC_LOOP:j:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1456 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25711 {}}} SUCCS {{259 0 0 0-25681 {}} {130 0 0 0-25710 {}} {256 0 0 0-25711 {}}} CYCLES {}}
set a(0-25681) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1457 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25680 {}}} SUCCS {{259 0 0 0-25682 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25682) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-23:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1458 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-25681 {}} {258 0 0 0-25679 {}}} SUCCS {{259 0 4.500 0-25683 {}} {258 0 4.500 0-25705 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25683) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#45 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1459 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25682 {}} {774 0 4.500 0-25705 {}} {774 0 4.500 0-25692 {}}} SUCCS {{259 0 0 0-25684 {}} {256 0 0 0-25692 {}} {258 0 0 0-25693 {}} {256 0 0 0-25705 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25684) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-23:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1460 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-25683 {}} {258 0 0 0-25674 {}}} SUCCS {{259 0 0 0-25685 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25685) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_add.base TYPE {C-CORE PORT} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1461 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-25684 {}} {128 0 0 0-25687 {}}} SUCCS {{258 0 0 0-25687 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25686) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_add.m TYPE {C-CORE PORT} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1462 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-25687 {}}} SUCCS {{259 0 0 0-25687 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25687) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-23:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1463 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-25686 {}} {258 0 0 0-25685 {}}} SUCCS {{128 0 0 0-25685 {}} {128 0 0 0-25686 {}} {259 0 0 0-25688 {}}} CYCLES {}}
set a(0-25688) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_add.return TYPE {C-CORE PORT} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1464 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25687 {}}} SUCCS {{258 0 4.500 0-25692 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25689) {AREA_SCORE {} NAME VEC_LOOP:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1465 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-25711 {}}} SUCCS {{259 0 0 0-25690 {}} {130 0 0 0-25710 {}} {256 0 0 0-25711 {}}} CYCLES {}}
set a(0-25690) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#23)(0) TYPE READSLICE PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1466 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-25689 {}}} SUCCS {{259 0 0 0-25691 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25691) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1467 LOC {1 0.13499995 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25690 {}} {258 0 0 0-25670 {}}} SUCCS {{259 0 4.500 0-25692 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25692) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#44 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1468 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-25692 {}} {259 0 4.500 0-25691 {}} {258 0 4.500 0-25688 {}} {256 0 0 0-25683 {}} {256 0 0 0-25674 {}} {774 0 0 0-25705 {}}} SUCCS {{774 0 4.500 0-25674 {}} {774 0 4.500 0-25683 {}} {774 0 0 0-25692 {}} {258 0 0 0-25705 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25693) {AREA_SCORE {} NAME COMP_LOOP-23:factor2:not TYPE NOT PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1469 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-25683 {}}} SUCCS {{259 0 0 0-25694 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25694) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-23:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1470 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-25693 {}} {258 0 0 0-25674 {}}} SUCCS {{259 0 0 0-25695 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25695) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1471 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-25694 {}} {128 0 0 0-25697 {}}} SUCCS {{258 0 0 0-25697 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25696) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1472 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-25697 {}}} SUCCS {{259 0 0 0-25697 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25697) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-23:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1473 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-25696 {}} {258 0 0 0-25695 {}}} SUCCS {{128 0 0 0-25695 {}} {128 0 0 0-25696 {}} {259 0 0 0-25698 {}}} CYCLES {}}
set a(0-25698) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1474 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25697 {}}} SUCCS {{259 0 0 0-25699 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25699) {AREA_SCORE {} NAME COMP_LOOP-23:mult.x TYPE {C-CORE PORT} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1475 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25698 {}} {128 0 0 0-25703 {}}} SUCCS {{258 0 0 0-25703 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25700) {AREA_SCORE {} NAME COMP_LOOP-23:mult.y TYPE {C-CORE PORT} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1476 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25703 {}}} SUCCS {{258 0 0 0-25703 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25701) {AREA_SCORE {} NAME COMP_LOOP-23:mult.y_ TYPE {C-CORE PORT} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1477 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25703 {}}} SUCCS {{258 0 0 0-25703 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25702) {AREA_SCORE {} NAME COMP_LOOP-23:mult.p TYPE {C-CORE PORT} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1478 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25703 {}}} SUCCS {{259 0 0 0-25703 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25703) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-23:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1479 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-25702 {}} {258 0 0 0-25701 {}} {258 0 0 0-25700 {}} {258 0 0 0-25699 {}}} SUCCS {{128 0 0 0-25699 {}} {128 0 0 0-25700 {}} {128 0 0 0-25701 {}} {128 0 0 0-25702 {}} {259 0 0 0-25704 {}}} CYCLES {}}
set a(0-25704) {AREA_SCORE {} NAME COMP_LOOP-23:mult.return TYPE {C-CORE PORT} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1480 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-25703 {}}} SUCCS {{259 0 4.500 0-25705 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25705) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#45 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1481 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-25705 {}} {259 0 4.500 0-25704 {}} {258 0 0 0-25692 {}} {256 0 0 0-25683 {}} {258 0 4.500 0-25682 {}} {256 0 0 0-25674 {}}} SUCCS {{774 0 4.500 0-25674 {}} {774 0 4.500 0-25683 {}} {774 0 0 0-25692 {}} {774 0 0 0-25705 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25706) {AREA_SCORE {} NAME VEC_LOOP:j:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1482 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-25711 {}}} SUCCS {{259 0 0 0-25707 {}} {130 0 0 0-25710 {}} {256 0 0 0-25711 {}}} CYCLES {}}
set a(0-25707) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1483 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-25706 {}}} SUCCS {{259 0 0 0-25708 {}} {130 0 0 0-25710 {}}} CYCLES {}}
set a(0-25708) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-23:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1484 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-25707 {}}} SUCCS {{259 0 0 0-25709 {}} {130 0 0 0-25710 {}} {258 0 0 0-25711 {}}} CYCLES {}}
set a(0-25709) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1485 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25708 {}}} SUCCS {{259 0 0 0-25710 {}}} CYCLES {}}
set a(0-25710) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24262 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1486 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25709 {}} {130 0 0 0-25708 {}} {130 0 0 0-25707 {}} {130 0 0 0-25706 {}} {130 0 0 0-25705 {}} {130 0 0 0-25704 {}} {130 0 0 0-25702 {}} {130 0 0 0-25701 {}} {130 0 0 0-25700 {}} {130 0 0 0-25699 {}} {130 0 0 0-25698 {}} {130 0 0 0-25696 {}} {130 0 0 0-25695 {}} {130 0 0 0-25694 {}} {130 0 0 0-25693 {}} {130 0 0 0-25692 {}} {130 0 0 0-25691 {}} {130 0 0 0-25690 {}} {130 0 0 0-25689 {}} {130 0 0 0-25688 {}} {130 0 0 0-25686 {}} {130 0 0 0-25685 {}} {130 0 0 0-25684 {}} {130 0 0 0-25683 {}} {130 0 0 0-25682 {}} {130 0 0 0-25681 {}} {130 0 0 0-25680 {}} {130 0 0 0-25679 {}} {130 0 0 0-25678 {}} {130 0 0 0-25677 {}} {130 0 0 0-25676 {}} {130 0 0 0-25675 {}} {130 0 0 0-25674 {}} {130 0 0 0-25673 {}} {130 0 0 0-25672 {}} {130 0 0 0-25671 {}} {130 0 0 0-25670 {}} {130 0 0 0-25669 {}} {130 0 0 0-25668 {}} {130 0 0 0-25667 {}} {130 0 0 0-25666 {}} {130 0 0 0-25665 {}}} SUCCS {{129 0 0 0-25711 {}}} CYCLES {}}
set a(0-25711) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#23.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24262 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-25711 {}} {129 0 0 0-25710 {}} {258 0 0 0-25708 {}} {256 0 0 0-25706 {}} {256 0 0 0-25689 {}} {256 0 0 0-25680 {}} {256 0 0 0-25671 {}} {256 0 0 0-25665 {}}} SUCCS {{774 0 0 0-25665 {}} {774 0 0 0-25671 {}} {774 0 0 0-25680 {}} {774 0 0 0-25689 {}} {774 0 0 0-25706 {}} {772 0 0 0-25711 {}}} CYCLES {}}
set a(0-24262) {CHI {0-25665 0-25666 0-25667 0-25668 0-25669 0-25670 0-25671 0-25672 0-25673 0-25674 0-25675 0-25676 0-25677 0-25678 0-25679 0-25680 0-25681 0-25682 0-25683 0-25684 0-25685 0-25686 0-25687 0-25688 0-25689 0-25690 0-25691 0-25692 0-25693 0-25694 0-25695 0-25696 0-25697 0-25698 0-25699 0-25700 0-25701 0-25702 0-25703 0-25704 0-25705 0-25706 0-25707 0-25708 0-25709 0-25710 0-25711} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-23:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1487 LOC {25 1.0 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-25664 {}} {258 0 0 0-25663 {}} {130 0 0 0-25662 {}} {258 0 0 0-25661 {}} {130 0 0 0-25660 {}} {130 0 0 0-25659 {}} {130 0 0 0-25658 {}} {130 0 0 0-25657 {}} {130 0 0 0-25656 {}} {64 0 0 0-25655 {}} {64 0 0 0-24261 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-25664 {}} {131 0 0 0-25712 {}} {130 0 0 0-25713 {}} {130 0 0 0-25714 {}} {130 0 0 0-25715 {}} {130 0 0 0-25716 {}} {130 0 0 0-25717 {}} {130 0 0 0-25718 {}} {130 0 0 0-25719 {}} {130 0 0 0-25720 {}} {130 0 0 0-25721 {}} {64 0 0 0-24263 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25712) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-4)#1 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1488 LOC {25 1.0 26 0.866875 26 0.866875 26 0.866875} PREDS {{131 0 0 0-24262 {}}} SUCCS {{259 0 0 0-25713 {}} {130 0 0 0-25721 {}}} CYCLES {}}
set a(0-25713) {AREA_SCORE {} NAME COMP_LOOP-24:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1489 LOC {25 1.0 26 0.866875 26 0.866875 26 0.866875} PREDS {{259 0 0 0-25712 {}} {130 0 0 0-24262 {}}} SUCCS {{259 0 0 0-25714 {}} {130 0 0 0-25721 {}}} CYCLES {}}
set a(0-25714) {AREA_SCORE {} NAME COMP_LOOP-24:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1490 LOC {25 1.0 26 0.866875 26 0.866875 26 0.866875} PREDS {{259 0 0 0-25713 {}} {130 0 0 0-24262 {}}} SUCCS {{258 0 0 0-25718 {}} {130 0 0 0-25721 {}}} CYCLES {}}
set a(0-25715) {AREA_SCORE {} NAME COMP_LOOP:k:asn#91 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1491 LOC {25 1.0 26 0.0 26 0.0 26 0.0 26 0.866875} PREDS {{130 0 0 0-24262 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25716 {}} {130 0 0 0-25721 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25716) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#92 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1492 LOC {25 1.0 26 0.0 26 0.0 26 0.866875} PREDS {{259 0 0 0-25715 {}} {130 0 0 0-24262 {}}} SUCCS {{259 0 0 0-25717 {}} {130 0 0 0-25721 {}}} CYCLES {}}
set a(0-25717) {AREA_SCORE {} NAME COMP_LOOP:conc#69 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1493 LOC {25 1.0 26 0.866875 26 0.866875 26 0.866875} PREDS {{259 0 0 0-25716 {}} {130 0 0 0-24262 {}}} SUCCS {{259 0 0 0-25718 {}} {130 0 0 0-25721 {}}} CYCLES {}}
set a(0-25718) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 2 NAME COMP_LOOP:acc#6 TYPE ACCU DELAY {1.07 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1494 LOC {26 0.0 26 0.866875 26 0.866875 26 0.999999875 26 0.999999875} PREDS {{259 0 0 0-25717 {}} {258 0 0 0-25714 {}} {130 0 0 0-24262 {}}} SUCCS {{259 0 0 0-25719 {}} {130 0 0 0-25721 {}}} CYCLES {}}
set a(0-25719) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#6)(11) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1495 LOC {26 0.133125 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-25718 {}} {130 0 0 0-24262 {}}} SUCCS {{259 0 0 0-25720 {}} {130 0 0 0-25721 {}}} CYCLES {}}
set a(0-25720) {AREA_SCORE {} NAME COMP_LOOP-24:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1496 LOC {26 0.133125 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-25719 {}} {130 0 0 0-24262 {}}} SUCCS {{259 0 0 0-25721 {}}} CYCLES {}}
set a(0-25721) {AREA_SCORE {} NAME COMP_LOOP-24:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1497 LOC {26 0.133125 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-25720 {}} {130 0 0 0-25719 {}} {130 0 0 0-25718 {}} {130 0 0 0-25717 {}} {130 0 0 0-25716 {}} {130 0 0 0-25715 {}} {130 0 0 0-25714 {}} {130 0 0 0-25713 {}} {130 0 0 0-25712 {}} {130 0 0 0-24262 {}}} SUCCS {{128 0 0 0-25728 {}} {64 0 0 0-24263 {}}} CYCLES {}}
set a(0-25722) {AREA_SCORE {} NAME COMP_LOOP:k:asn#92 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1498 LOC {0 1.0 23 0.0 23 0.0 23 0.0 24 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25723 {}} {130 0 0 0-24263 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25723) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#93 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1499 LOC {0 1.0 23 0.0 23 0.0 24 0.51615785} PREDS {{259 0 0 0-25722 {}}} SUCCS {{259 0 0 0-25724 {}} {130 0 0 0-24263 {}}} CYCLES {}}
set a(0-25724) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#23 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1500 LOC {0 1.0 23 0.51615785 23 0.51615785 24 0.51615785} PREDS {{259 0 0 0-25723 {}}} SUCCS {{259 0 0 0-25725 {}} {130 0 0 0-24263 {}}} CYCLES {}}
set a(0-25725) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-24:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1501 LOC {1 0.18687499999999999 23 0.51615785 23 0.51615785 23 0.9999998935000001 24 0.9999998935000001} PREDS {{259 0 0 0-25724 {}} {258 0 0 0-24353 {}}} SUCCS {{259 0 3.750 0-25726 {}} {258 0 3.750 0-25727 {}} {130 0 0 0-24263 {}}} CYCLES {}}
set a(0-25726) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1502 LOC {2 1.0 25 0.95 25 1.0 26 0.2999998749999999 26 0.2999998749999999} PREDS {{259 0 3.750 0-25725 {}}} SUCCS {{258 0 0 0-24263 {}}} CYCLES {}}
set a(0-25727) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1503 LOC {2 1.0 25 0.95 25 1.0 26 0.2999998749999999 26 0.2999998749999999} PREDS {{258 0 3.750 0-25725 {}}} SUCCS {{258 0 0 0-24263 {}}} CYCLES {}}
set a(0-25728) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1504 LOC {26 0.0 26 1.0 26 1.0 26 1.0 26 1.0} PREDS {{128 0 0 0-25721 {}} {772 0 0 0-24263 {}}} SUCCS {{259 0 0 0-24263 {}}} CYCLES {}}
set a(0-25729) {AREA_SCORE {} NAME VEC_LOOP:j:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1505 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25769 {}}} SUCCS {{259 0 0 0-25730 {}} {130 0 0 0-25768 {}} {256 0 0 0-25769 {}}} CYCLES {}}
set a(0-25730) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1506 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25729 {}}} SUCCS {{258 0 0 0-25734 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25731) {AREA_SCORE {} NAME COMP_LOOP:k:asn#93 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1507 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-25732 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25732) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#94 TYPE READSLICE PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1508 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25731 {}}} SUCCS {{259 0 0 0-25733 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25733) {AREA_SCORE {} NAME VEC_LOOP:conc#46 TYPE CONCATENATE PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1509 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-25732 {}}} SUCCS {{259 0 0 0-25734 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25734) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-24:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1510 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-25733 {}} {258 0 0 0-25730 {}}} SUCCS {{259 0 4.500 0-25735 {}} {258 0 4.500 0-25750 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25735) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#46 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1511 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25734 {}} {774 0 4.500 0-25763 {}} {774 0 4.500 0-25750 {}}} SUCCS {{258 0 0 0-25745 {}} {256 0 0 0-25750 {}} {258 0 0 0-25752 {}} {256 0 0 0-25763 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25736) {AREA_SCORE {} NAME COMP_LOOP:k:asn#94 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1512 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25737 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25737) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#95 TYPE READSLICE PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1513 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-25736 {}}} SUCCS {{259 0 0 0-25738 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25738) {AREA_SCORE {} NAME VEC_LOOP:conc#47 TYPE CONCATENATE PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1514 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-25737 {}}} SUCCS {{258 0 0 0-25740 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25739) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1515 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25740 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25740) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#49 TYPE ACCU DELAY {1.09 ns} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1516 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-25739 {}} {258 0 0 0-25738 {}}} SUCCS {{258 0 0 0-25743 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25741) {AREA_SCORE {} NAME VEC_LOOP:j:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1517 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25769 {}}} SUCCS {{259 0 0 0-25742 {}} {130 0 0 0-25768 {}} {256 0 0 0-25769 {}}} CYCLES {}}
set a(0-25742) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1518 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25741 {}}} SUCCS {{259 0 0 0-25743 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25743) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-24:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1519 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-25742 {}} {258 0 0 0-25740 {}}} SUCCS {{259 0 4.500 0-25744 {}} {258 0 4.500 0-25763 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25744) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#47 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1520 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25743 {}} {774 0 4.500 0-25763 {}} {774 0 4.500 0-25750 {}}} SUCCS {{259 0 0 0-25745 {}} {256 0 0 0-25750 {}} {258 0 0 0-25751 {}} {256 0 0 0-25763 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25745) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-24:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1521 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-25744 {}} {258 0 0 0-25735 {}}} SUCCS {{259 0 0 0-25746 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25746) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_add.base TYPE {C-CORE PORT} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1522 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-25745 {}} {128 0 0 0-25748 {}}} SUCCS {{258 0 0 0-25748 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25747) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_add.m TYPE {C-CORE PORT} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1523 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-25748 {}}} SUCCS {{259 0 0 0-25748 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25748) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-24:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1524 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-25747 {}} {258 0 0 0-25746 {}}} SUCCS {{128 0 0 0-25746 {}} {128 0 0 0-25747 {}} {259 0 0 0-25749 {}}} CYCLES {}}
set a(0-25749) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_add.return TYPE {C-CORE PORT} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1525 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25748 {}}} SUCCS {{259 0 4.500 0-25750 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25750) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#46 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1526 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-25750 {}} {259 0 4.500 0-25749 {}} {256 0 0 0-25744 {}} {256 0 0 0-25735 {}} {258 0 4.500 0-25734 {}} {774 0 0 0-25763 {}}} SUCCS {{774 0 4.500 0-25735 {}} {774 0 4.500 0-25744 {}} {774 0 0 0-25750 {}} {258 0 0 0-25763 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25751) {AREA_SCORE {} NAME COMP_LOOP-24:factor2:not TYPE NOT PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1527 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-25744 {}}} SUCCS {{259 0 0 0-25752 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25752) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-24:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1528 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-25751 {}} {258 0 0 0-25735 {}}} SUCCS {{259 0 0 0-25753 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25753) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1529 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-25752 {}} {128 0 0 0-25755 {}}} SUCCS {{258 0 0 0-25755 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25754) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1530 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-25755 {}}} SUCCS {{259 0 0 0-25755 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25755) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-24:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1531 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-25754 {}} {258 0 0 0-25753 {}}} SUCCS {{128 0 0 0-25753 {}} {128 0 0 0-25754 {}} {259 0 0 0-25756 {}}} CYCLES {}}
set a(0-25756) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1532 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25755 {}}} SUCCS {{259 0 0 0-25757 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25757) {AREA_SCORE {} NAME COMP_LOOP-24:mult.x TYPE {C-CORE PORT} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1533 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25756 {}} {128 0 0 0-25761 {}}} SUCCS {{258 0 0 0-25761 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25758) {AREA_SCORE {} NAME COMP_LOOP-24:mult.y TYPE {C-CORE PORT} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1534 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25761 {}}} SUCCS {{258 0 0 0-25761 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25759) {AREA_SCORE {} NAME COMP_LOOP-24:mult.y_ TYPE {C-CORE PORT} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1535 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25761 {}}} SUCCS {{258 0 0 0-25761 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25760) {AREA_SCORE {} NAME COMP_LOOP-24:mult.p TYPE {C-CORE PORT} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1536 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25761 {}}} SUCCS {{259 0 0 0-25761 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25761) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-24:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1537 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-25760 {}} {258 0 0 0-25759 {}} {258 0 0 0-25758 {}} {258 0 0 0-25757 {}}} SUCCS {{128 0 0 0-25757 {}} {128 0 0 0-25758 {}} {128 0 0 0-25759 {}} {128 0 0 0-25760 {}} {259 0 0 0-25762 {}}} CYCLES {}}
set a(0-25762) {AREA_SCORE {} NAME COMP_LOOP-24:mult.return TYPE {C-CORE PORT} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1538 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-25761 {}}} SUCCS {{259 0 4.500 0-25763 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25763) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#47 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1539 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-25763 {}} {259 0 4.500 0-25762 {}} {258 0 0 0-25750 {}} {256 0 0 0-25744 {}} {258 0 4.500 0-25743 {}} {256 0 0 0-25735 {}}} SUCCS {{774 0 4.500 0-25735 {}} {774 0 4.500 0-25744 {}} {774 0 0 0-25750 {}} {774 0 0 0-25763 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25764) {AREA_SCORE {} NAME VEC_LOOP:j:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1540 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-25769 {}}} SUCCS {{259 0 0 0-25765 {}} {130 0 0 0-25768 {}} {256 0 0 0-25769 {}}} CYCLES {}}
set a(0-25765) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1541 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-25764 {}}} SUCCS {{259 0 0 0-25766 {}} {130 0 0 0-25768 {}}} CYCLES {}}
set a(0-25766) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-24:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1542 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-25765 {}}} SUCCS {{259 0 0 0-25767 {}} {130 0 0 0-25768 {}} {258 0 0 0-25769 {}}} CYCLES {}}
set a(0-25767) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1543 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25766 {}}} SUCCS {{259 0 0 0-25768 {}}} CYCLES {}}
set a(0-25768) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24263 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1544 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25767 {}} {130 0 0 0-25766 {}} {130 0 0 0-25765 {}} {130 0 0 0-25764 {}} {130 0 0 0-25763 {}} {130 0 0 0-25762 {}} {130 0 0 0-25760 {}} {130 0 0 0-25759 {}} {130 0 0 0-25758 {}} {130 0 0 0-25757 {}} {130 0 0 0-25756 {}} {130 0 0 0-25754 {}} {130 0 0 0-25753 {}} {130 0 0 0-25752 {}} {130 0 0 0-25751 {}} {130 0 0 0-25750 {}} {130 0 0 0-25749 {}} {130 0 0 0-25747 {}} {130 0 0 0-25746 {}} {130 0 0 0-25745 {}} {130 0 0 0-25744 {}} {130 0 0 0-25743 {}} {130 0 0 0-25742 {}} {130 0 0 0-25741 {}} {130 0 0 0-25740 {}} {130 0 0 0-25739 {}} {130 0 0 0-25738 {}} {130 0 0 0-25737 {}} {130 0 0 0-25736 {}} {130 0 0 0-25735 {}} {130 0 0 0-25734 {}} {130 0 0 0-25733 {}} {130 0 0 0-25732 {}} {130 0 0 0-25731 {}} {130 0 0 0-25730 {}} {130 0 0 0-25729 {}}} SUCCS {{129 0 0 0-25769 {}}} CYCLES {}}
set a(0-25769) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#24.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24263 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-25769 {}} {129 0 0 0-25768 {}} {258 0 0 0-25766 {}} {256 0 0 0-25764 {}} {256 0 0 0-25741 {}} {256 0 0 0-25729 {}}} SUCCS {{774 0 0 0-25729 {}} {774 0 0 0-25741 {}} {774 0 0 0-25764 {}} {772 0 0 0-25769 {}}} CYCLES {}}
set a(0-24263) {CHI {0-25729 0-25730 0-25731 0-25732 0-25733 0-25734 0-25735 0-25736 0-25737 0-25738 0-25739 0-25740 0-25741 0-25742 0-25743 0-25744 0-25745 0-25746 0-25747 0-25748 0-25749 0-25750 0-25751 0-25752 0-25753 0-25754 0-25755 0-25756 0-25757 0-25758 0-25759 0-25760 0-25761 0-25762 0-25763 0-25764 0-25765 0-25766 0-25767 0-25768 0-25769} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-24:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1545 LOC {26 1.0 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-25728 {}} {258 0 0 0-25727 {}} {258 0 0 0-25726 {}} {130 0 0 0-25725 {}} {130 0 0 0-25724 {}} {130 0 0 0-25723 {}} {130 0 0 0-25722 {}} {64 0 0 0-25721 {}} {64 0 0 0-24262 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-25728 {}} {131 0 0 0-25770 {}} {130 0 0 0-25771 {}} {130 0 0 0-25772 {}} {130 0 0 0-25773 {}} {130 0 0 0-25774 {}} {130 0 0 0-25775 {}} {130 0 0 0-25776 {}} {130 0 0 0-25777 {}} {130 0 0 0-25778 {}} {130 0 0 0-25779 {}} {64 0 0 0-24264 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25770) {AREA_SCORE {} NAME COMP_LOOP-25:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1546 LOC {26 1.0 27 0.86125 27 0.86125 27 0.86125} PREDS {{131 0 0 0-24263 {}}} SUCCS {{259 0 0 0-25771 {}} {130 0 0 0-25779 {}}} CYCLES {}}
set a(0-25771) {AREA_SCORE {} NAME COMP_LOOP-25:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1547 LOC {26 1.0 27 0.86125 27 0.86125 27 0.86125} PREDS {{259 0 0 0-25770 {}} {130 0 0 0-24263 {}}} SUCCS {{259 0 0 0-25772 {}} {130 0 0 0-25779 {}}} CYCLES {}}
set a(0-25772) {AREA_SCORE {} NAME COMP_LOOP-25:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1548 LOC {26 1.0 27 0.86125 27 0.86125 27 0.86125} PREDS {{259 0 0 0-25771 {}} {130 0 0 0-24263 {}}} SUCCS {{258 0 0 0-25776 {}} {130 0 0 0-25779 {}}} CYCLES {}}
set a(0-25773) {AREA_SCORE {} NAME COMP_LOOP:k:asn#95 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1549 LOC {26 1.0 27 0.0 27 0.0 27 0.0 27 0.86125} PREDS {{130 0 0 0-24263 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25774 {}} {130 0 0 0-25779 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25774) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#96 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1550 LOC {26 1.0 27 0.0 27 0.0 27 0.86125} PREDS {{259 0 0 0-25773 {}} {130 0 0 0-24263 {}}} SUCCS {{259 0 0 0-25775 {}} {130 0 0 0-25779 {}}} CYCLES {}}
set a(0-25775) {AREA_SCORE {} NAME COMP_LOOP:conc#72 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1551 LOC {26 1.0 27 0.86125 27 0.86125 27 0.86125} PREDS {{259 0 0 0-25774 {}} {130 0 0 0-24263 {}}} SUCCS {{259 0 0 0-25776 {}} {130 0 0 0-25779 {}}} CYCLES {}}
set a(0-25776) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-25:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1552 LOC {27 0.0 27 0.86125 27 0.86125 27 0.999999875 27 0.999999875} PREDS {{259 0 0 0-25775 {}} {258 0 0 0-25772 {}} {130 0 0 0-24263 {}}} SUCCS {{259 0 0 0-25777 {}} {130 0 0 0-25779 {}}} CYCLES {}}
set a(0-25777) {AREA_SCORE {} NAME COMP_LOOP-25:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1553 LOC {27 0.13874999999999998 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-25776 {}} {130 0 0 0-24263 {}}} SUCCS {{259 0 0 0-25778 {}} {130 0 0 0-25779 {}}} CYCLES {}}
set a(0-25778) {AREA_SCORE {} NAME COMP_LOOP-25:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1554 LOC {27 0.13874999999999998 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-25777 {}} {130 0 0 0-24263 {}}} SUCCS {{259 0 0 0-25779 {}}} CYCLES {}}
set a(0-25779) {AREA_SCORE {} NAME COMP_LOOP-25:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1555 LOC {27 0.13874999999999998 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-25778 {}} {130 0 0 0-25777 {}} {130 0 0 0-25776 {}} {130 0 0 0-25775 {}} {130 0 0 0-25774 {}} {130 0 0 0-25773 {}} {130 0 0 0-25772 {}} {130 0 0 0-25771 {}} {130 0 0 0-25770 {}} {130 0 0 0-24263 {}}} SUCCS {{128 0 0 0-25788 {}} {64 0 0 0-24264 {}}} CYCLES {}}
set a(0-25780) {AREA_SCORE {} NAME COMP_LOOP:k:asn#96 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1556 LOC {0 1.0 24 0.0 24 0.0 24 0.0 25 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25781 {}} {130 0 0 0-24264 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25781) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#97 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1557 LOC {0 1.0 24 0.0 24 0.0 25 0.51615785} PREDS {{259 0 0 0-25780 {}}} SUCCS {{259 0 0 0-25782 {}} {130 0 0 0-24264 {}}} CYCLES {}}
set a(0-25782) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#24 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1558 LOC {0 1.0 24 0.51615785 24 0.51615785 25 0.51615785} PREDS {{259 0 0 0-25781 {}}} SUCCS {{259 0 0 0-25783 {}} {130 0 0 0-24264 {}}} CYCLES {}}
set a(0-25783) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-25:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1559 LOC {1 0.18687499999999999 24 0.51615785 24 0.51615785 24 0.9999998935000001 25 0.9999998935000001} PREDS {{259 0 0 0-25782 {}} {258 0 0 0-24786 {}}} SUCCS {{259 0 0 0-25784 {}} {258 0 0 0-25786 {}} {130 0 0 0-24264 {}}} CYCLES {}}
set a(0-25784) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#74 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1560 LOC {1 0.67071715 26 0.46875 26 0.46875 26 0.46875} PREDS {{259 0 0 0-25783 {}}} SUCCS {{259 0 3.750 0-25785 {}} {130 0 0 0-24264 {}}} CYCLES {}}
set a(0-25785) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1561 LOC {2 1.0 26 0.95 26 1.0 27 0.2999998749999999 27 0.2999998749999999} PREDS {{259 0 3.750 0-25784 {}}} SUCCS {{258 0 0 0-24264 {}}} CYCLES {}}
set a(0-25786) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#12 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1562 LOC {1 0.67071715 26 0.46875 26 0.46875 26 0.46875} PREDS {{258 0 0 0-25783 {}}} SUCCS {{259 0 3.750 0-25787 {}} {130 0 0 0-24264 {}}} CYCLES {}}
set a(0-25787) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1563 LOC {2 1.0 26 0.95 26 1.0 27 0.2999998749999999 27 0.2999998749999999} PREDS {{259 0 3.750 0-25786 {}}} SUCCS {{258 0 0 0-24264 {}}} CYCLES {}}
set a(0-25788) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1564 LOC {27 0.0 27 1.0 27 1.0 27 1.0 27 1.0} PREDS {{128 0 0 0-25779 {}} {772 0 0 0-24264 {}}} SUCCS {{259 0 0 0-24264 {}}} CYCLES {}}
set a(0-25789) {AREA_SCORE {} NAME VEC_LOOP:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1565 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24375005} PREDS {{774 0 0 0-25835 {}}} SUCCS {{259 0 0 0-25790 {}} {130 0 0 0-25834 {}} {256 0 0 0-25835 {}}} CYCLES {}}
set a(0-25790) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#25)(13-3) TYPE READSLICE PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1566 LOC {0 1.0 1 0.0 1 0.0 2 0.24375005} PREDS {{259 0 0 0-25789 {}}} SUCCS {{258 0 0 0-25794 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25791) {AREA_SCORE {} NAME COMP_LOOP:k:asn#97 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1567 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24375005} PREDS {} SUCCS {{259 0 0 0-25792 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25792) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#98 TYPE READSLICE PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1568 LOC {0 1.0 1 0.0 1 0.0 2 0.24375005} PREDS {{259 0 0 0-25791 {}}} SUCCS {{259 0 0 0-25793 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25793) {AREA_SCORE {} NAME VEC_LOOP:conc#48 TYPE CONCATENATE PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1569 LOC {0 1.0 1 0.8687499999999999 1 0.8687499999999999 2 0.24375005} PREDS {{259 0 0 0-25792 {}}} SUCCS {{259 0 0 0-25794 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25794) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME VEC_LOOP:acc#22 TYPE ACCU DELAY {1.05 ns} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1570 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-25793 {}} {258 0 0 0-25790 {}}} SUCCS {{258 0 0 0-25797 {}} {258 0 0 0-25815 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25795) {AREA_SCORE {} NAME VEC_LOOP:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1571 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-25835 {}}} SUCCS {{259 0 0 0-25796 {}} {130 0 0 0-25834 {}} {256 0 0 0-25835 {}}} CYCLES {}}
set a(0-25796) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#25)(2-0)#1 TYPE READSLICE PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1572 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-25795 {}}} SUCCS {{259 0 0 0-25797 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25797) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1573 LOC {1 0.13125 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-25796 {}} {258 0 0 0-25794 {}}} SUCCS {{259 0 4.500 0-25798 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25798) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#48 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1574 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25797 {}} {774 0 4.500 0-25829 {}} {774 0 4.500 0-25816 {}}} SUCCS {{258 0 0 0-25808 {}} {256 0 0 0-25816 {}} {258 0 0 0-25818 {}} {256 0 0 0-25829 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25799) {AREA_SCORE {} NAME COMP_LOOP:k:asn#98 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1575 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25800 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25800) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#99 TYPE READSLICE PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1576 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-25799 {}}} SUCCS {{259 0 0 0-25801 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25801) {AREA_SCORE {} NAME VEC_LOOP:conc#49 TYPE CONCATENATE PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1577 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-25800 {}}} SUCCS {{258 0 0 0-25803 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25802) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1578 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25803 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25803) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#50 TYPE ACCU DELAY {1.09 ns} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1579 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-25802 {}} {258 0 0 0-25801 {}}} SUCCS {{258 0 0 0-25806 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25804) {AREA_SCORE {} NAME VEC_LOOP:j:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1580 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25835 {}}} SUCCS {{259 0 0 0-25805 {}} {130 0 0 0-25834 {}} {256 0 0 0-25835 {}}} CYCLES {}}
set a(0-25805) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1581 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25804 {}}} SUCCS {{259 0 0 0-25806 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25806) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-25:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1582 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-25805 {}} {258 0 0 0-25803 {}}} SUCCS {{259 0 4.500 0-25807 {}} {258 0 4.500 0-25829 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25807) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#49 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1583 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25806 {}} {774 0 4.500 0-25829 {}} {774 0 4.500 0-25816 {}}} SUCCS {{259 0 0 0-25808 {}} {256 0 0 0-25816 {}} {258 0 0 0-25817 {}} {256 0 0 0-25829 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25808) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-25:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1584 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-25807 {}} {258 0 0 0-25798 {}}} SUCCS {{259 0 0 0-25809 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25809) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_add.base TYPE {C-CORE PORT} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1585 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-25808 {}} {128 0 0 0-25811 {}}} SUCCS {{258 0 0 0-25811 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25810) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_add.m TYPE {C-CORE PORT} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1586 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-25811 {}}} SUCCS {{259 0 0 0-25811 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25811) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-25:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1587 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-25810 {}} {258 0 0 0-25809 {}}} SUCCS {{128 0 0 0-25809 {}} {128 0 0 0-25810 {}} {259 0 0 0-25812 {}}} CYCLES {}}
set a(0-25812) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_add.return TYPE {C-CORE PORT} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1588 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25811 {}}} SUCCS {{258 0 4.500 0-25816 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25813) {AREA_SCORE {} NAME VEC_LOOP:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1589 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-25835 {}}} SUCCS {{259 0 0 0-25814 {}} {130 0 0 0-25834 {}} {256 0 0 0-25835 {}}} CYCLES {}}
set a(0-25814) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#25)(2-0) TYPE READSLICE PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1590 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-25813 {}}} SUCCS {{259 0 0 0-25815 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25815) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1591 LOC {1 0.13125 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25814 {}} {258 0 0 0-25794 {}}} SUCCS {{259 0 4.500 0-25816 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25816) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#48 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1592 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-25816 {}} {259 0 4.500 0-25815 {}} {258 0 4.500 0-25812 {}} {256 0 0 0-25807 {}} {256 0 0 0-25798 {}} {774 0 0 0-25829 {}}} SUCCS {{774 0 4.500 0-25798 {}} {774 0 4.500 0-25807 {}} {774 0 0 0-25816 {}} {258 0 0 0-25829 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25817) {AREA_SCORE {} NAME COMP_LOOP-25:factor2:not TYPE NOT PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1593 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-25807 {}}} SUCCS {{259 0 0 0-25818 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25818) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-25:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1594 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-25817 {}} {258 0 0 0-25798 {}}} SUCCS {{259 0 0 0-25819 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25819) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1595 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-25818 {}} {128 0 0 0-25821 {}}} SUCCS {{258 0 0 0-25821 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25820) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1596 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-25821 {}}} SUCCS {{259 0 0 0-25821 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25821) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-25:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1597 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-25820 {}} {258 0 0 0-25819 {}}} SUCCS {{128 0 0 0-25819 {}} {128 0 0 0-25820 {}} {259 0 0 0-25822 {}}} CYCLES {}}
set a(0-25822) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1598 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25821 {}}} SUCCS {{259 0 0 0-25823 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25823) {AREA_SCORE {} NAME COMP_LOOP-25:mult.x TYPE {C-CORE PORT} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1599 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25822 {}} {128 0 0 0-25827 {}}} SUCCS {{258 0 0 0-25827 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25824) {AREA_SCORE {} NAME COMP_LOOP-25:mult.y TYPE {C-CORE PORT} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1600 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25827 {}}} SUCCS {{258 0 0 0-25827 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25825) {AREA_SCORE {} NAME COMP_LOOP-25:mult.y_ TYPE {C-CORE PORT} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1601 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25827 {}}} SUCCS {{258 0 0 0-25827 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25826) {AREA_SCORE {} NAME COMP_LOOP-25:mult.p TYPE {C-CORE PORT} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1602 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25827 {}}} SUCCS {{259 0 0 0-25827 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25827) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-25:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1603 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-25826 {}} {258 0 0 0-25825 {}} {258 0 0 0-25824 {}} {258 0 0 0-25823 {}}} SUCCS {{128 0 0 0-25823 {}} {128 0 0 0-25824 {}} {128 0 0 0-25825 {}} {128 0 0 0-25826 {}} {259 0 0 0-25828 {}}} CYCLES {}}
set a(0-25828) {AREA_SCORE {} NAME COMP_LOOP-25:mult.return TYPE {C-CORE PORT} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1604 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-25827 {}}} SUCCS {{259 0 4.500 0-25829 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25829) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#49 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1605 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-25829 {}} {259 0 4.500 0-25828 {}} {258 0 0 0-25816 {}} {256 0 0 0-25807 {}} {258 0 4.500 0-25806 {}} {256 0 0 0-25798 {}}} SUCCS {{774 0 4.500 0-25798 {}} {774 0 4.500 0-25807 {}} {774 0 0 0-25816 {}} {774 0 0 0-25829 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25830) {AREA_SCORE {} NAME VEC_LOOP:j:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1606 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-25835 {}}} SUCCS {{259 0 0 0-25831 {}} {130 0 0 0-25834 {}} {256 0 0 0-25835 {}}} CYCLES {}}
set a(0-25831) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1607 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-25830 {}}} SUCCS {{259 0 0 0-25832 {}} {130 0 0 0-25834 {}}} CYCLES {}}
set a(0-25832) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-25:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1608 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-25831 {}}} SUCCS {{259 0 0 0-25833 {}} {130 0 0 0-25834 {}} {258 0 0 0-25835 {}}} CYCLES {}}
set a(0-25833) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1609 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25832 {}}} SUCCS {{259 0 0 0-25834 {}}} CYCLES {}}
set a(0-25834) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24264 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1610 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25833 {}} {130 0 0 0-25832 {}} {130 0 0 0-25831 {}} {130 0 0 0-25830 {}} {130 0 0 0-25829 {}} {130 0 0 0-25828 {}} {130 0 0 0-25826 {}} {130 0 0 0-25825 {}} {130 0 0 0-25824 {}} {130 0 0 0-25823 {}} {130 0 0 0-25822 {}} {130 0 0 0-25820 {}} {130 0 0 0-25819 {}} {130 0 0 0-25818 {}} {130 0 0 0-25817 {}} {130 0 0 0-25816 {}} {130 0 0 0-25815 {}} {130 0 0 0-25814 {}} {130 0 0 0-25813 {}} {130 0 0 0-25812 {}} {130 0 0 0-25810 {}} {130 0 0 0-25809 {}} {130 0 0 0-25808 {}} {130 0 0 0-25807 {}} {130 0 0 0-25806 {}} {130 0 0 0-25805 {}} {130 0 0 0-25804 {}} {130 0 0 0-25803 {}} {130 0 0 0-25802 {}} {130 0 0 0-25801 {}} {130 0 0 0-25800 {}} {130 0 0 0-25799 {}} {130 0 0 0-25798 {}} {130 0 0 0-25797 {}} {130 0 0 0-25796 {}} {130 0 0 0-25795 {}} {130 0 0 0-25794 {}} {130 0 0 0-25793 {}} {130 0 0 0-25792 {}} {130 0 0 0-25791 {}} {130 0 0 0-25790 {}} {130 0 0 0-25789 {}}} SUCCS {{129 0 0 0-25835 {}}} CYCLES {}}
set a(0-25835) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#25.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24264 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-25835 {}} {129 0 0 0-25834 {}} {258 0 0 0-25832 {}} {256 0 0 0-25830 {}} {256 0 0 0-25813 {}} {256 0 0 0-25804 {}} {256 0 0 0-25795 {}} {256 0 0 0-25789 {}}} SUCCS {{774 0 0 0-25789 {}} {774 0 0 0-25795 {}} {774 0 0 0-25804 {}} {774 0 0 0-25813 {}} {774 0 0 0-25830 {}} {772 0 0 0-25835 {}}} CYCLES {}}
set a(0-24264) {CHI {0-25789 0-25790 0-25791 0-25792 0-25793 0-25794 0-25795 0-25796 0-25797 0-25798 0-25799 0-25800 0-25801 0-25802 0-25803 0-25804 0-25805 0-25806 0-25807 0-25808 0-25809 0-25810 0-25811 0-25812 0-25813 0-25814 0-25815 0-25816 0-25817 0-25818 0-25819 0-25820 0-25821 0-25822 0-25823 0-25824 0-25825 0-25826 0-25827 0-25828 0-25829 0-25830 0-25831 0-25832 0-25833 0-25834 0-25835} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-25:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1611 LOC {27 1.0 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-25788 {}} {258 0 0 0-25787 {}} {130 0 0 0-25786 {}} {258 0 0 0-25785 {}} {130 0 0 0-25784 {}} {130 0 0 0-25783 {}} {130 0 0 0-25782 {}} {130 0 0 0-25781 {}} {130 0 0 0-25780 {}} {64 0 0 0-25779 {}} {64 0 0 0-24263 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-25788 {}} {131 0 0 0-25836 {}} {130 0 0 0-25837 {}} {130 0 0 0-25838 {}} {130 0 0 0-25839 {}} {130 0 0 0-25840 {}} {130 0 0 0-25841 {}} {130 0 0 0-25842 {}} {130 0 0 0-25843 {}} {130 0 0 0-25844 {}} {130 0 0 0-25845 {}} {64 0 0 0-24265 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25836) {AREA_SCORE {} NAME COMP_LOOP-26:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1612 LOC {27 1.0 28 0.86125 28 0.86125 28 0.86125} PREDS {{131 0 0 0-24264 {}}} SUCCS {{259 0 0 0-25837 {}} {130 0 0 0-25845 {}}} CYCLES {}}
set a(0-25837) {AREA_SCORE {} NAME COMP_LOOP-26:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1613 LOC {27 1.0 28 0.86125 28 0.86125 28 0.86125} PREDS {{259 0 0 0-25836 {}} {130 0 0 0-24264 {}}} SUCCS {{259 0 0 0-25838 {}} {130 0 0 0-25845 {}}} CYCLES {}}
set a(0-25838) {AREA_SCORE {} NAME COMP_LOOP-26:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1614 LOC {27 1.0 28 0.86125 28 0.86125 28 0.86125} PREDS {{259 0 0 0-25837 {}} {130 0 0 0-24264 {}}} SUCCS {{258 0 0 0-25842 {}} {130 0 0 0-25845 {}}} CYCLES {}}
set a(0-25839) {AREA_SCORE {} NAME COMP_LOOP:k:asn#99 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1615 LOC {27 1.0 28 0.0 28 0.0 28 0.0 28 0.86125} PREDS {{130 0 0 0-24264 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25840 {}} {130 0 0 0-25845 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25840) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#100 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1616 LOC {27 1.0 28 0.0 28 0.0 28 0.86125} PREDS {{259 0 0 0-25839 {}} {130 0 0 0-24264 {}}} SUCCS {{259 0 0 0-25841 {}} {130 0 0 0-25845 {}}} CYCLES {}}
set a(0-25841) {AREA_SCORE {} NAME COMP_LOOP:conc#75 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1617 LOC {27 1.0 28 0.86125 28 0.86125 28 0.86125} PREDS {{259 0 0 0-25840 {}} {130 0 0 0-24264 {}}} SUCCS {{259 0 0 0-25842 {}} {130 0 0 0-25845 {}}} CYCLES {}}
set a(0-25842) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-26:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1618 LOC {28 0.0 28 0.86125 28 0.86125 28 0.999999875 28 0.999999875} PREDS {{259 0 0 0-25841 {}} {258 0 0 0-25838 {}} {130 0 0 0-24264 {}}} SUCCS {{259 0 0 0-25843 {}} {130 0 0 0-25845 {}}} CYCLES {}}
set a(0-25843) {AREA_SCORE {} NAME COMP_LOOP-26:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1619 LOC {28 0.13874999999999998 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-25842 {}} {130 0 0 0-24264 {}}} SUCCS {{259 0 0 0-25844 {}} {130 0 0 0-25845 {}}} CYCLES {}}
set a(0-25844) {AREA_SCORE {} NAME COMP_LOOP-26:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1620 LOC {28 0.13874999999999998 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-25843 {}} {130 0 0 0-24264 {}}} SUCCS {{259 0 0 0-25845 {}}} CYCLES {}}
set a(0-25845) {AREA_SCORE {} NAME COMP_LOOP-26:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1621 LOC {28 0.13874999999999998 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-25844 {}} {130 0 0 0-25843 {}} {130 0 0 0-25842 {}} {130 0 0 0-25841 {}} {130 0 0 0-25840 {}} {130 0 0 0-25839 {}} {130 0 0 0-25838 {}} {130 0 0 0-25837 {}} {130 0 0 0-25836 {}} {130 0 0 0-24264 {}}} SUCCS {{128 0 0 0-25852 {}} {64 0 0 0-24265 {}}} CYCLES {}}
set a(0-25846) {AREA_SCORE {} NAME COMP_LOOP:k:asn#100 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1622 LOC {0 1.0 25 0.0 25 0.0 25 0.0 26 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25847 {}} {130 0 0 0-24265 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25847) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#101 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1623 LOC {0 1.0 25 0.0 25 0.0 26 0.51615785} PREDS {{259 0 0 0-25846 {}}} SUCCS {{259 0 0 0-25848 {}} {130 0 0 0-24265 {}}} CYCLES {}}
set a(0-25848) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#25 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1624 LOC {0 1.0 25 0.51615785 25 0.51615785 26 0.51615785} PREDS {{259 0 0 0-25847 {}}} SUCCS {{259 0 0 0-25849 {}} {130 0 0 0-24265 {}}} CYCLES {}}
set a(0-25849) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-26:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1625 LOC {1 0.18687499999999999 25 0.51615785 25 0.51615785 25 0.9999998935000001 26 0.9999998935000001} PREDS {{259 0 0 0-25848 {}} {258 0 0 0-24353 {}}} SUCCS {{259 0 3.750 0-25850 {}} {258 0 3.750 0-25851 {}} {130 0 0 0-24265 {}}} CYCLES {}}
set a(0-25850) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1626 LOC {2 1.0 27 0.95 27 1.0 28 0.2999998749999999 28 0.2999998749999999} PREDS {{259 0 3.750 0-25849 {}}} SUCCS {{258 0 0 0-24265 {}}} CYCLES {}}
set a(0-25851) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1627 LOC {2 1.0 27 0.95 27 1.0 28 0.2999998749999999 28 0.2999998749999999} PREDS {{258 0 3.750 0-25849 {}}} SUCCS {{258 0 0 0-24265 {}}} CYCLES {}}
set a(0-25852) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1628 LOC {28 0.0 28 1.0 28 1.0 28 1.0 28 1.0} PREDS {{128 0 0 0-25845 {}} {772 0 0 0-24265 {}}} SUCCS {{259 0 0 0-24265 {}}} CYCLES {}}
set a(0-25853) {AREA_SCORE {} NAME VEC_LOOP:j:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1629 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25893 {}}} SUCCS {{259 0 0 0-25854 {}} {130 0 0 0-25892 {}} {256 0 0 0-25893 {}}} CYCLES {}}
set a(0-25854) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1630 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25853 {}}} SUCCS {{258 0 0 0-25858 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25855) {AREA_SCORE {} NAME COMP_LOOP:k:asn#101 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1631 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-25856 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25856) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#102 TYPE READSLICE PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1632 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25855 {}}} SUCCS {{259 0 0 0-25857 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25857) {AREA_SCORE {} NAME VEC_LOOP:conc#50 TYPE CONCATENATE PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1633 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-25856 {}}} SUCCS {{259 0 0 0-25858 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25858) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-26:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1634 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-25857 {}} {258 0 0 0-25854 {}}} SUCCS {{259 0 4.500 0-25859 {}} {258 0 4.500 0-25874 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25859) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#50 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1635 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25858 {}} {774 0 4.500 0-25887 {}} {774 0 4.500 0-25874 {}}} SUCCS {{258 0 0 0-25869 {}} {256 0 0 0-25874 {}} {258 0 0 0-25876 {}} {256 0 0 0-25887 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25860) {AREA_SCORE {} NAME COMP_LOOP:k:asn#102 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1636 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25861 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25861) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#103 TYPE READSLICE PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1637 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-25860 {}}} SUCCS {{259 0 0 0-25862 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25862) {AREA_SCORE {} NAME VEC_LOOP:conc#51 TYPE CONCATENATE PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1638 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-25861 {}}} SUCCS {{258 0 0 0-25864 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25863) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1639 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25864 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25864) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#51 TYPE ACCU DELAY {1.09 ns} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1640 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-25863 {}} {258 0 0 0-25862 {}}} SUCCS {{258 0 0 0-25867 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25865) {AREA_SCORE {} NAME VEC_LOOP:j:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1641 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25893 {}}} SUCCS {{259 0 0 0-25866 {}} {130 0 0 0-25892 {}} {256 0 0 0-25893 {}}} CYCLES {}}
set a(0-25866) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1642 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25865 {}}} SUCCS {{259 0 0 0-25867 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25867) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-26:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1643 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-25866 {}} {258 0 0 0-25864 {}}} SUCCS {{259 0 4.500 0-25868 {}} {258 0 4.500 0-25887 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25868) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#51 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1644 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25867 {}} {774 0 4.500 0-25887 {}} {774 0 4.500 0-25874 {}}} SUCCS {{259 0 0 0-25869 {}} {256 0 0 0-25874 {}} {258 0 0 0-25875 {}} {256 0 0 0-25887 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25869) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-26:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1645 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-25868 {}} {258 0 0 0-25859 {}}} SUCCS {{259 0 0 0-25870 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25870) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_add.base TYPE {C-CORE PORT} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1646 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-25869 {}} {128 0 0 0-25872 {}}} SUCCS {{258 0 0 0-25872 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25871) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_add.m TYPE {C-CORE PORT} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1647 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-25872 {}}} SUCCS {{259 0 0 0-25872 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25872) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-26:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1648 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-25871 {}} {258 0 0 0-25870 {}}} SUCCS {{128 0 0 0-25870 {}} {128 0 0 0-25871 {}} {259 0 0 0-25873 {}}} CYCLES {}}
set a(0-25873) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_add.return TYPE {C-CORE PORT} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1649 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25872 {}}} SUCCS {{259 0 4.500 0-25874 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25874) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#50 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1650 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-25874 {}} {259 0 4.500 0-25873 {}} {256 0 0 0-25868 {}} {256 0 0 0-25859 {}} {258 0 4.500 0-25858 {}} {774 0 0 0-25887 {}}} SUCCS {{774 0 4.500 0-25859 {}} {774 0 4.500 0-25868 {}} {774 0 0 0-25874 {}} {258 0 0 0-25887 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25875) {AREA_SCORE {} NAME COMP_LOOP-26:factor2:not TYPE NOT PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1651 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-25868 {}}} SUCCS {{259 0 0 0-25876 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25876) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-26:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1652 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-25875 {}} {258 0 0 0-25859 {}}} SUCCS {{259 0 0 0-25877 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25877) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1653 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-25876 {}} {128 0 0 0-25879 {}}} SUCCS {{258 0 0 0-25879 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25878) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1654 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-25879 {}}} SUCCS {{259 0 0 0-25879 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25879) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-26:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1655 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-25878 {}} {258 0 0 0-25877 {}}} SUCCS {{128 0 0 0-25877 {}} {128 0 0 0-25878 {}} {259 0 0 0-25880 {}}} CYCLES {}}
set a(0-25880) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1656 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25879 {}}} SUCCS {{259 0 0 0-25881 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25881) {AREA_SCORE {} NAME COMP_LOOP-26:mult.x TYPE {C-CORE PORT} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1657 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25880 {}} {128 0 0 0-25885 {}}} SUCCS {{258 0 0 0-25885 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25882) {AREA_SCORE {} NAME COMP_LOOP-26:mult.y TYPE {C-CORE PORT} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1658 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25885 {}}} SUCCS {{258 0 0 0-25885 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25883) {AREA_SCORE {} NAME COMP_LOOP-26:mult.y_ TYPE {C-CORE PORT} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1659 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25885 {}}} SUCCS {{258 0 0 0-25885 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25884) {AREA_SCORE {} NAME COMP_LOOP-26:mult.p TYPE {C-CORE PORT} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1660 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25885 {}}} SUCCS {{259 0 0 0-25885 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25885) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-26:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1661 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-25884 {}} {258 0 0 0-25883 {}} {258 0 0 0-25882 {}} {258 0 0 0-25881 {}}} SUCCS {{128 0 0 0-25881 {}} {128 0 0 0-25882 {}} {128 0 0 0-25883 {}} {128 0 0 0-25884 {}} {259 0 0 0-25886 {}}} CYCLES {}}
set a(0-25886) {AREA_SCORE {} NAME COMP_LOOP-26:mult.return TYPE {C-CORE PORT} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1662 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-25885 {}}} SUCCS {{259 0 4.500 0-25887 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25887) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#51 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1663 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-25887 {}} {259 0 4.500 0-25886 {}} {258 0 0 0-25874 {}} {256 0 0 0-25868 {}} {258 0 4.500 0-25867 {}} {256 0 0 0-25859 {}}} SUCCS {{774 0 4.500 0-25859 {}} {774 0 4.500 0-25868 {}} {774 0 0 0-25874 {}} {774 0 0 0-25887 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25888) {AREA_SCORE {} NAME VEC_LOOP:j:asn#64 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1664 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-25893 {}}} SUCCS {{259 0 0 0-25889 {}} {130 0 0 0-25892 {}} {256 0 0 0-25893 {}}} CYCLES {}}
set a(0-25889) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1665 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-25888 {}}} SUCCS {{259 0 0 0-25890 {}} {130 0 0 0-25892 {}}} CYCLES {}}
set a(0-25890) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-26:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1666 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-25889 {}}} SUCCS {{259 0 0 0-25891 {}} {130 0 0 0-25892 {}} {258 0 0 0-25893 {}}} CYCLES {}}
set a(0-25891) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1667 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25890 {}}} SUCCS {{259 0 0 0-25892 {}}} CYCLES {}}
set a(0-25892) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24265 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1668 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25891 {}} {130 0 0 0-25890 {}} {130 0 0 0-25889 {}} {130 0 0 0-25888 {}} {130 0 0 0-25887 {}} {130 0 0 0-25886 {}} {130 0 0 0-25884 {}} {130 0 0 0-25883 {}} {130 0 0 0-25882 {}} {130 0 0 0-25881 {}} {130 0 0 0-25880 {}} {130 0 0 0-25878 {}} {130 0 0 0-25877 {}} {130 0 0 0-25876 {}} {130 0 0 0-25875 {}} {130 0 0 0-25874 {}} {130 0 0 0-25873 {}} {130 0 0 0-25871 {}} {130 0 0 0-25870 {}} {130 0 0 0-25869 {}} {130 0 0 0-25868 {}} {130 0 0 0-25867 {}} {130 0 0 0-25866 {}} {130 0 0 0-25865 {}} {130 0 0 0-25864 {}} {130 0 0 0-25863 {}} {130 0 0 0-25862 {}} {130 0 0 0-25861 {}} {130 0 0 0-25860 {}} {130 0 0 0-25859 {}} {130 0 0 0-25858 {}} {130 0 0 0-25857 {}} {130 0 0 0-25856 {}} {130 0 0 0-25855 {}} {130 0 0 0-25854 {}} {130 0 0 0-25853 {}}} SUCCS {{129 0 0 0-25893 {}}} CYCLES {}}
set a(0-25893) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#26.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24265 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-25893 {}} {129 0 0 0-25892 {}} {258 0 0 0-25890 {}} {256 0 0 0-25888 {}} {256 0 0 0-25865 {}} {256 0 0 0-25853 {}}} SUCCS {{774 0 0 0-25853 {}} {774 0 0 0-25865 {}} {774 0 0 0-25888 {}} {772 0 0 0-25893 {}}} CYCLES {}}
set a(0-24265) {CHI {0-25853 0-25854 0-25855 0-25856 0-25857 0-25858 0-25859 0-25860 0-25861 0-25862 0-25863 0-25864 0-25865 0-25866 0-25867 0-25868 0-25869 0-25870 0-25871 0-25872 0-25873 0-25874 0-25875 0-25876 0-25877 0-25878 0-25879 0-25880 0-25881 0-25882 0-25883 0-25884 0-25885 0-25886 0-25887 0-25888 0-25889 0-25890 0-25891 0-25892 0-25893} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-26:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1669 LOC {28 1.0 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-25852 {}} {258 0 0 0-25851 {}} {258 0 0 0-25850 {}} {130 0 0 0-25849 {}} {130 0 0 0-25848 {}} {130 0 0 0-25847 {}} {130 0 0 0-25846 {}} {64 0 0 0-25845 {}} {64 0 0 0-24264 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-25852 {}} {131 0 0 0-25894 {}} {130 0 0 0-25895 {}} {130 0 0 0-25896 {}} {130 0 0 0-25897 {}} {130 0 0 0-25898 {}} {130 0 0 0-25899 {}} {130 0 0 0-25900 {}} {130 0 0 0-25901 {}} {130 0 0 0-25902 {}} {130 0 0 0-25903 {}} {64 0 0 0-24266 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25894) {AREA_SCORE {} NAME COMP_LOOP-27:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1670 LOC {28 1.0 29 0.86125 29 0.86125 29 0.86125} PREDS {{131 0 0 0-24265 {}}} SUCCS {{259 0 0 0-25895 {}} {130 0 0 0-25903 {}}} CYCLES {}}
set a(0-25895) {AREA_SCORE {} NAME COMP_LOOP-27:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1671 LOC {28 1.0 29 0.86125 29 0.86125 29 0.86125} PREDS {{259 0 0 0-25894 {}} {130 0 0 0-24265 {}}} SUCCS {{259 0 0 0-25896 {}} {130 0 0 0-25903 {}}} CYCLES {}}
set a(0-25896) {AREA_SCORE {} NAME COMP_LOOP-27:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1672 LOC {28 1.0 29 0.86125 29 0.86125 29 0.86125} PREDS {{259 0 0 0-25895 {}} {130 0 0 0-24265 {}}} SUCCS {{258 0 0 0-25900 {}} {130 0 0 0-25903 {}}} CYCLES {}}
set a(0-25897) {AREA_SCORE {} NAME COMP_LOOP:k:asn#103 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1673 LOC {28 1.0 29 0.0 29 0.0 29 0.0 29 0.86125} PREDS {{130 0 0 0-24265 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25898 {}} {130 0 0 0-25903 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25898) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#104 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1674 LOC {28 1.0 29 0.0 29 0.0 29 0.86125} PREDS {{259 0 0 0-25897 {}} {130 0 0 0-24265 {}}} SUCCS {{259 0 0 0-25899 {}} {130 0 0 0-25903 {}}} CYCLES {}}
set a(0-25899) {AREA_SCORE {} NAME COMP_LOOP:conc#78 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1675 LOC {28 1.0 29 0.86125 29 0.86125 29 0.86125} PREDS {{259 0 0 0-25898 {}} {130 0 0 0-24265 {}}} SUCCS {{259 0 0 0-25900 {}} {130 0 0 0-25903 {}}} CYCLES {}}
set a(0-25900) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-27:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1676 LOC {29 0.0 29 0.86125 29 0.86125 29 0.999999875 29 0.999999875} PREDS {{259 0 0 0-25899 {}} {258 0 0 0-25896 {}} {130 0 0 0-24265 {}}} SUCCS {{259 0 0 0-25901 {}} {130 0 0 0-25903 {}}} CYCLES {}}
set a(0-25901) {AREA_SCORE {} NAME COMP_LOOP-27:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1677 LOC {29 0.13874999999999998 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-25900 {}} {130 0 0 0-24265 {}}} SUCCS {{259 0 0 0-25902 {}} {130 0 0 0-25903 {}}} CYCLES {}}
set a(0-25902) {AREA_SCORE {} NAME COMP_LOOP-27:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1678 LOC {29 0.13874999999999998 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-25901 {}} {130 0 0 0-24265 {}}} SUCCS {{259 0 0 0-25903 {}}} CYCLES {}}
set a(0-25903) {AREA_SCORE {} NAME COMP_LOOP-27:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1679 LOC {29 0.13874999999999998 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-25902 {}} {130 0 0 0-25901 {}} {130 0 0 0-25900 {}} {130 0 0 0-25899 {}} {130 0 0 0-25898 {}} {130 0 0 0-25897 {}} {130 0 0 0-25896 {}} {130 0 0 0-25895 {}} {130 0 0 0-25894 {}} {130 0 0 0-24265 {}}} SUCCS {{128 0 0 0-25912 {}} {64 0 0 0-24266 {}}} CYCLES {}}
set a(0-25904) {AREA_SCORE {} NAME COMP_LOOP:k:asn#104 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1680 LOC {0 1.0 26 0.0 26 0.0 26 0.0 27 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25905 {}} {130 0 0 0-24266 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25905) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#105 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1681 LOC {0 1.0 26 0.0 26 0.0 27 0.51615785} PREDS {{259 0 0 0-25904 {}}} SUCCS {{259 0 0 0-25906 {}} {130 0 0 0-24266 {}}} CYCLES {}}
set a(0-25906) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#26 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1682 LOC {0 1.0 26 0.51615785 26 0.51615785 27 0.51615785} PREDS {{259 0 0 0-25905 {}}} SUCCS {{259 0 0 0-25907 {}} {130 0 0 0-24266 {}}} CYCLES {}}
set a(0-25907) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-27:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1683 LOC {1 0.18687499999999999 26 0.51615785 26 0.51615785 26 0.9999998935000001 27 0.9999998935000001} PREDS {{259 0 0 0-25906 {}} {258 0 0 0-24412 {}}} SUCCS {{259 0 0 0-25908 {}} {258 0 0 0-25910 {}} {130 0 0 0-24266 {}}} CYCLES {}}
set a(0-25908) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#75 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1684 LOC {1 0.67071715 28 0.46875 28 0.46875 28 0.46875} PREDS {{259 0 0 0-25907 {}}} SUCCS {{259 0 3.750 0-25909 {}} {130 0 0 0-24266 {}}} CYCLES {}}
set a(0-25909) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1685 LOC {2 1.0 28 0.95 28 1.0 29 0.2999998749999999 29 0.2999998749999999} PREDS {{259 0 3.750 0-25908 {}}} SUCCS {{258 0 0 0-24266 {}}} CYCLES {}}
set a(0-25910) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#13 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1686 LOC {1 0.67071715 28 0.46875 28 0.46875 28 0.46875} PREDS {{258 0 0 0-25907 {}}} SUCCS {{259 0 3.750 0-25911 {}} {130 0 0 0-24266 {}}} CYCLES {}}
set a(0-25911) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1687 LOC {2 1.0 28 0.95 28 1.0 29 0.2999998749999999 29 0.2999998749999999} PREDS {{259 0 3.750 0-25910 {}}} SUCCS {{258 0 0 0-24266 {}}} CYCLES {}}
set a(0-25912) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1688 LOC {29 0.0 29 1.0 29 1.0 29 1.0 29 1.0} PREDS {{128 0 0 0-25903 {}} {772 0 0 0-24266 {}}} SUCCS {{259 0 0 0-24266 {}}} CYCLES {}}
set a(0-25913) {AREA_SCORE {} NAME VEC_LOOP:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1689 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {{774 0 0 0-25959 {}}} SUCCS {{259 0 0 0-25914 {}} {130 0 0 0-25958 {}} {256 0 0 0-25959 {}}} CYCLES {}}
set a(0-25914) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#27)(13-1) TYPE READSLICE PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1690 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-25913 {}}} SUCCS {{258 0 0 0-25918 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25915) {AREA_SCORE {} NAME COMP_LOOP:k:asn#105 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1691 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {} SUCCS {{259 0 0 0-25916 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25916) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#106 TYPE READSLICE PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1692 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-25915 {}}} SUCCS {{259 0 0 0-25917 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25917) {AREA_SCORE {} NAME VEC_LOOP:conc#52 TYPE CONCATENATE PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1693 LOC {0 1.0 1 0.8650000499999999 1 0.8650000499999999 2 0.2400001} PREDS {{259 0 0 0-25916 {}}} SUCCS {{259 0 0 0-25918 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25918) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#23 TYPE ACCU DELAY {1.08 ns} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1694 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 2 0.374999975} PREDS {{259 0 0 0-25917 {}} {258 0 0 0-25914 {}}} SUCCS {{258 0 0 0-25921 {}} {258 0 0 0-25939 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25919) {AREA_SCORE {} NAME VEC_LOOP:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1695 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-25959 {}}} SUCCS {{259 0 0 0-25920 {}} {130 0 0 0-25958 {}} {256 0 0 0-25959 {}}} CYCLES {}}
set a(0-25920) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#27)(0)#1 TYPE READSLICE PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1696 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-25919 {}}} SUCCS {{259 0 0 0-25921 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25921) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1697 LOC {1 0.13499995 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-25920 {}} {258 0 0 0-25918 {}}} SUCCS {{259 0 4.500 0-25922 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25922) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#52 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1698 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25921 {}} {774 0 4.500 0-25953 {}} {774 0 4.500 0-25940 {}}} SUCCS {{258 0 0 0-25932 {}} {256 0 0 0-25940 {}} {258 0 0 0-25942 {}} {256 0 0 0-25953 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25923) {AREA_SCORE {} NAME COMP_LOOP:k:asn#106 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1699 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25924 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25924) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#107 TYPE READSLICE PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1700 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-25923 {}}} SUCCS {{259 0 0 0-25925 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25925) {AREA_SCORE {} NAME VEC_LOOP:conc#53 TYPE CONCATENATE PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1701 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-25924 {}}} SUCCS {{258 0 0 0-25927 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25926) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1702 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25927 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25927) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#52 TYPE ACCU DELAY {1.09 ns} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1703 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-25926 {}} {258 0 0 0-25925 {}}} SUCCS {{258 0 0 0-25930 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25928) {AREA_SCORE {} NAME VEC_LOOP:j:asn#65 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1704 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-25959 {}}} SUCCS {{259 0 0 0-25929 {}} {130 0 0 0-25958 {}} {256 0 0 0-25959 {}}} CYCLES {}}
set a(0-25929) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1705 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25928 {}}} SUCCS {{259 0 0 0-25930 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25930) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-27:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1706 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-25929 {}} {258 0 0 0-25927 {}}} SUCCS {{259 0 4.500 0-25931 {}} {258 0 4.500 0-25953 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25931) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#53 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1707 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25930 {}} {774 0 4.500 0-25953 {}} {774 0 4.500 0-25940 {}}} SUCCS {{259 0 0 0-25932 {}} {256 0 0 0-25940 {}} {258 0 0 0-25941 {}} {256 0 0 0-25953 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25932) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-27:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1708 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-25931 {}} {258 0 0 0-25922 {}}} SUCCS {{259 0 0 0-25933 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25933) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_add.base TYPE {C-CORE PORT} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1709 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-25932 {}} {128 0 0 0-25935 {}}} SUCCS {{258 0 0 0-25935 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25934) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_add.m TYPE {C-CORE PORT} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1710 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-25935 {}}} SUCCS {{259 0 0 0-25935 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25935) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-27:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1711 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-25934 {}} {258 0 0 0-25933 {}}} SUCCS {{128 0 0 0-25933 {}} {128 0 0 0-25934 {}} {259 0 0 0-25936 {}}} CYCLES {}}
set a(0-25936) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_add.return TYPE {C-CORE PORT} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1712 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25935 {}}} SUCCS {{258 0 4.500 0-25940 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25937) {AREA_SCORE {} NAME VEC_LOOP:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1713 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-25959 {}}} SUCCS {{259 0 0 0-25938 {}} {130 0 0 0-25958 {}} {256 0 0 0-25959 {}}} CYCLES {}}
set a(0-25938) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#27)(0) TYPE READSLICE PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1714 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-25937 {}}} SUCCS {{259 0 0 0-25939 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25939) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1715 LOC {1 0.13499995 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25938 {}} {258 0 0 0-25918 {}}} SUCCS {{259 0 4.500 0-25940 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25940) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#52 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1716 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-25940 {}} {259 0 4.500 0-25939 {}} {258 0 4.500 0-25936 {}} {256 0 0 0-25931 {}} {256 0 0 0-25922 {}} {774 0 0 0-25953 {}}} SUCCS {{774 0 4.500 0-25922 {}} {774 0 4.500 0-25931 {}} {774 0 0 0-25940 {}} {258 0 0 0-25953 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25941) {AREA_SCORE {} NAME COMP_LOOP-27:factor2:not TYPE NOT PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1717 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-25931 {}}} SUCCS {{259 0 0 0-25942 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25942) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-27:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1718 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-25941 {}} {258 0 0 0-25922 {}}} SUCCS {{259 0 0 0-25943 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25943) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1719 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-25942 {}} {128 0 0 0-25945 {}}} SUCCS {{258 0 0 0-25945 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25944) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1720 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-25945 {}}} SUCCS {{259 0 0 0-25945 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25945) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-27:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1721 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-25944 {}} {258 0 0 0-25943 {}}} SUCCS {{128 0 0 0-25943 {}} {128 0 0 0-25944 {}} {259 0 0 0-25946 {}}} CYCLES {}}
set a(0-25946) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1722 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25945 {}}} SUCCS {{259 0 0 0-25947 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25947) {AREA_SCORE {} NAME COMP_LOOP-27:mult.x TYPE {C-CORE PORT} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1723 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-25946 {}} {128 0 0 0-25951 {}}} SUCCS {{258 0 0 0-25951 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25948) {AREA_SCORE {} NAME COMP_LOOP-27:mult.y TYPE {C-CORE PORT} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1724 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25951 {}}} SUCCS {{258 0 0 0-25951 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25949) {AREA_SCORE {} NAME COMP_LOOP-27:mult.y_ TYPE {C-CORE PORT} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1725 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25951 {}}} SUCCS {{258 0 0 0-25951 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25950) {AREA_SCORE {} NAME COMP_LOOP-27:mult.p TYPE {C-CORE PORT} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1726 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-25951 {}}} SUCCS {{259 0 0 0-25951 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25951) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-27:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1727 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-25950 {}} {258 0 0 0-25949 {}} {258 0 0 0-25948 {}} {258 0 0 0-25947 {}}} SUCCS {{128 0 0 0-25947 {}} {128 0 0 0-25948 {}} {128 0 0 0-25949 {}} {128 0 0 0-25950 {}} {259 0 0 0-25952 {}}} CYCLES {}}
set a(0-25952) {AREA_SCORE {} NAME COMP_LOOP-27:mult.return TYPE {C-CORE PORT} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1728 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-25951 {}}} SUCCS {{259 0 4.500 0-25953 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25953) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#53 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1729 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-25953 {}} {259 0 4.500 0-25952 {}} {258 0 0 0-25940 {}} {256 0 0 0-25931 {}} {258 0 4.500 0-25930 {}} {256 0 0 0-25922 {}}} SUCCS {{774 0 4.500 0-25922 {}} {774 0 4.500 0-25931 {}} {774 0 0 0-25940 {}} {774 0 0 0-25953 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25954) {AREA_SCORE {} NAME VEC_LOOP:j:asn#66 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1730 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-25959 {}}} SUCCS {{259 0 0 0-25955 {}} {130 0 0 0-25958 {}} {256 0 0 0-25959 {}}} CYCLES {}}
set a(0-25955) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1731 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-25954 {}}} SUCCS {{259 0 0 0-25956 {}} {130 0 0 0-25958 {}}} CYCLES {}}
set a(0-25956) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-27:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1732 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-25955 {}}} SUCCS {{259 0 0 0-25957 {}} {130 0 0 0-25958 {}} {258 0 0 0-25959 {}}} CYCLES {}}
set a(0-25957) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1733 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25956 {}}} SUCCS {{259 0 0 0-25958 {}}} CYCLES {}}
set a(0-25958) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24266 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1734 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-25957 {}} {130 0 0 0-25956 {}} {130 0 0 0-25955 {}} {130 0 0 0-25954 {}} {130 0 0 0-25953 {}} {130 0 0 0-25952 {}} {130 0 0 0-25950 {}} {130 0 0 0-25949 {}} {130 0 0 0-25948 {}} {130 0 0 0-25947 {}} {130 0 0 0-25946 {}} {130 0 0 0-25944 {}} {130 0 0 0-25943 {}} {130 0 0 0-25942 {}} {130 0 0 0-25941 {}} {130 0 0 0-25940 {}} {130 0 0 0-25939 {}} {130 0 0 0-25938 {}} {130 0 0 0-25937 {}} {130 0 0 0-25936 {}} {130 0 0 0-25934 {}} {130 0 0 0-25933 {}} {130 0 0 0-25932 {}} {130 0 0 0-25931 {}} {130 0 0 0-25930 {}} {130 0 0 0-25929 {}} {130 0 0 0-25928 {}} {130 0 0 0-25927 {}} {130 0 0 0-25926 {}} {130 0 0 0-25925 {}} {130 0 0 0-25924 {}} {130 0 0 0-25923 {}} {130 0 0 0-25922 {}} {130 0 0 0-25921 {}} {130 0 0 0-25920 {}} {130 0 0 0-25919 {}} {130 0 0 0-25918 {}} {130 0 0 0-25917 {}} {130 0 0 0-25916 {}} {130 0 0 0-25915 {}} {130 0 0 0-25914 {}} {130 0 0 0-25913 {}}} SUCCS {{129 0 0 0-25959 {}}} CYCLES {}}
set a(0-25959) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#27.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24266 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-25959 {}} {129 0 0 0-25958 {}} {258 0 0 0-25956 {}} {256 0 0 0-25954 {}} {256 0 0 0-25937 {}} {256 0 0 0-25928 {}} {256 0 0 0-25919 {}} {256 0 0 0-25913 {}}} SUCCS {{774 0 0 0-25913 {}} {774 0 0 0-25919 {}} {774 0 0 0-25928 {}} {774 0 0 0-25937 {}} {774 0 0 0-25954 {}} {772 0 0 0-25959 {}}} CYCLES {}}
set a(0-24266) {CHI {0-25913 0-25914 0-25915 0-25916 0-25917 0-25918 0-25919 0-25920 0-25921 0-25922 0-25923 0-25924 0-25925 0-25926 0-25927 0-25928 0-25929 0-25930 0-25931 0-25932 0-25933 0-25934 0-25935 0-25936 0-25937 0-25938 0-25939 0-25940 0-25941 0-25942 0-25943 0-25944 0-25945 0-25946 0-25947 0-25948 0-25949 0-25950 0-25951 0-25952 0-25953 0-25954 0-25955 0-25956 0-25957 0-25958 0-25959} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-27:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1735 LOC {29 1.0 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-25912 {}} {258 0 0 0-25911 {}} {130 0 0 0-25910 {}} {258 0 0 0-25909 {}} {130 0 0 0-25908 {}} {130 0 0 0-25907 {}} {130 0 0 0-25906 {}} {130 0 0 0-25905 {}} {130 0 0 0-25904 {}} {64 0 0 0-25903 {}} {64 0 0 0-24265 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-25912 {}} {131 0 0 0-25960 {}} {130 0 0 0-25961 {}} {130 0 0 0-25962 {}} {130 0 0 0-25963 {}} {130 0 0 0-25964 {}} {130 0 0 0-25965 {}} {130 0 0 0-25966 {}} {130 0 0 0-25967 {}} {130 0 0 0-25968 {}} {130 0 0 0-25969 {}} {64 0 0 0-24267 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25960) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-3)#3 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1736 LOC {29 1.0 30 0.8650000499999999 30 0.8650000499999999 30 0.8650000499999999} PREDS {{131 0 0 0-24266 {}}} SUCCS {{259 0 0 0-25961 {}} {130 0 0 0-25969 {}}} CYCLES {}}
set a(0-25961) {AREA_SCORE {} NAME COMP_LOOP-28:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1737 LOC {29 1.0 30 0.8650000499999999 30 0.8650000499999999 30 0.8650000499999999} PREDS {{259 0 0 0-25960 {}} {130 0 0 0-24266 {}}} SUCCS {{259 0 0 0-25962 {}} {130 0 0 0-25969 {}}} CYCLES {}}
set a(0-25962) {AREA_SCORE {} NAME COMP_LOOP-28:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1738 LOC {29 1.0 30 0.8650000499999999 30 0.8650000499999999 30 0.8650000499999999} PREDS {{259 0 0 0-25961 {}} {130 0 0 0-24266 {}}} SUCCS {{258 0 0 0-25966 {}} {130 0 0 0-25969 {}}} CYCLES {}}
set a(0-25963) {AREA_SCORE {} NAME COMP_LOOP:k:asn#107 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1739 LOC {29 1.0 30 0.0 30 0.0 30 0.0 30 0.8650000499999999} PREDS {{130 0 0 0-24266 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25964 {}} {130 0 0 0-25969 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25964) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#108 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1740 LOC {29 1.0 30 0.0 30 0.0 30 0.8650000499999999} PREDS {{259 0 0 0-25963 {}} {130 0 0 0-24266 {}}} SUCCS {{259 0 0 0-25965 {}} {130 0 0 0-25969 {}}} CYCLES {}}
set a(0-25965) {AREA_SCORE {} NAME COMP_LOOP:conc#81 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1741 LOC {29 1.0 30 0.8650000499999999 30 0.8650000499999999 30 0.8650000499999999} PREDS {{259 0 0 0-25964 {}} {130 0 0 0-24266 {}}} SUCCS {{259 0 0 0-25966 {}} {130 0 0 0-25969 {}}} CYCLES {}}
set a(0-25966) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME COMP_LOOP:acc#7 TYPE ACCU DELAY {1.08 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1742 LOC {30 0.0 30 0.8650000499999999 30 0.8650000499999999 30 0.9999999249999999 30 0.9999999249999999} PREDS {{259 0 0 0-25965 {}} {258 0 0 0-25962 {}} {130 0 0 0-24266 {}}} SUCCS {{259 0 0 0-25967 {}} {130 0 0 0-25969 {}}} CYCLES {}}
set a(0-25967) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#7)(12) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1743 LOC {30 0.13499995 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-25966 {}} {130 0 0 0-24266 {}}} SUCCS {{259 0 0 0-25968 {}} {130 0 0 0-25969 {}}} CYCLES {}}
set a(0-25968) {AREA_SCORE {} NAME COMP_LOOP-28:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1744 LOC {30 0.13499995 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-25967 {}} {130 0 0 0-24266 {}}} SUCCS {{259 0 0 0-25969 {}}} CYCLES {}}
set a(0-25969) {AREA_SCORE {} NAME COMP_LOOP-28:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1745 LOC {30 0.13499995 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-25968 {}} {130 0 0 0-25967 {}} {130 0 0 0-25966 {}} {130 0 0 0-25965 {}} {130 0 0 0-25964 {}} {130 0 0 0-25963 {}} {130 0 0 0-25962 {}} {130 0 0 0-25961 {}} {130 0 0 0-25960 {}} {130 0 0 0-24266 {}}} SUCCS {{128 0 0 0-25976 {}} {64 0 0 0-24267 {}}} CYCLES {}}
set a(0-25970) {AREA_SCORE {} NAME COMP_LOOP:k:asn#108 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1746 LOC {0 1.0 27 0.0 27 0.0 27 0.0 28 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-25971 {}} {130 0 0 0-24267 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-25971) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#109 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1747 LOC {0 1.0 27 0.0 27 0.0 28 0.51615785} PREDS {{259 0 0 0-25970 {}}} SUCCS {{259 0 0 0-25972 {}} {130 0 0 0-24267 {}}} CYCLES {}}
set a(0-25972) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#27 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1748 LOC {0 1.0 27 0.51615785 27 0.51615785 28 0.51615785} PREDS {{259 0 0 0-25971 {}}} SUCCS {{259 0 0 0-25973 {}} {130 0 0 0-24267 {}}} CYCLES {}}
set a(0-25973) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-28:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1749 LOC {1 0.18687499999999999 27 0.51615785 27 0.51615785 27 0.9999998935000001 28 0.9999998935000001} PREDS {{259 0 0 0-25972 {}} {258 0 0 0-24353 {}}} SUCCS {{259 0 3.750 0-25974 {}} {258 0 3.750 0-25975 {}} {130 0 0 0-24267 {}}} CYCLES {}}
set a(0-25974) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1750 LOC {2 1.0 29 0.95 29 1.0 30 0.2999998749999999 30 0.2999998749999999} PREDS {{259 0 3.750 0-25973 {}}} SUCCS {{258 0 0 0-24267 {}}} CYCLES {}}
set a(0-25975) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1751 LOC {2 1.0 29 0.95 29 1.0 30 0.2999998749999999 30 0.2999998749999999} PREDS {{258 0 3.750 0-25973 {}}} SUCCS {{258 0 0 0-24267 {}}} CYCLES {}}
set a(0-25976) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1752 LOC {30 0.0 30 1.0 30 1.0 30 1.0 30 1.0} PREDS {{128 0 0 0-25969 {}} {772 0 0 0-24267 {}}} SUCCS {{259 0 0 0-24267 {}}} CYCLES {}}
set a(0-25977) {AREA_SCORE {} NAME VEC_LOOP:j:asn#67 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1753 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-26017 {}}} SUCCS {{259 0 0 0-25978 {}} {130 0 0 0-26016 {}} {256 0 0 0-26017 {}}} CYCLES {}}
set a(0-25978) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1754 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25977 {}}} SUCCS {{258 0 0 0-25982 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-25979) {AREA_SCORE {} NAME COMP_LOOP:k:asn#109 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1755 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-25980 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-25980) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#110 TYPE READSLICE PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1756 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25979 {}}} SUCCS {{259 0 0 0-25981 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-25981) {AREA_SCORE {} NAME VEC_LOOP:conc#54 TYPE CONCATENATE PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1757 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-25980 {}}} SUCCS {{259 0 0 0-25982 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-25982) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-28:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1758 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-25981 {}} {258 0 0 0-25978 {}}} SUCCS {{259 0 4.500 0-25983 {}} {258 0 4.500 0-25998 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-25983) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#54 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1759 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25982 {}} {774 0 4.500 0-26011 {}} {774 0 4.500 0-25998 {}}} SUCCS {{258 0 0 0-25993 {}} {256 0 0 0-25998 {}} {258 0 0 0-26000 {}} {256 0 0 0-26011 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-25984) {AREA_SCORE {} NAME COMP_LOOP:k:asn#110 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1760 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25985 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-25985) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#111 TYPE READSLICE PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1761 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-25984 {}}} SUCCS {{259 0 0 0-25986 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-25986) {AREA_SCORE {} NAME VEC_LOOP:conc#55 TYPE CONCATENATE PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1762 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-25985 {}}} SUCCS {{258 0 0 0-25988 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-25987) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1763 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-25988 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-25988) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#53 TYPE ACCU DELAY {1.09 ns} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1764 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-25987 {}} {258 0 0 0-25986 {}}} SUCCS {{258 0 0 0-25991 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-25989) {AREA_SCORE {} NAME VEC_LOOP:j:asn#68 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1765 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-26017 {}}} SUCCS {{259 0 0 0-25990 {}} {130 0 0 0-26016 {}} {256 0 0 0-26017 {}}} CYCLES {}}
set a(0-25990) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1766 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-25989 {}}} SUCCS {{259 0 0 0-25991 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-25991) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-28:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1767 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-25990 {}} {258 0 0 0-25988 {}}} SUCCS {{259 0 4.500 0-25992 {}} {258 0 4.500 0-26011 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-25992) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#55 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1768 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-25991 {}} {774 0 4.500 0-26011 {}} {774 0 4.500 0-25998 {}}} SUCCS {{259 0 0 0-25993 {}} {256 0 0 0-25998 {}} {258 0 0 0-25999 {}} {256 0 0 0-26011 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-25993) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-28:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1769 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-25992 {}} {258 0 0 0-25983 {}}} SUCCS {{259 0 0 0-25994 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-25994) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_add.base TYPE {C-CORE PORT} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1770 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-25993 {}} {128 0 0 0-25996 {}}} SUCCS {{258 0 0 0-25996 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-25995) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_add.m TYPE {C-CORE PORT} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1771 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-25996 {}}} SUCCS {{259 0 0 0-25996 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-25996) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-28:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1772 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-25995 {}} {258 0 0 0-25994 {}}} SUCCS {{128 0 0 0-25994 {}} {128 0 0 0-25995 {}} {259 0 0 0-25997 {}}} CYCLES {}}
set a(0-25997) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_add.return TYPE {C-CORE PORT} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1773 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-25996 {}}} SUCCS {{259 0 4.500 0-25998 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-25998) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#54 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1774 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-25998 {}} {259 0 4.500 0-25997 {}} {256 0 0 0-25992 {}} {256 0 0 0-25983 {}} {258 0 4.500 0-25982 {}} {774 0 0 0-26011 {}}} SUCCS {{774 0 4.500 0-25983 {}} {774 0 4.500 0-25992 {}} {774 0 0 0-25998 {}} {258 0 0 0-26011 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-25999) {AREA_SCORE {} NAME COMP_LOOP-28:factor2:not TYPE NOT PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1775 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-25992 {}}} SUCCS {{259 0 0 0-26000 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-26000) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-28:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1776 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-25999 {}} {258 0 0 0-25983 {}}} SUCCS {{259 0 0 0-26001 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-26001) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1777 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-26000 {}} {128 0 0 0-26003 {}}} SUCCS {{258 0 0 0-26003 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-26002) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1778 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-26003 {}}} SUCCS {{259 0 0 0-26003 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-26003) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-28:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1779 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-26002 {}} {258 0 0 0-26001 {}}} SUCCS {{128 0 0 0-26001 {}} {128 0 0 0-26002 {}} {259 0 0 0-26004 {}}} CYCLES {}}
set a(0-26004) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1780 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-26003 {}}} SUCCS {{259 0 0 0-26005 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-26005) {AREA_SCORE {} NAME COMP_LOOP-28:mult.x TYPE {C-CORE PORT} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1781 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-26004 {}} {128 0 0 0-26009 {}}} SUCCS {{258 0 0 0-26009 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-26006) {AREA_SCORE {} NAME COMP_LOOP-28:mult.y TYPE {C-CORE PORT} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1782 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-26009 {}}} SUCCS {{258 0 0 0-26009 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-26007) {AREA_SCORE {} NAME COMP_LOOP-28:mult.y_ TYPE {C-CORE PORT} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1783 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-26009 {}}} SUCCS {{258 0 0 0-26009 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-26008) {AREA_SCORE {} NAME COMP_LOOP-28:mult.p TYPE {C-CORE PORT} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1784 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-26009 {}}} SUCCS {{259 0 0 0-26009 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-26009) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-28:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1785 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-26008 {}} {258 0 0 0-26007 {}} {258 0 0 0-26006 {}} {258 0 0 0-26005 {}}} SUCCS {{128 0 0 0-26005 {}} {128 0 0 0-26006 {}} {128 0 0 0-26007 {}} {128 0 0 0-26008 {}} {259 0 0 0-26010 {}}} CYCLES {}}
set a(0-26010) {AREA_SCORE {} NAME COMP_LOOP-28:mult.return TYPE {C-CORE PORT} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1786 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-26009 {}}} SUCCS {{259 0 4.500 0-26011 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-26011) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#55 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1787 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-26011 {}} {259 0 4.500 0-26010 {}} {258 0 0 0-25998 {}} {256 0 0 0-25992 {}} {258 0 4.500 0-25991 {}} {256 0 0 0-25983 {}}} SUCCS {{774 0 4.500 0-25983 {}} {774 0 4.500 0-25992 {}} {774 0 0 0-25998 {}} {774 0 0 0-26011 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-26012) {AREA_SCORE {} NAME VEC_LOOP:j:asn#69 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1788 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-26017 {}}} SUCCS {{259 0 0 0-26013 {}} {130 0 0 0-26016 {}} {256 0 0 0-26017 {}}} CYCLES {}}
set a(0-26013) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1789 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-26012 {}}} SUCCS {{259 0 0 0-26014 {}} {130 0 0 0-26016 {}}} CYCLES {}}
set a(0-26014) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-28:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1790 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-26013 {}}} SUCCS {{259 0 0 0-26015 {}} {130 0 0 0-26016 {}} {258 0 0 0-26017 {}}} CYCLES {}}
set a(0-26015) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1791 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-26014 {}}} SUCCS {{259 0 0 0-26016 {}}} CYCLES {}}
set a(0-26016) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24267 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1792 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-26015 {}} {130 0 0 0-26014 {}} {130 0 0 0-26013 {}} {130 0 0 0-26012 {}} {130 0 0 0-26011 {}} {130 0 0 0-26010 {}} {130 0 0 0-26008 {}} {130 0 0 0-26007 {}} {130 0 0 0-26006 {}} {130 0 0 0-26005 {}} {130 0 0 0-26004 {}} {130 0 0 0-26002 {}} {130 0 0 0-26001 {}} {130 0 0 0-26000 {}} {130 0 0 0-25999 {}} {130 0 0 0-25998 {}} {130 0 0 0-25997 {}} {130 0 0 0-25995 {}} {130 0 0 0-25994 {}} {130 0 0 0-25993 {}} {130 0 0 0-25992 {}} {130 0 0 0-25991 {}} {130 0 0 0-25990 {}} {130 0 0 0-25989 {}} {130 0 0 0-25988 {}} {130 0 0 0-25987 {}} {130 0 0 0-25986 {}} {130 0 0 0-25985 {}} {130 0 0 0-25984 {}} {130 0 0 0-25983 {}} {130 0 0 0-25982 {}} {130 0 0 0-25981 {}} {130 0 0 0-25980 {}} {130 0 0 0-25979 {}} {130 0 0 0-25978 {}} {130 0 0 0-25977 {}}} SUCCS {{129 0 0 0-26017 {}}} CYCLES {}}
set a(0-26017) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#28.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24267 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-26017 {}} {129 0 0 0-26016 {}} {258 0 0 0-26014 {}} {256 0 0 0-26012 {}} {256 0 0 0-25989 {}} {256 0 0 0-25977 {}}} SUCCS {{774 0 0 0-25977 {}} {774 0 0 0-25989 {}} {774 0 0 0-26012 {}} {772 0 0 0-26017 {}}} CYCLES {}}
set a(0-24267) {CHI {0-25977 0-25978 0-25979 0-25980 0-25981 0-25982 0-25983 0-25984 0-25985 0-25986 0-25987 0-25988 0-25989 0-25990 0-25991 0-25992 0-25993 0-25994 0-25995 0-25996 0-25997 0-25998 0-25999 0-26000 0-26001 0-26002 0-26003 0-26004 0-26005 0-26006 0-26007 0-26008 0-26009 0-26010 0-26011 0-26012 0-26013 0-26014 0-26015 0-26016 0-26017} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-28:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1793 LOC {30 1.0 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-25976 {}} {258 0 0 0-25975 {}} {258 0 0 0-25974 {}} {130 0 0 0-25973 {}} {130 0 0 0-25972 {}} {130 0 0 0-25971 {}} {130 0 0 0-25970 {}} {64 0 0 0-25969 {}} {64 0 0 0-24266 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-25976 {}} {131 0 0 0-26018 {}} {130 0 0 0-26019 {}} {130 0 0 0-26020 {}} {130 0 0 0-26021 {}} {130 0 0 0-26022 {}} {130 0 0 0-26023 {}} {130 0 0 0-26024 {}} {130 0 0 0-26025 {}} {130 0 0 0-26026 {}} {130 0 0 0-26027 {}} {64 0 0 0-24268 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-26018) {AREA_SCORE {} NAME COMP_LOOP-29:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1794 LOC {30 1.0 31 0.86125 31 0.86125 31 0.86125} PREDS {{131 0 0 0-24267 {}}} SUCCS {{259 0 0 0-26019 {}} {130 0 0 0-26027 {}}} CYCLES {}}
set a(0-26019) {AREA_SCORE {} NAME COMP_LOOP-29:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1795 LOC {30 1.0 31 0.86125 31 0.86125 31 0.86125} PREDS {{259 0 0 0-26018 {}} {130 0 0 0-24267 {}}} SUCCS {{259 0 0 0-26020 {}} {130 0 0 0-26027 {}}} CYCLES {}}
set a(0-26020) {AREA_SCORE {} NAME COMP_LOOP-29:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1796 LOC {30 1.0 31 0.86125 31 0.86125 31 0.86125} PREDS {{259 0 0 0-26019 {}} {130 0 0 0-24267 {}}} SUCCS {{258 0 0 0-26024 {}} {130 0 0 0-26027 {}}} CYCLES {}}
set a(0-26021) {AREA_SCORE {} NAME COMP_LOOP:k:asn#111 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1797 LOC {30 1.0 31 0.0 31 0.0 31 0.0 31 0.86125} PREDS {{130 0 0 0-24267 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-26022 {}} {130 0 0 0-26027 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-26022) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#112 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1798 LOC {30 1.0 31 0.0 31 0.0 31 0.86125} PREDS {{259 0 0 0-26021 {}} {130 0 0 0-24267 {}}} SUCCS {{259 0 0 0-26023 {}} {130 0 0 0-26027 {}}} CYCLES {}}
set a(0-26023) {AREA_SCORE {} NAME COMP_LOOP:conc#84 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1799 LOC {30 1.0 31 0.86125 31 0.86125 31 0.86125} PREDS {{259 0 0 0-26022 {}} {130 0 0 0-24267 {}}} SUCCS {{259 0 0 0-26024 {}} {130 0 0 0-26027 {}}} CYCLES {}}
set a(0-26024) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-29:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1800 LOC {31 0.0 31 0.86125 31 0.86125 31 0.999999875 31 0.999999875} PREDS {{259 0 0 0-26023 {}} {258 0 0 0-26020 {}} {130 0 0 0-24267 {}}} SUCCS {{259 0 0 0-26025 {}} {130 0 0 0-26027 {}}} CYCLES {}}
set a(0-26025) {AREA_SCORE {} NAME COMP_LOOP-29:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1801 LOC {31 0.13874999999999998 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-26024 {}} {130 0 0 0-24267 {}}} SUCCS {{259 0 0 0-26026 {}} {130 0 0 0-26027 {}}} CYCLES {}}
set a(0-26026) {AREA_SCORE {} NAME COMP_LOOP-29:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1802 LOC {31 0.13874999999999998 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-26025 {}} {130 0 0 0-24267 {}}} SUCCS {{259 0 0 0-26027 {}}} CYCLES {}}
set a(0-26027) {AREA_SCORE {} NAME COMP_LOOP-29:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1803 LOC {31 0.13874999999999998 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-26026 {}} {130 0 0 0-26025 {}} {130 0 0 0-26024 {}} {130 0 0 0-26023 {}} {130 0 0 0-26022 {}} {130 0 0 0-26021 {}} {130 0 0 0-26020 {}} {130 0 0 0-26019 {}} {130 0 0 0-26018 {}} {130 0 0 0-24267 {}}} SUCCS {{128 0 0 0-26036 {}} {64 0 0 0-24268 {}}} CYCLES {}}
set a(0-26028) {AREA_SCORE {} NAME COMP_LOOP:k:asn#112 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1804 LOC {0 1.0 28 0.0 28 0.0 28 0.0 29 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-26029 {}} {130 0 0 0-24268 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-26029) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#113 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1805 LOC {0 1.0 28 0.0 28 0.0 29 0.51615785} PREDS {{259 0 0 0-26028 {}}} SUCCS {{259 0 0 0-26030 {}} {130 0 0 0-24268 {}}} CYCLES {}}
set a(0-26030) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#28 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1806 LOC {0 1.0 28 0.51615785 28 0.51615785 29 0.51615785} PREDS {{259 0 0 0-26029 {}}} SUCCS {{259 0 0 0-26031 {}} {130 0 0 0-24268 {}}} CYCLES {}}
set a(0-26031) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-29:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1807 LOC {1 0.18687499999999999 28 0.51615785 28 0.51615785 28 0.9999998935000001 29 0.9999998935000001} PREDS {{259 0 0 0-26030 {}} {258 0 0 0-24537 {}}} SUCCS {{259 0 0 0-26032 {}} {258 0 0 0-26034 {}} {130 0 0 0-24268 {}}} CYCLES {}}
set a(0-26032) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#76 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1808 LOC {1 0.67071715 30 0.46875 30 0.46875 30 0.46875} PREDS {{259 0 0 0-26031 {}}} SUCCS {{259 0 3.750 0-26033 {}} {130 0 0 0-24268 {}}} CYCLES {}}
set a(0-26033) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1809 LOC {2 1.0 30 0.95 30 1.0 31 0.2999998749999999 31 0.2999998749999999} PREDS {{259 0 3.750 0-26032 {}}} SUCCS {{258 0 0 0-24268 {}}} CYCLES {}}
set a(0-26034) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#14 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1810 LOC {1 0.67071715 30 0.46875 30 0.46875 30 0.46875} PREDS {{258 0 0 0-26031 {}}} SUCCS {{259 0 3.750 0-26035 {}} {130 0 0 0-24268 {}}} CYCLES {}}
set a(0-26035) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1811 LOC {2 1.0 30 0.95 30 1.0 31 0.2999998749999999 31 0.2999998749999999} PREDS {{259 0 3.750 0-26034 {}}} SUCCS {{258 0 0 0-24268 {}}} CYCLES {}}
set a(0-26036) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1812 LOC {31 0.0 31 1.0 31 1.0 31 1.0 31 1.0} PREDS {{128 0 0 0-26027 {}} {772 0 0 0-24268 {}}} SUCCS {{259 0 0 0-24268 {}}} CYCLES {}}
set a(0-26037) {AREA_SCORE {} NAME VEC_LOOP:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1813 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{774 0 0 0-26083 {}}} SUCCS {{259 0 0 0-26038 {}} {130 0 0 0-26082 {}} {256 0 0 0-26083 {}}} CYCLES {}}
set a(0-26038) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#29)(13-2) TYPE READSLICE PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1814 LOC {0 1.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{259 0 0 0-26037 {}}} SUCCS {{258 0 0 0-26042 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26039) {AREA_SCORE {} NAME COMP_LOOP:k:asn#113 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1815 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {} SUCCS {{259 0 0 0-26040 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26040) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#114 TYPE READSLICE PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1816 LOC {0 1.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{259 0 0 0-26039 {}}} SUCCS {{259 0 0 0-26041 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26041) {AREA_SCORE {} NAME VEC_LOOP:conc#56 TYPE CONCATENATE PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1817 LOC {0 1.0 1 0.866875 1 0.866875 2 0.24187504999999998} PREDS {{259 0 0 0-26040 {}}} SUCCS {{259 0 0 0-26042 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26042) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 2 NAME VEC_LOOP:acc#24 TYPE ACCU DELAY {1.07 ns} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1818 LOC {1 0.0 1 0.866875 1 0.866875 1 0.999999875 2 0.374999925} PREDS {{259 0 0 0-26041 {}} {258 0 0 0-26038 {}}} SUCCS {{258 0 0 0-26045 {}} {258 0 0 0-26063 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26043) {AREA_SCORE {} NAME VEC_LOOP:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1819 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-26083 {}}} SUCCS {{259 0 0 0-26044 {}} {130 0 0 0-26082 {}} {256 0 0 0-26083 {}}} CYCLES {}}
set a(0-26044) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#29)(1-0)#1 TYPE READSLICE PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1820 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-26043 {}}} SUCCS {{259 0 0 0-26045 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26045) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1821 LOC {1 0.133125 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-26044 {}} {258 0 0 0-26042 {}}} SUCCS {{259 0 4.500 0-26046 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26046) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#56 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1822 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-26045 {}} {774 0 4.500 0-26077 {}} {774 0 4.500 0-26064 {}}} SUCCS {{258 0 0 0-26056 {}} {256 0 0 0-26064 {}} {258 0 0 0-26066 {}} {256 0 0 0-26077 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26047) {AREA_SCORE {} NAME COMP_LOOP:k:asn#114 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1823 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-26048 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26048) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#115 TYPE READSLICE PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1824 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-26047 {}}} SUCCS {{259 0 0 0-26049 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26049) {AREA_SCORE {} NAME VEC_LOOP:conc#57 TYPE CONCATENATE PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1825 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-26048 {}}} SUCCS {{258 0 0 0-26051 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26050) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1826 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-26051 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26051) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#54 TYPE ACCU DELAY {1.09 ns} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1827 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-26050 {}} {258 0 0 0-26049 {}}} SUCCS {{258 0 0 0-26054 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26052) {AREA_SCORE {} NAME VEC_LOOP:j:asn#70 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1828 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-26083 {}}} SUCCS {{259 0 0 0-26053 {}} {130 0 0 0-26082 {}} {256 0 0 0-26083 {}}} CYCLES {}}
set a(0-26053) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1829 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-26052 {}}} SUCCS {{259 0 0 0-26054 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26054) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-29:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1830 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-26053 {}} {258 0 0 0-26051 {}}} SUCCS {{259 0 4.500 0-26055 {}} {258 0 4.500 0-26077 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26055) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#57 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1831 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-26054 {}} {774 0 4.500 0-26077 {}} {774 0 4.500 0-26064 {}}} SUCCS {{259 0 0 0-26056 {}} {256 0 0 0-26064 {}} {258 0 0 0-26065 {}} {256 0 0 0-26077 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26056) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-29:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1832 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-26055 {}} {258 0 0 0-26046 {}}} SUCCS {{259 0 0 0-26057 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26057) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_add.base TYPE {C-CORE PORT} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1833 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-26056 {}} {128 0 0 0-26059 {}}} SUCCS {{258 0 0 0-26059 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26058) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_add.m TYPE {C-CORE PORT} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1834 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-26059 {}}} SUCCS {{259 0 0 0-26059 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26059) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-29:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1835 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-26058 {}} {258 0 0 0-26057 {}}} SUCCS {{128 0 0 0-26057 {}} {128 0 0 0-26058 {}} {259 0 0 0-26060 {}}} CYCLES {}}
set a(0-26060) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_add.return TYPE {C-CORE PORT} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1836 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-26059 {}}} SUCCS {{258 0 4.500 0-26064 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26061) {AREA_SCORE {} NAME VEC_LOOP:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1837 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-26083 {}}} SUCCS {{259 0 0 0-26062 {}} {130 0 0 0-26082 {}} {256 0 0 0-26083 {}}} CYCLES {}}
set a(0-26062) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#29)(1-0) TYPE READSLICE PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1838 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-26061 {}}} SUCCS {{259 0 0 0-26063 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26063) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1839 LOC {1 0.133125 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-26062 {}} {258 0 0 0-26042 {}}} SUCCS {{259 0 4.500 0-26064 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26064) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#56 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1840 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-26064 {}} {259 0 4.500 0-26063 {}} {258 0 4.500 0-26060 {}} {256 0 0 0-26055 {}} {256 0 0 0-26046 {}} {774 0 0 0-26077 {}}} SUCCS {{774 0 4.500 0-26046 {}} {774 0 4.500 0-26055 {}} {774 0 0 0-26064 {}} {258 0 0 0-26077 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26065) {AREA_SCORE {} NAME COMP_LOOP-29:factor2:not TYPE NOT PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1841 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-26055 {}}} SUCCS {{259 0 0 0-26066 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26066) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-29:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1842 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-26065 {}} {258 0 0 0-26046 {}}} SUCCS {{259 0 0 0-26067 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26067) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1843 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-26066 {}} {128 0 0 0-26069 {}}} SUCCS {{258 0 0 0-26069 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26068) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1844 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-26069 {}}} SUCCS {{259 0 0 0-26069 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26069) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-29:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1845 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-26068 {}} {258 0 0 0-26067 {}}} SUCCS {{128 0 0 0-26067 {}} {128 0 0 0-26068 {}} {259 0 0 0-26070 {}}} CYCLES {}}
set a(0-26070) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1846 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-26069 {}}} SUCCS {{259 0 0 0-26071 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26071) {AREA_SCORE {} NAME COMP_LOOP-29:mult.x TYPE {C-CORE PORT} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1847 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-26070 {}} {128 0 0 0-26075 {}}} SUCCS {{258 0 0 0-26075 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26072) {AREA_SCORE {} NAME COMP_LOOP-29:mult.y TYPE {C-CORE PORT} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1848 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-26075 {}}} SUCCS {{258 0 0 0-26075 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26073) {AREA_SCORE {} NAME COMP_LOOP-29:mult.y_ TYPE {C-CORE PORT} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1849 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-26075 {}}} SUCCS {{258 0 0 0-26075 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26074) {AREA_SCORE {} NAME COMP_LOOP-29:mult.p TYPE {C-CORE PORT} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1850 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-26075 {}}} SUCCS {{259 0 0 0-26075 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26075) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-29:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1851 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-26074 {}} {258 0 0 0-26073 {}} {258 0 0 0-26072 {}} {258 0 0 0-26071 {}}} SUCCS {{128 0 0 0-26071 {}} {128 0 0 0-26072 {}} {128 0 0 0-26073 {}} {128 0 0 0-26074 {}} {259 0 0 0-26076 {}}} CYCLES {}}
set a(0-26076) {AREA_SCORE {} NAME COMP_LOOP-29:mult.return TYPE {C-CORE PORT} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1852 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-26075 {}}} SUCCS {{259 0 4.500 0-26077 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26077) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#57 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1853 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-26077 {}} {259 0 4.500 0-26076 {}} {258 0 0 0-26064 {}} {256 0 0 0-26055 {}} {258 0 4.500 0-26054 {}} {256 0 0 0-26046 {}}} SUCCS {{774 0 4.500 0-26046 {}} {774 0 4.500 0-26055 {}} {774 0 0 0-26064 {}} {774 0 0 0-26077 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26078) {AREA_SCORE {} NAME VEC_LOOP:j:asn#71 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1854 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-26083 {}}} SUCCS {{259 0 0 0-26079 {}} {130 0 0 0-26082 {}} {256 0 0 0-26083 {}}} CYCLES {}}
set a(0-26079) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1855 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-26078 {}}} SUCCS {{259 0 0 0-26080 {}} {130 0 0 0-26082 {}}} CYCLES {}}
set a(0-26080) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-29:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1856 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-26079 {}}} SUCCS {{259 0 0 0-26081 {}} {130 0 0 0-26082 {}} {258 0 0 0-26083 {}}} CYCLES {}}
set a(0-26081) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1857 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-26080 {}}} SUCCS {{259 0 0 0-26082 {}}} CYCLES {}}
set a(0-26082) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24268 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1858 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-26081 {}} {130 0 0 0-26080 {}} {130 0 0 0-26079 {}} {130 0 0 0-26078 {}} {130 0 0 0-26077 {}} {130 0 0 0-26076 {}} {130 0 0 0-26074 {}} {130 0 0 0-26073 {}} {130 0 0 0-26072 {}} {130 0 0 0-26071 {}} {130 0 0 0-26070 {}} {130 0 0 0-26068 {}} {130 0 0 0-26067 {}} {130 0 0 0-26066 {}} {130 0 0 0-26065 {}} {130 0 0 0-26064 {}} {130 0 0 0-26063 {}} {130 0 0 0-26062 {}} {130 0 0 0-26061 {}} {130 0 0 0-26060 {}} {130 0 0 0-26058 {}} {130 0 0 0-26057 {}} {130 0 0 0-26056 {}} {130 0 0 0-26055 {}} {130 0 0 0-26054 {}} {130 0 0 0-26053 {}} {130 0 0 0-26052 {}} {130 0 0 0-26051 {}} {130 0 0 0-26050 {}} {130 0 0 0-26049 {}} {130 0 0 0-26048 {}} {130 0 0 0-26047 {}} {130 0 0 0-26046 {}} {130 0 0 0-26045 {}} {130 0 0 0-26044 {}} {130 0 0 0-26043 {}} {130 0 0 0-26042 {}} {130 0 0 0-26041 {}} {130 0 0 0-26040 {}} {130 0 0 0-26039 {}} {130 0 0 0-26038 {}} {130 0 0 0-26037 {}}} SUCCS {{129 0 0 0-26083 {}}} CYCLES {}}
set a(0-26083) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#29.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24268 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-26083 {}} {129 0 0 0-26082 {}} {258 0 0 0-26080 {}} {256 0 0 0-26078 {}} {256 0 0 0-26061 {}} {256 0 0 0-26052 {}} {256 0 0 0-26043 {}} {256 0 0 0-26037 {}}} SUCCS {{774 0 0 0-26037 {}} {774 0 0 0-26043 {}} {774 0 0 0-26052 {}} {774 0 0 0-26061 {}} {774 0 0 0-26078 {}} {772 0 0 0-26083 {}}} CYCLES {}}
set a(0-24268) {CHI {0-26037 0-26038 0-26039 0-26040 0-26041 0-26042 0-26043 0-26044 0-26045 0-26046 0-26047 0-26048 0-26049 0-26050 0-26051 0-26052 0-26053 0-26054 0-26055 0-26056 0-26057 0-26058 0-26059 0-26060 0-26061 0-26062 0-26063 0-26064 0-26065 0-26066 0-26067 0-26068 0-26069 0-26070 0-26071 0-26072 0-26073 0-26074 0-26075 0-26076 0-26077 0-26078 0-26079 0-26080 0-26081 0-26082 0-26083} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-29:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1859 LOC {31 1.0 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-26036 {}} {258 0 0 0-26035 {}} {130 0 0 0-26034 {}} {258 0 0 0-26033 {}} {130 0 0 0-26032 {}} {130 0 0 0-26031 {}} {130 0 0 0-26030 {}} {130 0 0 0-26029 {}} {130 0 0 0-26028 {}} {64 0 0 0-26027 {}} {64 0 0 0-24267 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-26036 {}} {131 0 0 0-26084 {}} {130 0 0 0-26085 {}} {130 0 0 0-26086 {}} {130 0 0 0-26087 {}} {130 0 0 0-26088 {}} {130 0 0 0-26089 {}} {130 0 0 0-26090 {}} {130 0 0 0-26091 {}} {130 0 0 0-26092 {}} {130 0 0 0-26093 {}} {64 0 0 0-24269 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-26084) {AREA_SCORE {} NAME COMP_LOOP-30:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1860 LOC {31 1.0 32 0.86125 32 0.86125 32 0.86125} PREDS {{131 0 0 0-24268 {}}} SUCCS {{259 0 0 0-26085 {}} {130 0 0 0-26093 {}}} CYCLES {}}
set a(0-26085) {AREA_SCORE {} NAME COMP_LOOP-30:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1861 LOC {31 1.0 32 0.86125 32 0.86125 32 0.86125} PREDS {{259 0 0 0-26084 {}} {130 0 0 0-24268 {}}} SUCCS {{259 0 0 0-26086 {}} {130 0 0 0-26093 {}}} CYCLES {}}
set a(0-26086) {AREA_SCORE {} NAME COMP_LOOP-30:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1862 LOC {31 1.0 32 0.86125 32 0.86125 32 0.86125} PREDS {{259 0 0 0-26085 {}} {130 0 0 0-24268 {}}} SUCCS {{258 0 0 0-26090 {}} {130 0 0 0-26093 {}}} CYCLES {}}
set a(0-26087) {AREA_SCORE {} NAME COMP_LOOP:k:asn#115 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1863 LOC {31 1.0 32 0.0 32 0.0 32 0.0 32 0.86125} PREDS {{130 0 0 0-24268 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-26088 {}} {130 0 0 0-26093 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-26088) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#116 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1864 LOC {31 1.0 32 0.0 32 0.0 32 0.86125} PREDS {{259 0 0 0-26087 {}} {130 0 0 0-24268 {}}} SUCCS {{259 0 0 0-26089 {}} {130 0 0 0-26093 {}}} CYCLES {}}
set a(0-26089) {AREA_SCORE {} NAME COMP_LOOP:conc#87 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1865 LOC {31 1.0 32 0.86125 32 0.86125 32 0.86125} PREDS {{259 0 0 0-26088 {}} {130 0 0 0-24268 {}}} SUCCS {{259 0 0 0-26090 {}} {130 0 0 0-26093 {}}} CYCLES {}}
set a(0-26090) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-30:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1866 LOC {32 0.0 32 0.86125 32 0.86125 32 0.999999875 32 0.999999875} PREDS {{259 0 0 0-26089 {}} {258 0 0 0-26086 {}} {130 0 0 0-24268 {}}} SUCCS {{259 0 0 0-26091 {}} {130 0 0 0-26093 {}}} CYCLES {}}
set a(0-26091) {AREA_SCORE {} NAME COMP_LOOP-30:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1867 LOC {32 0.13874999999999998 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-26090 {}} {130 0 0 0-24268 {}}} SUCCS {{259 0 0 0-26092 {}} {130 0 0 0-26093 {}}} CYCLES {}}
set a(0-26092) {AREA_SCORE {} NAME COMP_LOOP-30:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1868 LOC {32 0.13874999999999998 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-26091 {}} {130 0 0 0-24268 {}}} SUCCS {{259 0 0 0-26093 {}}} CYCLES {}}
set a(0-26093) {AREA_SCORE {} NAME COMP_LOOP-30:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1869 LOC {32 0.13874999999999998 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-26092 {}} {130 0 0 0-26091 {}} {130 0 0 0-26090 {}} {130 0 0 0-26089 {}} {130 0 0 0-26088 {}} {130 0 0 0-26087 {}} {130 0 0 0-26086 {}} {130 0 0 0-26085 {}} {130 0 0 0-26084 {}} {130 0 0 0-24268 {}}} SUCCS {{128 0 0 0-26100 {}} {64 0 0 0-24269 {}}} CYCLES {}}
set a(0-26094) {AREA_SCORE {} NAME COMP_LOOP:k:asn#116 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1870 LOC {0 1.0 29 0.0 29 0.0 29 0.0 30 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-26095 {}} {130 0 0 0-24269 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-26095) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#117 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1871 LOC {0 1.0 29 0.0 29 0.0 30 0.51615785} PREDS {{259 0 0 0-26094 {}}} SUCCS {{259 0 0 0-26096 {}} {130 0 0 0-24269 {}}} CYCLES {}}
set a(0-26096) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#29 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1872 LOC {0 1.0 29 0.51615785 29 0.51615785 30 0.51615785} PREDS {{259 0 0 0-26095 {}}} SUCCS {{259 0 0 0-26097 {}} {130 0 0 0-24269 {}}} CYCLES {}}
set a(0-26097) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-30:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1873 LOC {1 0.18687499999999999 29 0.51615785 29 0.51615785 29 0.9999998935000001 30 0.9999998935000001} PREDS {{259 0 0 0-26096 {}} {258 0 0 0-24353 {}}} SUCCS {{259 0 3.750 0-26098 {}} {258 0 3.750 0-26099 {}} {130 0 0 0-24269 {}}} CYCLES {}}
set a(0-26098) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1874 LOC {2 1.0 31 0.95 31 1.0 32 0.2999998749999999 32 0.2999998749999999} PREDS {{259 0 3.750 0-26097 {}}} SUCCS {{258 0 0 0-24269 {}}} CYCLES {}}
set a(0-26099) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1875 LOC {2 1.0 31 0.95 31 1.0 32 0.2999998749999999 32 0.2999998749999999} PREDS {{258 0 3.750 0-26097 {}}} SUCCS {{258 0 0 0-24269 {}}} CYCLES {}}
set a(0-26100) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1876 LOC {32 0.0 32 1.0 32 1.0 32 1.0 32 1.0} PREDS {{128 0 0 0-26093 {}} {772 0 0 0-24269 {}}} SUCCS {{259 0 0 0-24269 {}}} CYCLES {}}
set a(0-26101) {AREA_SCORE {} NAME VEC_LOOP:j:asn#72 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1877 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-26141 {}}} SUCCS {{259 0 0 0-26102 {}} {130 0 0 0-26140 {}} {256 0 0 0-26141 {}}} CYCLES {}}
set a(0-26102) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1878 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-26101 {}}} SUCCS {{258 0 0 0-26106 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26103) {AREA_SCORE {} NAME COMP_LOOP:k:asn#117 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1879 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-26104 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26104) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#118 TYPE READSLICE PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1880 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-26103 {}}} SUCCS {{259 0 0 0-26105 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26105) {AREA_SCORE {} NAME VEC_LOOP:conc#58 TYPE CONCATENATE PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1881 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-26104 {}}} SUCCS {{259 0 0 0-26106 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26106) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-30:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1882 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-26105 {}} {258 0 0 0-26102 {}}} SUCCS {{259 0 4.500 0-26107 {}} {258 0 4.500 0-26122 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26107) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#58 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1883 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-26106 {}} {774 0 4.500 0-26135 {}} {774 0 4.500 0-26122 {}}} SUCCS {{258 0 0 0-26117 {}} {256 0 0 0-26122 {}} {258 0 0 0-26124 {}} {256 0 0 0-26135 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26108) {AREA_SCORE {} NAME COMP_LOOP:k:asn#118 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1884 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-26109 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26109) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#119 TYPE READSLICE PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1885 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-26108 {}}} SUCCS {{259 0 0 0-26110 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26110) {AREA_SCORE {} NAME VEC_LOOP:conc#59 TYPE CONCATENATE PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1886 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-26109 {}}} SUCCS {{258 0 0 0-26112 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26111) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1887 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-26112 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26112) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#55 TYPE ACCU DELAY {1.09 ns} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1888 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-26111 {}} {258 0 0 0-26110 {}}} SUCCS {{258 0 0 0-26115 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26113) {AREA_SCORE {} NAME VEC_LOOP:j:asn#73 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1889 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-26141 {}}} SUCCS {{259 0 0 0-26114 {}} {130 0 0 0-26140 {}} {256 0 0 0-26141 {}}} CYCLES {}}
set a(0-26114) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1890 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-26113 {}}} SUCCS {{259 0 0 0-26115 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26115) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-30:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1891 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-26114 {}} {258 0 0 0-26112 {}}} SUCCS {{259 0 4.500 0-26116 {}} {258 0 4.500 0-26135 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26116) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#59 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1892 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-26115 {}} {774 0 4.500 0-26135 {}} {774 0 4.500 0-26122 {}}} SUCCS {{259 0 0 0-26117 {}} {256 0 0 0-26122 {}} {258 0 0 0-26123 {}} {256 0 0 0-26135 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26117) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-30:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1893 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-26116 {}} {258 0 0 0-26107 {}}} SUCCS {{259 0 0 0-26118 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26118) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_add.base TYPE {C-CORE PORT} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1894 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-26117 {}} {128 0 0 0-26120 {}}} SUCCS {{258 0 0 0-26120 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26119) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_add.m TYPE {C-CORE PORT} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1895 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-26120 {}}} SUCCS {{259 0 0 0-26120 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26120) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-30:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1896 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-26119 {}} {258 0 0 0-26118 {}}} SUCCS {{128 0 0 0-26118 {}} {128 0 0 0-26119 {}} {259 0 0 0-26121 {}}} CYCLES {}}
set a(0-26121) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_add.return TYPE {C-CORE PORT} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1897 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-26120 {}}} SUCCS {{259 0 4.500 0-26122 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26122) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#58 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1898 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-26122 {}} {259 0 4.500 0-26121 {}} {256 0 0 0-26116 {}} {256 0 0 0-26107 {}} {258 0 4.500 0-26106 {}} {774 0 0 0-26135 {}}} SUCCS {{774 0 4.500 0-26107 {}} {774 0 4.500 0-26116 {}} {774 0 0 0-26122 {}} {258 0 0 0-26135 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26123) {AREA_SCORE {} NAME COMP_LOOP-30:factor2:not TYPE NOT PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1899 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-26116 {}}} SUCCS {{259 0 0 0-26124 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26124) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-30:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1900 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-26123 {}} {258 0 0 0-26107 {}}} SUCCS {{259 0 0 0-26125 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26125) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1901 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-26124 {}} {128 0 0 0-26127 {}}} SUCCS {{258 0 0 0-26127 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26126) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1902 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-26127 {}}} SUCCS {{259 0 0 0-26127 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26127) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-30:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1903 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-26126 {}} {258 0 0 0-26125 {}}} SUCCS {{128 0 0 0-26125 {}} {128 0 0 0-26126 {}} {259 0 0 0-26128 {}}} CYCLES {}}
set a(0-26128) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1904 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-26127 {}}} SUCCS {{259 0 0 0-26129 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26129) {AREA_SCORE {} NAME COMP_LOOP-30:mult.x TYPE {C-CORE PORT} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1905 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-26128 {}} {128 0 0 0-26133 {}}} SUCCS {{258 0 0 0-26133 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26130) {AREA_SCORE {} NAME COMP_LOOP-30:mult.y TYPE {C-CORE PORT} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1906 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-26133 {}}} SUCCS {{258 0 0 0-26133 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26131) {AREA_SCORE {} NAME COMP_LOOP-30:mult.y_ TYPE {C-CORE PORT} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1907 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-26133 {}}} SUCCS {{258 0 0 0-26133 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26132) {AREA_SCORE {} NAME COMP_LOOP-30:mult.p TYPE {C-CORE PORT} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1908 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-26133 {}}} SUCCS {{259 0 0 0-26133 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26133) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-30:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1909 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-26132 {}} {258 0 0 0-26131 {}} {258 0 0 0-26130 {}} {258 0 0 0-26129 {}}} SUCCS {{128 0 0 0-26129 {}} {128 0 0 0-26130 {}} {128 0 0 0-26131 {}} {128 0 0 0-26132 {}} {259 0 0 0-26134 {}}} CYCLES {}}
set a(0-26134) {AREA_SCORE {} NAME COMP_LOOP-30:mult.return TYPE {C-CORE PORT} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1910 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-26133 {}}} SUCCS {{259 0 4.500 0-26135 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26135) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#59 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1911 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-26135 {}} {259 0 4.500 0-26134 {}} {258 0 0 0-26122 {}} {256 0 0 0-26116 {}} {258 0 4.500 0-26115 {}} {256 0 0 0-26107 {}}} SUCCS {{774 0 4.500 0-26107 {}} {774 0 4.500 0-26116 {}} {774 0 0 0-26122 {}} {774 0 0 0-26135 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26136) {AREA_SCORE {} NAME VEC_LOOP:j:asn#74 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1912 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-26141 {}}} SUCCS {{259 0 0 0-26137 {}} {130 0 0 0-26140 {}} {256 0 0 0-26141 {}}} CYCLES {}}
set a(0-26137) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1913 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-26136 {}}} SUCCS {{259 0 0 0-26138 {}} {130 0 0 0-26140 {}}} CYCLES {}}
set a(0-26138) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-30:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1914 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-26137 {}}} SUCCS {{259 0 0 0-26139 {}} {130 0 0 0-26140 {}} {258 0 0 0-26141 {}}} CYCLES {}}
set a(0-26139) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1915 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-26138 {}}} SUCCS {{259 0 0 0-26140 {}}} CYCLES {}}
set a(0-26140) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24269 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1916 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-26139 {}} {130 0 0 0-26138 {}} {130 0 0 0-26137 {}} {130 0 0 0-26136 {}} {130 0 0 0-26135 {}} {130 0 0 0-26134 {}} {130 0 0 0-26132 {}} {130 0 0 0-26131 {}} {130 0 0 0-26130 {}} {130 0 0 0-26129 {}} {130 0 0 0-26128 {}} {130 0 0 0-26126 {}} {130 0 0 0-26125 {}} {130 0 0 0-26124 {}} {130 0 0 0-26123 {}} {130 0 0 0-26122 {}} {130 0 0 0-26121 {}} {130 0 0 0-26119 {}} {130 0 0 0-26118 {}} {130 0 0 0-26117 {}} {130 0 0 0-26116 {}} {130 0 0 0-26115 {}} {130 0 0 0-26114 {}} {130 0 0 0-26113 {}} {130 0 0 0-26112 {}} {130 0 0 0-26111 {}} {130 0 0 0-26110 {}} {130 0 0 0-26109 {}} {130 0 0 0-26108 {}} {130 0 0 0-26107 {}} {130 0 0 0-26106 {}} {130 0 0 0-26105 {}} {130 0 0 0-26104 {}} {130 0 0 0-26103 {}} {130 0 0 0-26102 {}} {130 0 0 0-26101 {}}} SUCCS {{129 0 0 0-26141 {}}} CYCLES {}}
set a(0-26141) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#30.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24269 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-26141 {}} {129 0 0 0-26140 {}} {258 0 0 0-26138 {}} {256 0 0 0-26136 {}} {256 0 0 0-26113 {}} {256 0 0 0-26101 {}}} SUCCS {{774 0 0 0-26101 {}} {774 0 0 0-26113 {}} {774 0 0 0-26136 {}} {772 0 0 0-26141 {}}} CYCLES {}}
set a(0-24269) {CHI {0-26101 0-26102 0-26103 0-26104 0-26105 0-26106 0-26107 0-26108 0-26109 0-26110 0-26111 0-26112 0-26113 0-26114 0-26115 0-26116 0-26117 0-26118 0-26119 0-26120 0-26121 0-26122 0-26123 0-26124 0-26125 0-26126 0-26127 0-26128 0-26129 0-26130 0-26131 0-26132 0-26133 0-26134 0-26135 0-26136 0-26137 0-26138 0-26139 0-26140 0-26141} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-30:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1917 LOC {32 1.0 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-26100 {}} {258 0 0 0-26099 {}} {258 0 0 0-26098 {}} {130 0 0 0-26097 {}} {130 0 0 0-26096 {}} {130 0 0 0-26095 {}} {130 0 0 0-26094 {}} {64 0 0 0-26093 {}} {64 0 0 0-24268 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-26100 {}} {131 0 0 0-26142 {}} {130 0 0 0-26143 {}} {130 0 0 0-26144 {}} {130 0 0 0-26145 {}} {130 0 0 0-26146 {}} {130 0 0 0-26147 {}} {130 0 0 0-26148 {}} {130 0 0 0-26149 {}} {130 0 0 0-26150 {}} {130 0 0 0-26151 {}} {64 0 0 0-24270 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-26142) {AREA_SCORE {} NAME COMP_LOOP-31:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1918 LOC {32 1.0 33 0.86125 33 0.86125 33 0.86125} PREDS {{131 0 0 0-24269 {}}} SUCCS {{259 0 0 0-26143 {}} {130 0 0 0-26151 {}}} CYCLES {}}
set a(0-26143) {AREA_SCORE {} NAME COMP_LOOP-31:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1919 LOC {32 1.0 33 0.86125 33 0.86125 33 0.86125} PREDS {{259 0 0 0-26142 {}} {130 0 0 0-24269 {}}} SUCCS {{259 0 0 0-26144 {}} {130 0 0 0-26151 {}}} CYCLES {}}
set a(0-26144) {AREA_SCORE {} NAME COMP_LOOP-31:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1920 LOC {32 1.0 33 0.86125 33 0.86125 33 0.86125} PREDS {{259 0 0 0-26143 {}} {130 0 0 0-24269 {}}} SUCCS {{258 0 0 0-26148 {}} {130 0 0 0-26151 {}}} CYCLES {}}
set a(0-26145) {AREA_SCORE {} NAME COMP_LOOP:k:asn#119 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1921 LOC {32 1.0 33 0.0 33 0.0 33 0.0 33 0.86125} PREDS {{130 0 0 0-24269 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-26146 {}} {130 0 0 0-26151 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-26146) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#120 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1922 LOC {32 1.0 33 0.0 33 0.0 33 0.86125} PREDS {{259 0 0 0-26145 {}} {130 0 0 0-24269 {}}} SUCCS {{259 0 0 0-26147 {}} {130 0 0 0-26151 {}}} CYCLES {}}
set a(0-26147) {AREA_SCORE {} NAME COMP_LOOP:conc#90 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1923 LOC {32 1.0 33 0.86125 33 0.86125 33 0.86125} PREDS {{259 0 0 0-26146 {}} {130 0 0 0-24269 {}}} SUCCS {{259 0 0 0-26148 {}} {130 0 0 0-26151 {}}} CYCLES {}}
set a(0-26148) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-31:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1924 LOC {33 0.0 33 0.86125 33 0.86125 33 0.999999875 33 0.999999875} PREDS {{259 0 0 0-26147 {}} {258 0 0 0-26144 {}} {130 0 0 0-24269 {}}} SUCCS {{259 0 0 0-26149 {}} {130 0 0 0-26151 {}}} CYCLES {}}
set a(0-26149) {AREA_SCORE {} NAME COMP_LOOP-31:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1925 LOC {33 0.13874999999999998 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-26148 {}} {130 0 0 0-24269 {}}} SUCCS {{259 0 0 0-26150 {}} {130 0 0 0-26151 {}}} CYCLES {}}
set a(0-26150) {AREA_SCORE {} NAME COMP_LOOP-31:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1926 LOC {33 0.13874999999999998 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-26149 {}} {130 0 0 0-24269 {}}} SUCCS {{259 0 0 0-26151 {}}} CYCLES {}}
set a(0-26151) {AREA_SCORE {} NAME COMP_LOOP-31:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1927 LOC {33 0.13874999999999998 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-26150 {}} {130 0 0 0-26149 {}} {130 0 0 0-26148 {}} {130 0 0 0-26147 {}} {130 0 0 0-26146 {}} {130 0 0 0-26145 {}} {130 0 0 0-26144 {}} {130 0 0 0-26143 {}} {130 0 0 0-26142 {}} {130 0 0 0-24269 {}}} SUCCS {{128 0 0 0-26160 {}} {64 0 0 0-24270 {}}} CYCLES {}}
set a(0-26152) {AREA_SCORE {} NAME COMP_LOOP:k:asn#120 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1928 LOC {0 1.0 30 0.0 30 0.0 30 0.0 31 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-26153 {}} {130 0 0 0-24270 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-26153) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#121 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1929 LOC {0 1.0 30 0.0 30 0.0 31 0.51615785} PREDS {{259 0 0 0-26152 {}}} SUCCS {{259 0 0 0-26154 {}} {130 0 0 0-24270 {}}} CYCLES {}}
set a(0-26154) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#30 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1930 LOC {0 1.0 30 0.51615785 30 0.51615785 31 0.51615785} PREDS {{259 0 0 0-26153 {}}} SUCCS {{259 0 0 0-26155 {}} {130 0 0 0-24270 {}}} CYCLES {}}
set a(0-26155) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-31:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1931 LOC {1 0.18687499999999999 30 0.51615785 30 0.51615785 30 0.9999998935000001 31 0.9999998935000001} PREDS {{259 0 0 0-26154 {}} {258 0 0 0-24412 {}}} SUCCS {{259 0 0 0-26156 {}} {258 0 0 0-26158 {}} {130 0 0 0-24270 {}}} CYCLES {}}
set a(0-26156) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#77 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1932 LOC {1 0.67071715 32 0.46875 32 0.46875 32 0.46875} PREDS {{259 0 0 0-26155 {}}} SUCCS {{259 0 3.750 0-26157 {}} {130 0 0 0-24270 {}}} CYCLES {}}
set a(0-26157) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1933 LOC {2 1.0 32 0.95 32 1.0 33 0.2999998749999999 33 0.2999998749999999} PREDS {{259 0 3.750 0-26156 {}}} SUCCS {{258 0 0 0-24270 {}}} CYCLES {}}
set a(0-26158) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#15 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1934 LOC {1 0.67071715 32 0.46875 32 0.46875 32 0.46875} PREDS {{258 0 0 0-26155 {}}} SUCCS {{259 0 3.750 0-26159 {}} {130 0 0 0-24270 {}}} CYCLES {}}
set a(0-26159) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1935 LOC {2 1.0 32 0.95 32 1.0 33 0.2999998749999999 33 0.2999998749999999} PREDS {{259 0 3.750 0-26158 {}}} SUCCS {{258 0 0 0-24270 {}}} CYCLES {}}
set a(0-26160) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1936 LOC {33 0.0 33 1.0 33 1.0 33 1.0 33 1.0} PREDS {{128 0 0 0-26151 {}} {772 0 0 0-24270 {}}} SUCCS {{259 0 0 0-24270 {}}} CYCLES {}}
set a(0-26161) {AREA_SCORE {} NAME VEC_LOOP:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1937 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {{774 0 0 0-26207 {}}} SUCCS {{259 0 0 0-26162 {}} {130 0 0 0-26206 {}} {256 0 0 0-26207 {}}} CYCLES {}}
set a(0-26162) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#31)(13-1) TYPE READSLICE PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1938 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-26161 {}}} SUCCS {{258 0 0 0-26166 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26163) {AREA_SCORE {} NAME COMP_LOOP:k:asn#121 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1939 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {} SUCCS {{259 0 0 0-26164 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26164) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#122 TYPE READSLICE PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1940 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-26163 {}}} SUCCS {{259 0 0 0-26165 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26165) {AREA_SCORE {} NAME VEC_LOOP:conc#60 TYPE CONCATENATE PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1941 LOC {0 1.0 1 0.8650000499999999 1 0.8650000499999999 2 0.2400001} PREDS {{259 0 0 0-26164 {}}} SUCCS {{259 0 0 0-26166 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26166) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#25 TYPE ACCU DELAY {1.08 ns} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1942 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 2 0.374999975} PREDS {{259 0 0 0-26165 {}} {258 0 0 0-26162 {}}} SUCCS {{258 0 0 0-26169 {}} {258 0 0 0-26187 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26167) {AREA_SCORE {} NAME VEC_LOOP:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1943 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-26207 {}}} SUCCS {{259 0 0 0-26168 {}} {130 0 0 0-26206 {}} {256 0 0 0-26207 {}}} CYCLES {}}
set a(0-26168) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#31)(0)#1 TYPE READSLICE PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1944 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-26167 {}}} SUCCS {{259 0 0 0-26169 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26169) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1945 LOC {1 0.13499995 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-26168 {}} {258 0 0 0-26166 {}}} SUCCS {{259 0 4.500 0-26170 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26170) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#60 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1946 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-26169 {}} {774 0 4.500 0-26201 {}} {774 0 4.500 0-26188 {}}} SUCCS {{258 0 0 0-26180 {}} {256 0 0 0-26188 {}} {258 0 0 0-26190 {}} {256 0 0 0-26201 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26171) {AREA_SCORE {} NAME COMP_LOOP:k:asn#122 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1947 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-26172 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26172) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#123 TYPE READSLICE PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1948 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-26171 {}}} SUCCS {{259 0 0 0-26173 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26173) {AREA_SCORE {} NAME VEC_LOOP:conc#61 TYPE CONCATENATE PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1949 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-26172 {}}} SUCCS {{258 0 0 0-26175 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26174) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1950 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-26175 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26175) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#56 TYPE ACCU DELAY {1.09 ns} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1951 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-26174 {}} {258 0 0 0-26173 {}}} SUCCS {{258 0 0 0-26178 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26176) {AREA_SCORE {} NAME VEC_LOOP:j:asn#75 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1952 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-26207 {}}} SUCCS {{259 0 0 0-26177 {}} {130 0 0 0-26206 {}} {256 0 0 0-26207 {}}} CYCLES {}}
set a(0-26177) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1953 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-26176 {}}} SUCCS {{259 0 0 0-26178 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26178) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-31:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1954 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-26177 {}} {258 0 0 0-26175 {}}} SUCCS {{259 0 4.500 0-26179 {}} {258 0 4.500 0-26201 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26179) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#61 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1955 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-26178 {}} {774 0 4.500 0-26201 {}} {774 0 4.500 0-26188 {}}} SUCCS {{259 0 0 0-26180 {}} {256 0 0 0-26188 {}} {258 0 0 0-26189 {}} {256 0 0 0-26201 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26180) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-31:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1956 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-26179 {}} {258 0 0 0-26170 {}}} SUCCS {{259 0 0 0-26181 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26181) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_add.base TYPE {C-CORE PORT} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1957 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-26180 {}} {128 0 0 0-26183 {}}} SUCCS {{258 0 0 0-26183 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26182) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_add.m TYPE {C-CORE PORT} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1958 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-26183 {}}} SUCCS {{259 0 0 0-26183 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26183) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-31:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1959 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-26182 {}} {258 0 0 0-26181 {}}} SUCCS {{128 0 0 0-26181 {}} {128 0 0 0-26182 {}} {259 0 0 0-26184 {}}} CYCLES {}}
set a(0-26184) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_add.return TYPE {C-CORE PORT} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1960 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-26183 {}}} SUCCS {{258 0 4.500 0-26188 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26185) {AREA_SCORE {} NAME VEC_LOOP:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1961 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-26207 {}}} SUCCS {{259 0 0 0-26186 {}} {130 0 0 0-26206 {}} {256 0 0 0-26207 {}}} CYCLES {}}
set a(0-26186) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#31)(0) TYPE READSLICE PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1962 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-26185 {}}} SUCCS {{259 0 0 0-26187 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26187) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1963 LOC {1 0.13499995 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-26186 {}} {258 0 0 0-26166 {}}} SUCCS {{259 0 4.500 0-26188 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26188) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#60 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1964 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-26188 {}} {259 0 4.500 0-26187 {}} {258 0 4.500 0-26184 {}} {256 0 0 0-26179 {}} {256 0 0 0-26170 {}} {774 0 0 0-26201 {}}} SUCCS {{774 0 4.500 0-26170 {}} {774 0 4.500 0-26179 {}} {774 0 0 0-26188 {}} {258 0 0 0-26201 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26189) {AREA_SCORE {} NAME COMP_LOOP-31:factor2:not TYPE NOT PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1965 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-26179 {}}} SUCCS {{259 0 0 0-26190 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26190) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-31:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1966 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-26189 {}} {258 0 0 0-26170 {}}} SUCCS {{259 0 0 0-26191 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26191) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1967 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-26190 {}} {128 0 0 0-26193 {}}} SUCCS {{258 0 0 0-26193 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26192) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1968 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-26193 {}}} SUCCS {{259 0 0 0-26193 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26193) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-31:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1969 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-26192 {}} {258 0 0 0-26191 {}}} SUCCS {{128 0 0 0-26191 {}} {128 0 0 0-26192 {}} {259 0 0 0-26194 {}}} CYCLES {}}
set a(0-26194) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1970 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-26193 {}}} SUCCS {{259 0 0 0-26195 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26195) {AREA_SCORE {} NAME COMP_LOOP-31:mult.x TYPE {C-CORE PORT} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1971 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-26194 {}} {128 0 0 0-26199 {}}} SUCCS {{258 0 0 0-26199 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26196) {AREA_SCORE {} NAME COMP_LOOP-31:mult.y TYPE {C-CORE PORT} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1972 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-26199 {}}} SUCCS {{258 0 0 0-26199 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26197) {AREA_SCORE {} NAME COMP_LOOP-31:mult.y_ TYPE {C-CORE PORT} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1973 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-26199 {}}} SUCCS {{258 0 0 0-26199 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26198) {AREA_SCORE {} NAME COMP_LOOP-31:mult.p TYPE {C-CORE PORT} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1974 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-26199 {}}} SUCCS {{259 0 0 0-26199 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26199) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-31:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1975 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-26198 {}} {258 0 0 0-26197 {}} {258 0 0 0-26196 {}} {258 0 0 0-26195 {}}} SUCCS {{128 0 0 0-26195 {}} {128 0 0 0-26196 {}} {128 0 0 0-26197 {}} {128 0 0 0-26198 {}} {259 0 0 0-26200 {}}} CYCLES {}}
set a(0-26200) {AREA_SCORE {} NAME COMP_LOOP-31:mult.return TYPE {C-CORE PORT} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1976 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-26199 {}}} SUCCS {{259 0 4.500 0-26201 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26201) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#61 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1977 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-26201 {}} {259 0 4.500 0-26200 {}} {258 0 0 0-26188 {}} {256 0 0 0-26179 {}} {258 0 4.500 0-26178 {}} {256 0 0 0-26170 {}}} SUCCS {{774 0 4.500 0-26170 {}} {774 0 4.500 0-26179 {}} {774 0 0 0-26188 {}} {774 0 0 0-26201 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26202) {AREA_SCORE {} NAME VEC_LOOP:j:asn#76 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1978 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-26207 {}}} SUCCS {{259 0 0 0-26203 {}} {130 0 0 0-26206 {}} {256 0 0 0-26207 {}}} CYCLES {}}
set a(0-26203) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1979 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-26202 {}}} SUCCS {{259 0 0 0-26204 {}} {130 0 0 0-26206 {}}} CYCLES {}}
set a(0-26204) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-31:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1980 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-26203 {}}} SUCCS {{259 0 0 0-26205 {}} {130 0 0 0-26206 {}} {258 0 0 0-26207 {}}} CYCLES {}}
set a(0-26205) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1981 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-26204 {}}} SUCCS {{259 0 0 0-26206 {}}} CYCLES {}}
set a(0-26206) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24270 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1982 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-26205 {}} {130 0 0 0-26204 {}} {130 0 0 0-26203 {}} {130 0 0 0-26202 {}} {130 0 0 0-26201 {}} {130 0 0 0-26200 {}} {130 0 0 0-26198 {}} {130 0 0 0-26197 {}} {130 0 0 0-26196 {}} {130 0 0 0-26195 {}} {130 0 0 0-26194 {}} {130 0 0 0-26192 {}} {130 0 0 0-26191 {}} {130 0 0 0-26190 {}} {130 0 0 0-26189 {}} {130 0 0 0-26188 {}} {130 0 0 0-26187 {}} {130 0 0 0-26186 {}} {130 0 0 0-26185 {}} {130 0 0 0-26184 {}} {130 0 0 0-26182 {}} {130 0 0 0-26181 {}} {130 0 0 0-26180 {}} {130 0 0 0-26179 {}} {130 0 0 0-26178 {}} {130 0 0 0-26177 {}} {130 0 0 0-26176 {}} {130 0 0 0-26175 {}} {130 0 0 0-26174 {}} {130 0 0 0-26173 {}} {130 0 0 0-26172 {}} {130 0 0 0-26171 {}} {130 0 0 0-26170 {}} {130 0 0 0-26169 {}} {130 0 0 0-26168 {}} {130 0 0 0-26167 {}} {130 0 0 0-26166 {}} {130 0 0 0-26165 {}} {130 0 0 0-26164 {}} {130 0 0 0-26163 {}} {130 0 0 0-26162 {}} {130 0 0 0-26161 {}}} SUCCS {{129 0 0 0-26207 {}}} CYCLES {}}
set a(0-26207) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#31.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24270 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-26207 {}} {129 0 0 0-26206 {}} {258 0 0 0-26204 {}} {256 0 0 0-26202 {}} {256 0 0 0-26185 {}} {256 0 0 0-26176 {}} {256 0 0 0-26167 {}} {256 0 0 0-26161 {}}} SUCCS {{774 0 0 0-26161 {}} {774 0 0 0-26167 {}} {774 0 0 0-26176 {}} {774 0 0 0-26185 {}} {774 0 0 0-26202 {}} {772 0 0 0-26207 {}}} CYCLES {}}
set a(0-24270) {CHI {0-26161 0-26162 0-26163 0-26164 0-26165 0-26166 0-26167 0-26168 0-26169 0-26170 0-26171 0-26172 0-26173 0-26174 0-26175 0-26176 0-26177 0-26178 0-26179 0-26180 0-26181 0-26182 0-26183 0-26184 0-26185 0-26186 0-26187 0-26188 0-26189 0-26190 0-26191 0-26192 0-26193 0-26194 0-26195 0-26196 0-26197 0-26198 0-26199 0-26200 0-26201 0-26202 0-26203 0-26204 0-26205 0-26206 0-26207} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-31:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1983 LOC {33 1.0 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-26160 {}} {258 0 0 0-26159 {}} {130 0 0 0-26158 {}} {258 0 0 0-26157 {}} {130 0 0 0-26156 {}} {130 0 0 0-26155 {}} {130 0 0 0-26154 {}} {130 0 0 0-26153 {}} {130 0 0 0-26152 {}} {64 0 0 0-26151 {}} {64 0 0 0-24269 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-26160 {}} {131 0 0 0-26208 {}} {130 0 0 0-26209 {}} {130 0 0 0-26210 {}} {130 0 0 0-26211 {}} {130 0 0 0-26212 {}} {130 0 0 0-26213 {}} {130 0 0 0-26214 {}} {130 0 0 0-26215 {}} {130 0 0 0-26216 {}} {64 0 0 0-24271 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-26208) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-6) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1984 LOC {33 1.0 34 0.870625 34 0.870625 34 0.870625} PREDS {{131 0 0 0-24270 {}}} SUCCS {{259 0 0 0-26209 {}} {130 0 0 0-26216 {}}} CYCLES {}}
set a(0-26209) {AREA_SCORE {} NAME COMP_LOOP-32:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1985 LOC {33 1.0 34 0.870625 34 0.870625 34 0.870625} PREDS {{259 0 0 0-26208 {}} {130 0 0 0-24270 {}}} SUCCS {{259 0 0 0-26210 {}} {130 0 0 0-26216 {}}} CYCLES {}}
set a(0-26210) {AREA_SCORE {} NAME COMP_LOOP-32:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1986 LOC {33 1.0 34 0.870625 34 0.870625 34 0.870625} PREDS {{259 0 0 0-26209 {}} {130 0 0 0-24270 {}}} SUCCS {{258 0 0 0-26213 {}} {130 0 0 0-26216 {}}} CYCLES {}}
set a(0-26211) {AREA_SCORE {} NAME COMP_LOOP:k:asn#123 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1987 LOC {33 1.0 34 0.0 34 0.0 34 0.0 34 0.870625} PREDS {{130 0 0 0-24270 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-26212 {}} {130 0 0 0-26216 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-26212) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#124 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1988 LOC {33 1.0 34 0.0 34 0.0 34 0.870625} PREDS {{259 0 0 0-26211 {}} {130 0 0 0-24270 {}}} SUCCS {{259 0 0 0-26213 {}} {130 0 0 0-26216 {}}} CYCLES {}}
set a(0-26213) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP:acc#8 TYPE ACCU DELAY {1.03 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1989 LOC {34 0.0 34 0.870625 34 0.870625 34 0.999999875 34 0.999999875} PREDS {{259 0 0 0-26212 {}} {258 0 0 0-26210 {}} {130 0 0 0-24270 {}}} SUCCS {{259 0 0 0-26214 {}} {130 0 0 0-26216 {}}} CYCLES {}}
set a(0-26214) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#8)(9) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1990 LOC {34 0.129375 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-26213 {}} {130 0 0 0-24270 {}}} SUCCS {{259 0 0 0-26215 {}} {130 0 0 0-26216 {}}} CYCLES {}}
set a(0-26215) {AREA_SCORE {} NAME COMP_LOOP-32:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1991 LOC {34 0.129375 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-26214 {}} {130 0 0 0-24270 {}}} SUCCS {{259 0 0 0-26216 {}}} CYCLES {}}
set a(0-26216) {AREA_SCORE {} NAME COMP_LOOP-32:break(COMP_LOOP) TYPE TERMINATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1992 LOC {34 0.129375 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-26215 {}} {130 0 0 0-26214 {}} {130 0 0 0-26213 {}} {130 0 0 0-26212 {}} {130 0 0 0-26211 {}} {130 0 0 0-26210 {}} {130 0 0 0-26209 {}} {130 0 0 0-26208 {}} {130 0 0 0-24270 {}}} SUCCS {{128 0 0 0-26223 {}} {64 0 0 0-24271 {}}} CYCLES {}}
set a(0-26217) {AREA_SCORE {} NAME COMP_LOOP:k:asn#124 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1993 LOC {0 1.0 31 0.0 31 0.0 31 0.0 32 0.51615785} PREDS {{774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-26218 {}} {130 0 0 0-24271 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-26218) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#125 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1994 LOC {0 1.0 31 0.0 31 0.0 32 0.51615785} PREDS {{259 0 0 0-26217 {}}} SUCCS {{259 0 0 0-26219 {}} {130 0 0 0-24271 {}}} CYCLES {}}
set a(0-26219) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#31 TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1995 LOC {0 1.0 31 0.51615785 31 0.51615785 32 0.51615785} PREDS {{259 0 0 0-26218 {}}} SUCCS {{259 0 0 0-26220 {}} {130 0 0 0-24271 {}}} CYCLES {}}
set a(0-26220) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-32:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1996 LOC {1 0.18687499999999999 31 0.51615785 31 0.51615785 31 0.9999998935000001 32 0.9999998935000001} PREDS {{259 0 0 0-26219 {}} {258 0 0 0-24353 {}}} SUCCS {{259 0 3.750 0-26221 {}} {258 0 3.750 0-26222 {}} {130 0 0 0-24271 {}}} CYCLES {}}
set a(0-26221) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1997 LOC {2 1.0 33 0.95 33 1.0 34 0.2999998749999999 34 0.2999998749999999} PREDS {{259 0 3.750 0-26220 {}}} SUCCS {{258 0 0 0-24271 {}}} CYCLES {}}
set a(0-26222) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1998 LOC {2 1.0 33 0.95 33 1.0 34 0.2999998749999999 34 0.2999998749999999} PREDS {{258 0 3.750 0-26220 {}}} SUCCS {{258 0 0 0-24271 {}}} CYCLES {}}
set a(0-26223) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-1999 LOC {34 0.0 34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{128 0 0 0-26216 {}} {772 0 0 0-24271 {}}} SUCCS {{259 0 0 0-24271 {}}} CYCLES {}}
set a(0-26224) {AREA_SCORE {} NAME VEC_LOOP:j:asn#77 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2000 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-26264 {}}} SUCCS {{259 0 0 0-26225 {}} {130 0 0 0-26263 {}} {256 0 0 0-26264 {}}} CYCLES {}}
set a(0-26225) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2001 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-26224 {}}} SUCCS {{258 0 0 0-26229 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26226) {AREA_SCORE {} NAME COMP_LOOP:k:asn#125 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2002 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-26227 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26227) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#126 TYPE READSLICE PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2003 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-26226 {}}} SUCCS {{259 0 0 0-26228 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26228) {AREA_SCORE {} NAME VEC_LOOP:conc#62 TYPE CONCATENATE PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2004 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-26227 {}}} SUCCS {{259 0 0 0-26229 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26229) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-32:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2005 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-26228 {}} {258 0 0 0-26225 {}}} SUCCS {{259 0 4.500 0-26230 {}} {258 0 4.500 0-26245 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26230) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#62 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2006 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-26229 {}} {774 0 4.500 0-26258 {}} {774 0 4.500 0-26245 {}}} SUCCS {{258 0 0 0-26240 {}} {256 0 0 0-26245 {}} {258 0 0 0-26247 {}} {256 0 0 0-26258 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26231) {AREA_SCORE {} NAME COMP_LOOP:k:asn#126 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2007 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-26232 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26232) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#127 TYPE READSLICE PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2008 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-26231 {}}} SUCCS {{259 0 0 0-26233 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26233) {AREA_SCORE {} NAME VEC_LOOP:conc#63 TYPE CONCATENATE PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2009 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-26232 {}}} SUCCS {{258 0 0 0-26235 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26234) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2010 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-26235 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26235) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#57 TYPE ACCU DELAY {1.09 ns} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2011 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-26234 {}} {258 0 0 0-26233 {}}} SUCCS {{258 0 0 0-26238 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26236) {AREA_SCORE {} NAME VEC_LOOP:j:asn#78 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2012 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-26264 {}}} SUCCS {{259 0 0 0-26237 {}} {130 0 0 0-26263 {}} {256 0 0 0-26264 {}}} CYCLES {}}
set a(0-26237) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2013 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-26236 {}}} SUCCS {{259 0 0 0-26238 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26238) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-32:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2014 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-26237 {}} {258 0 0 0-26235 {}}} SUCCS {{259 0 4.500 0-26239 {}} {258 0 4.500 0-26258 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26239) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#63 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2015 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-26238 {}} {774 0 4.500 0-26258 {}} {774 0 4.500 0-26245 {}}} SUCCS {{259 0 0 0-26240 {}} {256 0 0 0-26245 {}} {258 0 0 0-26246 {}} {256 0 0 0-26258 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26240) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-32:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2016 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-26239 {}} {258 0 0 0-26230 {}}} SUCCS {{259 0 0 0-26241 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26241) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_add.base TYPE {C-CORE PORT} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2017 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-26240 {}} {128 0 0 0-26243 {}}} SUCCS {{258 0 0 0-26243 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26242) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_add.m TYPE {C-CORE PORT} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2018 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-26243 {}}} SUCCS {{259 0 0 0-26243 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26243) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-32:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2019 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-26242 {}} {258 0 0 0-26241 {}}} SUCCS {{128 0 0 0-26241 {}} {128 0 0 0-26242 {}} {259 0 0 0-26244 {}}} CYCLES {}}
set a(0-26244) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_add.return TYPE {C-CORE PORT} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2020 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-26243 {}}} SUCCS {{259 0 4.500 0-26245 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26245) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#62 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2021 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-26245 {}} {259 0 4.500 0-26244 {}} {256 0 0 0-26239 {}} {256 0 0 0-26230 {}} {258 0 4.500 0-26229 {}} {774 0 0 0-26258 {}}} SUCCS {{774 0 4.500 0-26230 {}} {774 0 4.500 0-26239 {}} {774 0 0 0-26245 {}} {258 0 0 0-26258 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26246) {AREA_SCORE {} NAME COMP_LOOP-32:factor2:not TYPE NOT PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2022 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-26239 {}}} SUCCS {{259 0 0 0-26247 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26247) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-32:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2023 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-26246 {}} {258 0 0 0-26230 {}}} SUCCS {{259 0 0 0-26248 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26248) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_sub.base TYPE {C-CORE PORT} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2024 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-26247 {}} {128 0 0 0-26250 {}}} SUCCS {{258 0 0 0-26250 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26249) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_sub.m TYPE {C-CORE PORT} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2025 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-26250 {}}} SUCCS {{259 0 0 0-26250 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26250) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-32:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2026 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-26249 {}} {258 0 0 0-26248 {}}} SUCCS {{128 0 0 0-26248 {}} {128 0 0 0-26249 {}} {259 0 0 0-26251 {}}} CYCLES {}}
set a(0-26251) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_sub.return TYPE {C-CORE PORT} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2027 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-26250 {}}} SUCCS {{259 0 0 0-26252 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26252) {AREA_SCORE {} NAME COMP_LOOP-32:mult.x TYPE {C-CORE PORT} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2028 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-26251 {}} {128 0 0 0-26256 {}}} SUCCS {{258 0 0 0-26256 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26253) {AREA_SCORE {} NAME COMP_LOOP-32:mult.y TYPE {C-CORE PORT} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2029 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-26256 {}}} SUCCS {{258 0 0 0-26256 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26254) {AREA_SCORE {} NAME COMP_LOOP-32:mult.y_ TYPE {C-CORE PORT} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2030 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-26256 {}}} SUCCS {{258 0 0 0-26256 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26255) {AREA_SCORE {} NAME COMP_LOOP-32:mult.p TYPE {C-CORE PORT} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2031 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-26256 {}}} SUCCS {{259 0 0 0-26256 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26256) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-32:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2032 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-26255 {}} {258 0 0 0-26254 {}} {258 0 0 0-26253 {}} {258 0 0 0-26252 {}}} SUCCS {{128 0 0 0-26252 {}} {128 0 0 0-26253 {}} {128 0 0 0-26254 {}} {128 0 0 0-26255 {}} {259 0 0 0-26257 {}}} CYCLES {}}
set a(0-26257) {AREA_SCORE {} NAME COMP_LOOP-32:mult.return TYPE {C-CORE PORT} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2033 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-26256 {}}} SUCCS {{259 0 4.500 0-26258 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26258) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#63 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2034 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-26258 {}} {259 0 4.500 0-26257 {}} {258 0 0 0-26245 {}} {256 0 0 0-26239 {}} {258 0 4.500 0-26238 {}} {256 0 0 0-26230 {}}} SUCCS {{774 0 4.500 0-26230 {}} {774 0 4.500 0-26239 {}} {774 0 0 0-26245 {}} {774 0 0 0-26258 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26259) {AREA_SCORE {} NAME VEC_LOOP:j:asn#79 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2035 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-26264 {}}} SUCCS {{259 0 0 0-26260 {}} {130 0 0 0-26263 {}} {256 0 0 0-26264 {}}} CYCLES {}}
set a(0-26260) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2036 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-26259 {}}} SUCCS {{259 0 0 0-26261 {}} {130 0 0 0-26263 {}}} CYCLES {}}
set a(0-26261) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-32:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2037 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-26260 {}}} SUCCS {{259 0 0 0-26262 {}} {130 0 0 0-26263 {}} {258 0 0 0-26264 {}}} CYCLES {}}
set a(0-26262) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2038 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-26261 {}}} SUCCS {{259 0 0 0-26263 {}}} CYCLES {}}
set a(0-26263) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-24271 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2039 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-26262 {}} {130 0 0 0-26261 {}} {130 0 0 0-26260 {}} {130 0 0 0-26259 {}} {130 0 0 0-26258 {}} {130 0 0 0-26257 {}} {130 0 0 0-26255 {}} {130 0 0 0-26254 {}} {130 0 0 0-26253 {}} {130 0 0 0-26252 {}} {130 0 0 0-26251 {}} {130 0 0 0-26249 {}} {130 0 0 0-26248 {}} {130 0 0 0-26247 {}} {130 0 0 0-26246 {}} {130 0 0 0-26245 {}} {130 0 0 0-26244 {}} {130 0 0 0-26242 {}} {130 0 0 0-26241 {}} {130 0 0 0-26240 {}} {130 0 0 0-26239 {}} {130 0 0 0-26238 {}} {130 0 0 0-26237 {}} {130 0 0 0-26236 {}} {130 0 0 0-26235 {}} {130 0 0 0-26234 {}} {130 0 0 0-26233 {}} {130 0 0 0-26232 {}} {130 0 0 0-26231 {}} {130 0 0 0-26230 {}} {130 0 0 0-26229 {}} {130 0 0 0-26228 {}} {130 0 0 0-26227 {}} {130 0 0 0-26226 {}} {130 0 0 0-26225 {}} {130 0 0 0-26224 {}}} SUCCS {{129 0 0 0-26264 {}}} CYCLES {}}
set a(0-26264) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24271 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-26264 {}} {129 0 0 0-26263 {}} {258 0 0 0-26261 {}} {256 0 0 0-26259 {}} {256 0 0 0-26236 {}} {256 0 0 0-26224 {}}} SUCCS {{774 0 0 0-26224 {}} {774 0 0 0-26236 {}} {774 0 0 0-26259 {}} {772 0 0 0-26264 {}}} CYCLES {}}
set a(0-24271) {CHI {0-26224 0-26225 0-26226 0-26227 0-26228 0-26229 0-26230 0-26231 0-26232 0-26233 0-26234 0-26235 0-26236 0-26237 0-26238 0-26239 0-26240 0-26241 0-26242 0-26243 0-26244 0-26245 0-26246 0-26247 0-26248 0-26249 0-26250 0-26251 0-26252 0-26253 0-26254 0-26255 0-26256 0-26257 0-26258 0-26259 0-26260 0-26261 0-26262 0-26263 0-26264} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-32:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2040 LOC {34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-26223 {}} {258 0 0 0-26222 {}} {258 0 0 0-26221 {}} {130 0 0 0-26220 {}} {130 0 0 0-26219 {}} {130 0 0 0-26218 {}} {130 0 0 0-26217 {}} {64 0 0 0-26216 {}} {64 0 0 0-24270 {}} {774 0 0 0-26268 {}}} SUCCS {{772 0 0 0-26223 {}} {131 0 0 0-26265 {}} {130 0 0 0-26266 {}} {130 0 0 0-26267 {}} {130 0 0 0-26268 {}} {130 0 0 0-26269 {}} {130 0 0 0-26270 {}} {130 0 0 0-26271 {}} {130 0 0 0-26272 {}} {130 0 0 0-26273 {}} {130 0 0 0-26274 {}} {130 0 0 0-26275 {}} {130 0 0 0-26276 {}}} CYCLES {}}
set a(0-26265) {AREA_SCORE {} NAME COMP_LOOP:k:asn#127 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2041 LOC {34 1.0 34 1.0 34 1.0 34 1.0 35 0.73375} PREDS {{131 0 0 0-24271 {}} {774 0 0 0-26268 {}}} SUCCS {{259 0 0 0-26266 {}} {256 0 0 0-26268 {}}} CYCLES {}}
set a(0-26266) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#88 TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2042 LOC {34 1.0 34 1.0 34 1.0 35 0.73375} PREDS {{259 0 0 0-26265 {}} {130 0 0 0-24271 {}}} SUCCS {{259 0 0 0-26267 {}}} CYCLES {}}
set a(0-26267) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,2,1,10) QUANTITY 1 NAME COMP_LOOP:acc#9 TYPE ACCU DELAY {1.02 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2043 LOC {35 0.0 35 0.73375 35 0.73375 35 0.861249875 35 0.861249875} PREDS {{259 0 0 0-26266 {}} {130 0 0 0-24271 {}}} SUCCS {{259 0 0 0-26268 {}} {258 0 0 0-26269 {}}} CYCLES {}}
set a(0-26268) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(14:5).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2044 LOC {35 0.1275 35 0.86125 35 0.86125 35 0.86125 35 1.0} PREDS {{772 0 0 0-26268 {}} {259 0 0 0-26267 {}} {256 0 0 0-26265 {}} {130 0 0 0-24271 {}} {256 0 0 0-26217 {}} {256 0 0 0-26211 {}} {256 0 0 0-24270 {}} {256 0 0 0-26152 {}} {256 0 0 0-26145 {}} {256 0 0 0-24269 {}} {256 0 0 0-26094 {}} {256 0 0 0-26087 {}} {256 0 0 0-24268 {}} {256 0 0 0-26028 {}} {256 0 0 0-26021 {}} {256 0 0 0-24267 {}} {256 0 0 0-25970 {}} {256 0 0 0-25963 {}} {256 0 0 0-24266 {}} {256 0 0 0-25904 {}} {256 0 0 0-25897 {}} {256 0 0 0-24265 {}} {256 0 0 0-25846 {}} {256 0 0 0-25839 {}} {256 0 0 0-24264 {}} {256 0 0 0-25780 {}} {256 0 0 0-25773 {}} {256 0 0 0-24263 {}} {256 0 0 0-25722 {}} {256 0 0 0-25715 {}} {256 0 0 0-24262 {}} {256 0 0 0-25656 {}} {256 0 0 0-25649 {}} {256 0 0 0-24261 {}} {256 0 0 0-25598 {}} {256 0 0 0-25591 {}} {256 0 0 0-24260 {}} {256 0 0 0-25532 {}} {256 0 0 0-25525 {}} {256 0 0 0-24259 {}} {256 0 0 0-25474 {}} {256 0 0 0-25467 {}} {256 0 0 0-24258 {}} {256 0 0 0-25408 {}} {256 0 0 0-25401 {}} {256 0 0 0-24257 {}} {256 0 0 0-25350 {}} {256 0 0 0-25343 {}} {256 0 0 0-24256 {}} {256 0 0 0-25284 {}} {256 0 0 0-25276 {}} {256 0 0 0-24255 {}} {256 0 0 0-25225 {}} {256 0 0 0-25218 {}} {256 0 0 0-24254 {}} {256 0 0 0-25159 {}} {256 0 0 0-25152 {}} {256 0 0 0-24253 {}} {256 0 0 0-25101 {}} {256 0 0 0-25094 {}} {256 0 0 0-24252 {}} {256 0 0 0-25035 {}} {256 0 0 0-25028 {}} {256 0 0 0-24251 {}} {256 0 0 0-24977 {}} {256 0 0 0-24970 {}} {256 0 0 0-24250 {}} {256 0 0 0-24911 {}} {256 0 0 0-24904 {}} {256 0 0 0-24249 {}} {256 0 0 0-24853 {}} {256 0 0 0-24846 {}} {256 0 0 0-24248 {}} {256 0 0 0-24787 {}} {256 0 0 0-24779 {}} {256 0 0 0-24247 {}} {256 0 0 0-24728 {}} {256 0 0 0-24721 {}} {256 0 0 0-24246 {}} {256 0 0 0-24662 {}} {256 0 0 0-24655 {}} {256 0 0 0-24245 {}} {256 0 0 0-24604 {}} {256 0 0 0-24597 {}} {256 0 0 0-24244 {}} {256 0 0 0-24538 {}} {256 0 0 0-24530 {}} {256 0 0 0-24243 {}} {256 0 0 0-24479 {}} {256 0 0 0-24472 {}} {256 0 0 0-24242 {}} {256 0 0 0-24413 {}} {256 0 0 0-24405 {}} {256 0 0 0-24241 {}} {256 0 0 0-24354 {}} {256 0 0 0-24346 {}} {256 0 0 0-24240 {}} {256 0 0 0-24289 {}}} SUCCS {{774 0 0 0-24289 {}} {774 0 0 0-24240 {}} {774 0 0 0-24346 {}} {774 0 0 0-24354 {}} {774 0 0 0-24241 {}} {774 0 0 0-24405 {}} {774 0 0 0-24413 {}} {774 0 0 0-24242 {}} {774 0 0 0-24472 {}} {774 0 0 0-24479 {}} {774 0 0 0-24243 {}} {774 0 0 0-24530 {}} {774 0 0 0-24538 {}} {774 0 0 0-24244 {}} {774 0 0 0-24597 {}} {774 0 0 0-24604 {}} {774 0 0 0-24245 {}} {774 0 0 0-24655 {}} {774 0 0 0-24662 {}} {774 0 0 0-24246 {}} {774 0 0 0-24721 {}} {774 0 0 0-24728 {}} {774 0 0 0-24247 {}} {774 0 0 0-24779 {}} {774 0 0 0-24787 {}} {774 0 0 0-24248 {}} {774 0 0 0-24846 {}} {774 0 0 0-24853 {}} {774 0 0 0-24249 {}} {774 0 0 0-24904 {}} {774 0 0 0-24911 {}} {774 0 0 0-24250 {}} {774 0 0 0-24970 {}} {774 0 0 0-24977 {}} {774 0 0 0-24251 {}} {774 0 0 0-25028 {}} {774 0 0 0-25035 {}} {774 0 0 0-24252 {}} {774 0 0 0-25094 {}} {774 0 0 0-25101 {}} {774 0 0 0-24253 {}} {774 0 0 0-25152 {}} {774 0 0 0-25159 {}} {774 0 0 0-24254 {}} {774 0 0 0-25218 {}} {774 0 0 0-25225 {}} {774 0 0 0-24255 {}} {774 0 0 0-25276 {}} {774 0 0 0-25284 {}} {774 0 0 0-24256 {}} {774 0 0 0-25343 {}} {774 0 0 0-25350 {}} {774 0 0 0-24257 {}} {774 0 0 0-25401 {}} {774 0 0 0-25408 {}} {774 0 0 0-24258 {}} {774 0 0 0-25467 {}} {774 0 0 0-25474 {}} {774 0 0 0-24259 {}} {774 0 0 0-25525 {}} {774 0 0 0-25532 {}} {774 0 0 0-24260 {}} {774 0 0 0-25591 {}} {774 0 0 0-25598 {}} {774 0 0 0-24261 {}} {774 0 0 0-25649 {}} {774 0 0 0-25656 {}} {774 0 0 0-24262 {}} {774 0 0 0-25715 {}} {774 0 0 0-25722 {}} {774 0 0 0-24263 {}} {774 0 0 0-25773 {}} {774 0 0 0-25780 {}} {774 0 0 0-24264 {}} {774 0 0 0-25839 {}} {774 0 0 0-25846 {}} {774 0 0 0-24265 {}} {774 0 0 0-25897 {}} {774 0 0 0-25904 {}} {774 0 0 0-24266 {}} {774 0 0 0-25963 {}} {774 0 0 0-25970 {}} {774 0 0 0-24267 {}} {774 0 0 0-26021 {}} {774 0 0 0-26028 {}} {774 0 0 0-24268 {}} {774 0 0 0-26087 {}} {774 0 0 0-26094 {}} {774 0 0 0-24269 {}} {774 0 0 0-26145 {}} {774 0 0 0-26152 {}} {774 0 0 0-24270 {}} {774 0 0 0-26211 {}} {774 0 0 0-26217 {}} {774 0 0 0-24271 {}} {774 0 0 0-26265 {}} {772 0 0 0-26268 {}}} CYCLES {}}
set a(0-26269) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2045 LOC {35 0.1275 35 0.86125 35 0.86125 35 0.86125} PREDS {{258 0 0 0-26267 {}} {130 0 0 0-24271 {}}} SUCCS {{258 0 0 0-26273 {}}} CYCLES {}}
set a(0-26270) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2046 LOC {34 1.0 35 0.86125 35 0.86125 35 0.86125} PREDS {{130 0 0 0-24271 {}}} SUCCS {{259 0 0 0-26271 {}}} CYCLES {}}
set a(0-26271) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2047 LOC {34 1.0 35 0.86125 35 0.86125 35 0.86125} PREDS {{259 0 0 0-26270 {}} {130 0 0 0-24271 {}}} SUCCS {{259 0 0 0-26272 {}}} CYCLES {}}
set a(0-26272) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2048 LOC {34 1.0 35 0.86125 35 0.86125 35 0.86125} PREDS {{259 0 0 0-26271 {}} {130 0 0 0-24271 {}}} SUCCS {{259 0 0 0-26273 {}}} CYCLES {}}
set a(0-26273) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,15,0,15) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.11 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2049 LOC {35 0.1275 35 0.86125 35 0.86125 35 0.999999875 35 0.999999875} PREDS {{259 0 0 0-26272 {}} {258 0 0 0-26269 {}} {130 0 0 0-24271 {}}} SUCCS {{259 0 0 0-26274 {}}} CYCLES {}}
set a(0-26274) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2050 LOC {35 0.26625 35 1.0 35 1.0 35 1.0} PREDS {{259 0 0 0-26273 {}} {130 0 0 0-24271 {}}} SUCCS {{259 0 0 0-26275 {}}} CYCLES {}}
set a(0-26275) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2051 LOC {35 0.26625 35 1.0 35 1.0 35 1.0} PREDS {{259 0 0 0-26274 {}} {130 0 0 0-24271 {}}} SUCCS {{259 0 0 0-26276 {}}} CYCLES {}}
set a(0-26276) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24239 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2052 LOC {35 0.26625 35 1.0 35 1.0 35 1.0 35 1.0} PREDS {{772 0 0 0-26276 {}} {259 0 0 0-26275 {}} {130 0 0 0-24271 {}} {256 0 0 0-24283 {}}} SUCCS {{774 0 0 0-24283 {}} {772 0 0 0-26276 {}}} CYCLES {}}
set a(0-24239) {CHI {0-24283 0-24284 0-24285 0-24286 0-24287 0-24288 0-24289 0-24290 0-24291 0-24292 0-24293 0-24294 0-24295 0-24296 0-24240 0-24343 0-24344 0-24345 0-24346 0-24347 0-24348 0-24349 0-24350 0-24351 0-24352 0-24353 0-24354 0-24355 0-24356 0-24357 0-24358 0-24359 0-24360 0-24241 0-24402 0-24403 0-24404 0-24405 0-24406 0-24407 0-24408 0-24409 0-24410 0-24411 0-24412 0-24413 0-24414 0-24415 0-24416 0-24417 0-24418 0-24419 0-24420 0-24421 0-24242 0-24469 0-24470 0-24471 0-24472 0-24473 0-24474 0-24475 0-24476 0-24477 0-24478 0-24479 0-24480 0-24481 0-24482 0-24483 0-24484 0-24485 0-24243 0-24527 0-24528 0-24529 0-24530 0-24531 0-24532 0-24533 0-24534 0-24535 0-24536 0-24537 0-24538 0-24539 0-24540 0-24541 0-24542 0-24543 0-24544 0-24545 0-24546 0-24244 0-24594 0-24595 0-24596 0-24597 0-24598 0-24599 0-24600 0-24601 0-24602 0-24603 0-24604 0-24605 0-24606 0-24607 0-24608 0-24609 0-24610 0-24245 0-24652 0-24653 0-24654 0-24655 0-24656 0-24657 0-24658 0-24659 0-24660 0-24661 0-24662 0-24663 0-24664 0-24665 0-24666 0-24667 0-24668 0-24669 0-24670 0-24246 0-24718 0-24719 0-24720 0-24721 0-24722 0-24723 0-24724 0-24725 0-24726 0-24727 0-24728 0-24729 0-24730 0-24731 0-24732 0-24733 0-24734 0-24247 0-24776 0-24777 0-24778 0-24779 0-24780 0-24781 0-24782 0-24783 0-24784 0-24785 0-24786 0-24787 0-24788 0-24789 0-24790 0-24791 0-24792 0-24793 0-24794 0-24795 0-24248 0-24843 0-24844 0-24845 0-24846 0-24847 0-24848 0-24849 0-24850 0-24851 0-24852 0-24853 0-24854 0-24855 0-24856 0-24857 0-24858 0-24859 0-24249 0-24901 0-24902 0-24903 0-24904 0-24905 0-24906 0-24907 0-24908 0-24909 0-24910 0-24911 0-24912 0-24913 0-24914 0-24915 0-24916 0-24917 0-24918 0-24919 0-24250 0-24967 0-24968 0-24969 0-24970 0-24971 0-24972 0-24973 0-24974 0-24975 0-24976 0-24977 0-24978 0-24979 0-24980 0-24981 0-24982 0-24983 0-24251 0-25025 0-25026 0-25027 0-25028 0-25029 0-25030 0-25031 0-25032 0-25033 0-25034 0-25035 0-25036 0-25037 0-25038 0-25039 0-25040 0-25041 0-25042 0-25043 0-24252 0-25091 0-25092 0-25093 0-25094 0-25095 0-25096 0-25097 0-25098 0-25099 0-25100 0-25101 0-25102 0-25103 0-25104 0-25105 0-25106 0-25107 0-24253 0-25149 0-25150 0-25151 0-25152 0-25153 0-25154 0-25155 0-25156 0-25157 0-25158 0-25159 0-25160 0-25161 0-25162 0-25163 0-25164 0-25165 0-25166 0-25167 0-24254 0-25215 0-25216 0-25217 0-25218 0-25219 0-25220 0-25221 0-25222 0-25223 0-25224 0-25225 0-25226 0-25227 0-25228 0-25229 0-25230 0-25231 0-24255 0-25273 0-25274 0-25275 0-25276 0-25277 0-25278 0-25279 0-25280 0-25281 0-25282 0-25283 0-25284 0-25285 0-25286 0-25287 0-25288 0-25289 0-25290 0-25291 0-25292 0-24256 0-25340 0-25341 0-25342 0-25343 0-25344 0-25345 0-25346 0-25347 0-25348 0-25349 0-25350 0-25351 0-25352 0-25353 0-25354 0-25355 0-25356 0-24257 0-25398 0-25399 0-25400 0-25401 0-25402 0-25403 0-25404 0-25405 0-25406 0-25407 0-25408 0-25409 0-25410 0-25411 0-25412 0-25413 0-25414 0-25415 0-25416 0-24258 0-25464 0-25465 0-25466 0-25467 0-25468 0-25469 0-25470 0-25471 0-25472 0-25473 0-25474 0-25475 0-25476 0-25477 0-25478 0-25479 0-25480 0-24259 0-25522 0-25523 0-25524 0-25525 0-25526 0-25527 0-25528 0-25529 0-25530 0-25531 0-25532 0-25533 0-25534 0-25535 0-25536 0-25537 0-25538 0-25539 0-25540 0-24260 0-25588 0-25589 0-25590 0-25591 0-25592 0-25593 0-25594 0-25595 0-25596 0-25597 0-25598 0-25599 0-25600 0-25601 0-25602 0-25603 0-25604 0-24261 0-25646 0-25647 0-25648 0-25649 0-25650 0-25651 0-25652 0-25653 0-25654 0-25655 0-25656 0-25657 0-25658 0-25659 0-25660 0-25661 0-25662 0-25663 0-25664 0-24262 0-25712 0-25713 0-25714 0-25715 0-25716 0-25717 0-25718 0-25719 0-25720 0-25721 0-25722 0-25723 0-25724 0-25725 0-25726 0-25727 0-25728 0-24263 0-25770 0-25771 0-25772 0-25773 0-25774 0-25775 0-25776 0-25777 0-25778 0-25779 0-25780 0-25781 0-25782 0-25783 0-25784 0-25785 0-25786 0-25787 0-25788 0-24264 0-25836 0-25837 0-25838 0-25839 0-25840 0-25841 0-25842 0-25843 0-25844 0-25845 0-25846 0-25847 0-25848 0-25849 0-25850 0-25851 0-25852 0-24265 0-25894 0-25895 0-25896 0-25897 0-25898 0-25899 0-25900 0-25901 0-25902 0-25903 0-25904 0-25905 0-25906 0-25907 0-25908 0-25909 0-25910 0-25911 0-25912 0-24266 0-25960 0-25961 0-25962 0-25963 0-25964 0-25965 0-25966 0-25967 0-25968 0-25969 0-25970 0-25971 0-25972 0-25973 0-25974 0-25975 0-25976 0-24267 0-26018 0-26019 0-26020 0-26021 0-26022 0-26023 0-26024 0-26025 0-26026 0-26027 0-26028 0-26029 0-26030 0-26031 0-26032 0-26033 0-26034 0-26035 0-26036 0-24268 0-26084 0-26085 0-26086 0-26087 0-26088 0-26089 0-26090 0-26091 0-26092 0-26093 0-26094 0-26095 0-26096 0-26097 0-26098 0-26099 0-26100 0-24269 0-26142 0-26143 0-26144 0-26145 0-26146 0-26147 0-26148 0-26149 0-26150 0-26151 0-26152 0-26153 0-26154 0-26155 0-26156 0-26157 0-26158 0-26159 0-26160 0-24270 0-26208 0-26209 0-26210 0-26211 0-26212 0-26213 0-26214 0-26215 0-26216 0-26217 0-26218 0-26219 0-26220 0-26221 0-26222 0-26223 0-24271 0-26265 0-26266 0-26267 0-26268 0-26269 0-26270 0-26271 0-26272 0-26273 0-26274 0-26275 0-26276} ITERATIONS 513 RESET_LATENCY {0 ?} CSTEPS 35 UNROLL 32 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2089962 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 17955 TOTAL_CYCLES_IN 251370 TOTAL_CYCLES_UNDER 1838592 TOTAL_CYCLES 2089962 NAME COMP_LOOP TYPE LOOP DELAY {20899630.00 ns} PAR 0-24238 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2053 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-24282 {}} {258 0 0 0-24281 {}} {258 0 0 0-24280 {}} {130 0 0 0-24279 {}} {774 0 0 0-26285 {}}} SUCCS {{772 0 0 0-24281 {}} {772 0 0 0-24282 {}} {131 0 0 0-26277 {}} {130 0 0 0-26278 {}} {130 0 0 0-26279 {}} {130 0 0 0-26280 {}} {130 0 0 0-26281 {}} {130 0 0 0-26282 {}} {130 0 0 0-26283 {}} {130 0 0 0-26284 {}} {256 0 0 0-26285 {}}} CYCLES {}}
set a(0-26277) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-24238 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2054 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-24239 {}} {774 0 0 0-26285 {}}} SUCCS {{259 0 0 0-26278 {}} {130 0 0 0-26284 {}} {256 0 0 0-26285 {}}} CYCLES {}}
set a(0-26278) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-24238 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2055 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-26277 {}} {130 0 0 0-24239 {}}} SUCCS {{259 0 0 0-26279 {}} {130 0 0 0-26284 {}} {258 0 0 0-26285 {}}} CYCLES {}}
set a(0-26279) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-24238 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2056 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-26278 {}} {130 0 0 0-24239 {}}} SUCCS {{259 0 0 0-26280 {}} {130 0 0 0-26284 {}}} CYCLES {}}
set a(0-26280) {AREA_SCORE {} NAME STAGE_LOOP:i:conc TYPE CONCATENATE PAR 0-24238 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2057 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-26279 {}} {130 0 0 0-24239 {}}} SUCCS {{259 0 0 0-26281 {}} {130 0 0 0-26284 {}}} CYCLES {}}
set a(0-26281) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-24238 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2058 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-26280 {}} {130 0 0 0-24239 {}}} SUCCS {{259 0 0 0-26282 {}} {130 0 0 0-26284 {}}} CYCLES {}}
set a(0-26282) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-24238 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2059 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-26281 {}} {130 0 0 0-24239 {}}} SUCCS {{259 0 0 0-26283 {}} {130 0 0 0-26284 {}}} CYCLES {}}
set a(0-26283) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-24238 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2060 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-26282 {}} {130 0 0 0-24239 {}}} SUCCS {{259 0 0 0-26284 {}}} CYCLES {}}
set a(0-26284) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-24238 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2061 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-26283 {}} {130 0 0 0-26282 {}} {130 0 0 0-26281 {}} {130 0 0 0-26280 {}} {130 0 0 0-26279 {}} {130 0 0 0-26278 {}} {130 0 0 0-26277 {}} {130 0 0 0-24239 {}}} SUCCS {{129 0 0 0-26285 {}}} CYCLES {}}
set a(0-26285) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-24238 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-26285 {}} {129 0 0 0-26284 {}} {258 0 0 0-26278 {}} {256 0 0 0-26277 {}} {256 0 0 0-24239 {}} {256 0 0 0-24279 {}}} SUCCS {{774 0 0 0-24279 {}} {774 0 0 0-24239 {}} {774 0 0 0-26277 {}} {772 0 0 0-26285 {}}} CYCLES {}}
set a(0-24238) {CHI {0-24279 0-24280 0-24281 0-24282 0-24239 0-26277 0-26278 0-26279 0-26280 0-26281 0-26282 0-26283 0-26284 0-26285} ITERATIONS 14 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2089990 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 28 TOTAL_CYCLES_IN 28 TOTAL_CYCLES_UNDER 2089962 TOTAL_CYCLES 2089990 NAME STAGE_LOOP TYPE LOOP DELAY {20899910.00 ns} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2062 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-24278 {}} {130 0 0 0-24277 {}} {130 0 0 0-24276 {}} {130 0 0 0-24274 {}} {130 0 0 0-24273 {}} {258 0 0 0-24272 {}}} SUCCS {{772 0 0 0-24278 {}} {131 0 0 0-26286 {}} {130 0 0 0-26287 {}} {130 0 0 0-26288 {}} {130 0 0 0-26289 {}} {130 0 0 0-26290 {}} {130 0 0 0-26291 {}} {130 0 0 0-26292 {}} {130 0 0 0-26293 {}} {130 0 0 0-26294 {}} {130 0 0 0-26295 {}} {130 0 0 0-26296 {}} {130 0 0 0-26297 {}} {130 0 0 0-26298 {}} {130 0 0 0-26299 {}} {130 0 0 0-26300 {}} {130 0 0 0-26301 {}} {130 0 0 0-26302 {}} {130 0 0 0-26303 {}}} CYCLES {}}
set a(0-26286) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2063 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-24238 {}} {130 0 0 0-24277 {}}} SUCCS {} CYCLES {}}
set a(0-26287) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(18) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2064 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-24238 {}} {130 0 0 0-24277 {}}} SUCCS {{66 0 0 0-26290 {}} {66 0 0 0-26293 {}} {66 0 0 0-26296 {}} {66 0 0 0-26299 {}} {66 0 0 0-26302 {}}} CYCLES {}}
set a(0-26288) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2065 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-24238 {}} {146 0 0 0-24277 {}}} SUCCS {} CYCLES {}}
set a(0-26289) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2066 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-24238 {}} {128 0 0 0-26290 {}}} SUCCS {{259 0 0 0-26290 {}}} CYCLES {}}
set a(0-26290) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2067 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-26290 {}} {259 0 0 0-26289 {}} {66 0 0 0-26287 {}} {130 0 0 0-24238 {}} {66 0 0 0-24275 {}}} SUCCS {{128 0 0 0-26289 {}} {772 0 0 0-26290 {}} {259 0 0 0-26291 {}}} CYCLES {}}
set a(0-26291) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2068 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-26290 {}} {130 0 0 0-24238 {}}} SUCCS {} CYCLES {}}
set a(0-26292) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2069 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-24238 {}} {128 0 0 0-26293 {}}} SUCCS {{259 0 0 0-26293 {}}} CYCLES {}}
set a(0-26293) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2070 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-26293 {}} {259 0 0 0-26292 {}} {66 0 0 0-26287 {}} {130 0 0 0-24238 {}} {66 0 0 0-24275 {}}} SUCCS {{128 0 0 0-26292 {}} {772 0 0 0-26293 {}} {259 0 0 0-26294 {}}} CYCLES {}}
set a(0-26294) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2071 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-26293 {}} {130 0 0 0-24238 {}}} SUCCS {} CYCLES {}}
set a(0-26295) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2072 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-24238 {}} {128 0 0 0-26296 {}}} SUCCS {{259 0 0 0-26296 {}}} CYCLES {}}
set a(0-26296) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2073 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-26296 {}} {259 0 0 0-26295 {}} {66 0 0 0-26287 {}} {130 0 0 0-24238 {}} {66 0 0 0-24275 {}} {256 0 0 0-24273 {}}} SUCCS {{774 0 0 0-24273 {}} {128 0 0 0-26295 {}} {772 0 0 0-26296 {}} {259 0 0 0-26297 {}}} CYCLES {}}
set a(0-26297) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2074 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-26296 {}} {130 0 0 0-24238 {}}} SUCCS {} CYCLES {}}
set a(0-26298) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2075 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-24238 {}} {128 0 0 0-26299 {}}} SUCCS {{259 0 0 0-26299 {}}} CYCLES {}}
set a(0-26299) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2076 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-26299 {}} {259 0 0 0-26298 {}} {66 0 0 0-26287 {}} {130 0 0 0-24238 {}} {66 0 0 0-24275 {}} {256 0 0 0-24272 {}}} SUCCS {{774 0 0 0-24272 {}} {128 0 0 0-26298 {}} {772 0 0 0-26299 {}} {259 0 0 0-26300 {}}} CYCLES {}}
set a(0-26300) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2077 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-26299 {}} {130 0 0 0-24238 {}}} SUCCS {} CYCLES {}}
set a(0-26301) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2078 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-24238 {}} {128 0 0 0-26302 {}}} SUCCS {{259 0 0 0-26302 {}}} CYCLES {}}
set a(0-26302) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2079 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-26302 {}} {259 0 0 0-26301 {}} {66 0 0 0-26287 {}} {130 0 0 0-24238 {}} {66 0 0 0-24275 {}}} SUCCS {{128 0 0 0-26301 {}} {772 0 0 0-26302 {}} {259 0 0 0-26303 {}}} CYCLES {}}
set a(0-26303) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-24237 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2080 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-26302 {}} {130 0 0 0-24238 {}}} SUCCS {} CYCLES {}}
set a(0-24237) {CHI {0-24272 0-24273 0-24274 0-24275 0-24276 0-24277 0-24278 0-24238 0-26286 0-26287 0-26288 0-26289 0-26290 0-26291 0-26292 0-26293 0-26294 0-26295 0-26296 0-26297 0-26298 0-26299 0-26300 0-26301 0-26302 0-26303} ITERATIONS Infinite LATENCY {2089987 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2089993 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 2089990 TOTAL_CYCLES 2089993 NAME main TYPE LOOP DELAY {20899940.00 ns} PAR 0-24236 XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2081 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-24236) {CHI 0-24237 ITERATIONS Infinite LATENCY {2089987 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2089993 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 2089993 TOTAL_CYCLES 2089993 NAME core:rlp TYPE LOOP DELAY {20899940.00 ns} PAR {} XREFS 140ec626-13c0-41e6-8f67-19591fafa67e-2082 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-24236-TOTALCYCLES) {2089993}
set a(0-24236-QMOD) {ccs_in(14,32) 0-24272 ccs_in(15,32) 0-24273 ccs_sync_in_wait(12) 0-24275 mgc_shift_l(1,0,4,15) {0-24280 0-25283} mgc_add(4,0,1,1,4) {0-24287 0-26278} mgc_shift_l(1,0,4,14) {0-24288 0-24353 0-24412 0-24537 0-24786} mgc_mul(10,0,10,0,10) 0-24291 BLOCK_1R1W_RBW_DUAL_rport(16,14,32,16384,16384,32,1) {0-24293 0-24358 0-24418 0-24483 0-24543 0-24608 0-24667 0-24732 0-24792 0-24857 0-24916 0-24981 0-25040 0-25105 0-25164 0-25229 0-25289 0-25354 0-25413 0-25478 0-25537 0-25602 0-25661 0-25726 0-25785 0-25850 0-25909 0-25974 0-26033 0-26098 0-26157 0-26221} BLOCK_1R1W_RBW_DUAL_rport(17,14,32,16384,16384,32,1) {0-24295 0-24359 0-24420 0-24484 0-24545 0-24609 0-24669 0-24733 0-24794 0-24858 0-24918 0-24982 0-25042 0-25106 0-25166 0-25230 0-25291 0-25355 0-25415 0-25479 0-25539 0-25603 0-25663 0-25727 0-25787 0-25851 0-25911 0-25975 0-26035 0-26099 0-26159 0-26222} mgc_add(9,0,9,0,9) 0-24301 BLOCK_1R1W_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) {0-24305 0-24314 0-24323 0-24336 0-24367 0-24376 0-24382 0-24395 0-24431 0-24440 0-24449 0-24462 0-24492 0-24501 0-24507 0-24520 0-24556 0-24565 0-24574 0-24587 0-24617 0-24626 0-24632 0-24645 0-24680 0-24689 0-24698 0-24711 0-24741 0-24750 0-24756 0-24769 0-24805 0-24814 0-24823 0-24836 0-24866 0-24875 0-24881 0-24894 0-24929 0-24938 0-24947 0-24960 0-24990 0-24999 0-25005 0-25018 0-25053 0-25062 0-25071 0-25084 0-25114 0-25123 0-25129 0-25142 0-25177 0-25186 0-25195 0-25208 0-25238 0-25247 0-25253 0-25266 0-25302 0-25311 0-25320 0-25333 0-25363 0-25372 0-25378 0-25391 0-25426 0-25435 0-25444 0-25457 0-25487 0-25496 0-25502 0-25515 0-25550 0-25559 0-25568 0-25581 0-25611 0-25620 0-25626 0-25639 0-25674 0-25683 0-25692 0-25705 0-25735 0-25744 0-25750 0-25763 0-25798 0-25807 0-25816 0-25829 0-25859 0-25868 0-25874 0-25887 0-25922 0-25931 0-25940 0-25953 0-25983 0-25992 0-25998 0-26011 0-26046 0-26055 0-26064 0-26077 0-26107 0-26116 0-26122 0-26135 0-26170 0-26179 0-26188 0-26201 0-26230 0-26239 0-26245 0-26258} mgc_add(14,0,14,0,14) {0-24310 0-24313 0-24366 0-24372 0-24375 0-24436 0-24439 0-24491 0-24497 0-24500 0-24561 0-24564 0-24616 0-24622 0-24625 0-24685 0-24688 0-24740 0-24746 0-24749 0-24810 0-24813 0-24865 0-24871 0-24874 0-24934 0-24937 0-24989 0-24995 0-24998 0-25058 0-25061 0-25113 0-25119 0-25122 0-25182 0-25185 0-25237 0-25243 0-25246 0-25307 0-25310 0-25362 0-25368 0-25371 0-25431 0-25434 0-25486 0-25492 0-25495 0-25555 0-25558 0-25610 0-25616 0-25619 0-25679 0-25682 0-25734 0-25740 0-25743 0-25803 0-25806 0-25858 0-25864 0-25867 0-25927 0-25930 0-25982 0-25988 0-25991 0-26051 0-26054 0-26106 0-26112 0-26115 0-26175 0-26178 0-26229 0-26235 0-26238} mgc_add(32,0,32,0,32) {0-24315 0-24325 0-24377 0-24384 0-24441 0-24451 0-24502 0-24509 0-24566 0-24576 0-24627 0-24634 0-24690 0-24700 0-24751 0-24758 0-24815 0-24825 0-24876 0-24883 0-24939 0-24949 0-25000 0-25007 0-25063 0-25073 0-25124 0-25131 0-25187 0-25197 0-25248 0-25255 0-25312 0-25322 0-25373 0-25380 0-25436 0-25446 0-25497 0-25504 0-25560 0-25570 0-25621 0-25628 0-25684 0-25694 0-25745 0-25752 0-25808 0-25818 0-25869 0-25876 0-25932 0-25942 0-25993 0-26000 0-26056 0-26066 0-26117 0-26124 0-26180 0-26190 0-26240 0-26247} modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() {0-24318 0-24380 0-24444 0-24505 0-24569 0-24630 0-24693 0-24754 0-24818 0-24879 0-24942 0-25003 0-25066 0-25127 0-25190 0-25251 0-25315 0-25376 0-25439 0-25500 0-25563 0-25624 0-25687 0-25748 0-25811 0-25872 0-25935 0-25996 0-26059 0-26120 0-26183 0-26243} modulo_sub_221cc38820a0941d4772a0cf032267436375() {0-24328 0-24387 0-24454 0-24512 0-24579 0-24637 0-24703 0-24761 0-24828 0-24886 0-24952 0-25010 0-25076 0-25134 0-25200 0-25258 0-25325 0-25383 0-25449 0-25507 0-25573 0-25631 0-25697 0-25755 0-25821 0-25879 0-25945 0-26003 0-26069 0-26127 0-26193 0-26250} mult_a1e233277d0d5c0cfe721a9995382bef70e4() {0-24334 0-24393 0-24460 0-24518 0-24585 0-24643 0-24709 0-24767 0-24834 0-24892 0-24958 0-25016 0-25082 0-25140 0-25206 0-25264 0-25331 0-25389 0-25455 0-25513 0-25579 0-25637 0-25703 0-25761 0-25827 0-25885 0-25951 0-26009 0-26075 0-26133 0-26199 0-26256} mgc_add(15,0,14,0,15) {0-24339 0-24349 0-24398 0-24408 0-24465 0-24523 0-24533 0-24590 0-24600 0-24648 0-24658 0-24714 0-24772 0-24782 0-24839 0-24849 0-24897 0-24907 0-24963 0-25021 0-25031 0-25087 0-25097 0-25145 0-25155 0-25211 0-25269 0-25279 0-25336 0-25346 0-25394 0-25404 0-25460 0-25518 0-25528 0-25584 0-25594 0-25642 0-25652 0-25708 0-25766 0-25776 0-25832 0-25842 0-25890 0-25900 0-25956 0-26014 0-26024 0-26080 0-26090 0-26138 0-26148 0-26204 0-26261} mgc_mul(14,0,14,0,14) {0-24357 0-24416 0-24482 0-24541 0-24607 0-24665 0-24731 0-24790 0-24856 0-24914 0-24980 0-25038 0-25104 0-25162 0-25228 0-25287 0-25353 0-25411 0-25477 0-25535 0-25601 0-25659 0-25725 0-25783 0-25849 0-25907 0-25973 0-26031 0-26097 0-26155 0-26220} mgc_add(13,0,13,0,13) {0-24427 0-24475 0-24676 0-24925 0-24973 0-25173 0-25422 0-25470 0-25670 0-25918 0-25966 0-26166} mgc_add(12,0,12,0,12) {0-24552 0-24724 0-25049 0-25546 0-25718 0-26042} mgc_add(11,0,11,0,11) {0-24801 0-25221 0-25794} mgc_add(10,0,10,0,10) {0-25298 0-26213} mgc_add(9,0,2,1,10) 0-26267 mgc_add(15,0,15,0,15) 0-26273 mgc_add(5,0,2,1,5) 0-26281 ccs_sync_out_wait(18) 0-26287 mgc_io_sync(0) {0-26290 0-26293 0-26296 0-26299 0-26302}}
set a(0-24236-PROC_NAME) {core}
set a(0-24236-HIER_NAME) {/inPlaceNTT_DIF_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-24236}

