{
  "module_name": "altr,rst-mgr-a10.h",
  "hash_id": "289b793b5c01276e04bfa9c5d51fa6915cff71f6c84e788b7daed70e2c23ea5c",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/altr,rst-mgr-a10.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_RESET_ALTR_RST_MGR_A10_H\n#define _DT_BINDINGS_RESET_ALTR_RST_MGR_A10_H\n\n \n#define CPU0_RESET\t\t0\n#define CPU1_RESET\t\t1\n#define WDS_RESET\t\t2\n#define SCUPER_RESET\t\t3\n\n \n#define EMAC0_RESET\t\t32\n#define EMAC1_RESET\t\t33\n#define EMAC2_RESET\t\t34\n#define USB0_RESET\t\t35\n#define USB1_RESET\t\t36\n#define NAND_RESET\t\t37\n#define QSPI_RESET\t\t38\n#define SDMMC_RESET\t\t39\n#define EMAC0_OCP_RESET\t\t40\n#define EMAC1_OCP_RESET\t\t41\n#define EMAC2_OCP_RESET\t\t42\n#define USB0_OCP_RESET\t\t43\n#define USB1_OCP_RESET\t\t44\n#define NAND_OCP_RESET\t\t45\n#define QSPI_OCP_RESET\t\t46\n#define SDMMC_OCP_RESET\t\t47\n#define DMA_RESET\t\t48\n#define SPIM0_RESET\t\t49\n#define SPIM1_RESET\t\t50\n#define SPIS0_RESET\t\t51\n#define SPIS1_RESET\t\t52\n#define DMA_OCP_RESET\t\t53\n#define EMAC_PTP_RESET\t\t54\n \n#define DMAIF0_RESET\t\t56\n#define DMAIF1_RESET\t\t57\n#define DMAIF2_RESET\t\t58\n#define DMAIF3_RESET\t\t59\n#define DMAIF4_RESET\t\t60\n#define DMAIF5_RESET\t\t61\n#define DMAIF6_RESET\t\t62\n#define DMAIF7_RESET\t\t63\n\n \n#define L4WD0_RESET\t\t64\n#define L4WD1_RESET\t\t65\n#define L4SYSTIMER0_RESET\t66\n#define L4SYSTIMER1_RESET\t67\n#define SPTIMER0_RESET\t\t68\n#define SPTIMER1_RESET\t\t69\n \n#define I2C0_RESET\t\t72\n#define I2C1_RESET\t\t73\n#define I2C2_RESET\t\t74\n#define I2C3_RESET\t\t75\n#define I2C4_RESET\t\t76\n \n#define UART0_RESET\t\t80\n#define UART1_RESET\t\t81\n \n#define GPIO0_RESET\t\t88\n#define GPIO1_RESET\t\t89\n#define GPIO2_RESET\t\t90\n\n \n#define HPS2FPGA_RESET\t\t96\n#define LWHPS2FPGA_RESET\t97\n#define FPGA2HPS_RESET\t\t98\n#define F2SSDRAM0_RESET\t\t99\n#define F2SSDRAM1_RESET\t\t100\n#define F2SSDRAM2_RESET\t\t101\n#define DDRSCH_RESET\t\t102\n\n \n#define ROM_RESET\t\t128\n#define OCRAM_RESET\t\t129\n \n#define FPGAMGR_RESET\t\t131\n#define S2F_RESET\t\t132\n#define SYSDBG_RESET\t\t133\n#define OCRAM_OCP_RESET\t\t134\n\n \n#define CLKMGRCOLD_RESET\t160\n \n#define S2FCOLD_RESET\t\t163\n#define TIMESTAMPCOLD_RESET\t164\n#define TAPCOLD_RESET\t\t165\n#define HMCCOLD_RESET\t\t166\n#define IOMGRCOLD_RESET\t\t167\n\n \n#define NRSTPINOE_RESET\t\t192\n\n \n#define DBG_RESET\t\t224\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}