This is the writeback stage for the mips core
