#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd497e710 .scope module, "ALU" "ALU" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "entr1"
    .port_info 1 /INPUT 32 "entr2"
    .port_info 2 /INPUT 4 "alu_ctrl"
    .port_info 3 /OUTPUT 32 "alu_result"
    .port_info 4 /OUTPUT 1 "zero"
o0x7fb673920018 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fffd4995080_0 .net "alu_ctrl", 3 0, o0x7fb673920018;  0 drivers
v0x7fffd49b9090_0 .var "alu_result", 31 0;
o0x7fb673920078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffd49b9170_0 .net "entr1", 31 0, o0x7fb673920078;  0 drivers
o0x7fb6739200a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffd49b9230_0 .net "entr2", 31 0, o0x7fb6739200a8;  0 drivers
v0x7fffd49b9310_0 .var "zero", 0 0;
E_0x7fffd4940a20 .event edge, v0x7fffd4995080_0, v0x7fffd49b9170_0, v0x7fffd49b9230_0;
S_0x7fffd497d2d0 .scope module, "Adder" "Adder" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
o0x7fb6739201f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffd49b94c0_0 .net "a", 31 0, o0x7fb6739201f8;  0 drivers
o0x7fb673920228 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffd49b95c0_0 .net "b", 31 0, o0x7fb673920228;  0 drivers
v0x7fffd49b96a0_0 .net "y", 31 0, L_0x7fffd49c05e0;  1 drivers
L_0x7fffd49c05e0 .arith/sum 32, o0x7fb6739201f8, o0x7fb673920228;
S_0x7fffd497ccf0 .scope module, "And" "And" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
o0x7fb673920318 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fb673920348 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffd49c0680 .functor AND 1, o0x7fb673920318, o0x7fb673920348, C4<1>, C4<1>;
v0x7fffd49b97e0_0 .net "a", 0 0, o0x7fb673920318;  0 drivers
v0x7fffd49b98a0_0 .net "b", 0 0, o0x7fb673920348;  0 drivers
v0x7fffd49b9960_0 .net "out", 0 0, L_0x7fffd49c0680;  1 drivers
S_0x7fffd497c690 .scope module, "DATAPATH" "DATAPATH" 5 15;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
v0x7fffd49bdca0_0 .net "ALUOP", 1 0, v0x7fffd49b9d90_0;  1 drivers
o0x7fb6739215d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffd49bddd0_0 .net "ALUSrc", 0 0, o0x7fb6739215d8;  0 drivers
v0x7fffd49bde90_0 .net "ALUsrc", 0 0, v0x7fffd49b9e90_0;  1 drivers
v0x7fffd49bdf60_0 .net "Branch", 1 0, v0x7fffd49b9f50_0;  1 drivers
v0x7fffd49be030_0 .net "Instruction", 31 0, v0x7fffd49bab70_0;  1 drivers
v0x7fffd49be120_0 .net "Jump", 0 0, v0x7fffd49ba0f0_0;  1 drivers
v0x7fffd49be1f0_0 .net "MemRead", 1 0, v0x7fffd49ba200_0;  1 drivers
v0x7fffd49be2c0_0 .net "MemWrite", 1 0, v0x7fffd49ba2e0_0;  1 drivers
v0x7fffd49be390_0 .net "MemtoReg", 0 0, v0x7fffd49ba3c0_0;  1 drivers
v0x7fffd49be460_0 .net "Out_PC", 31 0, v0x7fffd49bb280_0;  1 drivers
v0x7fffd49be500_0 .net "RD1", 31 0, v0x7fffd49bb970_0;  1 drivers
v0x7fffd49be5a0_0 .net "RD2", 31 0, v0x7fffd49bba30_0;  1 drivers
v0x7fffd49be690_0 .net "RegDst", 0 0, v0x7fffd49ba480_0;  1 drivers
v0x7fffd49be780_0 .net "RegWrite", 0 0, v0x7fffd49ba540_0;  1 drivers
o0x7fb673920978 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffd49be870_0 .net "address_final", 31 0, o0x7fb673920978;  0 drivers
o0x7fb6739207f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffd49be910_0 .net "clck", 0 0, o0x7fb6739207f8;  0 drivers
o0x7fb673920918 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffd49be9b0_0 .net "clk", 0 0, o0x7fb673920918;  0 drivers
v0x7fffd49bebb0_0 .net "ctrl_to_ALU", 3 0, v0x7fffd49bce60_0;  1 drivers
v0x7fffd49bec50_0 .net "mux_alu", 31 0, L_0x7fffd49c0e30;  1 drivers
o0x7fb6739210f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffd49becf0_0 .net "mux_from_data_mem", 31 0, o0x7fb6739210f8;  0 drivers
v0x7fffd49bedc0_0 .net "mux_to_RF", 4 0, L_0x7fffd49c0900;  1 drivers
v0x7fffd49beeb0_0 .net "sign_extended", 31 0, v0x7fffd49bc8e0_0;  1 drivers
L_0x7fffd49c07e0 .part v0x7fffd49bab70_0, 26, 6;
L_0x7fffd49c09d0 .part v0x7fffd49bab70_0, 16, 5;
L_0x7fffd49c0ac0 .part v0x7fffd49bab70_0, 11, 5;
L_0x7fffd49c0bb0 .part v0x7fffd49bab70_0, 21, 5;
L_0x7fffd49c0c80 .part v0x7fffd49bab70_0, 16, 5;
L_0x7fffd49c0d20 .part v0x7fffd49bab70_0, 0, 16;
L_0x7fffd49c0f20 .part v0x7fffd49bab70_0, 0, 6;
S_0x7fffd49b9a80 .scope module, "call_Control" "Control" 5 40, 6 1 0, S_0x7fffd497c690;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Instruction"
    .port_info 1 /OUTPUT 1 "RegDst"
    .port_info 2 /OUTPUT 1 "Jump"
    .port_info 3 /OUTPUT 2 "Branch"
    .port_info 4 /OUTPUT 2 "MemRead"
    .port_info 5 /OUTPUT 1 "MemtoReg"
    .port_info 6 /OUTPUT 2 "ALUOp"
    .port_info 7 /OUTPUT 2 "MemWrite"
    .port_info 8 /OUTPUT 1 "ALUSrc"
    .port_info 9 /OUTPUT 1 "RegWrite"
v0x7fffd49b9d90_0 .var "ALUOp", 1 0;
v0x7fffd49b9e90_0 .var "ALUSrc", 0 0;
v0x7fffd49b9f50_0 .var "Branch", 1 0;
v0x7fffd49ba010_0 .net "Instruction", 5 0, L_0x7fffd49c07e0;  1 drivers
v0x7fffd49ba0f0_0 .var "Jump", 0 0;
v0x7fffd49ba200_0 .var "MemRead", 1 0;
v0x7fffd49ba2e0_0 .var "MemWrite", 1 0;
v0x7fffd49ba3c0_0 .var "MemtoReg", 0 0;
v0x7fffd49ba480_0 .var "RegDst", 0 0;
v0x7fffd49ba540_0 .var "RegWrite", 0 0;
E_0x7fffd4940d80 .event edge, v0x7fffd49ba010_0;
S_0x7fffd49ba7a0 .scope module, "call_IM" "InstructionMemory" 5 38, 7 1 0, S_0x7fffd497c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pc"
    .port_info 2 /OUTPUT 32 "out"
v0x7fffd49ba9d0 .array "IM", 7 0, 7 0;
v0x7fffd49baab0_0 .net "clk", 0 0, o0x7fb6739207f8;  alias, 0 drivers
v0x7fffd49bab70_0 .var "out", 31 0;
v0x7fffd49bac30_0 .net "pc", 31 0, v0x7fffd49bb280_0;  alias, 1 drivers
E_0x7fffd499ddc0 .event edge, v0x7fffd49bac30_0;
S_0x7fffd49bad90 .scope module, "call_PC" "PC" 5 36, 8 1 0, S_0x7fffd497c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "entrada"
    .port_info 2 /OUTPUT 32 "salida"
v0x7fffd49bafd0_0 .net "clk", 0 0, o0x7fb673920918;  alias, 0 drivers
v0x7fffd49bb0b0_0 .var "contador", 31 0;
v0x7fffd49bb190_0 .net "entrada", 31 0, o0x7fb673920978;  alias, 0 drivers
v0x7fffd49bb280_0 .var "salida", 31 0;
E_0x7fffd499df50 .event posedge, v0x7fffd49bafd0_0;
S_0x7fffd49bb3d0 .scope module, "call_RF" "Register_File" 5 44, 9 1 0, S_0x7fffd497c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "readreg1"
    .port_info 2 /INPUT 5 "readreg2"
    .port_info 3 /INPUT 5 "writereg"
    .port_info 4 /INPUT 32 "writedata"
    .port_info 5 /OUTPUT 32 "read_data1"
    .port_info 6 /OUTPUT 32 "read_data2"
    .port_info 7 /INPUT 1 "regwrite"
v0x7fffd49bb880_0 .net "clk", 0 0, o0x7fb673920918;  alias, 0 drivers
v0x7fffd49bb970_0 .var "read_data1", 31 0;
v0x7fffd49bba30_0 .var "read_data2", 31 0;
v0x7fffd49bbb20_0 .net "readreg1", 4 0, L_0x7fffd49c0bb0;  1 drivers
v0x7fffd49bbc00_0 .net "readreg2", 4 0, L_0x7fffd49c0c80;  1 drivers
v0x7fffd49bbd30 .array "reg_set", 31 0, 31 0;
v0x7fffd49bc1f0_0 .net "regwrite", 0 0, v0x7fffd49ba540_0;  alias, 1 drivers
v0x7fffd49bc290_0 .net "writedata", 31 0, o0x7fb6739210f8;  alias, 0 drivers
v0x7fffd49bc350_0 .net "writereg", 4 0, L_0x7fffd49c0900;  alias, 1 drivers
E_0x7fffd49bb6c0 .event negedge, v0x7fffd49bafd0_0;
v0x7fffd49bbd30_0 .array/port v0x7fffd49bbd30, 0;
v0x7fffd49bbd30_1 .array/port v0x7fffd49bbd30, 1;
v0x7fffd49bbd30_2 .array/port v0x7fffd49bbd30, 2;
E_0x7fffd49bb720/0 .event edge, v0x7fffd49bbb20_0, v0x7fffd49bbd30_0, v0x7fffd49bbd30_1, v0x7fffd49bbd30_2;
v0x7fffd49bbd30_3 .array/port v0x7fffd49bbd30, 3;
v0x7fffd49bbd30_4 .array/port v0x7fffd49bbd30, 4;
v0x7fffd49bbd30_5 .array/port v0x7fffd49bbd30, 5;
v0x7fffd49bbd30_6 .array/port v0x7fffd49bbd30, 6;
E_0x7fffd49bb720/1 .event edge, v0x7fffd49bbd30_3, v0x7fffd49bbd30_4, v0x7fffd49bbd30_5, v0x7fffd49bbd30_6;
v0x7fffd49bbd30_7 .array/port v0x7fffd49bbd30, 7;
v0x7fffd49bbd30_8 .array/port v0x7fffd49bbd30, 8;
v0x7fffd49bbd30_9 .array/port v0x7fffd49bbd30, 9;
v0x7fffd49bbd30_10 .array/port v0x7fffd49bbd30, 10;
E_0x7fffd49bb720/2 .event edge, v0x7fffd49bbd30_7, v0x7fffd49bbd30_8, v0x7fffd49bbd30_9, v0x7fffd49bbd30_10;
v0x7fffd49bbd30_11 .array/port v0x7fffd49bbd30, 11;
v0x7fffd49bbd30_12 .array/port v0x7fffd49bbd30, 12;
v0x7fffd49bbd30_13 .array/port v0x7fffd49bbd30, 13;
v0x7fffd49bbd30_14 .array/port v0x7fffd49bbd30, 14;
E_0x7fffd49bb720/3 .event edge, v0x7fffd49bbd30_11, v0x7fffd49bbd30_12, v0x7fffd49bbd30_13, v0x7fffd49bbd30_14;
v0x7fffd49bbd30_15 .array/port v0x7fffd49bbd30, 15;
v0x7fffd49bbd30_16 .array/port v0x7fffd49bbd30, 16;
v0x7fffd49bbd30_17 .array/port v0x7fffd49bbd30, 17;
v0x7fffd49bbd30_18 .array/port v0x7fffd49bbd30, 18;
E_0x7fffd49bb720/4 .event edge, v0x7fffd49bbd30_15, v0x7fffd49bbd30_16, v0x7fffd49bbd30_17, v0x7fffd49bbd30_18;
v0x7fffd49bbd30_19 .array/port v0x7fffd49bbd30, 19;
v0x7fffd49bbd30_20 .array/port v0x7fffd49bbd30, 20;
v0x7fffd49bbd30_21 .array/port v0x7fffd49bbd30, 21;
v0x7fffd49bbd30_22 .array/port v0x7fffd49bbd30, 22;
E_0x7fffd49bb720/5 .event edge, v0x7fffd49bbd30_19, v0x7fffd49bbd30_20, v0x7fffd49bbd30_21, v0x7fffd49bbd30_22;
v0x7fffd49bbd30_23 .array/port v0x7fffd49bbd30, 23;
v0x7fffd49bbd30_24 .array/port v0x7fffd49bbd30, 24;
v0x7fffd49bbd30_25 .array/port v0x7fffd49bbd30, 25;
v0x7fffd49bbd30_26 .array/port v0x7fffd49bbd30, 26;
E_0x7fffd49bb720/6 .event edge, v0x7fffd49bbd30_23, v0x7fffd49bbd30_24, v0x7fffd49bbd30_25, v0x7fffd49bbd30_26;
v0x7fffd49bbd30_27 .array/port v0x7fffd49bbd30, 27;
v0x7fffd49bbd30_28 .array/port v0x7fffd49bbd30, 28;
v0x7fffd49bbd30_29 .array/port v0x7fffd49bbd30, 29;
v0x7fffd49bbd30_30 .array/port v0x7fffd49bbd30, 30;
E_0x7fffd49bb720/7 .event edge, v0x7fffd49bbd30_27, v0x7fffd49bbd30_28, v0x7fffd49bbd30_29, v0x7fffd49bbd30_30;
v0x7fffd49bbd30_31 .array/port v0x7fffd49bbd30, 31;
E_0x7fffd49bb720/8 .event edge, v0x7fffd49bbd30_31, v0x7fffd49bbc00_0;
E_0x7fffd49bb720 .event/or E_0x7fffd49bb720/0, E_0x7fffd49bb720/1, E_0x7fffd49bb720/2, E_0x7fffd49bb720/3, E_0x7fffd49bb720/4, E_0x7fffd49bb720/5, E_0x7fffd49bb720/6, E_0x7fffd49bb720/7, E_0x7fffd49bb720/8;
S_0x7fffd49bc530 .scope module, "call_Signextend" "SignExtend" 5 46, 10 1 0, S_0x7fffd497c690;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /OUTPUT 32 "b"
v0x7fffd49bc7e0_0 .net "a", 15 0, L_0x7fffd49c0d20;  1 drivers
v0x7fffd49bc8e0_0 .var "b", 31 0;
E_0x7fffd49bc760 .event edge, v0x7fffd49bc7e0_0;
S_0x7fffd49bca20 .scope module, "call_alu_control" "ALU_control" 5 50, 11 1 0, S_0x7fffd497c690;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluOp"
    .port_info 1 /INPUT 6 "func"
    .port_info 2 /OUTPUT 4 "out"
v0x7fffd49bccc0_0 .net "aluOp", 1 0, v0x7fffd49b9d90_0;  alias, 1 drivers
v0x7fffd49bcda0_0 .net "func", 5 0, L_0x7fffd49c0f20;  1 drivers
v0x7fffd49bce60_0 .var "out", 3 0;
E_0x7fffd49bcc40 .event edge, v0x7fffd49b9d90_0, v0x7fffd49bcda0_0;
S_0x7fffd49bcfd0 .scope module, "call_mux2_1_5bits" "mux2_1_5" 5 42, 12 1 0, S_0x7fffd497c690;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a"
    .port_info 1 /INPUT 5 "b"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 5 "out"
v0x7fffd49bd240_0 .net "a", 4 0, L_0x7fffd49c09d0;  1 drivers
v0x7fffd49bd320_0 .net "b", 4 0, L_0x7fffd49c0ac0;  1 drivers
v0x7fffd49bd400_0 .net "out", 4 0, L_0x7fffd49c0900;  alias, 1 drivers
v0x7fffd49bd500_0 .net "sel", 0 0, v0x7fffd49ba480_0;  alias, 1 drivers
L_0x7fffd49c0900 .functor MUXZ 5, L_0x7fffd49c0ac0, L_0x7fffd49c09d0, v0x7fffd49ba480_0, C4<>;
S_0x7fffd49bd640 .scope module, "mux_de_32" "mux2_1" 5 48, 13 1 0, S_0x7fffd497c690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
v0x7fffd49bd880_0 .net "a", 31 0, v0x7fffd49bba30_0;  alias, 1 drivers
v0x7fffd49bd990_0 .net "b", 31 0, v0x7fffd49bc8e0_0;  alias, 1 drivers
v0x7fffd49bda60_0 .net "out", 31 0, L_0x7fffd49c0e30;  alias, 1 drivers
v0x7fffd49bdb30_0 .net "sel", 0 0, o0x7fb6739215d8;  alias, 0 drivers
L_0x7fffd49c0e30 .functor MUXZ 32, v0x7fffd49bc8e0_0, v0x7fffd49bba30_0, o0x7fb6739215d8, C4<>;
S_0x7fffd497b7f0 .scope module, "Data_Memory" "Data_Memory" 14 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 2 "memwrite"
    .port_info 3 /INPUT 32 "writedata"
    .port_info 4 /OUTPUT 32 "read_data"
    .port_info 5 /INPUT 2 "memread"
o0x7fb6739216f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffd49bf1a0_0 .net "address", 31 0, o0x7fb6739216f8;  0 drivers
v0x7fffd49bf280 .array "array", 0 39, 7 0;
o0x7fb673921ea8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffd49bf990_0 .net "clk", 0 0, o0x7fb673921ea8;  0 drivers
o0x7fb673921ed8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fffd49bfa30_0 .net "memread", 1 0, o0x7fb673921ed8;  0 drivers
o0x7fb673921f08 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fffd49bfb10_0 .net "memwrite", 1 0, o0x7fb673921f08;  0 drivers
v0x7fffd49bfc40_0 .var "read_data", 31 0;
o0x7fb673921f68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffd49bfd20_0 .net "writedata", 31 0, o0x7fb673921f68;  0 drivers
E_0x7fffd49befa0 .event negedge, v0x7fffd49bf990_0;
v0x7fffd49bf280_0 .array/port v0x7fffd49bf280, 0;
v0x7fffd49bf280_1 .array/port v0x7fffd49bf280, 1;
E_0x7fffd49bf000/0 .event edge, v0x7fffd49bfa30_0, v0x7fffd49bf1a0_0, v0x7fffd49bf280_0, v0x7fffd49bf280_1;
v0x7fffd49bf280_2 .array/port v0x7fffd49bf280, 2;
v0x7fffd49bf280_3 .array/port v0x7fffd49bf280, 3;
v0x7fffd49bf280_4 .array/port v0x7fffd49bf280, 4;
v0x7fffd49bf280_5 .array/port v0x7fffd49bf280, 5;
E_0x7fffd49bf000/1 .event edge, v0x7fffd49bf280_2, v0x7fffd49bf280_3, v0x7fffd49bf280_4, v0x7fffd49bf280_5;
v0x7fffd49bf280_6 .array/port v0x7fffd49bf280, 6;
v0x7fffd49bf280_7 .array/port v0x7fffd49bf280, 7;
v0x7fffd49bf280_8 .array/port v0x7fffd49bf280, 8;
v0x7fffd49bf280_9 .array/port v0x7fffd49bf280, 9;
E_0x7fffd49bf000/2 .event edge, v0x7fffd49bf280_6, v0x7fffd49bf280_7, v0x7fffd49bf280_8, v0x7fffd49bf280_9;
v0x7fffd49bf280_10 .array/port v0x7fffd49bf280, 10;
v0x7fffd49bf280_11 .array/port v0x7fffd49bf280, 11;
v0x7fffd49bf280_12 .array/port v0x7fffd49bf280, 12;
v0x7fffd49bf280_13 .array/port v0x7fffd49bf280, 13;
E_0x7fffd49bf000/3 .event edge, v0x7fffd49bf280_10, v0x7fffd49bf280_11, v0x7fffd49bf280_12, v0x7fffd49bf280_13;
v0x7fffd49bf280_14 .array/port v0x7fffd49bf280, 14;
v0x7fffd49bf280_15 .array/port v0x7fffd49bf280, 15;
v0x7fffd49bf280_16 .array/port v0x7fffd49bf280, 16;
v0x7fffd49bf280_17 .array/port v0x7fffd49bf280, 17;
E_0x7fffd49bf000/4 .event edge, v0x7fffd49bf280_14, v0x7fffd49bf280_15, v0x7fffd49bf280_16, v0x7fffd49bf280_17;
v0x7fffd49bf280_18 .array/port v0x7fffd49bf280, 18;
v0x7fffd49bf280_19 .array/port v0x7fffd49bf280, 19;
v0x7fffd49bf280_20 .array/port v0x7fffd49bf280, 20;
v0x7fffd49bf280_21 .array/port v0x7fffd49bf280, 21;
E_0x7fffd49bf000/5 .event edge, v0x7fffd49bf280_18, v0x7fffd49bf280_19, v0x7fffd49bf280_20, v0x7fffd49bf280_21;
v0x7fffd49bf280_22 .array/port v0x7fffd49bf280, 22;
v0x7fffd49bf280_23 .array/port v0x7fffd49bf280, 23;
v0x7fffd49bf280_24 .array/port v0x7fffd49bf280, 24;
v0x7fffd49bf280_25 .array/port v0x7fffd49bf280, 25;
E_0x7fffd49bf000/6 .event edge, v0x7fffd49bf280_22, v0x7fffd49bf280_23, v0x7fffd49bf280_24, v0x7fffd49bf280_25;
v0x7fffd49bf280_26 .array/port v0x7fffd49bf280, 26;
v0x7fffd49bf280_27 .array/port v0x7fffd49bf280, 27;
v0x7fffd49bf280_28 .array/port v0x7fffd49bf280, 28;
v0x7fffd49bf280_29 .array/port v0x7fffd49bf280, 29;
E_0x7fffd49bf000/7 .event edge, v0x7fffd49bf280_26, v0x7fffd49bf280_27, v0x7fffd49bf280_28, v0x7fffd49bf280_29;
v0x7fffd49bf280_30 .array/port v0x7fffd49bf280, 30;
v0x7fffd49bf280_31 .array/port v0x7fffd49bf280, 31;
v0x7fffd49bf280_32 .array/port v0x7fffd49bf280, 32;
v0x7fffd49bf280_33 .array/port v0x7fffd49bf280, 33;
E_0x7fffd49bf000/8 .event edge, v0x7fffd49bf280_30, v0x7fffd49bf280_31, v0x7fffd49bf280_32, v0x7fffd49bf280_33;
v0x7fffd49bf280_34 .array/port v0x7fffd49bf280, 34;
v0x7fffd49bf280_35 .array/port v0x7fffd49bf280, 35;
v0x7fffd49bf280_36 .array/port v0x7fffd49bf280, 36;
v0x7fffd49bf280_37 .array/port v0x7fffd49bf280, 37;
E_0x7fffd49bf000/9 .event edge, v0x7fffd49bf280_34, v0x7fffd49bf280_35, v0x7fffd49bf280_36, v0x7fffd49bf280_37;
v0x7fffd49bf280_38 .array/port v0x7fffd49bf280, 38;
v0x7fffd49bf280_39 .array/port v0x7fffd49bf280, 39;
E_0x7fffd49bf000/10 .event edge, v0x7fffd49bf280_38, v0x7fffd49bf280_39;
E_0x7fffd49bf000 .event/or E_0x7fffd49bf000/0, E_0x7fffd49bf000/1, E_0x7fffd49bf000/2, E_0x7fffd49bf000/3, E_0x7fffd49bf000/4, E_0x7fffd49bf000/5, E_0x7fffd49bf000/6, E_0x7fffd49bf000/7, E_0x7fffd49bf000/8, E_0x7fffd49bf000/9, E_0x7fffd49bf000/10;
S_0x7fffd497b1d0 .scope module, "Shift_Left_Branch" "Shift_Left_Branch" 15 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "imm"
    .port_info 1 /OUTPUT 32 "branch_address"
v0x7fffd49bff40_0 .var "branch_address", 31 0;
o0x7fb6739220e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffd49c0040_0 .net "imm", 31 0, o0x7fb6739220e8;  0 drivers
E_0x7fffd4941440 .event edge, v0x7fffd49c0040_0;
S_0x7fffd497d490 .scope module, "Shift_Left_Jump" "Shift_Left_Jump" 16 1;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "imm"
    .port_info 1 /INPUT 4 "PC"
    .port_info 2 /OUTPUT 32 "jump"
o0x7fb673922178 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fffd49c01e0_0 .net "PC", 3 0, o0x7fb673922178;  0 drivers
o0x7fb6739221a8 .functor BUFZ 26, C4<zzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffd49c02e0_0 .net "imm", 25 0, o0x7fb6739221a8;  0 drivers
v0x7fffd49c03c0_0 .var "jump", 31 0;
v0x7fffd49c0480_0 .var "shift", 1 0;
E_0x7fffd49c0180 .event edge, v0x7fffd49c01e0_0, v0x7fffd49c02e0_0, v0x7fffd49c0480_0;
    .scope S_0x7fffd497e710;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49b9310_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fffd497e710;
T_1 ;
    %wait E_0x7fffd4940a20;
    %load/vec4 v0x7fffd4995080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %load/vec4 v0x7fffd49b9170_0;
    %load/vec4 v0x7fffd49b9230_0;
    %add;
    %store/vec4 v0x7fffd49b9090_0, 0, 32;
    %jmp T_1.8;
T_1.1 ;
    %load/vec4 v0x7fffd49b9170_0;
    %load/vec4 v0x7fffd49b9230_0;
    %sub;
    %store/vec4 v0x7fffd49b9090_0, 0, 32;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v0x7fffd49b9170_0;
    %load/vec4 v0x7fffd49b9230_0;
    %and;
    %store/vec4 v0x7fffd49b9090_0, 0, 32;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v0x7fffd49b9170_0;
    %load/vec4 v0x7fffd49b9230_0;
    %or;
    %inv;
    %store/vec4 v0x7fffd49b9090_0, 0, 32;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0x7fffd49b9170_0;
    %load/vec4 v0x7fffd49b9230_0;
    %or;
    %store/vec4 v0x7fffd49b9090_0, 0, 32;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0x7fffd49b9230_0;
    %load/vec4 v0x7fffd49b9170_0;
    %cmp/u;
    %jmp/0xz  T_1.9, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fffd49b9090_0, 0, 32;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd49b9090_0, 0, 32;
T_1.10 ;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v0x7fffd49b9170_0;
    %load/vec4 v0x7fffd49b9230_0;
    %cmp/e;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd49b9310_0, 0, 1;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49b9310_0, 0, 1;
T_1.12 ;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x7fffd49b9170_0;
    %load/vec4 v0x7fffd49b9230_0;
    %cmp/e;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49b9310_0, 0, 1;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd49b9310_0, 0, 1;
T_1.14 ;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffd49bad90;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd49bb0b0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x7fffd49bad90;
T_3 ;
    %wait E_0x7fffd499df50;
    %load/vec4 v0x7fffd49bb0b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7fffd49bb0b0_0;
    %assign/vec4 v0x7fffd49bb280_0, 0;
    %load/vec4 v0x7fffd49bb0b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffd49bb0b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffd49bb190_0;
    %assign/vec4 v0x7fffd49bb280_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffd49ba7a0;
T_4 ;
    %vpi_call 7 7 "$readmemb", "imllenar.txt", v0x7fffd49ba9d0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fffd49ba7a0;
T_5 ;
    %wait E_0x7fffd499ddc0;
    %ix/getv 4, v0x7fffd49bac30_0;
    %load/vec4a v0x7fffd49ba9d0, 4;
    %load/vec4 v0x7fffd49bac30_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffd49ba9d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffd49bac30_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffd49ba9d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffd49bac30_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffd49ba9d0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffd49bab70_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffd49b9a80;
T_6 ;
    %wait E_0x7fffd4940d80;
    %load/vec4 v0x7fffd49ba010_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd49ba480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49ba0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49b9f50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49ba200_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49ba3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49b9d90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49ba2e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49b9e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd49ba540_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fffd49ba010_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %jmp T_6.12;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49ba480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49ba0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49b9f50_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd49ba200_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd49ba3c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd49b9d90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49ba2e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd49b9e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd49ba540_0, 0, 1;
    %jmp T_6.12;
T_6.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffd49ba480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49ba0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49b9f50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49ba200_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffd49ba3c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd49b9d90_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd49ba2e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd49b9e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49ba540_0, 0, 1;
    %jmp T_6.12;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49ba480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49ba0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49b9f50_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffd49ba200_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd49ba3c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd49b9d90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49ba2e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd49b9e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd49ba540_0, 0, 1;
    %jmp T_6.12;
T_6.5 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffd49ba480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49ba0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49b9f50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49ba200_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffd49ba3c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd49b9d90_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffd49ba2e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd49b9e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49ba540_0, 0, 1;
    %jmp T_6.12;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49ba480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49ba0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49b9f50_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffd49ba200_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd49ba3c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd49b9d90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49ba2e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd49b9e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd49ba540_0, 0, 1;
    %jmp T_6.12;
T_6.7 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffd49ba480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49ba0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49b9f50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49ba200_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffd49ba3c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd49b9d90_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffd49ba2e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd49b9e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49ba540_0, 0, 1;
    %jmp T_6.12;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd49ba480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49ba0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49b9f50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49ba200_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49ba3c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd49b9d90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49ba2e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd49b9e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd49ba540_0, 0, 1;
    %jmp T_6.12;
T_6.9 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffd49ba480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd49ba0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49b9f50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49ba200_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffd49ba3c0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x7fffd49b9d90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49ba2e0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffd49b9e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49ba540_0, 0, 1;
    %jmp T_6.12;
T_6.10 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffd49ba480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49ba0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49b9f50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49ba200_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffd49ba3c0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x7fffd49b9d90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49ba2e0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffd49b9e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49ba540_0, 0, 1;
    %jmp T_6.12;
T_6.11 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffd49ba480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd49ba0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49b9f50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49ba200_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffd49ba3c0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x7fffd49b9d90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49ba2e0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffd49b9e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd49ba540_0, 0, 1;
    %jmp T_6.12;
T_6.12 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffd49bb3d0;
T_7 ;
    %vpi_call 9 16 "$readmemb", "register_set.txt", v0x7fffd49bbd30 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fffd49bb3d0;
T_8 ;
    %wait E_0x7fffd49bb720;
    %load/vec4 v0x7fffd49bbb20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffd49bbd30, 4;
    %assign/vec4 v0x7fffd49bb970_0, 0;
    %load/vec4 v0x7fffd49bbc00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffd49bbd30, 4;
    %assign/vec4 v0x7fffd49bba30_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffd49bb3d0;
T_9 ;
    %wait E_0x7fffd49bb6c0;
    %load/vec4 v0x7fffd49bc1f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x7fffd49bc290_0;
    %load/vec4 v0x7fffd49bc350_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd49bbd30, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffd49bc530;
T_10 ;
    %wait E_0x7fffd49bc760;
    %load/vec4 v0x7fffd49bc7e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fffd49bc7e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffd49bc8e0_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffd49bca20;
T_11 ;
    %wait E_0x7fffd49bcc40;
    %load/vec4 v0x7fffd49bccc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fffd49bcda0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffd49bce60_0, 0;
    %jmp T_11.8;
T_11.3 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fffd49bce60_0, 0;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fffd49bce60_0, 0;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fffd49bce60_0, 0;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fffd49bce60_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fffd49bce60_0, 0;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.1 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffd497b7f0;
T_12 ;
    %vpi_call 14 20 "$readmemb", "array.txt", v0x7fffd49bf280 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x7fffd497b7f0;
T_13 ;
    %wait E_0x7fffd49bf000;
    %load/vec4 v0x7fffd49bfa30_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.0, 4;
    %ix/getv 4, v0x7fffd49bf1a0_0;
    %load/vec4a v0x7fffd49bf280, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffd49bfc40_0, 4, 5;
    %load/vec4 v0x7fffd49bf1a0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffd49bf280, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffd49bfc40_0, 4, 5;
    %load/vec4 v0x7fffd49bf1a0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffd49bf280, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffd49bfc40_0, 4, 5;
    %load/vec4 v0x7fffd49bf1a0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffd49bf280, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffd49bfc40_0, 4, 5;
T_13.0 ;
    %load/vec4 v0x7fffd49bfa30_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x7fffd49bf1a0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffd49bf280, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffd49bfc40_0, 4, 5;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffd49bfc40_0, 4, 5;
T_13.2 ;
    %load/vec4 v0x7fffd49bfa30_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x7fffd49bf1a0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffd49bf280, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffd49bfc40_0, 4, 5;
    %load/vec4 v0x7fffd49bf1a0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffd49bf280, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffd49bfc40_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffd49bfc40_0, 4, 5;
T_13.4 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fffd497b7f0;
T_14 ;
    %wait E_0x7fffd49befa0;
    %load/vec4 v0x7fffd49bfb10_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x7fffd49bfc40_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v0x7fffd49bf1a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd49bf280, 0, 4;
    %load/vec4 v0x7fffd49bfc40_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fffd49bf1a0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd49bf280, 0, 4;
    %load/vec4 v0x7fffd49bfc40_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fffd49bf1a0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd49bf280, 0, 4;
    %load/vec4 v0x7fffd49bfc40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fffd49bf1a0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd49bf280, 0, 4;
T_14.0 ;
    %load/vec4 v0x7fffd49bfb10_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x7fffd49bfc40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fffd49bf1a0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd49bf280, 0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x7fffd49bf1a0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd49bf280, 0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x7fffd49bf1a0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd49bf280, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/getv 3, v0x7fffd49bf1a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd49bf280, 0, 4;
T_14.2 ;
    %load/vec4 v0x7fffd49bfb10_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x7fffd49bfc40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fffd49bf1a0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd49bf280, 0, 4;
    %load/vec4 v0x7fffd49bfc40_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fffd49bf1a0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd49bf280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fffd49bf1a0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd49bf280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv 3, v0x7fffd49bf1a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd49bf280, 0, 4;
T_14.4 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fffd497b1d0;
T_15 ;
    %wait E_0x7fffd4941440;
    %load/vec4 v0x7fffd49c0040_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fffd49bff40_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fffd497d490;
T_16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd49c0480_0, 0, 2;
    %end;
    .thread T_16;
    .scope S_0x7fffd497d490;
T_17 ;
    %wait E_0x7fffd49c0180;
    %load/vec4 v0x7fffd49c01e0_0;
    %load/vec4 v0x7fffd49c02e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffd49c0480_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffd49c03c0_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "./Alu.v";
    "./Adder.v";
    "./and.v";
    "Datapath.v";
    "./Control.v";
    "./InstructionMemory.v";
    "./ProgramCounter.v";
    "./Register_file.v";
    "./SignExtend.v";
    "./Alu_control.v";
    "./mux_2_1_5bits.v";
    "./mux2_1.v";
    "./Data_Memory.v";
    "./Shift_left_Branch.v";
    "./Shift_left_Jump.v";
