// Seed: 3343707381
module module_0 (
    input  tri1  id_0,
    input  wire  id_1
    , id_5,
    input  uwire id_2,
    output tri1  id_3
);
endmodule
program module_1 (
    input tri id_0,
    output uwire id_1,
    output uwire id_2,
    input wand id_3,
    input wire id_4,
    input wor id_5,
    output supply0 id_6,
    input supply1 id_7,
    input wor id_8
    , id_18,
    input wor id_9,
    input uwire id_10,
    input uwire id_11,
    input uwire id_12,
    input supply0 id_13,
    input tri id_14,
    input tri id_15,
    output supply1 id_16
);
  logic [7:0][-1 : -1] id_19;
  assign id_6 = id_9 == 1'h0;
  logic id_20, id_21;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_7,
      id_2
  );
  assign id_19 = id_19[1];
endprogram
