
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v
# synth_design -part xc7z020clg484-3 -top resultinterface -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top resultinterface -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 122772 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 26.895 ; free physical = 245824 ; free virtual = 313573
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'resultinterface' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:118]
WARNING: [Synth 8-567] referenced signal 'resultdata' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:116]
INFO: [Synth 8-6155] done synthesizing module 'resultinterface' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 245817 ; free virtual = 313565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 245817 ; free virtual = 313566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.293 ; gain = 80.656 ; free physical = 245818 ; free virtual = 313566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'resultinterface'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_u1b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_id1b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_t2b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_u2b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_id2b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_t3b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_u3b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_id3b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'temp_t1b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:133]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:124]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:124]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                             0000 |                             0000
                 iSTATE2 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                 iSTATE7 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE4 |                             0111 |                             0111
                 iSTATE6 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'resultinterface'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:124]
WARNING: [Synth 8-327] inferring latch for variable 'temp_t2b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:157]
WARNING: [Synth 8-327] inferring latch for variable 'temp_t3b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u1b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:141]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u2b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u3b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:184]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v1b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v2b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:164]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v3b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:185]
WARNING: [Synth 8-327] inferring latch for variable 'temp_id1b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:148]
WARNING: [Synth 8-327] inferring latch for variable 'temp_id2b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:170]
WARNING: [Synth 8-327] inferring latch for variable 'temp_id3b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:190]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit1b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:149]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit2b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:171]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit3b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:191]
WARNING: [Synth 8-327] inferring latch for variable 'temp_resultID_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'temp_newdata_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v:130]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1570.301 ; gain = 96.664 ; free physical = 245774 ; free virtual = 313522
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module resultinterface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.902 ; gain = 219.266 ; free physical = 245400 ; free virtual = 313150
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.906 ; gain = 219.270 ; free physical = 245398 ; free virtual = 313148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.906 ; gain = 219.270 ; free physical = 245397 ; free virtual = 313147
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.906 ; gain = 219.270 ; free physical = 245400 ; free virtual = 313150
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.906 ; gain = 219.270 ; free physical = 245400 ; free virtual = 313150
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.906 ; gain = 219.270 ; free physical = 245401 ; free virtual = 313151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.906 ; gain = 219.270 ; free physical = 245401 ; free virtual = 313151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.906 ; gain = 219.270 ; free physical = 245401 ; free virtual = 313151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.906 ; gain = 219.270 ; free physical = 245401 ; free virtual = 313151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |LUT4 |    11|
|3     |LUT5 |     2|
|4     |FDRE |   250|
|5     |LD   |   250|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   514|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.906 ; gain = 219.270 ; free physical = 245401 ; free virtual = 313151
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.906 ; gain = 219.270 ; free physical = 245403 ; free virtual = 313152
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.910 ; gain = 219.270 ; free physical = 245405 ; free virtual = 313154
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1845.105 ; gain = 0.000 ; free physical = 245301 ; free virtual = 313050
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 250 instances were transformed.
  LD => LDCE: 250 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1845.105 ; gain = 371.566 ; free physical = 245349 ; free virtual = 313099
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2396.754 ; gain = 551.648 ; free physical = 244857 ; free virtual = 312607
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2396.754 ; gain = 0.000 ; free physical = 244844 ; free virtual = 312594
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2420.766 ; gain = 0.000 ; free physical = 244827 ; free virtual = 312577
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "resultready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2479.812 ; gain = 0.000 ; free physical = 244788 ; free virtual = 312538

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: fd8d4b34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2479.812 ; gain = 0.000 ; free physical = 244786 ; free virtual = 312536

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fd8d4b34

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2479.812 ; gain = 0.000 ; free physical = 245948 ; free virtual = 313697
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fd8d4b34

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2479.812 ; gain = 0.000 ; free physical = 245948 ; free virtual = 313697
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fd8d4b34

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2479.812 ; gain = 0.000 ; free physical = 245948 ; free virtual = 313696
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: fd8d4b34

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2479.812 ; gain = 0.000 ; free physical = 245948 ; free virtual = 313697
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: fd8d4b34

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2479.812 ; gain = 0.000 ; free physical = 245947 ; free virtual = 313696
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fd8d4b34

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2479.812 ; gain = 0.000 ; free physical = 245947 ; free virtual = 313695
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2479.812 ; gain = 0.000 ; free physical = 245947 ; free virtual = 313695
Ending Logic Optimization Task | Checksum: fd8d4b34

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2479.812 ; gain = 0.000 ; free physical = 245948 ; free virtual = 313696

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fd8d4b34

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2479.812 ; gain = 0.000 ; free physical = 245947 ; free virtual = 313695

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fd8d4b34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2479.812 ; gain = 0.000 ; free physical = 245947 ; free virtual = 313695

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2479.812 ; gain = 0.000 ; free physical = 245947 ; free virtual = 313696
Ending Netlist Obfuscation Task | Checksum: fd8d4b34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2479.812 ; gain = 0.000 ; free physical = 245947 ; free virtual = 313696
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2479.812 ; gain = 0.000 ; free physical = 245947 ; free virtual = 313696
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: fd8d4b34
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module resultinterface ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2496.805 ; gain = 0.000 ; free physical = 245931 ; free virtual = 313680
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.805 ; gain = 0.000 ; free physical = 245925 ; free virtual = 313673
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "resultready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2504.793 ; gain = 7.988 ; free physical = 245902 ; free virtual = 313651
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2681.953 ; gain = 185.148 ; free physical = 245874 ; free virtual = 313622
Power optimization passes: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2681.953 ; gain = 185.148 ; free physical = 245874 ; free virtual = 313622

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245882 ; free virtual = 313630


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design resultinterface ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 250
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: fd8d4b34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245891 ; free virtual = 313640
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: fd8d4b34
Power optimization: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2681.953 ; gain = 202.141 ; free physical = 245907 ; free virtual = 313656
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28438952 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fd8d4b34

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245940 ; free virtual = 313688
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: fd8d4b34

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245939 ; free virtual = 313688
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: fd8d4b34

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245939 ; free virtual = 313688
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: fd8d4b34

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245939 ; free virtual = 313688
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: fd8d4b34

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245939 ; free virtual = 313687

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245939 ; free virtual = 313688
Ending Netlist Obfuscation Task | Checksum: fd8d4b34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245939 ; free virtual = 313688
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248155 ; free virtual = 315900
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 85b096c1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248155 ; free virtual = 315900
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248154 ; free virtual = 315899

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 85b096c1

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248134 ; free virtual = 315880

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: dbe17986

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248137 ; free virtual = 315883

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: dbe17986

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248136 ; free virtual = 315882
Phase 1 Placer Initialization | Checksum: dbe17986

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248136 ; free virtual = 315882

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: dbe17986

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248135 ; free virtual = 315881
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: ee7b89db

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248011 ; free virtual = 315757

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ee7b89db

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248010 ; free virtual = 315756

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14d451f13

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248007 ; free virtual = 315753

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f98aab4b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248004 ; free virtual = 315749

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f98aab4b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248002 ; free virtual = 315748

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1fa205377

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 247971 ; free virtual = 315717

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1fa205377

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 247969 ; free virtual = 315714

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1fa205377

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 247967 ; free virtual = 315713
Phase 3 Detail Placement | Checksum: 1fa205377

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 247966 ; free virtual = 315712

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1fa205377

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 247963 ; free virtual = 315709

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fa205377

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 247960 ; free virtual = 315705

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1fa205377

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 247958 ; free virtual = 315703

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 247958 ; free virtual = 315703
Phase 4.4 Final Placement Cleanup | Checksum: 1fa205377

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 247956 ; free virtual = 315702
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fa205377

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 247955 ; free virtual = 315701
Ending Placer Task | Checksum: 13d431185

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 247965 ; free virtual = 315710
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 247965 ; free virtual = 315710
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 247965 ; free virtual = 315710

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1462d2d77

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248030 ; free virtual = 315776
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 1462d2d77

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248025 ; free virtual = 315771

Phase 3 Placement Based Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Placement Based Optimization | Checksum: 1462d2d77

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248026 ; free virtual = 315771

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248025 ; free virtual = 315771
Phase 4 Rewire | Checksum: 1462d2d77

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248024 ; free virtual = 315770

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Critical Cell Optimization | Checksum: 1462d2d77

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248024 ; free virtual = 315769

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1462d2d77

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248024 ; free virtual = 315769

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1462d2d77

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248022 ; free virtual = 315768

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1462d2d77

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248022 ; free virtual = 315767

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1462d2d77

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248021 ; free virtual = 315767

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Critical Pin Optimization | Checksum: 1462d2d77

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248023 ; free virtual = 315768

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1462d2d77

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248023 ; free virtual = 315768

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1462d2d77

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248023 ; free virtual = 315768
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248023 ; free virtual = 315768
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |          11  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248023 ; free virtual = 315769
Ending Physical Synthesis Task | Checksum: 1462d2d77

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248023 ; free virtual = 315769
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248026 ; free virtual = 315772
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 248019 ; free virtual = 315765
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 247995 ; free virtual = 315742
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "resultready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b7927ac4 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "resultdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "globalreset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "globalreset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 111f40382

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245704 ; free virtual = 313455
Post Restoration Checksum: NetGraph: 958b96b5 NumContArr: 7c686ccd Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 111f40382

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245685 ; free virtual = 313436

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 111f40382

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245650 ; free virtual = 313401

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 111f40382

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245649 ; free virtual = 313400
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c05f331c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245629 ; free virtual = 313379
Phase 2 Router Initialization | Checksum: c05f331c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245628 ; free virtual = 313379

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16fcf4d93

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245530 ; free virtual = 313281

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 145e2d1be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245512 ; free virtual = 313263
Phase 4 Rip-up And Reroute | Checksum: 145e2d1be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245512 ; free virtual = 313263

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 145e2d1be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245512 ; free virtual = 313263

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 145e2d1be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245512 ; free virtual = 313263
Phase 5 Delay and Skew Optimization | Checksum: 145e2d1be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245512 ; free virtual = 313263

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 145e2d1be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245508 ; free virtual = 313259
Phase 6.1 Hold Fix Iter | Checksum: 145e2d1be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245508 ; free virtual = 313259
Phase 6 Post Hold Fix | Checksum: 145e2d1be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245508 ; free virtual = 313259

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0133064 %
  Global Horizontal Routing Utilization  = 0.0212982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 145e2d1be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245516 ; free virtual = 313267

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 145e2d1be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245515 ; free virtual = 313265

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f0e43074

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245512 ; free virtual = 313263

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: f0e43074

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245512 ; free virtual = 313262
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245541 ; free virtual = 313291

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245540 ; free virtual = 313291
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245539 ; free virtual = 313290
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245546 ; free virtual = 313298
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.953 ; gain = 0.000 ; free physical = 245564 ; free virtual = 313316
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "resultready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2820.438 ; gain = 0.000 ; free physical = 245032 ; free virtual = 312783
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 22:14:04 2022...
