
ide-cubeide-test2-idf.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004828  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c0  080049f8  080049f8  000149f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004eb8  08004eb8  00014eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  08004ec0  08004ec0  00014ec0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000008  08004ec8  08004ec8  00014ec8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000007c  20000000  08004ed0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000378  2000007c  08004f4c  0002007c  2**2
                  ALLOC
  8 ._user_heap_stack 00002004  200003f4  08004f4c  000203f4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00040f12  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00008830  00000000  00000000  00060fbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000bc8  00000000  00000000  000697f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000d90  00000000  00000000  0006a3b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0002dee8  00000000  00000000  0006b148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001e904  00000000  00000000  00099030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000fff04  00000000  00000000  000b7934  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  001b7838  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002d48  00000000  00000000  001b788c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loc    00008991  00000000  00000000  001ba5d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .stab         000000cc  00000000  00000000  001c2f68  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stabstr      000001b9  00000000  00000000  001c3034  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080049e0 	.word	0x080049e0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000080 	.word	0x20000080
 800020c:	080049e0 	.word	0x080049e0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96e 	b.w	80005b4 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468c      	mov	ip, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	f040 8083 	bne.w	8000406 <__udivmoddi4+0x116>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d947      	bls.n	8000396 <__udivmoddi4+0xa6>
 8000306:	fab2 f282 	clz	r2, r2
 800030a:	b142      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030c:	f1c2 0020 	rsb	r0, r2, #32
 8000310:	fa24 f000 	lsr.w	r0, r4, r0
 8000314:	4091      	lsls	r1, r2
 8000316:	4097      	lsls	r7, r2
 8000318:	ea40 0c01 	orr.w	ip, r0, r1
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbbc f6f8 	udiv	r6, ip, r8
 8000328:	fa1f fe87 	uxth.w	lr, r7
 800032c:	fb08 c116 	mls	r1, r8, r6, ip
 8000330:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000334:	fb06 f10e 	mul.w	r1, r6, lr
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000342:	f080 8119 	bcs.w	8000578 <__udivmoddi4+0x288>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8116 	bls.w	8000578 <__udivmoddi4+0x288>
 800034c:	3e02      	subs	r6, #2
 800034e:	443b      	add	r3, r7
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0f8 	udiv	r0, r3, r8
 8000358:	fb08 3310 	mls	r3, r8, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fe0e 	mul.w	lr, r0, lr
 8000364:	45a6      	cmp	lr, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	193c      	adds	r4, r7, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	f080 8105 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000372:	45a6      	cmp	lr, r4
 8000374:	f240 8102 	bls.w	800057c <__udivmoddi4+0x28c>
 8000378:	3802      	subs	r0, #2
 800037a:	443c      	add	r4, r7
 800037c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000380:	eba4 040e 	sub.w	r4, r4, lr
 8000384:	2600      	movs	r6, #0
 8000386:	b11d      	cbz	r5, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c5 4300 	strd	r4, r3, [r5]
 8000390:	4631      	mov	r1, r6
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	b902      	cbnz	r2, 800039a <__udivmoddi4+0xaa>
 8000398:	deff      	udf	#255	; 0xff
 800039a:	fab2 f282 	clz	r2, r2
 800039e:	2a00      	cmp	r2, #0
 80003a0:	d150      	bne.n	8000444 <__udivmoddi4+0x154>
 80003a2:	1bcb      	subs	r3, r1, r7
 80003a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a8:	fa1f f887 	uxth.w	r8, r7
 80003ac:	2601      	movs	r6, #1
 80003ae:	fbb3 fcfe 	udiv	ip, r3, lr
 80003b2:	0c21      	lsrs	r1, r4, #16
 80003b4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb08 f30c 	mul.w	r3, r8, ip
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0xe4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0xe2>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	f200 80e9 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1ac9      	subs	r1, r1, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003e0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x10c>
 80003ec:	193c      	adds	r4, r7, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x10a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80d9 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e7bf      	b.n	8000386 <__udivmoddi4+0x96>
 8000406:	428b      	cmp	r3, r1
 8000408:	d909      	bls.n	800041e <__udivmoddi4+0x12e>
 800040a:	2d00      	cmp	r5, #0
 800040c:	f000 80b1 	beq.w	8000572 <__udivmoddi4+0x282>
 8000410:	2600      	movs	r6, #0
 8000412:	e9c5 0100 	strd	r0, r1, [r5]
 8000416:	4630      	mov	r0, r6
 8000418:	4631      	mov	r1, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	fab3 f683 	clz	r6, r3
 8000422:	2e00      	cmp	r6, #0
 8000424:	d14a      	bne.n	80004bc <__udivmoddi4+0x1cc>
 8000426:	428b      	cmp	r3, r1
 8000428:	d302      	bcc.n	8000430 <__udivmoddi4+0x140>
 800042a:	4282      	cmp	r2, r0
 800042c:	f200 80b8 	bhi.w	80005a0 <__udivmoddi4+0x2b0>
 8000430:	1a84      	subs	r4, r0, r2
 8000432:	eb61 0103 	sbc.w	r1, r1, r3
 8000436:	2001      	movs	r0, #1
 8000438:	468c      	mov	ip, r1
 800043a:	2d00      	cmp	r5, #0
 800043c:	d0a8      	beq.n	8000390 <__udivmoddi4+0xa0>
 800043e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000442:	e7a5      	b.n	8000390 <__udivmoddi4+0xa0>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f603 	lsr.w	r6, r0, r3
 800044c:	4097      	lsls	r7, r2
 800044e:	fa01 f002 	lsl.w	r0, r1, r2
 8000452:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000456:	40d9      	lsrs	r1, r3
 8000458:	4330      	orrs	r0, r6
 800045a:	0c03      	lsrs	r3, r0, #16
 800045c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000460:	fa1f f887 	uxth.w	r8, r7
 8000464:	fb0e 1116 	mls	r1, lr, r6, r1
 8000468:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800046c:	fb06 f108 	mul.w	r1, r6, r8
 8000470:	4299      	cmp	r1, r3
 8000472:	fa04 f402 	lsl.w	r4, r4, r2
 8000476:	d909      	bls.n	800048c <__udivmoddi4+0x19c>
 8000478:	18fb      	adds	r3, r7, r3
 800047a:	f106 3cff 	add.w	ip, r6, #4294967295
 800047e:	f080 808d 	bcs.w	800059c <__udivmoddi4+0x2ac>
 8000482:	4299      	cmp	r1, r3
 8000484:	f240 808a 	bls.w	800059c <__udivmoddi4+0x2ac>
 8000488:	3e02      	subs	r6, #2
 800048a:	443b      	add	r3, r7
 800048c:	1a5b      	subs	r3, r3, r1
 800048e:	b281      	uxth	r1, r0
 8000490:	fbb3 f0fe 	udiv	r0, r3, lr
 8000494:	fb0e 3310 	mls	r3, lr, r0, r3
 8000498:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049c:	fb00 f308 	mul.w	r3, r0, r8
 80004a0:	428b      	cmp	r3, r1
 80004a2:	d907      	bls.n	80004b4 <__udivmoddi4+0x1c4>
 80004a4:	1879      	adds	r1, r7, r1
 80004a6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004aa:	d273      	bcs.n	8000594 <__udivmoddi4+0x2a4>
 80004ac:	428b      	cmp	r3, r1
 80004ae:	d971      	bls.n	8000594 <__udivmoddi4+0x2a4>
 80004b0:	3802      	subs	r0, #2
 80004b2:	4439      	add	r1, r7
 80004b4:	1acb      	subs	r3, r1, r3
 80004b6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ba:	e778      	b.n	80003ae <__udivmoddi4+0xbe>
 80004bc:	f1c6 0c20 	rsb	ip, r6, #32
 80004c0:	fa03 f406 	lsl.w	r4, r3, r6
 80004c4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004c8:	431c      	orrs	r4, r3
 80004ca:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ce:	fa01 f306 	lsl.w	r3, r1, r6
 80004d2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004d6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004da:	431f      	orrs	r7, r3
 80004dc:	0c3b      	lsrs	r3, r7, #16
 80004de:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e2:	fa1f f884 	uxth.w	r8, r4
 80004e6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ea:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ee:	fb09 fa08 	mul.w	sl, r9, r8
 80004f2:	458a      	cmp	sl, r1
 80004f4:	fa02 f206 	lsl.w	r2, r2, r6
 80004f8:	fa00 f306 	lsl.w	r3, r0, r6
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x220>
 80004fe:	1861      	adds	r1, r4, r1
 8000500:	f109 30ff 	add.w	r0, r9, #4294967295
 8000504:	d248      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 8000506:	458a      	cmp	sl, r1
 8000508:	d946      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800050a:	f1a9 0902 	sub.w	r9, r9, #2
 800050e:	4421      	add	r1, r4
 8000510:	eba1 010a 	sub.w	r1, r1, sl
 8000514:	b2bf      	uxth	r7, r7
 8000516:	fbb1 f0fe 	udiv	r0, r1, lr
 800051a:	fb0e 1110 	mls	r1, lr, r0, r1
 800051e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000522:	fb00 f808 	mul.w	r8, r0, r8
 8000526:	45b8      	cmp	r8, r7
 8000528:	d907      	bls.n	800053a <__udivmoddi4+0x24a>
 800052a:	19e7      	adds	r7, r4, r7
 800052c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000530:	d22e      	bcs.n	8000590 <__udivmoddi4+0x2a0>
 8000532:	45b8      	cmp	r8, r7
 8000534:	d92c      	bls.n	8000590 <__udivmoddi4+0x2a0>
 8000536:	3802      	subs	r0, #2
 8000538:	4427      	add	r7, r4
 800053a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800053e:	eba7 0708 	sub.w	r7, r7, r8
 8000542:	fba0 8902 	umull	r8, r9, r0, r2
 8000546:	454f      	cmp	r7, r9
 8000548:	46c6      	mov	lr, r8
 800054a:	4649      	mov	r1, r9
 800054c:	d31a      	bcc.n	8000584 <__udivmoddi4+0x294>
 800054e:	d017      	beq.n	8000580 <__udivmoddi4+0x290>
 8000550:	b15d      	cbz	r5, 800056a <__udivmoddi4+0x27a>
 8000552:	ebb3 020e 	subs.w	r2, r3, lr
 8000556:	eb67 0701 	sbc.w	r7, r7, r1
 800055a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800055e:	40f2      	lsrs	r2, r6
 8000560:	ea4c 0202 	orr.w	r2, ip, r2
 8000564:	40f7      	lsrs	r7, r6
 8000566:	e9c5 2700 	strd	r2, r7, [r5]
 800056a:	2600      	movs	r6, #0
 800056c:	4631      	mov	r1, r6
 800056e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e70b      	b.n	8000390 <__udivmoddi4+0xa0>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0x60>
 800057c:	4618      	mov	r0, r3
 800057e:	e6fd      	b.n	800037c <__udivmoddi4+0x8c>
 8000580:	4543      	cmp	r3, r8
 8000582:	d2e5      	bcs.n	8000550 <__udivmoddi4+0x260>
 8000584:	ebb8 0e02 	subs.w	lr, r8, r2
 8000588:	eb69 0104 	sbc.w	r1, r9, r4
 800058c:	3801      	subs	r0, #1
 800058e:	e7df      	b.n	8000550 <__udivmoddi4+0x260>
 8000590:	4608      	mov	r0, r1
 8000592:	e7d2      	b.n	800053a <__udivmoddi4+0x24a>
 8000594:	4660      	mov	r0, ip
 8000596:	e78d      	b.n	80004b4 <__udivmoddi4+0x1c4>
 8000598:	4681      	mov	r9, r0
 800059a:	e7b9      	b.n	8000510 <__udivmoddi4+0x220>
 800059c:	4666      	mov	r6, ip
 800059e:	e775      	b.n	800048c <__udivmoddi4+0x19c>
 80005a0:	4630      	mov	r0, r6
 80005a2:	e74a      	b.n	800043a <__udivmoddi4+0x14a>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	4439      	add	r1, r7
 80005aa:	e713      	b.n	80003d4 <__udivmoddi4+0xe4>
 80005ac:	3802      	subs	r0, #2
 80005ae:	443c      	add	r4, r7
 80005b0:	e724      	b.n	80003fc <__udivmoddi4+0x10c>
 80005b2:	bf00      	nop

080005b4 <__aeabi_idiv0>:
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop

080005b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80005bc:	b091      	sub	sp, #68	; 0x44
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005be:	2400      	movs	r4, #0
 80005c0:	940b      	str	r4, [sp, #44]	; 0x2c
 80005c2:	940c      	str	r4, [sp, #48]	; 0x30
 80005c4:	940d      	str	r4, [sp, #52]	; 0x34
 80005c6:	940e      	str	r4, [sp, #56]	; 0x38
 80005c8:	940f      	str	r4, [sp, #60]	; 0x3c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80005ca:	4bac      	ldr	r3, [pc, #688]	; (800087c <MX_GPIO_Init+0x2c4>)
 80005cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005ce:	f042 0210 	orr.w	r2, r2, #16
 80005d2:	631a      	str	r2, [r3, #48]	; 0x30
 80005d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005d6:	f002 0210 	and.w	r2, r2, #16
 80005da:	9200      	str	r2, [sp, #0]
 80005dc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80005de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80005e4:	631a      	str	r2, [r3, #48]	; 0x30
 80005e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005e8:	f002 0240 	and.w	r2, r2, #64	; 0x40
 80005ec:	9201      	str	r2, [sp, #4]
 80005ee:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005f2:	f042 0202 	orr.w	r2, r2, #2
 80005f6:	631a      	str	r2, [r3, #48]	; 0x30
 80005f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005fa:	f002 0202 	and.w	r2, r2, #2
 80005fe:	9202      	str	r2, [sp, #8]
 8000600:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000602:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000604:	f042 0208 	orr.w	r2, r2, #8
 8000608:	631a      	str	r2, [r3, #48]	; 0x30
 800060a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800060c:	f002 0208 	and.w	r2, r2, #8
 8000610:	9203      	str	r2, [sp, #12]
 8000612:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000614:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000616:	f042 0204 	orr.w	r2, r2, #4
 800061a:	631a      	str	r2, [r3, #48]	; 0x30
 800061c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800061e:	f002 0204 	and.w	r2, r2, #4
 8000622:	9204      	str	r2, [sp, #16]
 8000624:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000626:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000628:	f042 0201 	orr.w	r2, r2, #1
 800062c:	631a      	str	r2, [r3, #48]	; 0x30
 800062e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000630:	f002 0201 	and.w	r2, r2, #1
 8000634:	9205      	str	r2, [sp, #20]
 8000636:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000638:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800063a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800063e:	631a      	str	r2, [r3, #48]	; 0x30
 8000640:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000642:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8000646:	9206      	str	r2, [sp, #24]
 8000648:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800064a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800064c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000650:	631a      	str	r2, [r3, #48]	; 0x30
 8000652:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000654:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8000658:	9207      	str	r2, [sp, #28]
 800065a:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800065c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800065e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000662:	631a      	str	r2, [r3, #48]	; 0x30
 8000664:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000666:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 800066a:	9208      	str	r2, [sp, #32]
 800066c:	9a08      	ldr	r2, [sp, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800066e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000670:	f042 0220 	orr.w	r2, r2, #32
 8000674:	631a      	str	r2, [r3, #48]	; 0x30
 8000676:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000678:	f002 0220 	and.w	r2, r2, #32
 800067c:	9209      	str	r2, [sp, #36]	; 0x24
 800067e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000680:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000682:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000686:	631a      	str	r2, [r3, #48]	; 0x30
 8000688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800068e:	930a      	str	r3, [sp, #40]	; 0x28
 8000690:	9b0a      	ldr	r3, [sp, #40]	; 0x28

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8000692:	4622      	mov	r2, r4
 8000694:	2110      	movs	r1, #16
 8000696:	487a      	ldr	r0, [pc, #488]	; (8000880 <MX_GPIO_Init+0x2c8>)
 8000698:	f000 fdb6 	bl	8001208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED0_Pin|LED2_Pin, GPIO_PIN_RESET);
 800069c:	4622      	mov	r2, r4
 800069e:	f44f 4101 	mov.w	r1, #33024	; 0x8100
 80006a2:	4878      	ldr	r0, [pc, #480]	; (8000884 <MX_GPIO_Init+0x2cc>)
 80006a4:	f000 fdb0 	bl	8001208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80006a8:	f8df a1f8 	ldr.w	sl, [pc, #504]	; 80008a4 <MX_GPIO_Init+0x2ec>
 80006ac:	2201      	movs	r2, #1
 80006ae:	2120      	movs	r1, #32
 80006b0:	4650      	mov	r0, sl
 80006b2:	f000 fda9 	bl	8001208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, BUTTON1_Pin|BUTTON0_Pin|LCD_DISP_Pin, GPIO_PIN_RESET);
 80006b6:	4622      	mov	r2, r4
 80006b8:	f241 010c 	movw	r1, #4108	; 0x100c
 80006bc:	4872      	ldr	r0, [pc, #456]	; (8000888 <MX_GPIO_Init+0x2d0>)
 80006be:	f000 fda3 	bl	8001208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 80006c2:	4622      	mov	r2, r4
 80006c4:	2108      	movs	r1, #8
 80006c6:	4871      	ldr	r0, [pc, #452]	; (800088c <MX_GPIO_Init+0x2d4>)
 80006c8:	f000 fd9e 	bl	8001208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, DCMI_PWR_EN_Pin|LED1_Pin, GPIO_PIN_RESET);
 80006cc:	4622      	mov	r2, r4
 80006ce:	f44f 5101 	mov.w	r1, #8256	; 0x2040
 80006d2:	486f      	ldr	r0, [pc, #444]	; (8000890 <MX_GPIO_Init+0x2d8>)
 80006d4:	f000 fd98 	bl	8001208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, BUTTON2_Pin|BUTTON3_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 80006d8:	4622      	mov	r2, r4
 80006da:	21c8      	movs	r1, #200	; 0xc8
 80006dc:	486d      	ldr	r0, [pc, #436]	; (8000894 <MX_GPIO_Init+0x2dc>)
 80006de:	f000 fd93 	bl	8001208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_B0_Pin */
  GPIO_InitStruct.Pin = LCD_B0_Pin;
 80006e2:	2310      	movs	r3, #16
 80006e4:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006e6:	2502      	movs	r5, #2
 80006e8:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ea:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ec:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80006ee:	230e      	movs	r3, #14
 80006f0:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80006f2:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 80008a8 <MX_GPIO_Init+0x2f0>
 80006f6:	a90b      	add	r1, sp, #44	; 0x2c
 80006f8:	4648      	mov	r0, r9
 80006fa:	f000 fc95 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 80006fe:	2308      	movs	r3, #8
 8000700:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000702:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000704:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000706:	a90b      	add	r1, sp, #44	; 0x2c
 8000708:	4648      	mov	r0, r9
 800070a:	f000 fc8d 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_D2_Pin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 800070e:	2304      	movs	r3, #4
 8000710:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000712:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000714:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000716:	2603      	movs	r6, #3
 8000718:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800071a:	2309      	movs	r3, #9
 800071c:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 800071e:	a90b      	add	r1, sp, #44	; 0x2c
 8000720:	4648      	mov	r0, r9
 8000722:	f000 fc81 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8000726:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 800072a:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800072c:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072e:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000730:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000732:	230b      	movs	r3, #11
 8000734:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000736:	a90b      	add	r1, sp, #44	; 0x2c
 8000738:	4856      	ldr	r0, [pc, #344]	; (8000894 <MX_GPIO_Init+0x2dc>)
 800073a:	f000 fc75 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_NBL1_Pin FMC_NBL0_Pin FMC_D5_Pin FMC_D6_Pin
                           FMC_D8_Pin FMC_D11_Pin FMC_D4_Pin FMC_D7_Pin
                           FMC_D9_Pin FMC_D12_Pin FMC_D10_Pin */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 800073e:	f64f 7383 	movw	r3, #65411	; 0xff83
 8000742:	930b      	str	r3, [sp, #44]	; 0x2c
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000744:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000746:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000748:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800074a:	f04f 080c 	mov.w	r8, #12
 800074e:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000752:	a90b      	add	r1, sp, #44	; 0x2c
 8000754:	4648      	mov	r0, r9
 8000756:	f000 fc67 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_SCL_D15_Pin ARDUINO_SDA_D14_Pin */
  GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 800075a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800075e:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000760:	2312      	movs	r3, #18
 8000762:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000764:	2701      	movs	r7, #1
 8000766:	970d      	str	r7, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000768:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800076a:	2304      	movs	r3, #4
 800076c:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800076e:	a90b      	add	r1, sp, #44	; 0x2c
 8000770:	4843      	ldr	r0, [pc, #268]	; (8000880 <MX_GPIO_Init+0x2c8>)
 8000772:	f000 fc59 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8000776:	f643 4323 	movw	r3, #15395	; 0x3c23
 800077a:	930b      	str	r3, [sp, #44]	; 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800077c:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077e:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000780:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000782:	f04f 0b0a 	mov.w	fp, #10
 8000786:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800078a:	a90b      	add	r1, sp, #44	; 0x2c
 800078c:	483c      	ldr	r0, [pc, #240]	; (8000880 <MX_GPIO_Init+0x2c8>)
 800078e:	f000 fc4b 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 8000792:	2310      	movs	r3, #16
 8000794:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000796:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000798:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800079a:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 800079c:	a90b      	add	r1, sp, #44	; 0x2c
 800079e:	4838      	ldr	r0, [pc, #224]	; (8000880 <MX_GPIO_Init+0x2c8>)
 80007a0:	f000 fc42 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPDIF_RX0_Pin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 80007a4:	2380      	movs	r3, #128	; 0x80
 80007a6:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007a8:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007aa:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ac:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 80007ae:	2308      	movs	r3, #8
 80007b0:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 80007b2:	a90b      	add	r1, sp, #44	; 0x2c
 80007b4:	4650      	mov	r0, sl
 80007b6:	f000 fc37 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDMMC_CK_Pin SDMMC_D3_Pin SDMMC_D2_Pin PC9
                           PC8 */
  GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 80007ba:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80007be:	930b      	str	r3, [sp, #44]	; 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c0:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c2:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007c4:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80007c6:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007ca:	a90b      	add	r1, sp, #44	; 0x2c
 80007cc:	4832      	ldr	r0, [pc, #200]	; (8000898 <MX_GPIO_Init+0x2e0>)
 80007ce:	f000 fc2b 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED0_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED2_Pin;
 80007d2:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80007d6:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d8:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007da:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007dc:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007de:	a90b      	add	r1, sp, #44	; 0x2c
 80007e0:	4828      	ldr	r0, [pc, #160]	; (8000884 <MX_GPIO_Init+0x2cc>)
 80007e2:	f000 fc21 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D6_Pin DCMI_D7_Pin */
  GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 80007e6:	2360      	movs	r3, #96	; 0x60
 80007e8:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ea:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ec:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ee:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80007f0:	230d      	movs	r3, #13
 80007f2:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007f4:	a90b      	add	r1, sp, #44	; 0x2c
 80007f6:	4648      	mov	r0, r9
 80007f8:	f000 fc16 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_NCS_Pin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 80007fc:	2340      	movs	r3, #64	; 0x40
 80007fe:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000800:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000802:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000804:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000806:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 800080a:	a90b      	add	r1, sp, #44	; 0x2c
 800080c:	481c      	ldr	r0, [pc, #112]	; (8000880 <MX_GPIO_Init+0x2c8>)
 800080e:	f000 fc0b 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_SDNCAS_Pin FMC_SDCLK_Pin FMC_A11_Pin FMC_A10_Pin
                           FMC_BA1_Pin FMC_BA0_Pin */
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8000812:	f248 1333 	movw	r3, #33075	; 0x8133
 8000816:	930b      	str	r3, [sp, #44]	; 0x2c
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000818:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081a:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800081c:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800081e:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000822:	a90b      	add	r1, sp, #44	; 0x2c
 8000824:	481b      	ldr	r0, [pc, #108]	; (8000894 <MX_GPIO_Init+0x2dc>)
 8000826:	f000 fbff 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_B1_Pin LCD_B2_Pin LCD_B3_Pin LCD_G4_Pin
                           LCD_G1_Pin LCD_G3_Pin LCD_G0_Pin LCD_G2_Pin
                           LCD_R7_Pin LCD_R5_Pin LCD_R6_Pin LCD_R4_Pin
                           LCD_R3_Pin LCD_R1_Pin LCD_R2_Pin */
  GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 800082a:	f64e 73ff 	movw	r3, #61439	; 0xefff
 800082e:	930b      	str	r3, [sp, #44]	; 0x2c
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000830:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000832:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000834:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000836:	230e      	movs	r3, #14
 8000838:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800083a:	a90b      	add	r1, sp, #44	; 0x2c
 800083c:	4817      	ldr	r0, [pc, #92]	; (800089c <MX_GPIO_Init+0x2e4>)
 800083e:	f000 fbf3 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8000842:	f44f 5980 	mov.w	r9, #4096	; 0x1000
 8000846:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800084a:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084c:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800084e:	a90b      	add	r1, sp, #44	; 0x2c
 8000850:	4812      	ldr	r0, [pc, #72]	; (800089c <MX_GPIO_Init+0x2e4>)
 8000852:	f000 fbe9 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8000856:	2340      	movs	r3, #64	; 0x40
 8000858:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800085a:	4b11      	ldr	r3, [pc, #68]	; (80008a0 <MX_GPIO_Init+0x2e8>)
 800085c:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085e:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8000860:	a90b      	add	r1, sp, #44	; 0x2c
 8000862:	4650      	mov	r0, sl
 8000864:	f000 fbe0 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_D2_Pin FMC_D3_Pin FMC_D1_Pin FMC_D15_Pin
                           FMC_D0_Pin FMC_D14_Pin FMC_D13_Pin */
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8000868:	f24c 7303 	movw	r3, #50947	; 0xc703
 800086c:	930b      	str	r3, [sp, #44]	; 0x2c
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086e:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000870:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000872:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000874:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
 8000878:	e018      	b.n	80008ac <MX_GPIO_Init+0x2f4>
 800087a:	bf00      	nop
 800087c:	40023800 	.word	0x40023800
 8000880:	40020400 	.word	0x40020400
 8000884:	40020000 	.word	0x40020000
 8000888:	40022000 	.word	0x40022000
 800088c:	40022800 	.word	0x40022800
 8000890:	40021c00 	.word	0x40021c00
 8000894:	40021800 	.word	0x40021800
 8000898:	40020800 	.word	0x40020800
 800089c:	40022400 	.word	0x40022400
 80008a0:	10120000 	.word	0x10120000
 80008a4:	40020c00 	.word	0x40020c00
 80008a8:	40021000 	.word	0x40021000
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008ac:	a90b      	add	r1, sp, #44	; 0x2c
 80008ae:	4650      	mov	r0, sl
 80008b0:	f000 fbba 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin OTG_FS_ID_Pin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 80008b4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80008b8:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ba:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008bc:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008be:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80008c0:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008c4:	a90b      	add	r1, sp, #44	; 0x2c
 80008c6:	48a2      	ldr	r0, [pc, #648]	; (8000b50 <MX_GPIO_Init+0x598>)
 80008c8:	f000 fbae 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI2_MCLKA_Pin SAI2_SCKA_Pin SAI2_FSA_Pin SAI2_SDA_Pin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 80008cc:	23f0      	movs	r3, #240	; 0xf0
 80008ce:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d0:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d4:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80008d6:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80008da:	a90b      	add	r1, sp, #44	; 0x2c
 80008dc:	489d      	ldr	r0, [pc, #628]	; (8000b54 <MX_GPIO_Init+0x59c>)
 80008de:	f000 fba3 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_DE_Pin LCD_B7_Pin LCD_B6_Pin LCD_B5_Pin
                           LCD_G6_Pin LCD_G7_Pin LCD_G5_Pin */
  GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 80008e2:	23f7      	movs	r3, #247	; 0xf7
 80008e4:	930b      	str	r3, [sp, #44]	; 0x2c
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e6:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e8:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ea:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80008ec:	220e      	movs	r2, #14
 80008ee:	920f      	str	r2, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80008f0:	a90b      	add	r1, sp, #44	; 0x2c
 80008f2:	4899      	ldr	r0, [pc, #612]	; (8000b58 <MX_GPIO_Init+0x5a0>)
 80008f4:	f000 fb98 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_B4_Pin */
  GPIO_InitStruct.Pin = LCD_B4_Pin;
 80008f8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008fc:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000900:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000902:	2209      	movs	r2, #9
 8000904:	920f      	str	r2, [sp, #60]	; 0x3c
  HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8000906:	a90b      	add	r1, sp, #44	; 0x2c
 8000908:	4894      	ldr	r0, [pc, #592]	; (8000b5c <MX_GPIO_Init+0x5a4>)
 800090a:	f000 fb8d 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : SAI2_SDB_Pin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 800090e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000912:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000914:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000916:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000918:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800091a:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 800091e:	a90b      	add	r1, sp, #44	; 0x2c
 8000920:	488e      	ldr	r0, [pc, #568]	; (8000b5c <MX_GPIO_Init+0x5a4>)
 8000922:	f000 fb81 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000926:	2320      	movs	r3, #32
 8000928:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800092a:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092e:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000930:	a90b      	add	r1, sp, #44	; 0x2c
 8000932:	4650      	mov	r0, sl
 8000934:	f000 fb78 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_D5_Pin */
  GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8000938:	2208      	movs	r2, #8
 800093a:	920b      	str	r2, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800093c:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093e:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000940:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000942:	220d      	movs	r2, #13
 8000944:	920f      	str	r2, [sp, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8000946:	a90b      	add	r1, sp, #44	; 0x2c
 8000948:	4650      	mov	r0, sl
 800094a:	f000 fb6d 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON0_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON0_Pin|LCD_DISP_Pin;
 800094e:	f241 030c 	movw	r3, #4108	; 0x100c
 8000952:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000954:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000956:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000958:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800095a:	a90b      	add	r1, sp, #44	; 0x2c
 800095c:	487d      	ldr	r0, [pc, #500]	; (8000b54 <MX_GPIO_Init+0x59c>)
 800095e:	f000 fb63 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8000962:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000966:	920b      	str	r2, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000968:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096a:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 800096c:	a90b      	add	r1, sp, #44	; 0x2c
 800096e:	487c      	ldr	r0, [pc, #496]	; (8000b60 <MX_GPIO_Init+0x5a8>)
 8000970:	f000 fb5a 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_A0_Pin FMC_A1_Pin FMC_A2_Pin FMC_A3_Pin
                           FMC_A4_Pin FMC_A5_Pin FMC_A6_Pin FMC_A9_Pin
                           FMC_A7_Pin FMC_A8_Pin FMC_SDNRAS_Pin */
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8000974:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8000978:	930b      	str	r3, [sp, #44]	; 0x2c
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097a:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800097e:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000980:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000984:	a90b      	add	r1, sp, #44	; 0x2c
 8000986:	4877      	ldr	r0, [pc, #476]	; (8000b64 <MX_GPIO_Init+0x5ac>)
 8000988:	f000 fb4e 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_HSYNC_Pin LCD_VSYNC_Pin LCD_R0_Pin LCD_CLK_Pin */
  GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 800098c:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8000990:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000992:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000994:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000996:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000998:	220e      	movs	r2, #14
 800099a:	920f      	str	r2, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800099c:	a90b      	add	r1, sp, #44	; 0x2c
 800099e:	486d      	ldr	r0, [pc, #436]	; (8000b54 <MX_GPIO_Init+0x59c>)
 80009a0:	f000 fb42 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 80009a4:	2208      	movs	r2, #8
 80009a6:	920b      	str	r2, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a8:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009aa:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ac:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 80009ae:	a90b      	add	r1, sp, #44	; 0x2c
 80009b0:	4869      	ldr	r0, [pc, #420]	; (8000b58 <MX_GPIO_Init+0x5a0>)
 80009b2:	f000 fb39 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_VSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 80009b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009ba:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009bc:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009be:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c0:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80009c2:	220d      	movs	r2, #13
 80009c4:	920f      	str	r2, [sp, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 80009c6:	a90b      	add	r1, sp, #44	; 0x2c
 80009c8:	4864      	ldr	r0, [pc, #400]	; (8000b5c <MX_GPIO_Init+0x5a4>)
 80009ca:	f000 fb2d 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80009ce:	2210      	movs	r2, #16
 80009d0:	920b      	str	r2, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009d2:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d4:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009d6:	a90b      	add	r1, sp, #44	; 0x2c
 80009d8:	4650      	mov	r0, sl
 80009da:	f000 fb25 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC_D0_Pin */
  GPIO_InitStruct.Pin = SDMMC_D0_Pin;
 80009de:	2204      	movs	r2, #4
 80009e0:	920b      	str	r2, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e2:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e4:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009e6:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80009e8:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(SDMMC_D0_GPIO_Port, &GPIO_InitStruct);
 80009ec:	a90b      	add	r1, sp, #44	; 0x2c
 80009ee:	4650      	mov	r0, sl
 80009f0:	f000 fb1a 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 80009f4:	f248 0304 	movw	r3, #32772	; 0x8004
 80009f8:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009fa:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fc:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80009fe:	a90b      	add	r1, sp, #44	; 0x2c
 8000a00:	4859      	ldr	r0, [pc, #356]	; (8000b68 <MX_GPIO_Init+0x5b0>)
 8000a02:	f000 fb11 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_SCK_D13_Pin */
  GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8000a06:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a08:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0a:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a0c:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a0e:	f04f 0905 	mov.w	r9, #5
 8000a12:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8000a16:	a90b      	add	r1, sp, #44	; 0x2c
 8000a18:	484e      	ldr	r0, [pc, #312]	; (8000b54 <MX_GPIO_Init+0x59c>)
 8000a1a:	f000 fb05 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_PWR_EN_Pin LED1_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin|LED1_Pin;
 8000a1e:	f44f 5301 	mov.w	r3, #8256	; 0x2040
 8000a22:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a24:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a26:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a28:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000a2a:	a90b      	add	r1, sp, #44	; 0x2c
 8000a2c:	484e      	ldr	r0, [pc, #312]	; (8000b68 <MX_GPIO_Init+0x5b0>)
 8000a2e:	f000 fafb 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D4_Pin DCMI_D3_Pin DCMI_D0_Pin DCMI_D2_Pin
                           DCMI_D1_Pin */
  GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8000a32:	f44f 43bc 	mov.w	r3, #24064	; 0x5e00
 8000a36:	930b      	str	r3, [sp, #44]	; 0x2c
                          |DCMI_D1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a38:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3a:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a3c:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000a3e:	220d      	movs	r2, #13
 8000a40:	920f      	str	r2, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000a42:	a90b      	add	r1, sp, #44	; 0x2c
 8000a44:	4848      	ldr	r0, [pc, #288]	; (8000b68 <MX_GPIO_Init+0x5b0>)
 8000a46:	f000 faef 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_CS_D5_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8000a4a:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a4c:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4e:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a50:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000a52:	950f      	str	r5, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8000a54:	a90b      	add	r1, sp, #44	; 0x2c
 8000a56:	483f      	ldr	r0, [pc, #252]	; (8000b54 <MX_GPIO_Init+0x59c>)
 8000a58:	f000 fae6 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8000a5c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a60:	920b      	str	r2, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a62:	4b42      	ldr	r3, [pc, #264]	; (8000b6c <MX_GPIO_Init+0x5b4>)
 8000a64:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8000a68:	a90b      	add	r1, sp, #44	; 0x2c
 8000a6a:	483a      	ldr	r0, [pc, #232]	; (8000b54 <MX_GPIO_Init+0x59c>)
 8000a6c:	f000 fadc 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_RX_D0_Pin ARDUINO_TX_D1_Pin */
  GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8000a70:	23c0      	movs	r3, #192	; 0xc0
 8000a72:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a74:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a76:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a78:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000a7a:	2308      	movs	r3, #8
 8000a7c:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a7e:	a90b      	add	r1, sp, #44	; 0x2c
 8000a80:	4837      	ldr	r0, [pc, #220]	; (8000b60 <MX_GPIO_Init+0x5a8>)
 8000a82:	f000 fad1 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8000a86:	2310      	movs	r3, #16
 8000a88:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a8a:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8c:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a8e:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000a90:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8000a94:	a90b      	add	r1, sp, #44	; 0x2c
 8000a96:	4834      	ldr	r0, [pc, #208]	; (8000b68 <MX_GPIO_Init+0x5b0>)
 8000a98:	f000 fac6 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_SDNME_Pin FMC_SDNE0_Pin */
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8000a9c:	2328      	movs	r3, #40	; 0x28
 8000a9e:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa0:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa2:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aa4:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000aa6:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000aaa:	a90b      	add	r1, sp, #44	; 0x2c
 8000aac:	482e      	ldr	r0, [pc, #184]	; (8000b68 <MX_GPIO_Init+0x5b0>)
 8000aae:	f000 fabb 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON2_Pin BUTTON3_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = BUTTON2_Pin|BUTTON3_Pin|EXT_RST_Pin;
 8000ab2:	23c8      	movs	r3, #200	; 0xc8
 8000ab4:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab6:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab8:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aba:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000abc:	a90b      	add	r1, sp, #44	; 0x2c
 8000abe:	4827      	ldr	r0, [pc, #156]	; (8000b5c <MX_GPIO_Init+0x5a4>)
 8000ac0:	f000 fab2 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_A4_Pin ARDUINO_A5_Pin ARDUINO_A1_Pin ARDUINO_A2_Pin
                           ARDUINO_A3_Pin */
  GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8000ac4:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8000ac8:	930b      	str	r3, [sp, #44]	; 0x2c
                          |ARDUINO_A3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000aca:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ace:	a90b      	add	r1, sp, #44	; 0x2c
 8000ad0:	4824      	ldr	r0, [pc, #144]	; (8000b64 <MX_GPIO_Init+0x5ac>)
 8000ad2:	f000 faa9 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : FMC_SDCKE0_Pin */
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8000ad6:	2308      	movs	r3, #8
 8000ad8:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ada:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000adc:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ade:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000ae0:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8000ae4:	a90b      	add	r1, sp, #44	; 0x2c
 8000ae6:	481e      	ldr	r0, [pc, #120]	; (8000b60 <MX_GPIO_Init+0x5a8>)
 8000ae8:	f000 fa9e 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8000aec:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af0:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af2:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000af4:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000af6:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000afa:	a90b      	add	r1, sp, #44	; 0x2c
 8000afc:	4818      	ldr	r0, [pc, #96]	; (8000b60 <MX_GPIO_Init+0x5a8>)
 8000afe:	f000 fa93 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000b02:	2332      	movs	r3, #50	; 0x32
 8000b04:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b06:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b08:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b0a:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b0c:	230b      	movs	r3, #11
 8000b0e:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b10:	a90b      	add	r1, sp, #44	; 0x2c
 8000b12:	4813      	ldr	r0, [pc, #76]	; (8000b60 <MX_GPIO_Init+0x5a8>)
 8000b14:	f000 fa88 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000b18:	2304      	movs	r3, #4
 8000b1a:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1c:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1e:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b20:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000b22:	2309      	movs	r3, #9
 8000b24:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b26:	a90b      	add	r1, sp, #44	; 0x2c
 8000b28:	4811      	ldr	r0, [pc, #68]	; (8000b70 <MX_GPIO_Init+0x5b8>)
 8000b2a:	f000 fa7d 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_D1_Pin QSPI_D3_Pin QSPI_D0_Pin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8000b2e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000b32:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b34:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b36:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b38:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000b3a:	2309      	movs	r3, #9
 8000b3c:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b3e:	a90b      	add	r1, sp, #44	; 0x2c
 8000b40:	4650      	mov	r0, sl
 8000b42:	f000 fa71 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8000b46:	2304      	movs	r3, #4
 8000b48:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b4a:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4c:	940d      	str	r4, [sp, #52]	; 0x34
 8000b4e:	e011      	b.n	8000b74 <MX_GPIO_Init+0x5bc>
 8000b50:	40020000 	.word	0x40020000
 8000b54:	40022000 	.word	0x40022000
 8000b58:	40022800 	.word	0x40022800
 8000b5c:	40021800 	.word	0x40021800
 8000b60:	40020800 	.word	0x40020800
 8000b64:	40021400 	.word	0x40021400
 8000b68:	40021c00 	.word	0x40021c00
 8000b6c:	10120000 	.word	0x10120000
 8000b70:	40020400 	.word	0x40020400
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8000b74:	a90b      	add	r1, sp, #44	; 0x2c
 8000b76:	4823      	ldr	r0, [pc, #140]	; (8000c04 <MX_GPIO_Init+0x64c>)
 8000b78:	f000 fa56 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000b7c:	2386      	movs	r3, #134	; 0x86
 8000b7e:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b80:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b82:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b84:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b86:	230b      	movs	r3, #11
 8000b88:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b8a:	a90b      	add	r1, sp, #44	; 0x2c
 8000b8c:	481e      	ldr	r0, [pc, #120]	; (8000c08 <MX_GPIO_Init+0x650>)
 8000b8e:	f000 fa4b 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_A0_Pin */
  GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8000b92:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b94:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b96:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8000b98:	a90b      	add	r1, sp, #44	; 0x2c
 8000b9a:	481b      	ldr	r0, [pc, #108]	; (8000c08 <MX_GPIO_Init+0x650>)
 8000b9c:	f000 fa44 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_HSYNC_Pin PA6 */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8000ba0:	2350      	movs	r3, #80	; 0x50
 8000ba2:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba4:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba6:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba8:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000baa:	230d      	movs	r3, #13
 8000bac:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bae:	a90b      	add	r1, sp, #44	; 0x2c
 8000bb0:	4815      	ldr	r0, [pc, #84]	; (8000c08 <MX_GPIO_Init+0x650>)
 8000bb2:	f000 fa39 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_SCL_Pin LCD_SDA_Pin */
  GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8000bb6:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000bba:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bbc:	2312      	movs	r3, #18
 8000bbe:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bc0:	970d      	str	r7, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc2:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000bc4:	2304      	movs	r3, #4
 8000bc6:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000bc8:	a90b      	add	r1, sp, #44	; 0x2c
 8000bca:	4810      	ldr	r0, [pc, #64]	; (8000c0c <MX_GPIO_Init+0x654>)
 8000bcc:	f000 fa2c 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8000bd0:	2328      	movs	r3, #40	; 0x28
 8000bd2:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd4:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd6:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bd8:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000bda:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bde:	a90b      	add	r1, sp, #44	; 0x2c
 8000be0:	4809      	ldr	r0, [pc, #36]	; (8000c08 <MX_GPIO_Init+0x650>)
 8000be2:	f000 fa21 	bl	8001028 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_MISO_D12_Pin ARDUINO_MOSI_PWM_D11_Pin */
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8000be6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000bea:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bec:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bee:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf0:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000bf2:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bf6:	a90b      	add	r1, sp, #44	; 0x2c
 8000bf8:	4805      	ldr	r0, [pc, #20]	; (8000c10 <MX_GPIO_Init+0x658>)
 8000bfa:	f000 fa15 	bl	8001028 <HAL_GPIO_Init>

}
 8000bfe:	b011      	add	sp, #68	; 0x44
 8000c00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c04:	40021800 	.word	0x40021800
 8000c08:	40020000 	.word	0x40020000
 8000c0c:	40021c00 	.word	0x40021c00
 8000c10:	40020400 	.word	0x40020400

08000c14 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c14:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c16:	e7fe      	b.n	8000c16 <Error_Handler+0x2>

08000c18 <MX_USART1_UART_Init>:
{
 8000c18:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8000c1a:	480b      	ldr	r0, [pc, #44]	; (8000c48 <MX_USART1_UART_Init+0x30>)
 8000c1c:	4b0b      	ldr	r3, [pc, #44]	; (8000c4c <MX_USART1_UART_Init+0x34>)
 8000c1e:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8000c20:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000c24:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c26:	2300      	movs	r3, #0
 8000c28:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c2a:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c2c:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c2e:	220c      	movs	r2, #12
 8000c30:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c32:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c34:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c36:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c38:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c3a:	f001 fcd0 	bl	80025de <HAL_UART_Init>
 8000c3e:	b900      	cbnz	r0, 8000c42 <MX_USART1_UART_Init+0x2a>
}
 8000c40:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000c42:	f7ff ffe7 	bl	8000c14 <Error_Handler>
 8000c46:	bf00      	nop
 8000c48:	20000360 	.word	0x20000360
 8000c4c:	40011000 	.word	0x40011000

08000c50 <SystemClock_Config>:
{
 8000c50:	b510      	push	{r4, lr}
 8000c52:	b0b4      	sub	sp, #208	; 0xd0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c54:	2230      	movs	r2, #48	; 0x30
 8000c56:	2100      	movs	r1, #0
 8000c58:	a828      	add	r0, sp, #160	; 0xa0
 8000c5a:	f002 fcd9 	bl	8003610 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c5e:	2400      	movs	r4, #0
 8000c60:	9423      	str	r4, [sp, #140]	; 0x8c
 8000c62:	9424      	str	r4, [sp, #144]	; 0x90
 8000c64:	9425      	str	r4, [sp, #148]	; 0x94
 8000c66:	9426      	str	r4, [sp, #152]	; 0x98
 8000c68:	9427      	str	r4, [sp, #156]	; 0x9c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c6a:	2284      	movs	r2, #132	; 0x84
 8000c6c:	4621      	mov	r1, r4
 8000c6e:	a802      	add	r0, sp, #8
 8000c70:	f002 fcce 	bl	8003610 <memset>
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c74:	4b24      	ldr	r3, [pc, #144]	; (8000d08 <SystemClock_Config+0xb8>)
 8000c76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c78:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000c7c:	641a      	str	r2, [r3, #64]	; 0x40
 8000c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c84:	9300      	str	r3, [sp, #0]
 8000c86:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000c88:	4a20      	ldr	r2, [pc, #128]	; (8000d0c <SystemClock_Config+0xbc>)
 8000c8a:	6813      	ldr	r3, [r2, #0]
 8000c8c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000c90:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c94:	6013      	str	r3, [r2, #0]
 8000c96:	6813      	ldr	r3, [r2, #0]
 8000c98:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c9c:	9301      	str	r3, [sp, #4]
 8000c9e:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ca0:	2302      	movs	r3, #2
 8000ca2:	9328      	str	r3, [sp, #160]	; 0xa0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	922b      	str	r2, [sp, #172]	; 0xac
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ca8:	2210      	movs	r2, #16
 8000caa:	922c      	str	r2, [sp, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cac:	932e      	str	r3, [sp, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000cae:	942f      	str	r4, [sp, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 10;
 8000cb0:	220a      	movs	r2, #10
 8000cb2:	9230      	str	r2, [sp, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 210;
 8000cb4:	22d2      	movs	r2, #210	; 0xd2
 8000cb6:	9231      	str	r2, [sp, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000cb8:	9332      	str	r3, [sp, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000cba:	9333      	str	r3, [sp, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cbc:	a828      	add	r0, sp, #160	; 0xa0
 8000cbe:	f000 faa9 	bl	8001214 <HAL_RCC_OscConfig>
 8000cc2:	b9d0      	cbnz	r0, 8000cfa <SystemClock_Config+0xaa>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cc4:	230f      	movs	r3, #15
 8000cc6:	9323      	str	r3, [sp, #140]	; 0x8c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cc8:	2302      	movs	r3, #2
 8000cca:	9324      	str	r3, [sp, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	9325      	str	r3, [sp, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000cd0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000cd4:	9326      	str	r3, [sp, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000cd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cda:	9327      	str	r3, [sp, #156]	; 0x9c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000cdc:	2105      	movs	r1, #5
 8000cde:	a823      	add	r0, sp, #140	; 0x8c
 8000ce0:	f000 fd02 	bl	80016e8 <HAL_RCC_ClockConfig>
 8000ce4:	b958      	cbnz	r0, 8000cfe <SystemClock_Config+0xae>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000ce6:	2340      	movs	r3, #64	; 0x40
 8000ce8:	9302      	str	r3, [sp, #8]
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000cea:	2300      	movs	r3, #0
 8000cec:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000cee:	a802      	add	r0, sp, #8
 8000cf0:	f000 fdd6 	bl	80018a0 <HAL_RCCEx_PeriphCLKConfig>
 8000cf4:	b928      	cbnz	r0, 8000d02 <SystemClock_Config+0xb2>
}
 8000cf6:	b034      	add	sp, #208	; 0xd0
 8000cf8:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000cfa:	f7ff ff8b 	bl	8000c14 <Error_Handler>
    Error_Handler();
 8000cfe:	f7ff ff89 	bl	8000c14 <Error_Handler>
    Error_Handler();
 8000d02:	f7ff ff87 	bl	8000c14 <Error_Handler>
 8000d06:	bf00      	nop
 8000d08:	40023800 	.word	0x40023800
 8000d0c:	40007000 	.word	0x40007000

08000d10 <main>:
{
 8000d10:	b508      	push	{r3, lr}
  HAL_Init();
 8000d12:	f000 f8c1 	bl	8000e98 <HAL_Init>
  SystemClock_Config();
 8000d16:	f7ff ff9b 	bl	8000c50 <SystemClock_Config>
  MX_GPIO_Init();
 8000d1a:	f7ff fc4d 	bl	80005b8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000d1e:	f7ff ff7b 	bl	8000c18 <MX_USART1_UART_Init>
  XF_initialize(20);
 8000d22:	2014      	movs	r0, #20
 8000d24:	f002 fb66 	bl	80033f4 <XF_initialize>
  Factory_initialize();
 8000d28:	f001 fd8e 	bl	8002848 <Factory_initialize>
  Factory_build();
 8000d2c:	f001 fda6 	bl	800287c <Factory_build>
	  XF_execOnce();
 8000d30:	f002 fb74 	bl	800341c <XF_execOnce>
  while (1)
 8000d34:	e7fc      	b.n	8000d30 <main+0x20>
	...

08000d38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d38:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d3a:	4b0a      	ldr	r3, [pc, #40]	; (8000d64 <HAL_MspInit+0x2c>)
 8000d3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d3e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000d42:	641a      	str	r2, [r3, #64]	; 0x40
 8000d44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d46:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8000d4a:	9200      	str	r2, [sp, #0]
 8000d4c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000d50:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000d54:	645a      	str	r2, [r3, #68]	; 0x44
 8000d56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d5c:	9301      	str	r3, [sp, #4]
 8000d5e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d60:	b002      	add	sp, #8
 8000d62:	4770      	bx	lr
 8000d64:	40023800 	.word	0x40023800

08000d68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d68:	b570      	push	{r4, r5, r6, lr}
 8000d6a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	9303      	str	r3, [sp, #12]
 8000d70:	9304      	str	r3, [sp, #16]
 8000d72:	9305      	str	r3, [sp, #20]
 8000d74:	9306      	str	r3, [sp, #24]
 8000d76:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 8000d78:	6802      	ldr	r2, [r0, #0]
 8000d7a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000d7e:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d001      	beq.n	8000d8a <HAL_UART_MspInit+0x22>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000d86:	b008      	add	sp, #32
 8000d88:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d8a:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 8000d8e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000d90:	f042 0210 	orr.w	r2, r2, #16
 8000d94:	645a      	str	r2, [r3, #68]	; 0x44
 8000d96:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000d98:	f002 0210 	and.w	r2, r2, #16
 8000d9c:	9200      	str	r2, [sp, #0]
 8000d9e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000da0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000da2:	f042 0202 	orr.w	r2, r2, #2
 8000da6:	631a      	str	r2, [r3, #48]	; 0x30
 8000da8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000daa:	f002 0202 	and.w	r2, r2, #2
 8000dae:	9201      	str	r2, [sp, #4]
 8000db0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000db4:	f042 0201 	orr.w	r2, r2, #1
 8000db8:	631a      	str	r2, [r3, #48]	; 0x30
 8000dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dbc:	f003 0301 	and.w	r3, r3, #1
 8000dc0:	9302      	str	r3, [sp, #8]
 8000dc2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000dc4:	2380      	movs	r3, #128	; 0x80
 8000dc6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc8:	2602      	movs	r6, #2
 8000dca:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dcc:	2400      	movs	r4, #0
 8000dce:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd0:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000dd2:	2507      	movs	r5, #7
 8000dd4:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000dd6:	a903      	add	r1, sp, #12
 8000dd8:	4807      	ldr	r0, [pc, #28]	; (8000df8 <HAL_UART_MspInit+0x90>)
 8000dda:	f000 f925 	bl	8001028 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8000dde:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000de2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de4:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de6:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de8:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000dea:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8000dec:	a903      	add	r1, sp, #12
 8000dee:	4803      	ldr	r0, [pc, #12]	; (8000dfc <HAL_UART_MspInit+0x94>)
 8000df0:	f000 f91a 	bl	8001028 <HAL_GPIO_Init>
}
 8000df4:	e7c7      	b.n	8000d86 <HAL_UART_MspInit+0x1e>
 8000df6:	bf00      	nop
 8000df8:	40020400 	.word	0x40020400
 8000dfc:	40020000 	.word	0x40020000

08000e00 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e00:	e7fe      	b.n	8000e00 <NMI_Handler>

08000e02 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e02:	e7fe      	b.n	8000e02 <HardFault_Handler>

08000e04 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e04:	e7fe      	b.n	8000e04 <MemManage_Handler>

08000e06 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e06:	e7fe      	b.n	8000e06 <BusFault_Handler>

08000e08 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e08:	e7fe      	b.n	8000e08 <UsageFault_Handler>

08000e0a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e0a:	4770      	bx	lr

08000e0c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e0c:	4770      	bx	lr

08000e0e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e0e:	4770      	bx	lr

08000e10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e10:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e12:	f000 f84d 	bl	8000eb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  // SysTick handler gets called every millisecond (is given by code
  // generated by STM32CubeMX). Check which interval is needed by the
  // XF (typically slower) and call XF_tick() accordingly.
  if ((HAL_GetTick() % XF_tickIntervalInMilliseconds()) == 0)
 8000e16:	f000 f857 	bl	8000ec8 <HAL_GetTick>
 8000e1a:	4604      	mov	r4, r0
 8000e1c:	f002 f90e 	bl	800303c <XF_tickIntervalInMilliseconds>
 8000e20:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e24:	fb00 4013 	mls	r0, r0, r3, r4
 8000e28:	b100      	cbz	r0, 8000e2c <SysTick_Handler+0x1c>
  {
      XF_tick();
  }

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e2a:	bd10      	pop	{r4, pc}
      XF_tick();
 8000e2c:	f002 f8f2 	bl	8003014 <XF_tick>
}
 8000e30:	e7fb      	b.n	8000e2a <SysTick_Handler+0x1a>
	...

08000e34 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e34:	4b05      	ldr	r3, [pc, #20]	; (8000e4c <SystemInit+0x18>)
 8000e36:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000e3a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000e3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000e42:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e46:	609a      	str	r2, [r3, #8]
#endif
}
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	e000ed00 	.word	0xe000ed00

08000e50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e50:	b510      	push	{r4, lr}
 8000e52:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e54:	4b0e      	ldr	r3, [pc, #56]	; (8000e90 <HAL_InitTick+0x40>)
 8000e56:	7818      	ldrb	r0, [r3, #0]
 8000e58:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e5c:	fbb3 f3f0 	udiv	r3, r3, r0
 8000e60:	4a0c      	ldr	r2, [pc, #48]	; (8000e94 <HAL_InitTick+0x44>)
 8000e62:	6810      	ldr	r0, [r2, #0]
 8000e64:	fbb0 f0f3 	udiv	r0, r0, r3
 8000e68:	f000 f878 	bl	8000f5c <HAL_SYSTICK_Config>
 8000e6c:	b968      	cbnz	r0, 8000e8a <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e6e:	2c0f      	cmp	r4, #15
 8000e70:	d901      	bls.n	8000e76 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000e72:	2001      	movs	r0, #1
 8000e74:	e00a      	b.n	8000e8c <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e76:	2200      	movs	r2, #0
 8000e78:	4621      	mov	r1, r4
 8000e7a:	f04f 30ff 	mov.w	r0, #4294967295
 8000e7e:	f000 f83b 	bl	8000ef8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e82:	4b03      	ldr	r3, [pc, #12]	; (8000e90 <HAL_InitTick+0x40>)
 8000e84:	605c      	str	r4, [r3, #4]
  }

  /* Return function status */
  return HAL_OK;
 8000e86:	2000      	movs	r0, #0
 8000e88:	e000      	b.n	8000e8c <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000e8a:	2001      	movs	r0, #1
}
 8000e8c:	bd10      	pop	{r4, pc}
 8000e8e:	bf00      	nop
 8000e90:	20000004 	.word	0x20000004
 8000e94:	20000000 	.word	0x20000000

08000e98 <HAL_Init>:
{
 8000e98:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e9a:	2003      	movs	r0, #3
 8000e9c:	f000 f81a 	bl	8000ed4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ea0:	2000      	movs	r0, #0
 8000ea2:	f7ff ffd5 	bl	8000e50 <HAL_InitTick>
  HAL_MspInit();
 8000ea6:	f7ff ff47 	bl	8000d38 <HAL_MspInit>
}
 8000eaa:	2000      	movs	r0, #0
 8000eac:	bd08      	pop	{r3, pc}
	...

08000eb0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000eb0:	4a03      	ldr	r2, [pc, #12]	; (8000ec0 <HAL_IncTick+0x10>)
 8000eb2:	6811      	ldr	r1, [r2, #0]
 8000eb4:	4b03      	ldr	r3, [pc, #12]	; (8000ec4 <HAL_IncTick+0x14>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	440b      	add	r3, r1
 8000eba:	6013      	str	r3, [r2, #0]
}
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	200003e0 	.word	0x200003e0
 8000ec4:	20000004 	.word	0x20000004

08000ec8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000ec8:	4b01      	ldr	r3, [pc, #4]	; (8000ed0 <HAL_GetTick+0x8>)
 8000eca:	6818      	ldr	r0, [r3, #0]
}
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	200003e0 	.word	0x200003e0

08000ed4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ed4:	4906      	ldr	r1, [pc, #24]	; (8000ef0 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 8000ed6:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ed8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000edc:	041b      	lsls	r3, r3, #16
 8000ede:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ee0:	0200      	lsls	r0, r0, #8
 8000ee2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ee6:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000ee8:	4a02      	ldr	r2, [pc, #8]	; (8000ef4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000eea:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8000eec:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000eee:	4770      	bx	lr
 8000ef0:	e000ed00 	.word	0xe000ed00
 8000ef4:	05fa0000 	.word	0x05fa0000

08000ef8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ef8:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000efa:	4b15      	ldr	r3, [pc, #84]	; (8000f50 <HAL_NVIC_SetPriority+0x58>)
 8000efc:	68db      	ldr	r3, [r3, #12]
 8000efe:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f02:	f1c3 0407 	rsb	r4, r3, #7
 8000f06:	2c04      	cmp	r4, #4
 8000f08:	bf28      	it	cs
 8000f0a:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f0c:	1d1d      	adds	r5, r3, #4
 8000f0e:	2d06      	cmp	r5, #6
 8000f10:	d914      	bls.n	8000f3c <HAL_NVIC_SetPriority+0x44>
 8000f12:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f14:	f04f 35ff 	mov.w	r5, #4294967295
 8000f18:	fa05 f404 	lsl.w	r4, r5, r4
 8000f1c:	ea21 0104 	bic.w	r1, r1, r4
 8000f20:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f22:	fa05 f303 	lsl.w	r3, r5, r3
 8000f26:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f2a:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8000f2c:	2800      	cmp	r0, #0
 8000f2e:	db07      	blt.n	8000f40 <HAL_NVIC_SetPriority+0x48>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f30:	0109      	lsls	r1, r1, #4
 8000f32:	b2c9      	uxtb	r1, r1
 8000f34:	4b07      	ldr	r3, [pc, #28]	; (8000f54 <HAL_NVIC_SetPriority+0x5c>)
 8000f36:	5419      	strb	r1, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000f38:	bc30      	pop	{r4, r5}
 8000f3a:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	e7e9      	b.n	8000f14 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f40:	f000 000f 	and.w	r0, r0, #15
 8000f44:	0109      	lsls	r1, r1, #4
 8000f46:	b2c9      	uxtb	r1, r1
 8000f48:	4b03      	ldr	r3, [pc, #12]	; (8000f58 <HAL_NVIC_SetPriority+0x60>)
 8000f4a:	5419      	strb	r1, [r3, r0]
 8000f4c:	e7f4      	b.n	8000f38 <HAL_NVIC_SetPriority+0x40>
 8000f4e:	bf00      	nop
 8000f50:	e000ed00 	.word	0xe000ed00
 8000f54:	e000e400 	.word	0xe000e400
 8000f58:	e000ed14 	.word	0xe000ed14

08000f5c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f5c:	3801      	subs	r0, #1
 8000f5e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000f62:	d20a      	bcs.n	8000f7a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f64:	4b06      	ldr	r3, [pc, #24]	; (8000f80 <HAL_SYSTICK_Config+0x24>)
 8000f66:	6058      	str	r0, [r3, #4]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f68:	4a06      	ldr	r2, [pc, #24]	; (8000f84 <HAL_SYSTICK_Config+0x28>)
 8000f6a:	21f0      	movs	r1, #240	; 0xf0
 8000f6c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f70:	2000      	movs	r0, #0
 8000f72:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f74:	2207      	movs	r2, #7
 8000f76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f78:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000f7a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	e000e010 	.word	0xe000e010
 8000f84:	e000ed00 	.word	0xe000ed00

08000f88 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f88:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000f8a:	6805      	ldr	r5, [r0, #0]
 8000f8c:	682c      	ldr	r4, [r5, #0]
 8000f8e:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 8000f92:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8000f94:	6804      	ldr	r4, [r0, #0]
 8000f96:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000f98:	6883      	ldr	r3, [r0, #8]
 8000f9a:	2b40      	cmp	r3, #64	; 0x40
 8000f9c:	d005      	beq.n	8000faa <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8000f9e:	6803      	ldr	r3, [r0, #0]
 8000fa0:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8000fa2:	6803      	ldr	r3, [r0, #0]
 8000fa4:	60da      	str	r2, [r3, #12]
  }
}
 8000fa6:	bc30      	pop	{r4, r5}
 8000fa8:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 8000faa:	6803      	ldr	r3, [r0, #0]
 8000fac:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 8000fae:	6803      	ldr	r3, [r0, #0]
 8000fb0:	60d9      	str	r1, [r3, #12]
 8000fb2:	e7f8      	b.n	8000fa6 <DMA_SetConfig+0x1e>

08000fb4 <HAL_DMA_Start_IT>:
{
 8000fb4:	b538      	push	{r3, r4, r5, lr}
 8000fb6:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000fb8:	6d85      	ldr	r5, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 8000fba:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8000fbe:	2801      	cmp	r0, #1
 8000fc0:	d030      	beq.n	8001024 <HAL_DMA_Start_IT+0x70>
 8000fc2:	2001      	movs	r0, #1
 8000fc4:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8000fc8:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
 8000fcc:	b2c0      	uxtb	r0, r0
 8000fce:	2801      	cmp	r0, #1
 8000fd0:	d004      	beq.n	8000fdc <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    status = HAL_BUSY;
 8000fd8:	2002      	movs	r0, #2
}
 8000fda:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8000fdc:	2002      	movs	r0, #2
 8000fde:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fe2:	2000      	movs	r0, #0
 8000fe4:	6560      	str	r0, [r4, #84]	; 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000fe6:	4620      	mov	r0, r4
 8000fe8:	f7ff ffce 	bl	8000f88 <DMA_SetConfig>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000fec:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000fee:	233f      	movs	r3, #63	; 0x3f
 8000ff0:	4093      	lsls	r3, r2
 8000ff2:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000ff4:	6822      	ldr	r2, [r4, #0]
 8000ff6:	6813      	ldr	r3, [r2, #0]
 8000ff8:	f043 0316 	orr.w	r3, r3, #22
 8000ffc:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8000ffe:	6822      	ldr	r2, [r4, #0]
 8001000:	6953      	ldr	r3, [r2, #20]
 8001002:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001006:	6153      	str	r3, [r2, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8001008:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800100a:	b123      	cbz	r3, 8001016 <HAL_DMA_Start_IT+0x62>
      hdma->Instance->CR  |= DMA_IT_HT;
 800100c:	6822      	ldr	r2, [r4, #0]
 800100e:	6813      	ldr	r3, [r2, #0]
 8001010:	f043 0308 	orr.w	r3, r3, #8
 8001014:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8001016:	6822      	ldr	r2, [r4, #0]
 8001018:	6813      	ldr	r3, [r2, #0]
 800101a:	f043 0301 	orr.w	r3, r3, #1
 800101e:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001020:	2000      	movs	r0, #0
 8001022:	e7da      	b.n	8000fda <HAL_DMA_Start_IT+0x26>
  __HAL_LOCK(hdma);
 8001024:	2002      	movs	r0, #2
 8001026:	e7d8      	b.n	8000fda <HAL_DMA_Start_IT+0x26>

08001028 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001028:	2300      	movs	r3, #0
 800102a:	2b0f      	cmp	r3, #15
 800102c:	f200 80e3 	bhi.w	80011f6 <HAL_GPIO_Init+0x1ce>
{
 8001030:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001032:	b083      	sub	sp, #12
 8001034:	e039      	b.n	80010aa <HAL_GPIO_Init+0x82>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001036:	2209      	movs	r2, #9
 8001038:	e000      	b.n	800103c <HAL_GPIO_Init+0x14>
 800103a:	2200      	movs	r2, #0
 800103c:	40b2      	lsls	r2, r6
 800103e:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 8001040:	3402      	adds	r4, #2
 8001042:	4e6d      	ldr	r6, [pc, #436]	; (80011f8 <HAL_GPIO_Init+0x1d0>)
 8001044:	f846 2024 	str.w	r2, [r6, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001048:	4a6c      	ldr	r2, [pc, #432]	; (80011fc <HAL_GPIO_Init+0x1d4>)
 800104a:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800104c:	43ea      	mvns	r2, r5
 800104e:	ea24 0605 	bic.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001052:	684f      	ldr	r7, [r1, #4]
 8001054:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8001058:	d001      	beq.n	800105e <HAL_GPIO_Init+0x36>
        {
          temp |= iocurrent;
 800105a:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->IMR = temp;
 800105e:	4c67      	ldr	r4, [pc, #412]	; (80011fc <HAL_GPIO_Init+0x1d4>)
 8001060:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 8001062:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8001064:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001068:	684f      	ldr	r7, [r1, #4]
 800106a:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 800106e:	d001      	beq.n	8001074 <HAL_GPIO_Init+0x4c>
        {
          temp |= iocurrent;
 8001070:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->EMR = temp;
 8001074:	4c61      	ldr	r4, [pc, #388]	; (80011fc <HAL_GPIO_Init+0x1d4>)
 8001076:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001078:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 800107a:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800107e:	684f      	ldr	r7, [r1, #4]
 8001080:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8001084:	d001      	beq.n	800108a <HAL_GPIO_Init+0x62>
        {
          temp |= iocurrent;
 8001086:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->RTSR = temp;
 800108a:	4c5c      	ldr	r4, [pc, #368]	; (80011fc <HAL_GPIO_Init+0x1d4>)
 800108c:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 800108e:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8001090:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001092:	684e      	ldr	r6, [r1, #4]
 8001094:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8001098:	d001      	beq.n	800109e <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 800109a:	ea45 0204 	orr.w	r2, r5, r4
        }
        EXTI->FTSR = temp;
 800109e:	4c57      	ldr	r4, [pc, #348]	; (80011fc <HAL_GPIO_Init+0x1d4>)
 80010a0:	60e2      	str	r2, [r4, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80010a2:	3301      	adds	r3, #1
 80010a4:	2b0f      	cmp	r3, #15
 80010a6:	f200 80a4 	bhi.w	80011f2 <HAL_GPIO_Init+0x1ca>
    ioposition = ((uint32_t)0x01) << position;
 80010aa:	2201      	movs	r2, #1
 80010ac:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010ae:	680c      	ldr	r4, [r1, #0]
 80010b0:	ea04 0502 	and.w	r5, r4, r2
    if(iocurrent == ioposition)
 80010b4:	ea32 0404 	bics.w	r4, r2, r4
 80010b8:	d1f3      	bne.n	80010a2 <HAL_GPIO_Init+0x7a>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010ba:	684c      	ldr	r4, [r1, #4]
 80010bc:	1e66      	subs	r6, r4, #1
 80010be:	2c11      	cmp	r4, #17
 80010c0:	bf18      	it	ne
 80010c2:	2e01      	cmpne	r6, #1
 80010c4:	d901      	bls.n	80010ca <HAL_GPIO_Init+0xa2>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010c6:	2c12      	cmp	r4, #18
 80010c8:	d112      	bne.n	80010f0 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->OSPEEDR; 
 80010ca:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80010cc:	005f      	lsls	r7, r3, #1
 80010ce:	2403      	movs	r4, #3
 80010d0:	40bc      	lsls	r4, r7
 80010d2:	ea26 0604 	bic.w	r6, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 80010d6:	68cc      	ldr	r4, [r1, #12]
 80010d8:	40bc      	lsls	r4, r7
 80010da:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 80010dc:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 80010de:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010e0:	ea26 0602 	bic.w	r6, r6, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80010e4:	684c      	ldr	r4, [r1, #4]
 80010e6:	f3c4 1200 	ubfx	r2, r4, #4, #1
 80010ea:	409a      	lsls	r2, r3
 80010ec:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 80010ee:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 80010f0:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80010f2:	005e      	lsls	r6, r3, #1
 80010f4:	2403      	movs	r4, #3
 80010f6:	40b4      	lsls	r4, r6
 80010f8:	43e2      	mvns	r2, r4
 80010fa:	ea27 0704 	bic.w	r7, r7, r4
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80010fe:	688c      	ldr	r4, [r1, #8]
 8001100:	40b4      	lsls	r4, r6
 8001102:	433c      	orrs	r4, r7
      GPIOx->PUPDR = temp;
 8001104:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001106:	684c      	ldr	r4, [r1, #4]
 8001108:	2c12      	cmp	r4, #18
 800110a:	bf18      	it	ne
 800110c:	2c02      	cmpne	r4, #2
 800110e:	d113      	bne.n	8001138 <HAL_GPIO_Init+0x110>
        temp = GPIOx->AFR[position >> 3];
 8001110:	08df      	lsrs	r7, r3, #3
 8001112:	3708      	adds	r7, #8
 8001114:	f850 e027 	ldr.w	lr, [r0, r7, lsl #2]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001118:	f003 0407 	and.w	r4, r3, #7
 800111c:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8001120:	240f      	movs	r4, #15
 8001122:	fa04 f40c 	lsl.w	r4, r4, ip
 8001126:	ea2e 0e04 	bic.w	lr, lr, r4
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800112a:	690c      	ldr	r4, [r1, #16]
 800112c:	fa04 f40c 	lsl.w	r4, r4, ip
 8001130:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3] = temp;
 8001134:	f840 4027 	str.w	r4, [r0, r7, lsl #2]
      temp = GPIOx->MODER;
 8001138:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800113a:	4014      	ands	r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800113c:	684a      	ldr	r2, [r1, #4]
 800113e:	f002 0203 	and.w	r2, r2, #3
 8001142:	40b2      	lsls	r2, r6
 8001144:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8001146:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001148:	684a      	ldr	r2, [r1, #4]
 800114a:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 800114e:	d0a8      	beq.n	80010a2 <HAL_GPIO_Init+0x7a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001150:	4a2b      	ldr	r2, [pc, #172]	; (8001200 <HAL_GPIO_Init+0x1d8>)
 8001152:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8001154:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8001158:	6454      	str	r4, [r2, #68]	; 0x44
 800115a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800115c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001160:	9201      	str	r2, [sp, #4]
 8001162:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8001164:	089c      	lsrs	r4, r3, #2
 8001166:	1ca6      	adds	r6, r4, #2
 8001168:	4a23      	ldr	r2, [pc, #140]	; (80011f8 <HAL_GPIO_Init+0x1d0>)
 800116a:	f852 7026 	ldr.w	r7, [r2, r6, lsl #2]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800116e:	f003 0203 	and.w	r2, r3, #3
 8001172:	0096      	lsls	r6, r2, #2
 8001174:	220f      	movs	r2, #15
 8001176:	40b2      	lsls	r2, r6
 8001178:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800117c:	4a21      	ldr	r2, [pc, #132]	; (8001204 <HAL_GPIO_Init+0x1dc>)
 800117e:	4290      	cmp	r0, r2
 8001180:	f43f af5b 	beq.w	800103a <HAL_GPIO_Init+0x12>
 8001184:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001188:	4290      	cmp	r0, r2
 800118a:	d022      	beq.n	80011d2 <HAL_GPIO_Init+0x1aa>
 800118c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001190:	4290      	cmp	r0, r2
 8001192:	d020      	beq.n	80011d6 <HAL_GPIO_Init+0x1ae>
 8001194:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001198:	4290      	cmp	r0, r2
 800119a:	d01e      	beq.n	80011da <HAL_GPIO_Init+0x1b2>
 800119c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80011a0:	4290      	cmp	r0, r2
 80011a2:	d01c      	beq.n	80011de <HAL_GPIO_Init+0x1b6>
 80011a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80011a8:	4290      	cmp	r0, r2
 80011aa:	d01a      	beq.n	80011e2 <HAL_GPIO_Init+0x1ba>
 80011ac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80011b0:	4290      	cmp	r0, r2
 80011b2:	d018      	beq.n	80011e6 <HAL_GPIO_Init+0x1be>
 80011b4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80011b8:	4290      	cmp	r0, r2
 80011ba:	d016      	beq.n	80011ea <HAL_GPIO_Init+0x1c2>
 80011bc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80011c0:	4290      	cmp	r0, r2
 80011c2:	d014      	beq.n	80011ee <HAL_GPIO_Init+0x1c6>
 80011c4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80011c8:	4290      	cmp	r0, r2
 80011ca:	f43f af34 	beq.w	8001036 <HAL_GPIO_Init+0xe>
 80011ce:	220a      	movs	r2, #10
 80011d0:	e734      	b.n	800103c <HAL_GPIO_Init+0x14>
 80011d2:	2201      	movs	r2, #1
 80011d4:	e732      	b.n	800103c <HAL_GPIO_Init+0x14>
 80011d6:	2202      	movs	r2, #2
 80011d8:	e730      	b.n	800103c <HAL_GPIO_Init+0x14>
 80011da:	2203      	movs	r2, #3
 80011dc:	e72e      	b.n	800103c <HAL_GPIO_Init+0x14>
 80011de:	2204      	movs	r2, #4
 80011e0:	e72c      	b.n	800103c <HAL_GPIO_Init+0x14>
 80011e2:	2205      	movs	r2, #5
 80011e4:	e72a      	b.n	800103c <HAL_GPIO_Init+0x14>
 80011e6:	2206      	movs	r2, #6
 80011e8:	e728      	b.n	800103c <HAL_GPIO_Init+0x14>
 80011ea:	2207      	movs	r2, #7
 80011ec:	e726      	b.n	800103c <HAL_GPIO_Init+0x14>
 80011ee:	2208      	movs	r2, #8
 80011f0:	e724      	b.n	800103c <HAL_GPIO_Init+0x14>
      }
    }
  }
}
 80011f2:	b003      	add	sp, #12
 80011f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011f6:	4770      	bx	lr
 80011f8:	40013800 	.word	0x40013800
 80011fc:	40013c00 	.word	0x40013c00
 8001200:	40023800 	.word	0x40023800
 8001204:	40020000 	.word	0x40020000

08001208 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001208:	b10a      	cbz	r2, 800120e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800120a:	6181      	str	r1, [r0, #24]
 800120c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800120e:	0409      	lsls	r1, r1, #16
 8001210:	6181      	str	r1, [r0, #24]
  }
}
 8001212:	4770      	bx	lr

08001214 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001214:	2800      	cmp	r0, #0
 8001216:	f000 81ff 	beq.w	8001618 <HAL_RCC_OscConfig+0x404>
{
 800121a:	b570      	push	{r4, r5, r6, lr}
 800121c:	b082      	sub	sp, #8
 800121e:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001220:	6803      	ldr	r3, [r0, #0]
 8001222:	f013 0f01 	tst.w	r3, #1
 8001226:	d029      	beq.n	800127c <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001228:	4ba7      	ldr	r3, [pc, #668]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 800122a:	689b      	ldr	r3, [r3, #8]
 800122c:	f003 030c 	and.w	r3, r3, #12
 8001230:	2b04      	cmp	r3, #4
 8001232:	d01a      	beq.n	800126a <HAL_RCC_OscConfig+0x56>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001234:	4ba4      	ldr	r3, [pc, #656]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	f003 030c 	and.w	r3, r3, #12
 800123c:	2b08      	cmp	r3, #8
 800123e:	d00f      	beq.n	8001260 <HAL_RCC_OscConfig+0x4c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001240:	6863      	ldr	r3, [r4, #4]
 8001242:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001246:	d040      	beq.n	80012ca <HAL_RCC_OscConfig+0xb6>
 8001248:	2b00      	cmp	r3, #0
 800124a:	d154      	bne.n	80012f6 <HAL_RCC_OscConfig+0xe2>
 800124c:	4b9e      	ldr	r3, [pc, #632]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	e039      	b.n	80012d4 <HAL_RCC_OscConfig+0xc0>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001260:	4b99      	ldr	r3, [pc, #612]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001268:	d0ea      	beq.n	8001240 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800126a:	4b97      	ldr	r3, [pc, #604]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001272:	d003      	beq.n	800127c <HAL_RCC_OscConfig+0x68>
 8001274:	6863      	ldr	r3, [r4, #4]
 8001276:	2b00      	cmp	r3, #0
 8001278:	f000 81d0 	beq.w	800161c <HAL_RCC_OscConfig+0x408>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800127c:	6823      	ldr	r3, [r4, #0]
 800127e:	f013 0f02 	tst.w	r3, #2
 8001282:	d074      	beq.n	800136e <HAL_RCC_OscConfig+0x15a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001284:	4b90      	ldr	r3, [pc, #576]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	f013 0f0c 	tst.w	r3, #12
 800128c:	d05e      	beq.n	800134c <HAL_RCC_OscConfig+0x138>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800128e:	4b8e      	ldr	r3, [pc, #568]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	f003 030c 	and.w	r3, r3, #12
 8001296:	2b08      	cmp	r3, #8
 8001298:	d053      	beq.n	8001342 <HAL_RCC_OscConfig+0x12e>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800129a:	68e3      	ldr	r3, [r4, #12]
 800129c:	2b00      	cmp	r3, #0
 800129e:	f000 8089 	beq.w	80013b4 <HAL_RCC_OscConfig+0x1a0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012a2:	4a89      	ldr	r2, [pc, #548]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 80012a4:	6813      	ldr	r3, [r2, #0]
 80012a6:	f043 0301 	orr.w	r3, r3, #1
 80012aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012ac:	f7ff fe0c 	bl	8000ec8 <HAL_GetTick>
 80012b0:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012b2:	4b85      	ldr	r3, [pc, #532]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f013 0f02 	tst.w	r3, #2
 80012ba:	d172      	bne.n	80013a2 <HAL_RCC_OscConfig+0x18e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012bc:	f7ff fe04 	bl	8000ec8 <HAL_GetTick>
 80012c0:	1b40      	subs	r0, r0, r5
 80012c2:	2802      	cmp	r0, #2
 80012c4:	d9f5      	bls.n	80012b2 <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_TIMEOUT;
 80012c6:	2003      	movs	r0, #3
 80012c8:	e1ad      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012ca:	4a7f      	ldr	r2, [pc, #508]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 80012cc:	6813      	ldr	r3, [r2, #0]
 80012ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012d2:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012d4:	6863      	ldr	r3, [r4, #4]
 80012d6:	b32b      	cbz	r3, 8001324 <HAL_RCC_OscConfig+0x110>
        tickstart = HAL_GetTick();
 80012d8:	f7ff fdf6 	bl	8000ec8 <HAL_GetTick>
 80012dc:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012de:	4b7a      	ldr	r3, [pc, #488]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80012e6:	d1c9      	bne.n	800127c <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012e8:	f7ff fdee 	bl	8000ec8 <HAL_GetTick>
 80012ec:	1b40      	subs	r0, r0, r5
 80012ee:	2864      	cmp	r0, #100	; 0x64
 80012f0:	d9f5      	bls.n	80012de <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
 80012f2:	2003      	movs	r0, #3
 80012f4:	e197      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012f6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012fa:	d009      	beq.n	8001310 <HAL_RCC_OscConfig+0xfc>
 80012fc:	4b72      	ldr	r3, [pc, #456]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800130c:	601a      	str	r2, [r3, #0]
 800130e:	e7e1      	b.n	80012d4 <HAL_RCC_OscConfig+0xc0>
 8001310:	4b6d      	ldr	r3, [pc, #436]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	e7d7      	b.n	80012d4 <HAL_RCC_OscConfig+0xc0>
        tickstart = HAL_GetTick();
 8001324:	f7ff fdd0 	bl	8000ec8 <HAL_GetTick>
 8001328:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800132a:	4b67      	ldr	r3, [pc, #412]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001332:	d0a3      	beq.n	800127c <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001334:	f7ff fdc8 	bl	8000ec8 <HAL_GetTick>
 8001338:	1b40      	subs	r0, r0, r5
 800133a:	2864      	cmp	r0, #100	; 0x64
 800133c:	d9f5      	bls.n	800132a <HAL_RCC_OscConfig+0x116>
            return HAL_TIMEOUT;
 800133e:	2003      	movs	r0, #3
 8001340:	e171      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001342:	4b61      	ldr	r3, [pc, #388]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800134a:	d1a6      	bne.n	800129a <HAL_RCC_OscConfig+0x86>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800134c:	4b5e      	ldr	r3, [pc, #376]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f013 0f02 	tst.w	r3, #2
 8001354:	d003      	beq.n	800135e <HAL_RCC_OscConfig+0x14a>
 8001356:	68e3      	ldr	r3, [r4, #12]
 8001358:	2b01      	cmp	r3, #1
 800135a:	f040 8161 	bne.w	8001620 <HAL_RCC_OscConfig+0x40c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800135e:	4a5a      	ldr	r2, [pc, #360]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 8001360:	6813      	ldr	r3, [r2, #0]
 8001362:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001366:	6921      	ldr	r1, [r4, #16]
 8001368:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800136c:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800136e:	6823      	ldr	r3, [r4, #0]
 8001370:	f013 0f08 	tst.w	r3, #8
 8001374:	d046      	beq.n	8001404 <HAL_RCC_OscConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001376:	6963      	ldr	r3, [r4, #20]
 8001378:	b383      	cbz	r3, 80013dc <HAL_RCC_OscConfig+0x1c8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800137a:	4a53      	ldr	r2, [pc, #332]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 800137c:	6f53      	ldr	r3, [r2, #116]	; 0x74
 800137e:	f043 0301 	orr.w	r3, r3, #1
 8001382:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001384:	f7ff fda0 	bl	8000ec8 <HAL_GetTick>
 8001388:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800138a:	4b4f      	ldr	r3, [pc, #316]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 800138c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800138e:	f013 0f02 	tst.w	r3, #2
 8001392:	d137      	bne.n	8001404 <HAL_RCC_OscConfig+0x1f0>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001394:	f7ff fd98 	bl	8000ec8 <HAL_GetTick>
 8001398:	1b40      	subs	r0, r0, r5
 800139a:	2802      	cmp	r0, #2
 800139c:	d9f5      	bls.n	800138a <HAL_RCC_OscConfig+0x176>
        {
          return HAL_TIMEOUT;
 800139e:	2003      	movs	r0, #3
 80013a0:	e141      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013a2:	4a49      	ldr	r2, [pc, #292]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 80013a4:	6813      	ldr	r3, [r2, #0]
 80013a6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80013aa:	6921      	ldr	r1, [r4, #16]
 80013ac:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80013b0:	6013      	str	r3, [r2, #0]
 80013b2:	e7dc      	b.n	800136e <HAL_RCC_OscConfig+0x15a>
        __HAL_RCC_HSI_DISABLE();
 80013b4:	4a44      	ldr	r2, [pc, #272]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 80013b6:	6813      	ldr	r3, [r2, #0]
 80013b8:	f023 0301 	bic.w	r3, r3, #1
 80013bc:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80013be:	f7ff fd83 	bl	8000ec8 <HAL_GetTick>
 80013c2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013c4:	4b40      	ldr	r3, [pc, #256]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f013 0f02 	tst.w	r3, #2
 80013cc:	d0cf      	beq.n	800136e <HAL_RCC_OscConfig+0x15a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013ce:	f7ff fd7b 	bl	8000ec8 <HAL_GetTick>
 80013d2:	1b40      	subs	r0, r0, r5
 80013d4:	2802      	cmp	r0, #2
 80013d6:	d9f5      	bls.n	80013c4 <HAL_RCC_OscConfig+0x1b0>
            return HAL_TIMEOUT;
 80013d8:	2003      	movs	r0, #3
 80013da:	e124      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013dc:	4a3a      	ldr	r2, [pc, #232]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 80013de:	6f53      	ldr	r3, [r2, #116]	; 0x74
 80013e0:	f023 0301 	bic.w	r3, r3, #1
 80013e4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013e6:	f7ff fd6f 	bl	8000ec8 <HAL_GetTick>
 80013ea:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013ec:	4b36      	ldr	r3, [pc, #216]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 80013ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013f0:	f013 0f02 	tst.w	r3, #2
 80013f4:	d006      	beq.n	8001404 <HAL_RCC_OscConfig+0x1f0>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013f6:	f7ff fd67 	bl	8000ec8 <HAL_GetTick>
 80013fa:	1b40      	subs	r0, r0, r5
 80013fc:	2802      	cmp	r0, #2
 80013fe:	d9f5      	bls.n	80013ec <HAL_RCC_OscConfig+0x1d8>
        {
          return HAL_TIMEOUT;
 8001400:	2003      	movs	r0, #3
 8001402:	e110      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001404:	6823      	ldr	r3, [r4, #0]
 8001406:	f013 0f04 	tst.w	r3, #4
 800140a:	d07d      	beq.n	8001508 <HAL_RCC_OscConfig+0x2f4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800140c:	4b2e      	ldr	r3, [pc, #184]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 800140e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001410:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001414:	d10b      	bne.n	800142e <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001416:	4b2c      	ldr	r3, [pc, #176]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 8001418:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800141a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800141e:	641a      	str	r2, [r3, #64]	; 0x40
 8001420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001426:	9301      	str	r3, [sp, #4]
 8001428:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800142a:	2501      	movs	r5, #1
 800142c:	e000      	b.n	8001430 <HAL_RCC_OscConfig+0x21c>
  FlagStatus pwrclkchanged = RESET;
 800142e:	2500      	movs	r5, #0
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001430:	4b26      	ldr	r3, [pc, #152]	; (80014cc <HAL_RCC_OscConfig+0x2b8>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001438:	d00e      	beq.n	8001458 <HAL_RCC_OscConfig+0x244>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800143a:	68a3      	ldr	r3, [r4, #8]
 800143c:	2b01      	cmp	r3, #1
 800143e:	d01f      	beq.n	8001480 <HAL_RCC_OscConfig+0x26c>
 8001440:	2b00      	cmp	r3, #0
 8001442:	d135      	bne.n	80014b0 <HAL_RCC_OscConfig+0x29c>
 8001444:	4b20      	ldr	r3, [pc, #128]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 8001446:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001448:	f022 0201 	bic.w	r2, r2, #1
 800144c:	671a      	str	r2, [r3, #112]	; 0x70
 800144e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001450:	f022 0204 	bic.w	r2, r2, #4
 8001454:	671a      	str	r2, [r3, #112]	; 0x70
 8001456:	e018      	b.n	800148a <HAL_RCC_OscConfig+0x276>
      PWR->CR1 |= PWR_CR1_DBP;
 8001458:	4a1c      	ldr	r2, [pc, #112]	; (80014cc <HAL_RCC_OscConfig+0x2b8>)
 800145a:	6813      	ldr	r3, [r2, #0]
 800145c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001460:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001462:	f7ff fd31 	bl	8000ec8 <HAL_GetTick>
 8001466:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001468:	4b18      	ldr	r3, [pc, #96]	; (80014cc <HAL_RCC_OscConfig+0x2b8>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001470:	d1e3      	bne.n	800143a <HAL_RCC_OscConfig+0x226>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001472:	f7ff fd29 	bl	8000ec8 <HAL_GetTick>
 8001476:	1b80      	subs	r0, r0, r6
 8001478:	2864      	cmp	r0, #100	; 0x64
 800147a:	d9f5      	bls.n	8001468 <HAL_RCC_OscConfig+0x254>
          return HAL_TIMEOUT;
 800147c:	2003      	movs	r0, #3
 800147e:	e0d2      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001480:	4a11      	ldr	r2, [pc, #68]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 8001482:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8001484:	f043 0301 	orr.w	r3, r3, #1
 8001488:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800148a:	68a3      	ldr	r3, [r4, #8]
 800148c:	b353      	cbz	r3, 80014e4 <HAL_RCC_OscConfig+0x2d0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800148e:	f7ff fd1b 	bl	8000ec8 <HAL_GetTick>
 8001492:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001494:	4b0c      	ldr	r3, [pc, #48]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 8001496:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001498:	f013 0f02 	tst.w	r3, #2
 800149c:	d133      	bne.n	8001506 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800149e:	f7ff fd13 	bl	8000ec8 <HAL_GetTick>
 80014a2:	1b80      	subs	r0, r0, r6
 80014a4:	f241 3388 	movw	r3, #5000	; 0x1388
 80014a8:	4298      	cmp	r0, r3
 80014aa:	d9f3      	bls.n	8001494 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80014ac:	2003      	movs	r0, #3
 80014ae:	e0ba      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014b0:	2b05      	cmp	r3, #5
 80014b2:	d00d      	beq.n	80014d0 <HAL_RCC_OscConfig+0x2bc>
 80014b4:	4b04      	ldr	r3, [pc, #16]	; (80014c8 <HAL_RCC_OscConfig+0x2b4>)
 80014b6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80014b8:	f022 0201 	bic.w	r2, r2, #1
 80014bc:	671a      	str	r2, [r3, #112]	; 0x70
 80014be:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80014c0:	f022 0204 	bic.w	r2, r2, #4
 80014c4:	671a      	str	r2, [r3, #112]	; 0x70
 80014c6:	e7e0      	b.n	800148a <HAL_RCC_OscConfig+0x276>
 80014c8:	40023800 	.word	0x40023800
 80014cc:	40007000 	.word	0x40007000
 80014d0:	4b5c      	ldr	r3, [pc, #368]	; (8001644 <HAL_RCC_OscConfig+0x430>)
 80014d2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80014d4:	f042 0204 	orr.w	r2, r2, #4
 80014d8:	671a      	str	r2, [r3, #112]	; 0x70
 80014da:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80014dc:	f042 0201 	orr.w	r2, r2, #1
 80014e0:	671a      	str	r2, [r3, #112]	; 0x70
 80014e2:	e7d2      	b.n	800148a <HAL_RCC_OscConfig+0x276>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014e4:	f7ff fcf0 	bl	8000ec8 <HAL_GetTick>
 80014e8:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014ea:	4b56      	ldr	r3, [pc, #344]	; (8001644 <HAL_RCC_OscConfig+0x430>)
 80014ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014ee:	f013 0f02 	tst.w	r3, #2
 80014f2:	d008      	beq.n	8001506 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014f4:	f7ff fce8 	bl	8000ec8 <HAL_GetTick>
 80014f8:	1b80      	subs	r0, r0, r6
 80014fa:	f241 3388 	movw	r3, #5000	; 0x1388
 80014fe:	4298      	cmp	r0, r3
 8001500:	d9f3      	bls.n	80014ea <HAL_RCC_OscConfig+0x2d6>
        {
          return HAL_TIMEOUT;
 8001502:	2003      	movs	r0, #3
 8001504:	e08f      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001506:	b9fd      	cbnz	r5, 8001548 <HAL_RCC_OscConfig+0x334>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001508:	69a3      	ldr	r3, [r4, #24]
 800150a:	2b00      	cmp	r3, #0
 800150c:	f000 808a 	beq.w	8001624 <HAL_RCC_OscConfig+0x410>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001510:	4a4c      	ldr	r2, [pc, #304]	; (8001644 <HAL_RCC_OscConfig+0x430>)
 8001512:	6892      	ldr	r2, [r2, #8]
 8001514:	f002 020c 	and.w	r2, r2, #12
 8001518:	2a08      	cmp	r2, #8
 800151a:	d058      	beq.n	80015ce <HAL_RCC_OscConfig+0x3ba>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800151c:	2b02      	cmp	r3, #2
 800151e:	d019      	beq.n	8001554 <HAL_RCC_OscConfig+0x340>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001520:	4a48      	ldr	r2, [pc, #288]	; (8001644 <HAL_RCC_OscConfig+0x430>)
 8001522:	6813      	ldr	r3, [r2, #0]
 8001524:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001528:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800152a:	f7ff fccd 	bl	8000ec8 <HAL_GetTick>
 800152e:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001530:	4b44      	ldr	r3, [pc, #272]	; (8001644 <HAL_RCC_OscConfig+0x430>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001538:	d047      	beq.n	80015ca <HAL_RCC_OscConfig+0x3b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800153a:	f7ff fcc5 	bl	8000ec8 <HAL_GetTick>
 800153e:	1b00      	subs	r0, r0, r4
 8001540:	2802      	cmp	r0, #2
 8001542:	d9f5      	bls.n	8001530 <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 8001544:	2003      	movs	r0, #3
 8001546:	e06e      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001548:	4a3e      	ldr	r2, [pc, #248]	; (8001644 <HAL_RCC_OscConfig+0x430>)
 800154a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800154c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001550:	6413      	str	r3, [r2, #64]	; 0x40
 8001552:	e7d9      	b.n	8001508 <HAL_RCC_OscConfig+0x2f4>
        __HAL_RCC_PLL_DISABLE();
 8001554:	4a3b      	ldr	r2, [pc, #236]	; (8001644 <HAL_RCC_OscConfig+0x430>)
 8001556:	6813      	ldr	r3, [r2, #0]
 8001558:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800155c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800155e:	f7ff fcb3 	bl	8000ec8 <HAL_GetTick>
 8001562:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001564:	4b37      	ldr	r3, [pc, #220]	; (8001644 <HAL_RCC_OscConfig+0x430>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800156c:	d006      	beq.n	800157c <HAL_RCC_OscConfig+0x368>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800156e:	f7ff fcab 	bl	8000ec8 <HAL_GetTick>
 8001572:	1b40      	subs	r0, r0, r5
 8001574:	2802      	cmp	r0, #2
 8001576:	d9f5      	bls.n	8001564 <HAL_RCC_OscConfig+0x350>
            return HAL_TIMEOUT;
 8001578:	2003      	movs	r0, #3
 800157a:	e054      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800157c:	69e3      	ldr	r3, [r4, #28]
 800157e:	6a22      	ldr	r2, [r4, #32]
 8001580:	4313      	orrs	r3, r2
 8001582:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001584:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001588:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800158a:	0852      	lsrs	r2, r2, #1
 800158c:	3a01      	subs	r2, #1
 800158e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001592:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001594:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001598:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800159c:	4a29      	ldr	r2, [pc, #164]	; (8001644 <HAL_RCC_OscConfig+0x430>)
 800159e:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80015a0:	6813      	ldr	r3, [r2, #0]
 80015a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015a6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80015a8:	f7ff fc8e 	bl	8000ec8 <HAL_GetTick>
 80015ac:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015ae:	4b25      	ldr	r3, [pc, #148]	; (8001644 <HAL_RCC_OscConfig+0x430>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80015b6:	d106      	bne.n	80015c6 <HAL_RCC_OscConfig+0x3b2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015b8:	f7ff fc86 	bl	8000ec8 <HAL_GetTick>
 80015bc:	1b00      	subs	r0, r0, r4
 80015be:	2802      	cmp	r0, #2
 80015c0:	d9f5      	bls.n	80015ae <HAL_RCC_OscConfig+0x39a>
            return HAL_TIMEOUT;
 80015c2:	2003      	movs	r0, #3
 80015c4:	e02f      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 80015c6:	2000      	movs	r0, #0
 80015c8:	e02d      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
 80015ca:	2000      	movs	r0, #0
 80015cc:	e02b      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
      pll_config = RCC->PLLCFGR;
 80015ce:	4a1d      	ldr	r2, [pc, #116]	; (8001644 <HAL_RCC_OscConfig+0x430>)
 80015d0:	6852      	ldr	r2, [r2, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d029      	beq.n	800162a <HAL_RCC_OscConfig+0x416>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015d6:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 80015da:	69e1      	ldr	r1, [r4, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015dc:	428b      	cmp	r3, r1
 80015de:	d126      	bne.n	800162e <HAL_RCC_OscConfig+0x41a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80015e0:	f002 033f 	and.w	r3, r2, #63	; 0x3f
 80015e4:	6a21      	ldr	r1, [r4, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015e6:	428b      	cmp	r3, r1
 80015e8:	d123      	bne.n	8001632 <HAL_RCC_OscConfig+0x41e>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80015ea:	6a61      	ldr	r1, [r4, #36]	; 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80015ec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80015f0:	4013      	ands	r3, r2
 80015f2:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 80015f6:	d11e      	bne.n	8001636 <HAL_RCC_OscConfig+0x422>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80015f8:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
 80015fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80015fe:	085b      	lsrs	r3, r3, #1
 8001600:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001602:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 8001606:	d118      	bne.n	800163a <HAL_RCC_OscConfig+0x426>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001608:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800160c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800160e:	ebb2 6f03 	cmp.w	r2, r3, lsl #24
 8001612:	d114      	bne.n	800163e <HAL_RCC_OscConfig+0x42a>
  return HAL_OK;
 8001614:	2000      	movs	r0, #0
 8001616:	e006      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
    return HAL_ERROR;
 8001618:	2001      	movs	r0, #1
}
 800161a:	4770      	bx	lr
        return HAL_ERROR;
 800161c:	2001      	movs	r0, #1
 800161e:	e002      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
        return HAL_ERROR;
 8001620:	2001      	movs	r0, #1
 8001622:	e000      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
  return HAL_OK;
 8001624:	2000      	movs	r0, #0
}
 8001626:	b002      	add	sp, #8
 8001628:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800162a:	2001      	movs	r0, #1
 800162c:	e7fb      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
 800162e:	2001      	movs	r0, #1
 8001630:	e7f9      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
 8001632:	2001      	movs	r0, #1
 8001634:	e7f7      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
 8001636:	2001      	movs	r0, #1
 8001638:	e7f5      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
 800163a:	2001      	movs	r0, #1
 800163c:	e7f3      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
 800163e:	2001      	movs	r0, #1
 8001640:	e7f1      	b.n	8001626 <HAL_RCC_OscConfig+0x412>
 8001642:	bf00      	nop
 8001644:	40023800 	.word	0x40023800

08001648 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800164a:	4b24      	ldr	r3, [pc, #144]	; (80016dc <HAL_RCC_GetSysClockFreq+0x94>)
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	f003 030c 	and.w	r3, r3, #12
 8001652:	2b04      	cmp	r3, #4
 8001654:	d03d      	beq.n	80016d2 <HAL_RCC_GetSysClockFreq+0x8a>
 8001656:	2b08      	cmp	r3, #8
 8001658:	d13d      	bne.n	80016d6 <HAL_RCC_GetSysClockFreq+0x8e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800165a:	4b20      	ldr	r3, [pc, #128]	; (80016dc <HAL_RCC_GetSysClockFreq+0x94>)
 800165c:	685a      	ldr	r2, [r3, #4]
 800165e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001668:	d012      	beq.n	8001690 <HAL_RCC_GetSysClockFreq+0x48>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800166a:	4b1c      	ldr	r3, [pc, #112]	; (80016dc <HAL_RCC_GetSysClockFreq+0x94>)
 800166c:	6859      	ldr	r1, [r3, #4]
 800166e:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001672:	2300      	movs	r3, #0
 8001674:	481a      	ldr	r0, [pc, #104]	; (80016e0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001676:	fba1 0100 	umull	r0, r1, r1, r0
 800167a:	f7fe fe21 	bl	80002c0 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800167e:	4b17      	ldr	r3, [pc, #92]	; (80016dc <HAL_RCC_GetSysClockFreq+0x94>)
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001686:	3301      	adds	r3, #1
 8001688:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 800168a:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 800168e:	e023      	b.n	80016d8 <HAL_RCC_GetSysClockFreq+0x90>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001690:	4b12      	ldr	r3, [pc, #72]	; (80016dc <HAL_RCC_GetSysClockFreq+0x94>)
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8001698:	015c      	lsls	r4, r3, #5
 800169a:	2500      	movs	r5, #0
 800169c:	1ae4      	subs	r4, r4, r3
 800169e:	f165 0500 	sbc.w	r5, r5, #0
 80016a2:	01ae      	lsls	r6, r5, #6
 80016a4:	ea46 6694 	orr.w	r6, r6, r4, lsr #26
 80016a8:	01a7      	lsls	r7, r4, #6
 80016aa:	1b38      	subs	r0, r7, r4
 80016ac:	eb66 0105 	sbc.w	r1, r6, r5
 80016b0:	00cc      	lsls	r4, r1, #3
 80016b2:	ea44 7450 	orr.w	r4, r4, r0, lsr #29
 80016b6:	00c5      	lsls	r5, r0, #3
 80016b8:	18e8      	adds	r0, r5, r3
 80016ba:	f144 0100 	adc.w	r1, r4, #0
 80016be:	028b      	lsls	r3, r1, #10
 80016c0:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 80016c4:	0284      	lsls	r4, r0, #10
 80016c6:	4620      	mov	r0, r4
 80016c8:	4619      	mov	r1, r3
 80016ca:	2300      	movs	r3, #0
 80016cc:	f7fe fdf8 	bl	80002c0 <__aeabi_uldivmod>
 80016d0:	e7d5      	b.n	800167e <HAL_RCC_GetSysClockFreq+0x36>
      sysclockfreq = HSE_VALUE;
 80016d2:	4803      	ldr	r0, [pc, #12]	; (80016e0 <HAL_RCC_GetSysClockFreq+0x98>)
 80016d4:	e000      	b.n	80016d8 <HAL_RCC_GetSysClockFreq+0x90>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80016d6:	4803      	ldr	r0, [pc, #12]	; (80016e4 <HAL_RCC_GetSysClockFreq+0x9c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80016d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80016da:	bf00      	nop
 80016dc:	40023800 	.word	0x40023800
 80016e0:	017d7840 	.word	0x017d7840
 80016e4:	00f42400 	.word	0x00f42400

080016e8 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80016e8:	2800      	cmp	r0, #0
 80016ea:	f000 80a0 	beq.w	800182e <HAL_RCC_ClockConfig+0x146>
{
 80016ee:	b570      	push	{r4, r5, r6, lr}
 80016f0:	460d      	mov	r5, r1
 80016f2:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80016f4:	4b52      	ldr	r3, [pc, #328]	; (8001840 <HAL_RCC_ClockConfig+0x158>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f003 030f 	and.w	r3, r3, #15
 80016fc:	428b      	cmp	r3, r1
 80016fe:	d20b      	bcs.n	8001718 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001700:	4a4f      	ldr	r2, [pc, #316]	; (8001840 <HAL_RCC_ClockConfig+0x158>)
 8001702:	6813      	ldr	r3, [r2, #0]
 8001704:	f023 030f 	bic.w	r3, r3, #15
 8001708:	430b      	orrs	r3, r1
 800170a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800170c:	6813      	ldr	r3, [r2, #0]
 800170e:	f003 030f 	and.w	r3, r3, #15
 8001712:	428b      	cmp	r3, r1
 8001714:	f040 808d 	bne.w	8001832 <HAL_RCC_ClockConfig+0x14a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001718:	6823      	ldr	r3, [r4, #0]
 800171a:	f013 0f02 	tst.w	r3, #2
 800171e:	d017      	beq.n	8001750 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001720:	f013 0f04 	tst.w	r3, #4
 8001724:	d004      	beq.n	8001730 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001726:	4a47      	ldr	r2, [pc, #284]	; (8001844 <HAL_RCC_ClockConfig+0x15c>)
 8001728:	6893      	ldr	r3, [r2, #8]
 800172a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800172e:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001730:	6823      	ldr	r3, [r4, #0]
 8001732:	f013 0f08 	tst.w	r3, #8
 8001736:	d004      	beq.n	8001742 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001738:	4a42      	ldr	r2, [pc, #264]	; (8001844 <HAL_RCC_ClockConfig+0x15c>)
 800173a:	6893      	ldr	r3, [r2, #8]
 800173c:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001740:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001742:	4a40      	ldr	r2, [pc, #256]	; (8001844 <HAL_RCC_ClockConfig+0x15c>)
 8001744:	6893      	ldr	r3, [r2, #8]
 8001746:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800174a:	68a1      	ldr	r1, [r4, #8]
 800174c:	430b      	orrs	r3, r1
 800174e:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001750:	6823      	ldr	r3, [r4, #0]
 8001752:	f013 0f01 	tst.w	r3, #1
 8001756:	d031      	beq.n	80017bc <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001758:	6863      	ldr	r3, [r4, #4]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d020      	beq.n	80017a0 <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800175e:	2b02      	cmp	r3, #2
 8001760:	d025      	beq.n	80017ae <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001762:	4a38      	ldr	r2, [pc, #224]	; (8001844 <HAL_RCC_ClockConfig+0x15c>)
 8001764:	6812      	ldr	r2, [r2, #0]
 8001766:	f012 0f02 	tst.w	r2, #2
 800176a:	d064      	beq.n	8001836 <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800176c:	4935      	ldr	r1, [pc, #212]	; (8001844 <HAL_RCC_ClockConfig+0x15c>)
 800176e:	688a      	ldr	r2, [r1, #8]
 8001770:	f022 0203 	bic.w	r2, r2, #3
 8001774:	4313      	orrs	r3, r2
 8001776:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8001778:	f7ff fba6 	bl	8000ec8 <HAL_GetTick>
 800177c:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800177e:	4b31      	ldr	r3, [pc, #196]	; (8001844 <HAL_RCC_ClockConfig+0x15c>)
 8001780:	689b      	ldr	r3, [r3, #8]
 8001782:	f003 030c 	and.w	r3, r3, #12
 8001786:	6862      	ldr	r2, [r4, #4]
 8001788:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800178c:	d016      	beq.n	80017bc <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800178e:	f7ff fb9b 	bl	8000ec8 <HAL_GetTick>
 8001792:	1b80      	subs	r0, r0, r6
 8001794:	f241 3388 	movw	r3, #5000	; 0x1388
 8001798:	4298      	cmp	r0, r3
 800179a:	d9f0      	bls.n	800177e <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 800179c:	2003      	movs	r0, #3
 800179e:	e045      	b.n	800182c <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017a0:	4a28      	ldr	r2, [pc, #160]	; (8001844 <HAL_RCC_ClockConfig+0x15c>)
 80017a2:	6812      	ldr	r2, [r2, #0]
 80017a4:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80017a8:	d1e0      	bne.n	800176c <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 80017aa:	2001      	movs	r0, #1
 80017ac:	e03e      	b.n	800182c <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017ae:	4a25      	ldr	r2, [pc, #148]	; (8001844 <HAL_RCC_ClockConfig+0x15c>)
 80017b0:	6812      	ldr	r2, [r2, #0]
 80017b2:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80017b6:	d1d9      	bne.n	800176c <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 80017b8:	2001      	movs	r0, #1
 80017ba:	e037      	b.n	800182c <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80017bc:	4b20      	ldr	r3, [pc, #128]	; (8001840 <HAL_RCC_ClockConfig+0x158>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 030f 	and.w	r3, r3, #15
 80017c4:	42ab      	cmp	r3, r5
 80017c6:	d90a      	bls.n	80017de <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017c8:	4a1d      	ldr	r2, [pc, #116]	; (8001840 <HAL_RCC_ClockConfig+0x158>)
 80017ca:	6813      	ldr	r3, [r2, #0]
 80017cc:	f023 030f 	bic.w	r3, r3, #15
 80017d0:	432b      	orrs	r3, r5
 80017d2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017d4:	6813      	ldr	r3, [r2, #0]
 80017d6:	f003 030f 	and.w	r3, r3, #15
 80017da:	42ab      	cmp	r3, r5
 80017dc:	d12d      	bne.n	800183a <HAL_RCC_ClockConfig+0x152>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017de:	6823      	ldr	r3, [r4, #0]
 80017e0:	f013 0f04 	tst.w	r3, #4
 80017e4:	d006      	beq.n	80017f4 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017e6:	4a17      	ldr	r2, [pc, #92]	; (8001844 <HAL_RCC_ClockConfig+0x15c>)
 80017e8:	6893      	ldr	r3, [r2, #8]
 80017ea:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80017ee:	68e1      	ldr	r1, [r4, #12]
 80017f0:	430b      	orrs	r3, r1
 80017f2:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017f4:	6823      	ldr	r3, [r4, #0]
 80017f6:	f013 0f08 	tst.w	r3, #8
 80017fa:	d007      	beq.n	800180c <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80017fc:	4a11      	ldr	r2, [pc, #68]	; (8001844 <HAL_RCC_ClockConfig+0x15c>)
 80017fe:	6893      	ldr	r3, [r2, #8]
 8001800:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001804:	6921      	ldr	r1, [r4, #16]
 8001806:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800180a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800180c:	f7ff ff1c 	bl	8001648 <HAL_RCC_GetSysClockFreq>
 8001810:	4b0c      	ldr	r3, [pc, #48]	; (8001844 <HAL_RCC_ClockConfig+0x15c>)
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001818:	4a0b      	ldr	r2, [pc, #44]	; (8001848 <HAL_RCC_ClockConfig+0x160>)
 800181a:	5cd3      	ldrb	r3, [r2, r3]
 800181c:	40d8      	lsrs	r0, r3
 800181e:	4b0b      	ldr	r3, [pc, #44]	; (800184c <HAL_RCC_ClockConfig+0x164>)
 8001820:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001822:	4b0b      	ldr	r3, [pc, #44]	; (8001850 <HAL_RCC_ClockConfig+0x168>)
 8001824:	6818      	ldr	r0, [r3, #0]
 8001826:	f7ff fb13 	bl	8000e50 <HAL_InitTick>
  return HAL_OK;
 800182a:	2000      	movs	r0, #0
}
 800182c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800182e:	2001      	movs	r0, #1
}
 8001830:	4770      	bx	lr
      return HAL_ERROR;
 8001832:	2001      	movs	r0, #1
 8001834:	e7fa      	b.n	800182c <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 8001836:	2001      	movs	r0, #1
 8001838:	e7f8      	b.n	800182c <HAL_RCC_ClockConfig+0x144>
      return HAL_ERROR;
 800183a:	2001      	movs	r0, #1
 800183c:	e7f6      	b.n	800182c <HAL_RCC_ClockConfig+0x144>
 800183e:	bf00      	nop
 8001840:	40023c00 	.word	0x40023c00
 8001844:	40023800 	.word	0x40023800
 8001848:	080049f8 	.word	0x080049f8
 800184c:	20000000 	.word	0x20000000
 8001850:	20000008 	.word	0x20000008

08001854 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001854:	4b01      	ldr	r3, [pc, #4]	; (800185c <HAL_RCC_GetHCLKFreq+0x8>)
 8001856:	6818      	ldr	r0, [r3, #0]
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	20000000 	.word	0x20000000

08001860 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001860:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001862:	f7ff fff7 	bl	8001854 <HAL_RCC_GetHCLKFreq>
 8001866:	4b04      	ldr	r3, [pc, #16]	; (8001878 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800186e:	4a03      	ldr	r2, [pc, #12]	; (800187c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001870:	5cd3      	ldrb	r3, [r2, r3]
}
 8001872:	40d8      	lsrs	r0, r3
 8001874:	bd08      	pop	{r3, pc}
 8001876:	bf00      	nop
 8001878:	40023800 	.word	0x40023800
 800187c:	08004a08 	.word	0x08004a08

08001880 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001880:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001882:	f7ff ffe7 	bl	8001854 <HAL_RCC_GetHCLKFreq>
 8001886:	4b04      	ldr	r3, [pc, #16]	; (8001898 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800188e:	4a03      	ldr	r2, [pc, #12]	; (800189c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001890:	5cd3      	ldrb	r3, [r2, r3]
}
 8001892:	40d8      	lsrs	r0, r3
 8001894:	bd08      	pop	{r3, pc}
 8001896:	bf00      	nop
 8001898:	40023800 	.word	0x40023800
 800189c:	08004a08 	.word	0x08004a08

080018a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80018a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018a2:	b083      	sub	sp, #12
 80018a4:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80018a6:	6806      	ldr	r6, [r0, #0]
 80018a8:	f016 0601 	ands.w	r6, r6, #1
 80018ac:	d00d      	beq.n	80018ca <HAL_RCCEx_PeriphCLKConfig+0x2a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80018ae:	4baf      	ldr	r3, [pc, #700]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80018b0:	689a      	ldr	r2, [r3, #8]
 80018b2:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	689a      	ldr	r2, [r3, #8]
 80018ba:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80018bc:	430a      	orrs	r2, r1
 80018be:	609a      	str	r2, [r3, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80018c0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	f000 812b 	beq.w	8001b1e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  uint32_t plli2sused = 0;
 80018c8:	2600      	movs	r6, #0
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80018ca:	6825      	ldr	r5, [r4, #0]
 80018cc:	f415 2500 	ands.w	r5, r5, #524288	; 0x80000
 80018d0:	d011      	beq.n	80018f6 <HAL_RCCEx_PeriphCLKConfig+0x56>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80018d2:	4aa6      	ldr	r2, [pc, #664]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80018d4:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80018d8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80018dc:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80018de:	430b      	orrs	r3, r1
 80018e0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80018e4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80018e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80018ea:	f000 811a 	beq.w	8001b22 <HAL_RCCEx_PeriphCLKConfig+0x282>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	f000 8119 	beq.w	8001b26 <HAL_RCCEx_PeriphCLKConfig+0x286>
  uint32_t pllsaiused = 0;
 80018f4:	2500      	movs	r5, #0
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80018f6:	6823      	ldr	r3, [r4, #0]
 80018f8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80018fc:	d00f      	beq.n	800191e <HAL_RCCEx_PeriphCLKConfig+0x7e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80018fe:	4a9b      	ldr	r2, [pc, #620]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001900:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001904:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001908:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800190a:	430b      	orrs	r3, r1
 800190c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001910:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001912:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001916:	f000 8108 	beq.w	8001b2a <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800191a:	b903      	cbnz	r3, 800191e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      pllsaiused = 1;
 800191c:	2501      	movs	r5, #1
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800191e:	6823      	ldr	r3, [r4, #0]
 8001920:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8001924:	d000      	beq.n	8001928 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
      plli2sused = 1;
 8001926:	2601      	movs	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001928:	f013 0f20 	tst.w	r3, #32
 800192c:	f040 80ff 	bne.w	8001b2e <HAL_RCCEx_PeriphCLKConfig+0x28e>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001930:	6823      	ldr	r3, [r4, #0]
 8001932:	f013 0f10 	tst.w	r3, #16
 8001936:	d00c      	beq.n	8001952 <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001938:	4b8c      	ldr	r3, [pc, #560]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800193a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800193e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8001942:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8001946:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800194a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800194c:	430a      	orrs	r2, r1
 800194e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001952:	6823      	ldr	r3, [r4, #0]
 8001954:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8001958:	d008      	beq.n	800196c <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800195a:	4a84      	ldr	r2, [pc, #528]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800195c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001960:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001964:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8001966:	430b      	orrs	r3, r1
 8001968:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800196c:	6823      	ldr	r3, [r4, #0]
 800196e:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8001972:	d008      	beq.n	8001986 <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001974:	4a7d      	ldr	r2, [pc, #500]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001976:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800197a:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 800197e:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8001980:	430b      	orrs	r3, r1
 8001982:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001986:	6823      	ldr	r3, [r4, #0]
 8001988:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800198c:	d008      	beq.n	80019a0 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800198e:	4a77      	ldr	r2, [pc, #476]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001990:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001994:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001998:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800199a:	430b      	orrs	r3, r1
 800199c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80019a0:	6823      	ldr	r3, [r4, #0]
 80019a2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80019a6:	d008      	beq.n	80019ba <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80019a8:	4a70      	ldr	r2, [pc, #448]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80019aa:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80019ae:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80019b2:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80019b4:	430b      	orrs	r3, r1
 80019b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80019ba:	6823      	ldr	r3, [r4, #0]
 80019bc:	f013 0f40 	tst.w	r3, #64	; 0x40
 80019c0:	d008      	beq.n	80019d4 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80019c2:	4a6a      	ldr	r2, [pc, #424]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80019c4:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80019c8:	f023 0303 	bic.w	r3, r3, #3
 80019cc:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80019ce:	430b      	orrs	r3, r1
 80019d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80019d4:	6823      	ldr	r3, [r4, #0]
 80019d6:	f013 0f80 	tst.w	r3, #128	; 0x80
 80019da:	d008      	beq.n	80019ee <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80019dc:	4a63      	ldr	r2, [pc, #396]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80019de:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80019e2:	f023 030c 	bic.w	r3, r3, #12
 80019e6:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80019e8:	430b      	orrs	r3, r1
 80019ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80019ee:	6823      	ldr	r3, [r4, #0]
 80019f0:	f413 7f80 	tst.w	r3, #256	; 0x100
 80019f4:	d008      	beq.n	8001a08 <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80019f6:	4a5d      	ldr	r2, [pc, #372]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80019f8:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80019fc:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001a00:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8001a02:	430b      	orrs	r3, r1
 8001a04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001a08:	6823      	ldr	r3, [r4, #0]
 8001a0a:	f413 7f00 	tst.w	r3, #512	; 0x200
 8001a0e:	d008      	beq.n	8001a22 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001a10:	4a56      	ldr	r2, [pc, #344]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001a12:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001a16:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001a1a:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8001a1c:	430b      	orrs	r3, r1
 8001a1e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001a22:	6823      	ldr	r3, [r4, #0]
 8001a24:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001a28:	d008      	beq.n	8001a3c <HAL_RCCEx_PeriphCLKConfig+0x19c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001a2a:	4a50      	ldr	r2, [pc, #320]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001a2c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001a30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a34:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8001a36:	430b      	orrs	r3, r1
 8001a38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8001a3c:	6823      	ldr	r3, [r4, #0]
 8001a3e:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8001a42:	d008      	beq.n	8001a56 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8001a44:	4a49      	ldr	r2, [pc, #292]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001a46:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001a4a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001a4e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8001a50:	430b      	orrs	r3, r1
 8001a52:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8001a56:	6823      	ldr	r3, [r4, #0]
 8001a58:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8001a5c:	d008      	beq.n	8001a70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8001a5e:	4a43      	ldr	r2, [pc, #268]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001a60:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001a64:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a68:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001a6a:	430b      	orrs	r3, r1
 8001a6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8001a70:	6823      	ldr	r3, [r4, #0]
 8001a72:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8001a76:	d008      	beq.n	8001a8a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8001a78:	4a3c      	ldr	r2, [pc, #240]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001a7a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001a7e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a82:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8001a84:	430b      	orrs	r3, r1
 8001a86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001a8a:	6823      	ldr	r3, [r4, #0]
 8001a8c:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001a90:	d008      	beq.n	8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001a92:	4a36      	ldr	r2, [pc, #216]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001a94:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001a98:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001a9c:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8001a9e:	430b      	orrs	r3, r1
 8001aa0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001aa4:	6823      	ldr	r3, [r4, #0]
 8001aa6:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8001aaa:	d00d      	beq.n	8001ac8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001aac:	4a2f      	ldr	r2, [pc, #188]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001aae:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001ab2:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8001ab6:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8001ab8:	430b      	orrs	r3, r1
 8001aba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8001abe:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8001ac0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001ac4:	f000 809e 	beq.w	8001c04 <HAL_RCCEx_PeriphCLKConfig+0x364>
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8001ac8:	6823      	ldr	r3, [r4, #0]
 8001aca:	f013 0f08 	tst.w	r3, #8
 8001ace:	d000      	beq.n	8001ad2 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    pllsaiused = 1;
 8001ad0:	2501      	movs	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001ad2:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8001ad6:	d008      	beq.n	8001aea <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001ad8:	4a24      	ldr	r2, [pc, #144]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001ada:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001ade:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8001ae2:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8001ae4:	430b      	orrs	r3, r1
 8001ae6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8001aea:	6823      	ldr	r3, [r4, #0]
 8001aec:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8001af0:	d009      	beq.n	8001b06 <HAL_RCCEx_PeriphCLKConfig+0x266>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001af2:	4a1e      	ldr	r2, [pc, #120]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001af4:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001af8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001afc:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8001b00:	430b      	orrs	r3, r1
 8001b02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001b06:	2e00      	cmp	r6, #0
 8001b08:	d17e      	bne.n	8001c08 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8001b0a:	6823      	ldr	r3, [r4, #0]
 8001b0c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001b10:	d07a      	beq.n	8001c08 <HAL_RCCEx_PeriphCLKConfig+0x368>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8001b12:	2d01      	cmp	r5, #1
 8001b14:	f000 810b 	beq.w	8001d2e <HAL_RCCEx_PeriphCLKConfig+0x48e>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001b18:	2000      	movs	r0, #0
}
 8001b1a:	b003      	add	sp, #12
 8001b1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      plli2sused = 1;
 8001b1e:	2601      	movs	r6, #1
 8001b20:	e6d3      	b.n	80018ca <HAL_RCCEx_PeriphCLKConfig+0x2a>
      plli2sused = 1;
 8001b22:	2601      	movs	r6, #1
 8001b24:	e6e3      	b.n	80018ee <HAL_RCCEx_PeriphCLKConfig+0x4e>
      pllsaiused = 1;
 8001b26:	2501      	movs	r5, #1
 8001b28:	e6e5      	b.n	80018f6 <HAL_RCCEx_PeriphCLKConfig+0x56>
      plli2sused = 1;
 8001b2a:	2601      	movs	r6, #1
 8001b2c:	e6f5      	b.n	800191a <HAL_RCCEx_PeriphCLKConfig+0x7a>
    __HAL_RCC_PWR_CLK_ENABLE();
 8001b2e:	4b0f      	ldr	r3, [pc, #60]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001b30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b32:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001b36:	641a      	str	r2, [r3, #64]	; 0x40
 8001b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b3e:	9301      	str	r3, [sp, #4]
 8001b40:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8001b42:	4a0b      	ldr	r2, [pc, #44]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8001b44:	6813      	ldr	r3, [r2, #0]
 8001b46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b4a:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001b4c:	f7ff f9bc 	bl	8000ec8 <HAL_GetTick>
 8001b50:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001b52:	4b07      	ldr	r3, [pc, #28]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001b5a:	d10b      	bne.n	8001b74 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b5c:	f7ff f9b4 	bl	8000ec8 <HAL_GetTick>
 8001b60:	1bc0      	subs	r0, r0, r7
 8001b62:	2864      	cmp	r0, #100	; 0x64
 8001b64:	d9f5      	bls.n	8001b52 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        return HAL_TIMEOUT;
 8001b66:	2003      	movs	r0, #3
 8001b68:	e7d7      	b.n	8001b1a <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8001b6a:	bf00      	nop
 8001b6c:	40023800 	.word	0x40023800
 8001b70:	40007000 	.word	0x40007000
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001b74:	4bb3      	ldr	r3, [pc, #716]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8001b76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001b78:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001b7c:	d015      	beq.n	8001baa <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8001b7e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001b80:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d010      	beq.n	8001baa <HAL_RCCEx_PeriphCLKConfig+0x30a>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001b88:	4bae      	ldr	r3, [pc, #696]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8001b8a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001b8c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b90:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8001b92:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8001b96:	6719      	str	r1, [r3, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b98:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8001b9a:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8001b9e:	6719      	str	r1, [r3, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 8001ba0:	671a      	str	r2, [r3, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001ba2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ba4:	f013 0f01 	tst.w	r3, #1
 8001ba8:	d112      	bne.n	8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x330>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001baa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001bac:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8001bb0:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8001bb4:	d01d      	beq.n	8001bf2 <HAL_RCCEx_PeriphCLKConfig+0x352>
 8001bb6:	4aa3      	ldr	r2, [pc, #652]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8001bb8:	6893      	ldr	r3, [r2, #8]
 8001bba:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001bbe:	6093      	str	r3, [r2, #8]
 8001bc0:	49a0      	ldr	r1, [pc, #640]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8001bc2:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 8001bc4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001bc6:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	670b      	str	r3, [r1, #112]	; 0x70
 8001bce:	e6af      	b.n	8001930 <HAL_RCCEx_PeriphCLKConfig+0x90>
        tickstart = HAL_GetTick();
 8001bd0:	f7ff f97a 	bl	8000ec8 <HAL_GetTick>
 8001bd4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bd6:	4b9b      	ldr	r3, [pc, #620]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8001bd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bda:	f013 0f02 	tst.w	r3, #2
 8001bde:	d1e4      	bne.n	8001baa <HAL_RCCEx_PeriphCLKConfig+0x30a>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001be0:	f7ff f972 	bl	8000ec8 <HAL_GetTick>
 8001be4:	1bc0      	subs	r0, r0, r7
 8001be6:	f241 3388 	movw	r3, #5000	; 0x1388
 8001bea:	4298      	cmp	r0, r3
 8001bec:	d9f3      	bls.n	8001bd6 <HAL_RCCEx_PeriphCLKConfig+0x336>
            return HAL_TIMEOUT;
 8001bee:	2003      	movs	r0, #3
 8001bf0:	e793      	b.n	8001b1a <HAL_RCCEx_PeriphCLKConfig+0x27a>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001bf2:	4894      	ldr	r0, [pc, #592]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8001bf4:	6882      	ldr	r2, [r0, #8]
 8001bf6:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8001bfa:	4993      	ldr	r1, [pc, #588]	; (8001e48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>)
 8001bfc:	4019      	ands	r1, r3
 8001bfe:	430a      	orrs	r2, r1
 8001c00:	6082      	str	r2, [r0, #8]
 8001c02:	e7dd      	b.n	8001bc0 <HAL_RCCEx_PeriphCLKConfig+0x320>
      pllsaiused = 1;
 8001c04:	2501      	movs	r5, #1
 8001c06:	e75f      	b.n	8001ac8 <HAL_RCCEx_PeriphCLKConfig+0x228>
    __HAL_RCC_PLLI2S_DISABLE();
 8001c08:	4a8e      	ldr	r2, [pc, #568]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8001c0a:	6813      	ldr	r3, [r2, #0]
 8001c0c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001c10:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001c12:	f7ff f959 	bl	8000ec8 <HAL_GetTick>
 8001c16:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001c18:	4b8a      	ldr	r3, [pc, #552]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8001c20:	d006      	beq.n	8001c30 <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001c22:	f7ff f951 	bl	8000ec8 <HAL_GetTick>
 8001c26:	1b80      	subs	r0, r0, r6
 8001c28:	2864      	cmp	r0, #100	; 0x64
 8001c2a:	d9f5      	bls.n	8001c18 <HAL_RCCEx_PeriphCLKConfig+0x378>
        return HAL_TIMEOUT;
 8001c2c:	2003      	movs	r0, #3
 8001c2e:	e774      	b.n	8001b1a <HAL_RCCEx_PeriphCLKConfig+0x27a>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8001c30:	6823      	ldr	r3, [r4, #0]
 8001c32:	f013 0f01 	tst.w	r3, #1
 8001c36:	d013      	beq.n	8001c60 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8001c38:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001c3a:	b98b      	cbnz	r3, 8001c60 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001c3c:	4a81      	ldr	r2, [pc, #516]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8001c3e:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001c42:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8001c46:	6860      	ldr	r0, [r4, #4]
 8001c48:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c4c:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001c50:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8001c54:	430b      	orrs	r3, r1
 8001c56:	68a1      	ldr	r1, [r4, #8]
 8001c58:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8001c5c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001c60:	6823      	ldr	r3, [r4, #0]
 8001c62:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8001c66:	d003      	beq.n	8001c70 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8001c68:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001c6a:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8001c6e:	d006      	beq.n	8001c7e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8001c70:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8001c74:	d01e      	beq.n	8001cb4 <HAL_RCCEx_PeriphCLKConfig+0x414>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001c76:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001c78:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c7c:	d11a      	bne.n	8001cb4 <HAL_RCCEx_PeriphCLKConfig+0x414>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001c7e:	4a71      	ldr	r2, [pc, #452]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8001c80:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001c84:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8001c88:	6860      	ldr	r0, [r4, #4]
 8001c8a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c8e:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001c92:	68e0      	ldr	r0, [r4, #12]
 8001c94:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8001c98:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8001c9c:	430b      	orrs	r3, r1
 8001c9e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001ca2:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001ca6:	f023 031f 	bic.w	r3, r3, #31
 8001caa:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001cac:	3901      	subs	r1, #1
 8001cae:	430b      	orrs	r3, r1
 8001cb0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001cb4:	6823      	ldr	r3, [r4, #0]
 8001cb6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8001cba:	d011      	beq.n	8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x440>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001cbc:	4a61      	ldr	r2, [pc, #388]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8001cbe:	f8d2 0084 	ldr.w	r0, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001cc2:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8001cc6:	6866      	ldr	r6, [r4, #4]
 8001cc8:	6923      	ldr	r3, [r4, #16]
 8001cca:	041b      	lsls	r3, r3, #16
 8001ccc:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
 8001cd0:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 8001cd4:	4303      	orrs	r3, r0
 8001cd6:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8001cda:	430b      	orrs	r3, r1
 8001cdc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001ce0:	6823      	ldr	r3, [r4, #0]
 8001ce2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001ce6:	d00d      	beq.n	8001d04 <HAL_RCCEx_PeriphCLKConfig+0x464>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001ce8:	6862      	ldr	r2, [r4, #4]
 8001cea:	6923      	ldr	r3, [r4, #16]
 8001cec:	041b      	lsls	r3, r3, #16
 8001cee:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001cf2:	68e2      	ldr	r2, [r4, #12]
 8001cf4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001cf8:	68a2      	ldr	r2, [r4, #8]
 8001cfa:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001cfe:	4a51      	ldr	r2, [pc, #324]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8001d00:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8001d04:	4a4f      	ldr	r2, [pc, #316]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8001d06:	6813      	ldr	r3, [r2, #0]
 8001d08:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001d0c:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001d0e:	f7ff f8db 	bl	8000ec8 <HAL_GetTick>
 8001d12:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001d14:	4b4b      	ldr	r3, [pc, #300]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8001d1c:	f47f aef9 	bne.w	8001b12 <HAL_RCCEx_PeriphCLKConfig+0x272>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001d20:	f7ff f8d2 	bl	8000ec8 <HAL_GetTick>
 8001d24:	1b80      	subs	r0, r0, r6
 8001d26:	2864      	cmp	r0, #100	; 0x64
 8001d28:	d9f4      	bls.n	8001d14 <HAL_RCCEx_PeriphCLKConfig+0x474>
        return HAL_TIMEOUT;
 8001d2a:	2003      	movs	r0, #3
 8001d2c:	e6f5      	b.n	8001b1a <HAL_RCCEx_PeriphCLKConfig+0x27a>
    __HAL_RCC_PLLSAI_DISABLE();
 8001d2e:	4a45      	ldr	r2, [pc, #276]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8001d30:	6813      	ldr	r3, [r2, #0]
 8001d32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d36:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001d38:	f7ff f8c6 	bl	8000ec8 <HAL_GetTick>
 8001d3c:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001d3e:	4b41      	ldr	r3, [pc, #260]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8001d46:	d006      	beq.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001d48:	f7ff f8be 	bl	8000ec8 <HAL_GetTick>
 8001d4c:	1b40      	subs	r0, r0, r5
 8001d4e:	2864      	cmp	r0, #100	; 0x64
 8001d50:	d9f5      	bls.n	8001d3e <HAL_RCCEx_PeriphCLKConfig+0x49e>
        return HAL_TIMEOUT;
 8001d52:	2003      	movs	r0, #3
 8001d54:	e6e1      	b.n	8001b1a <HAL_RCCEx_PeriphCLKConfig+0x27a>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8001d56:	6823      	ldr	r3, [r4, #0]
 8001d58:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8001d5c:	d001      	beq.n	8001d62 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8001d5e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001d60:	b122      	cbz	r2, 8001d6c <HAL_RCCEx_PeriphCLKConfig+0x4cc>
 8001d62:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8001d66:	d01d      	beq.n	8001da4 <HAL_RCCEx_PeriphCLKConfig+0x504>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001d68:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d6a:	b9db      	cbnz	r3, 8001da4 <HAL_RCCEx_PeriphCLKConfig+0x504>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001d6c:	4a35      	ldr	r2, [pc, #212]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8001d6e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001d72:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8001d76:	6960      	ldr	r0, [r4, #20]
 8001d78:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d7c:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001d80:	69a0      	ldr	r0, [r4, #24]
 8001d82:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8001d86:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8001d8a:	430b      	orrs	r3, r1
 8001d8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001d90:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001d94:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8001d98:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001d9a:	3901      	subs	r1, #1
 8001d9c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001da0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8001da4:	6823      	ldr	r3, [r4, #0]
 8001da6:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8001daa:	d003      	beq.n	8001db4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8001dac:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8001dae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001db2:	d031      	beq.n	8001e18 <HAL_RCCEx_PeriphCLKConfig+0x578>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8001db4:	6823      	ldr	r3, [r4, #0]
 8001db6:	f013 0f08 	tst.w	r3, #8
 8001dba:	d019      	beq.n	8001df0 <HAL_RCCEx_PeriphCLKConfig+0x550>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001dbc:	4a21      	ldr	r2, [pc, #132]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8001dbe:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001dc2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8001dc6:	6960      	ldr	r0, [r4, #20]
 8001dc8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001dcc:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001dd0:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8001dd4:	430b      	orrs	r3, r1
 8001dd6:	69e1      	ldr	r1, [r4, #28]
 8001dd8:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8001ddc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8001de0:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001de4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001de8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001dea:	430b      	orrs	r3, r1
 8001dec:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 8001df0:	4a14      	ldr	r2, [pc, #80]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8001df2:	6813      	ldr	r3, [r2, #0]
 8001df4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001df8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001dfa:	f7ff f865 	bl	8000ec8 <HAL_GetTick>
 8001dfe:	4604      	mov	r4, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001e00:	4b10      	ldr	r3, [pc, #64]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8001e08:	d119      	bne.n	8001e3e <HAL_RCCEx_PeriphCLKConfig+0x59e>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001e0a:	f7ff f85d 	bl	8000ec8 <HAL_GetTick>
 8001e0e:	1b00      	subs	r0, r0, r4
 8001e10:	2864      	cmp	r0, #100	; 0x64
 8001e12:	d9f5      	bls.n	8001e00 <HAL_RCCEx_PeriphCLKConfig+0x560>
        return HAL_TIMEOUT;
 8001e14:	2003      	movs	r0, #3
 8001e16:	e680      	b.n	8001b1a <HAL_RCCEx_PeriphCLKConfig+0x27a>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001e18:	4a0a      	ldr	r2, [pc, #40]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8001e1a:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001e1e:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8001e22:	6965      	ldr	r5, [r4, #20]
 8001e24:	6a23      	ldr	r3, [r4, #32]
 8001e26:	041b      	lsls	r3, r3, #16
 8001e28:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8001e2c:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 8001e30:	4303      	orrs	r3, r0
 8001e32:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8001e36:	430b      	orrs	r3, r1
 8001e38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8001e3c:	e7ba      	b.n	8001db4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  return HAL_OK;
 8001e3e:	2000      	movs	r0, #0
 8001e40:	e66b      	b.n	8001b1a <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8001e42:	bf00      	nop
 8001e44:	40023800 	.word	0x40023800
 8001e48:	0ffffcff 	.word	0x0ffffcff

08001e4c <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8001e4c:	6802      	ldr	r2, [r0, #0]
 8001e4e:	6813      	ldr	r3, [r2, #0]
 8001e50:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001e54:	6013      	str	r3, [r2, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001e56:	2320      	movs	r3, #32
 8001e58:	6743      	str	r3, [r0, #116]	; 0x74
}
 8001e5a:	4770      	bx	lr

08001e5c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001e5c:	6802      	ldr	r2, [r0, #0]
 8001e5e:	6813      	ldr	r3, [r2, #0]
 8001e60:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001e64:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e66:	6802      	ldr	r2, [r0, #0]
 8001e68:	6893      	ldr	r3, [r2, #8]
 8001e6a:	f023 0301 	bic.w	r3, r3, #1
 8001e6e:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001e70:	2320      	movs	r3, #32
 8001e72:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	6603      	str	r3, [r0, #96]	; 0x60
}
 8001e78:	4770      	bx	lr
	...

08001e7c <HAL_UART_Transmit_DMA>:
{
 8001e7c:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8001e7e:	6f42      	ldr	r2, [r0, #116]	; 0x74
 8001e80:	2a20      	cmp	r2, #32
 8001e82:	d142      	bne.n	8001f0a <HAL_UART_Transmit_DMA+0x8e>
{
 8001e84:	b510      	push	{r4, lr}
 8001e86:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 8001e88:	fab3 f283 	clz	r2, r3
 8001e8c:	0952      	lsrs	r2, r2, #5
 8001e8e:	2900      	cmp	r1, #0
 8001e90:	bf08      	it	eq
 8001e92:	2201      	moveq	r2, #1
 8001e94:	2a00      	cmp	r2, #0
 8001e96:	d13a      	bne.n	8001f0e <HAL_UART_Transmit_DMA+0x92>
    __HAL_LOCK(huart);
 8001e98:	f890 2070 	ldrb.w	r2, [r0, #112]	; 0x70
 8001e9c:	2a01      	cmp	r2, #1
 8001e9e:	d038      	beq.n	8001f12 <HAL_UART_Transmit_DMA+0x96>
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    huart->pTxBuffPtr  = pData;
 8001ea6:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8001ea8:	f8a0 3050 	strh.w	r3, [r0, #80]	; 0x50
    huart->TxXferCount = Size;
 8001eac:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	67c2      	str	r2, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001eb4:	2221      	movs	r2, #33	; 0x21
 8001eb6:	6742      	str	r2, [r0, #116]	; 0x74
    if (huart->hdmatx != NULL)
 8001eb8:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8001eba:	b1d2      	cbz	r2, 8001ef2 <HAL_UART_Transmit_DMA+0x76>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8001ebc:	4916      	ldr	r1, [pc, #88]	; (8001f18 <HAL_UART_Transmit_DMA+0x9c>)
 8001ebe:	63d1      	str	r1, [r2, #60]	; 0x3c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8001ec0:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8001ec2:	4916      	ldr	r1, [pc, #88]	; (8001f1c <HAL_UART_Transmit_DMA+0xa0>)
 8001ec4:	6411      	str	r1, [r2, #64]	; 0x40
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8001ec6:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8001ec8:	4915      	ldr	r1, [pc, #84]	; (8001f20 <HAL_UART_Transmit_DMA+0xa4>)
 8001eca:	64d1      	str	r1, [r2, #76]	; 0x4c
      huart->hdmatx->XferAbortCallback = NULL;
 8001ecc:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8001ece:	2100      	movs	r1, #0
 8001ed0:	6511      	str	r1, [r2, #80]	; 0x50
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8001ed2:	6802      	ldr	r2, [r0, #0]
 8001ed4:	3228      	adds	r2, #40	; 0x28
 8001ed6:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8001ed8:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8001eda:	f7ff f86b 	bl	8000fb4 <HAL_DMA_Start_IT>
 8001ede:	b140      	cbz	r0, 8001ef2 <HAL_UART_Transmit_DMA+0x76>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8001ee0:	2310      	movs	r3, #16
 8001ee2:	67e3      	str	r3, [r4, #124]	; 0x7c
        __HAL_UNLOCK(huart);
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
        huart->gState = HAL_UART_STATE_READY;
 8001eea:	2320      	movs	r3, #32
 8001eec:	6763      	str	r3, [r4, #116]	; 0x74
        return HAL_ERROR;
 8001eee:	2001      	movs	r0, #1
 8001ef0:	e00a      	b.n	8001f08 <HAL_UART_Transmit_DMA+0x8c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8001ef2:	6823      	ldr	r3, [r4, #0]
 8001ef4:	2240      	movs	r2, #64	; 0x40
 8001ef6:	621a      	str	r2, [r3, #32]
    __HAL_UNLOCK(huart);
 8001ef8:	2000      	movs	r0, #0
 8001efa:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001efe:	6822      	ldr	r2, [r4, #0]
 8001f00:	6893      	ldr	r3, [r2, #8]
 8001f02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f06:	6093      	str	r3, [r2, #8]
}
 8001f08:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 8001f0a:	2002      	movs	r0, #2
}
 8001f0c:	4770      	bx	lr
      return HAL_ERROR;
 8001f0e:	2001      	movs	r0, #1
 8001f10:	e7fa      	b.n	8001f08 <HAL_UART_Transmit_DMA+0x8c>
    __HAL_LOCK(huart);
 8001f12:	2002      	movs	r0, #2
 8001f14:	e7f8      	b.n	8001f08 <HAL_UART_Transmit_DMA+0x8c>
 8001f16:	bf00      	nop
 8001f18:	08001f27 	.word	0x08001f27
 8001f1c:	08001f59 	.word	0x08001f59
 8001f20:	08001f65 	.word	0x08001f65

08001f24 <HAL_UART_TxCpltCallback>:
}
 8001f24:	4770      	bx	lr

08001f26 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8001f26:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8001f28:	6b83      	ldr	r3, [r0, #56]	; 0x38

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8001f2a:	69c2      	ldr	r2, [r0, #28]
 8001f2c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8001f30:	d00d      	beq.n	8001f4e <UART_DMATransmitCplt+0x28>
  {
    huart->TxXferCount = 0U;
 8001f32:	2200      	movs	r2, #0
 8001f34:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001f38:	6819      	ldr	r1, [r3, #0]
 8001f3a:	688a      	ldr	r2, [r1, #8]
 8001f3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f40:	608a      	str	r2, [r1, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	6813      	ldr	r3, [r2, #0]
 8001f46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f4a:	6013      	str	r3, [r2, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8001f4c:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7ff ffe8 	bl	8001f24 <HAL_UART_TxCpltCallback>
}
 8001f54:	e7fa      	b.n	8001f4c <UART_DMATransmitCplt+0x26>

08001f56 <HAL_UART_TxHalfCpltCallback>:
}
 8001f56:	4770      	bx	lr

08001f58 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8001f58:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8001f5a:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001f5c:	f7ff fffb 	bl	8001f56 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001f60:	bd08      	pop	{r3, pc}

08001f62 <HAL_UART_ErrorCallback>:
}
 8001f62:	4770      	bx	lr

08001f64 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8001f64:	b538      	push	{r3, r4, r5, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8001f66:	6b84      	ldr	r4, [r0, #56]	; 0x38

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8001f68:	6f62      	ldr	r2, [r4, #116]	; 0x74
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8001f6a:	6fa5      	ldr	r5, [r4, #120]	; 0x78

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8001f6c:	6823      	ldr	r3, [r4, #0]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001f74:	d001      	beq.n	8001f7a <UART_DMAError+0x16>
 8001f76:	2a21      	cmp	r2, #33	; 0x21
 8001f78:	d00e      	beq.n	8001f98 <UART_DMAError+0x34>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8001f7a:	6823      	ldr	r3, [r4, #0]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001f82:	d001      	beq.n	8001f88 <UART_DMAError+0x24>
 8001f84:	2d22      	cmp	r5, #34	; 0x22
 8001f86:	d00e      	beq.n	8001fa6 <UART_DMAError+0x42>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8001f88:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8001f8a:	f043 0310 	orr.w	r3, r3, #16
 8001f8e:	67e3      	str	r3, [r4, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001f90:	4620      	mov	r0, r4
 8001f92:	f7ff ffe6 	bl	8001f62 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001f96:	bd38      	pop	{r3, r4, r5, pc}
    huart->TxXferCount = 0U;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8001f9e:	4620      	mov	r0, r4
 8001fa0:	f7ff ff54 	bl	8001e4c <UART_EndTxTransfer>
 8001fa4:	e7e9      	b.n	8001f7a <UART_DMAError+0x16>
    huart->RxXferCount = 0U;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8001fac:	4620      	mov	r0, r4
 8001fae:	f7ff ff55 	bl	8001e5c <UART_EndRxTransfer>
 8001fb2:	e7e9      	b.n	8001f88 <UART_DMAError+0x24>

08001fb4 <UART_SetConfig>:
{
 8001fb4:	b538      	push	{r3, r4, r5, lr}
 8001fb6:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001fb8:	6883      	ldr	r3, [r0, #8]
 8001fba:	6902      	ldr	r2, [r0, #16]
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	6942      	ldr	r2, [r0, #20]
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	69c2      	ldr	r2, [r0, #28]
 8001fc4:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001fc6:	6801      	ldr	r1, [r0, #0]
 8001fc8:	6808      	ldr	r0, [r1, #0]
 8001fca:	4a9f      	ldr	r2, [pc, #636]	; (8002248 <UART_SetConfig+0x294>)
 8001fcc:	4002      	ands	r2, r0
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001fd2:	6822      	ldr	r2, [r4, #0]
 8001fd4:	6853      	ldr	r3, [r2, #4]
 8001fd6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001fda:	68e1      	ldr	r1, [r4, #12]
 8001fdc:	430b      	orrs	r3, r1
 8001fde:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001fe0:	69a2      	ldr	r2, [r4, #24]
  tmpreg |= huart->Init.OneBitSampling;
 8001fe2:	6a23      	ldr	r3, [r4, #32]
 8001fe4:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001fe6:	6821      	ldr	r1, [r4, #0]
 8001fe8:	688b      	ldr	r3, [r1, #8]
 8001fea:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	608b      	str	r3, [r1, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001ff2:	6823      	ldr	r3, [r4, #0]
 8001ff4:	4a95      	ldr	r2, [pc, #596]	; (800224c <UART_SetConfig+0x298>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d019      	beq.n	800202e <UART_SetConfig+0x7a>
 8001ffa:	4a95      	ldr	r2, [pc, #596]	; (8002250 <UART_SetConfig+0x29c>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d029      	beq.n	8002054 <UART_SetConfig+0xa0>
 8002000:	4a94      	ldr	r2, [pc, #592]	; (8002254 <UART_SetConfig+0x2a0>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d03e      	beq.n	8002084 <UART_SetConfig+0xd0>
 8002006:	4a94      	ldr	r2, [pc, #592]	; (8002258 <UART_SetConfig+0x2a4>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d062      	beq.n	80020d2 <UART_SetConfig+0x11e>
 800200c:	4a93      	ldr	r2, [pc, #588]	; (800225c <UART_SetConfig+0x2a8>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d071      	beq.n	80020f6 <UART_SetConfig+0x142>
 8002012:	4a93      	ldr	r2, [pc, #588]	; (8002260 <UART_SetConfig+0x2ac>)
 8002014:	4293      	cmp	r3, r2
 8002016:	f000 8083 	beq.w	8002120 <UART_SetConfig+0x16c>
 800201a:	4a92      	ldr	r2, [pc, #584]	; (8002264 <UART_SetConfig+0x2b0>)
 800201c:	4293      	cmp	r3, r2
 800201e:	f000 8094 	beq.w	800214a <UART_SetConfig+0x196>
 8002022:	4a91      	ldr	r2, [pc, #580]	; (8002268 <UART_SetConfig+0x2b4>)
 8002024:	4293      	cmp	r3, r2
 8002026:	f000 80a5 	beq.w	8002174 <UART_SetConfig+0x1c0>
 800202a:	2510      	movs	r5, #16
 800202c:	e03a      	b.n	80020a4 <UART_SetConfig+0xf0>
 800202e:	4b8f      	ldr	r3, [pc, #572]	; (800226c <UART_SetConfig+0x2b8>)
 8002030:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002034:	f003 0303 	and.w	r3, r3, #3
 8002038:	2b03      	cmp	r3, #3
 800203a:	d809      	bhi.n	8002050 <UART_SetConfig+0x9c>
 800203c:	e8df f003 	tbb	[pc, r3]
 8002040:	06ae0402 	.word	0x06ae0402
 8002044:	2501      	movs	r5, #1
 8002046:	e02d      	b.n	80020a4 <UART_SetConfig+0xf0>
 8002048:	2504      	movs	r5, #4
 800204a:	e02b      	b.n	80020a4 <UART_SetConfig+0xf0>
 800204c:	2508      	movs	r5, #8
 800204e:	e029      	b.n	80020a4 <UART_SetConfig+0xf0>
 8002050:	2510      	movs	r5, #16
 8002052:	e027      	b.n	80020a4 <UART_SetConfig+0xf0>
 8002054:	4b85      	ldr	r3, [pc, #532]	; (800226c <UART_SetConfig+0x2b8>)
 8002056:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800205a:	f003 030c 	and.w	r3, r3, #12
 800205e:	2b0c      	cmp	r3, #12
 8002060:	d80e      	bhi.n	8002080 <UART_SetConfig+0xcc>
 8002062:	e8df f003 	tbb	[pc, r3]
 8002066:	0d07      	.short	0x0d07
 8002068:	0d090d0d 	.word	0x0d090d0d
 800206c:	0d9d0d0d 	.word	0x0d9d0d0d
 8002070:	0d0d      	.short	0x0d0d
 8002072:	0b          	.byte	0x0b
 8002073:	00          	.byte	0x00
 8002074:	2500      	movs	r5, #0
 8002076:	e015      	b.n	80020a4 <UART_SetConfig+0xf0>
 8002078:	2504      	movs	r5, #4
 800207a:	e013      	b.n	80020a4 <UART_SetConfig+0xf0>
 800207c:	2508      	movs	r5, #8
 800207e:	e011      	b.n	80020a4 <UART_SetConfig+0xf0>
 8002080:	2510      	movs	r5, #16
 8002082:	e00f      	b.n	80020a4 <UART_SetConfig+0xf0>
 8002084:	4b79      	ldr	r3, [pc, #484]	; (800226c <UART_SetConfig+0x2b8>)
 8002086:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800208a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800208e:	2b20      	cmp	r3, #32
 8002090:	f000 8088 	beq.w	80021a4 <UART_SetConfig+0x1f0>
 8002094:	d819      	bhi.n	80020ca <UART_SetConfig+0x116>
 8002096:	2b00      	cmp	r3, #0
 8002098:	f000 8086 	beq.w	80021a8 <UART_SetConfig+0x1f4>
 800209c:	2b10      	cmp	r3, #16
 800209e:	f040 8085 	bne.w	80021ac <UART_SetConfig+0x1f8>
 80020a2:	2504      	movs	r5, #4
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80020a4:	69e3      	ldr	r3, [r4, #28]
 80020a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80020aa:	f000 80ab 	beq.w	8002204 <UART_SetConfig+0x250>
    switch (clocksource)
 80020ae:	2d08      	cmp	r5, #8
 80020b0:	f200 8140 	bhi.w	8002334 <UART_SetConfig+0x380>
 80020b4:	e8df f015 	tbh	[pc, r5, lsl #1]
 80020b8:	01180107 	.word	0x01180107
 80020bc:	013e0122 	.word	0x013e0122
 80020c0:	013e012b 	.word	0x013e012b
 80020c4:	013e013e 	.word	0x013e013e
 80020c8:	0135      	.short	0x0135
  UART_GETCLOCKSOURCE(huart, clocksource);
 80020ca:	2b30      	cmp	r3, #48	; 0x30
 80020cc:	d170      	bne.n	80021b0 <UART_SetConfig+0x1fc>
 80020ce:	2508      	movs	r5, #8
 80020d0:	e7e8      	b.n	80020a4 <UART_SetConfig+0xf0>
 80020d2:	4b66      	ldr	r3, [pc, #408]	; (800226c <UART_SetConfig+0x2b8>)
 80020d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020d8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80020dc:	2b80      	cmp	r3, #128	; 0x80
 80020de:	d069      	beq.n	80021b4 <UART_SetConfig+0x200>
 80020e0:	d805      	bhi.n	80020ee <UART_SetConfig+0x13a>
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d068      	beq.n	80021b8 <UART_SetConfig+0x204>
 80020e6:	2b40      	cmp	r3, #64	; 0x40
 80020e8:	d168      	bne.n	80021bc <UART_SetConfig+0x208>
 80020ea:	2504      	movs	r5, #4
 80020ec:	e7da      	b.n	80020a4 <UART_SetConfig+0xf0>
 80020ee:	2bc0      	cmp	r3, #192	; 0xc0
 80020f0:	d166      	bne.n	80021c0 <UART_SetConfig+0x20c>
 80020f2:	2508      	movs	r5, #8
 80020f4:	e7d6      	b.n	80020a4 <UART_SetConfig+0xf0>
 80020f6:	4b5d      	ldr	r3, [pc, #372]	; (800226c <UART_SetConfig+0x2b8>)
 80020f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002100:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002104:	d05e      	beq.n	80021c4 <UART_SetConfig+0x210>
 8002106:	d806      	bhi.n	8002116 <UART_SetConfig+0x162>
 8002108:	2b00      	cmp	r3, #0
 800210a:	d05d      	beq.n	80021c8 <UART_SetConfig+0x214>
 800210c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002110:	d15c      	bne.n	80021cc <UART_SetConfig+0x218>
 8002112:	2504      	movs	r5, #4
 8002114:	e7c6      	b.n	80020a4 <UART_SetConfig+0xf0>
 8002116:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800211a:	d159      	bne.n	80021d0 <UART_SetConfig+0x21c>
 800211c:	2508      	movs	r5, #8
 800211e:	e7c1      	b.n	80020a4 <UART_SetConfig+0xf0>
 8002120:	4b52      	ldr	r3, [pc, #328]	; (800226c <UART_SetConfig+0x2b8>)
 8002122:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002126:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800212a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800212e:	d051      	beq.n	80021d4 <UART_SetConfig+0x220>
 8002130:	d806      	bhi.n	8002140 <UART_SetConfig+0x18c>
 8002132:	2b00      	cmp	r3, #0
 8002134:	d050      	beq.n	80021d8 <UART_SetConfig+0x224>
 8002136:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800213a:	d14f      	bne.n	80021dc <UART_SetConfig+0x228>
 800213c:	2504      	movs	r5, #4
 800213e:	e7b1      	b.n	80020a4 <UART_SetConfig+0xf0>
 8002140:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002144:	d14c      	bne.n	80021e0 <UART_SetConfig+0x22c>
 8002146:	2508      	movs	r5, #8
 8002148:	e7ac      	b.n	80020a4 <UART_SetConfig+0xf0>
 800214a:	4b48      	ldr	r3, [pc, #288]	; (800226c <UART_SetConfig+0x2b8>)
 800214c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002150:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8002154:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002158:	d044      	beq.n	80021e4 <UART_SetConfig+0x230>
 800215a:	d806      	bhi.n	800216a <UART_SetConfig+0x1b6>
 800215c:	2b00      	cmp	r3, #0
 800215e:	d043      	beq.n	80021e8 <UART_SetConfig+0x234>
 8002160:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002164:	d142      	bne.n	80021ec <UART_SetConfig+0x238>
 8002166:	2504      	movs	r5, #4
 8002168:	e79c      	b.n	80020a4 <UART_SetConfig+0xf0>
 800216a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800216e:	d13f      	bne.n	80021f0 <UART_SetConfig+0x23c>
 8002170:	2508      	movs	r5, #8
 8002172:	e797      	b.n	80020a4 <UART_SetConfig+0xf0>
 8002174:	4b3d      	ldr	r3, [pc, #244]	; (800226c <UART_SetConfig+0x2b8>)
 8002176:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800217a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800217e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002182:	d037      	beq.n	80021f4 <UART_SetConfig+0x240>
 8002184:	d805      	bhi.n	8002192 <UART_SetConfig+0x1de>
 8002186:	b3bb      	cbz	r3, 80021f8 <UART_SetConfig+0x244>
 8002188:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800218c:	d136      	bne.n	80021fc <UART_SetConfig+0x248>
 800218e:	2504      	movs	r5, #4
 8002190:	e788      	b.n	80020a4 <UART_SetConfig+0xf0>
 8002192:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002196:	d133      	bne.n	8002200 <UART_SetConfig+0x24c>
 8002198:	2508      	movs	r5, #8
 800219a:	e783      	b.n	80020a4 <UART_SetConfig+0xf0>
 800219c:	2502      	movs	r5, #2
 800219e:	e781      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021a0:	2502      	movs	r5, #2
 80021a2:	e77f      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021a4:	2502      	movs	r5, #2
 80021a6:	e77d      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021a8:	2500      	movs	r5, #0
 80021aa:	e77b      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021ac:	2510      	movs	r5, #16
 80021ae:	e779      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021b0:	2510      	movs	r5, #16
 80021b2:	e777      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021b4:	2502      	movs	r5, #2
 80021b6:	e775      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021b8:	2500      	movs	r5, #0
 80021ba:	e773      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021bc:	2510      	movs	r5, #16
 80021be:	e771      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021c0:	2510      	movs	r5, #16
 80021c2:	e76f      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021c4:	2502      	movs	r5, #2
 80021c6:	e76d      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021c8:	2500      	movs	r5, #0
 80021ca:	e76b      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021cc:	2510      	movs	r5, #16
 80021ce:	e769      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021d0:	2510      	movs	r5, #16
 80021d2:	e767      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021d4:	2502      	movs	r5, #2
 80021d6:	e765      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021d8:	2501      	movs	r5, #1
 80021da:	e763      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021dc:	2510      	movs	r5, #16
 80021de:	e761      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021e0:	2510      	movs	r5, #16
 80021e2:	e75f      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021e4:	2502      	movs	r5, #2
 80021e6:	e75d      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021e8:	2500      	movs	r5, #0
 80021ea:	e75b      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021ec:	2510      	movs	r5, #16
 80021ee:	e759      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021f0:	2510      	movs	r5, #16
 80021f2:	e757      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021f4:	2502      	movs	r5, #2
 80021f6:	e755      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021f8:	2500      	movs	r5, #0
 80021fa:	e753      	b.n	80020a4 <UART_SetConfig+0xf0>
 80021fc:	2510      	movs	r5, #16
 80021fe:	e751      	b.n	80020a4 <UART_SetConfig+0xf0>
 8002200:	2510      	movs	r5, #16
 8002202:	e74f      	b.n	80020a4 <UART_SetConfig+0xf0>
    switch (clocksource)
 8002204:	2d08      	cmp	r5, #8
 8002206:	d85b      	bhi.n	80022c0 <UART_SetConfig+0x30c>
 8002208:	e8df f005 	tbb	[pc, r5]
 800220c:	5a3d3205 	.word	0x5a3d3205
 8002210:	5a5a5a46 	.word	0x5a5a5a46
 8002214:	51          	.byte	0x51
 8002215:	00          	.byte	0x00
        pclk = HAL_RCC_GetPCLK1Freq();
 8002216:	f7ff fb23 	bl	8001860 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800221a:	6862      	ldr	r2, [r4, #4]
 800221c:	0853      	lsrs	r3, r2, #1
 800221e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8002222:	fbb3 f3f2 	udiv	r3, r3, r2
 8002226:	b29b      	uxth	r3, r3
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002228:	f1a3 0110 	sub.w	r1, r3, #16
 800222c:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8002230:	4291      	cmp	r1, r2
 8002232:	f200 8082 	bhi.w	800233a <UART_SetConfig+0x386>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002236:	b29a      	uxth	r2, r3
 8002238:	f022 020f 	bic.w	r2, r2, #15
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800223c:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8002240:	4313      	orrs	r3, r2
      huart->Instance->BRR = brrtemp;
 8002242:	6822      	ldr	r2, [r4, #0]
 8002244:	60d3      	str	r3, [r2, #12]
 8002246:	e07b      	b.n	8002340 <UART_SetConfig+0x38c>
 8002248:	efff69f3 	.word	0xefff69f3
 800224c:	40011000 	.word	0x40011000
 8002250:	40004400 	.word	0x40004400
 8002254:	40004800 	.word	0x40004800
 8002258:	40004c00 	.word	0x40004c00
 800225c:	40005000 	.word	0x40005000
 8002260:	40011400 	.word	0x40011400
 8002264:	40007800 	.word	0x40007800
 8002268:	40007c00 	.word	0x40007c00
 800226c:	40023800 	.word	0x40023800
        pclk = HAL_RCC_GetPCLK2Freq();
 8002270:	f7ff fb06 	bl	8001880 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002274:	6862      	ldr	r2, [r4, #4]
 8002276:	0853      	lsrs	r3, r2, #1
 8002278:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800227c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002280:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002282:	2500      	movs	r5, #0
        break;
 8002284:	e7d0      	b.n	8002228 <UART_SetConfig+0x274>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002286:	6862      	ldr	r2, [r4, #4]
 8002288:	4b30      	ldr	r3, [pc, #192]	; (800234c <UART_SetConfig+0x398>)
 800228a:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800228e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002292:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002294:	2500      	movs	r5, #0
        break;
 8002296:	e7c7      	b.n	8002228 <UART_SetConfig+0x274>
        pclk = HAL_RCC_GetSysClockFreq();
 8002298:	f7ff f9d6 	bl	8001648 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800229c:	6862      	ldr	r2, [r4, #4]
 800229e:	0853      	lsrs	r3, r2, #1
 80022a0:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80022a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80022a8:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80022aa:	2500      	movs	r5, #0
        break;
 80022ac:	e7bc      	b.n	8002228 <UART_SetConfig+0x274>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80022ae:	6862      	ldr	r2, [r4, #4]
 80022b0:	0853      	lsrs	r3, r2, #1
 80022b2:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80022b6:	fbb3 f3f2 	udiv	r3, r3, r2
 80022ba:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80022bc:	2500      	movs	r5, #0
        break;
 80022be:	e7b3      	b.n	8002228 <UART_SetConfig+0x274>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80022c0:	2501      	movs	r5, #1
 80022c2:	2300      	movs	r3, #0
 80022c4:	e7b0      	b.n	8002228 <UART_SetConfig+0x274>
        pclk = HAL_RCC_GetPCLK1Freq();
 80022c6:	f7ff facb 	bl	8001860 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80022ca:	6862      	ldr	r2, [r4, #4]
 80022cc:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80022d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80022d4:	b29b      	uxth	r3, r3
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80022d6:	f1a3 0110 	sub.w	r1, r3, #16
 80022da:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80022de:	4291      	cmp	r1, r2
 80022e0:	d82d      	bhi.n	800233e <UART_SetConfig+0x38a>
      huart->Instance->BRR = usartdiv;
 80022e2:	6822      	ldr	r2, [r4, #0]
 80022e4:	60d3      	str	r3, [r2, #12]
 80022e6:	e02b      	b.n	8002340 <UART_SetConfig+0x38c>
        pclk = HAL_RCC_GetPCLK2Freq();
 80022e8:	f7ff faca 	bl	8001880 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80022ec:	6862      	ldr	r2, [r4, #4]
 80022ee:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80022f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80022f6:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80022f8:	2500      	movs	r5, #0
        break;
 80022fa:	e7ec      	b.n	80022d6 <UART_SetConfig+0x322>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80022fc:	6862      	ldr	r2, [r4, #4]
 80022fe:	4b14      	ldr	r3, [pc, #80]	; (8002350 <UART_SetConfig+0x39c>)
 8002300:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8002304:	fbb3 f3f2 	udiv	r3, r3, r2
 8002308:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800230a:	2500      	movs	r5, #0
        break;
 800230c:	e7e3      	b.n	80022d6 <UART_SetConfig+0x322>
        pclk = HAL_RCC_GetSysClockFreq();
 800230e:	f7ff f99b 	bl	8001648 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002312:	6862      	ldr	r2, [r4, #4]
 8002314:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8002318:	fbb3 f3f2 	udiv	r3, r3, r2
 800231c:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800231e:	2500      	movs	r5, #0
        break;
 8002320:	e7d9      	b.n	80022d6 <UART_SetConfig+0x322>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002322:	6862      	ldr	r2, [r4, #4]
 8002324:	0853      	lsrs	r3, r2, #1
 8002326:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800232a:	fbb3 f3f2 	udiv	r3, r3, r2
 800232e:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002330:	2500      	movs	r5, #0
        break;
 8002332:	e7d0      	b.n	80022d6 <UART_SetConfig+0x322>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002334:	2501      	movs	r5, #1
 8002336:	2300      	movs	r3, #0
 8002338:	e7cd      	b.n	80022d6 <UART_SetConfig+0x322>
      ret = HAL_ERROR;
 800233a:	2501      	movs	r5, #1
 800233c:	e000      	b.n	8002340 <UART_SetConfig+0x38c>
      ret = HAL_ERROR;
 800233e:	2501      	movs	r5, #1
  huart->RxISR = NULL;
 8002340:	2300      	movs	r3, #0
 8002342:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8002344:	6663      	str	r3, [r4, #100]	; 0x64
}
 8002346:	4628      	mov	r0, r5
 8002348:	bd38      	pop	{r3, r4, r5, pc}
 800234a:	bf00      	nop
 800234c:	01e84800 	.word	0x01e84800
 8002350:	00f42400 	.word	0x00f42400

08002354 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002354:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002356:	f013 0f01 	tst.w	r3, #1
 800235a:	d006      	beq.n	800236a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800235c:	6802      	ldr	r2, [r0, #0]
 800235e:	6853      	ldr	r3, [r2, #4]
 8002360:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8002364:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8002366:	430b      	orrs	r3, r1
 8002368:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800236a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800236c:	f013 0f02 	tst.w	r3, #2
 8002370:	d006      	beq.n	8002380 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002372:	6802      	ldr	r2, [r0, #0]
 8002374:	6853      	ldr	r3, [r2, #4]
 8002376:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800237a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800237c:	430b      	orrs	r3, r1
 800237e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002380:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002382:	f013 0f04 	tst.w	r3, #4
 8002386:	d006      	beq.n	8002396 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002388:	6802      	ldr	r2, [r0, #0]
 800238a:	6853      	ldr	r3, [r2, #4]
 800238c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002390:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8002392:	430b      	orrs	r3, r1
 8002394:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002396:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002398:	f013 0f08 	tst.w	r3, #8
 800239c:	d006      	beq.n	80023ac <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800239e:	6802      	ldr	r2, [r0, #0]
 80023a0:	6853      	ldr	r3, [r2, #4]
 80023a2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80023a6:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80023a8:	430b      	orrs	r3, r1
 80023aa:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80023ac:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80023ae:	f013 0f10 	tst.w	r3, #16
 80023b2:	d006      	beq.n	80023c2 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80023b4:	6802      	ldr	r2, [r0, #0]
 80023b6:	6893      	ldr	r3, [r2, #8]
 80023b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80023bc:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80023be:	430b      	orrs	r3, r1
 80023c0:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80023c2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80023c4:	f013 0f20 	tst.w	r3, #32
 80023c8:	d006      	beq.n	80023d8 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80023ca:	6802      	ldr	r2, [r0, #0]
 80023cc:	6893      	ldr	r3, [r2, #8]
 80023ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80023d2:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80023d4:	430b      	orrs	r3, r1
 80023d6:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80023d8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80023da:	f013 0f40 	tst.w	r3, #64	; 0x40
 80023de:	d00a      	beq.n	80023f6 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80023e0:	6802      	ldr	r2, [r0, #0]
 80023e2:	6853      	ldr	r3, [r2, #4]
 80023e4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80023e8:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80023ea:	430b      	orrs	r3, r1
 80023ec:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80023ee:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80023f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80023f4:	d00b      	beq.n	800240e <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80023f6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80023f8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80023fc:	d006      	beq.n	800240c <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80023fe:	6802      	ldr	r2, [r0, #0]
 8002400:	6853      	ldr	r3, [r2, #4]
 8002402:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002406:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002408:	430b      	orrs	r3, r1
 800240a:	6053      	str	r3, [r2, #4]
}
 800240c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800240e:	6802      	ldr	r2, [r0, #0]
 8002410:	6853      	ldr	r3, [r2, #4]
 8002412:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002416:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8002418:	430b      	orrs	r3, r1
 800241a:	6053      	str	r3, [r2, #4]
 800241c:	e7eb      	b.n	80023f6 <UART_AdvFeatureConfig+0xa2>

0800241e <UART_WaitOnFlagUntilTimeout>:
{
 800241e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002422:	4605      	mov	r5, r0
 8002424:	460f      	mov	r7, r1
 8002426:	4616      	mov	r6, r2
 8002428:	4699      	mov	r9, r3
 800242a:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800242e:	682c      	ldr	r4, [r5, #0]
 8002430:	69e4      	ldr	r4, [r4, #28]
 8002432:	ea37 0304 	bics.w	r3, r7, r4
 8002436:	bf0c      	ite	eq
 8002438:	2401      	moveq	r4, #1
 800243a:	2400      	movne	r4, #0
 800243c:	42b4      	cmp	r4, r6
 800243e:	d13c      	bne.n	80024ba <UART_WaitOnFlagUntilTimeout+0x9c>
    if (Timeout != HAL_MAX_DELAY)
 8002440:	f1b8 3fff 	cmp.w	r8, #4294967295
 8002444:	d0f3      	beq.n	800242e <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002446:	f7fe fd3f 	bl	8000ec8 <HAL_GetTick>
 800244a:	eba0 0009 	sub.w	r0, r0, r9
 800244e:	4540      	cmp	r0, r8
 8002450:	d821      	bhi.n	8002496 <UART_WaitOnFlagUntilTimeout+0x78>
 8002452:	f1b8 0f00 	cmp.w	r8, #0
 8002456:	d01e      	beq.n	8002496 <UART_WaitOnFlagUntilTimeout+0x78>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002458:	682b      	ldr	r3, [r5, #0]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	f012 0f04 	tst.w	r2, #4
 8002460:	d0e5      	beq.n	800242e <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002462:	69da      	ldr	r2, [r3, #28]
 8002464:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8002468:	d0e1      	beq.n	800242e <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800246a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800246e:	621a      	str	r2, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002470:	682a      	ldr	r2, [r5, #0]
 8002472:	6813      	ldr	r3, [r2, #0]
 8002474:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002478:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800247a:	682a      	ldr	r2, [r5, #0]
 800247c:	6893      	ldr	r3, [r2, #8]
 800247e:	f023 0301 	bic.w	r3, r3, #1
 8002482:	6093      	str	r3, [r2, #8]
          huart->gState = HAL_UART_STATE_READY;
 8002484:	2320      	movs	r3, #32
 8002486:	676b      	str	r3, [r5, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8002488:	67ab      	str	r3, [r5, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800248a:	67eb      	str	r3, [r5, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 800248c:	2300      	movs	r3, #0
 800248e:	f885 3070 	strb.w	r3, [r5, #112]	; 0x70
          return HAL_TIMEOUT;
 8002492:	2003      	movs	r0, #3
 8002494:	e012      	b.n	80024bc <UART_WaitOnFlagUntilTimeout+0x9e>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002496:	682a      	ldr	r2, [r5, #0]
 8002498:	6813      	ldr	r3, [r2, #0]
 800249a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800249e:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024a0:	682a      	ldr	r2, [r5, #0]
 80024a2:	6893      	ldr	r3, [r2, #8]
 80024a4:	f023 0301 	bic.w	r3, r3, #1
 80024a8:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 80024aa:	2320      	movs	r3, #32
 80024ac:	676b      	str	r3, [r5, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80024ae:	67ab      	str	r3, [r5, #120]	; 0x78
        __HAL_UNLOCK(huart);
 80024b0:	2300      	movs	r3, #0
 80024b2:	f885 3070 	strb.w	r3, [r5, #112]	; 0x70
        return HAL_TIMEOUT;
 80024b6:	2003      	movs	r0, #3
 80024b8:	e000      	b.n	80024bc <UART_WaitOnFlagUntilTimeout+0x9e>
  return HAL_OK;
 80024ba:	2000      	movs	r0, #0
}
 80024bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080024c0 <HAL_UART_Transmit>:
{
 80024c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80024c4:	b082      	sub	sp, #8
 80024c6:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80024c8:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80024ca:	2b20      	cmp	r3, #32
 80024cc:	d159      	bne.n	8002582 <HAL_UART_Transmit+0xc2>
 80024ce:	4604      	mov	r4, r0
 80024d0:	460d      	mov	r5, r1
 80024d2:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 80024d4:	fab2 f382 	clz	r3, r2
 80024d8:	095b      	lsrs	r3, r3, #5
 80024da:	2900      	cmp	r1, #0
 80024dc:	bf08      	it	eq
 80024de:	2301      	moveq	r3, #1
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d152      	bne.n	800258a <HAL_UART_Transmit+0xca>
    __HAL_LOCK(huart);
 80024e4:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d050      	beq.n	800258e <HAL_UART_Transmit+0xce>
 80024ec:	2301      	movs	r3, #1
 80024ee:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024f2:	2300      	movs	r3, #0
 80024f4:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024f6:	2321      	movs	r3, #33	; 0x21
 80024f8:	6743      	str	r3, [r0, #116]	; 0x74
    tickstart = HAL_GetTick();
 80024fa:	f7fe fce5 	bl	8000ec8 <HAL_GetTick>
 80024fe:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 8002500:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 8002504:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002508:	68a3      	ldr	r3, [r4, #8]
 800250a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800250e:	d005      	beq.n	800251c <HAL_UART_Transmit+0x5c>
      pdata16bits = NULL;
 8002510:	f04f 0800 	mov.w	r8, #0
    __HAL_UNLOCK(huart);
 8002514:	2300      	movs	r3, #0
 8002516:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
    while (huart->TxXferCount > 0U)
 800251a:	e014      	b.n	8002546 <HAL_UART_Transmit+0x86>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800251c:	6923      	ldr	r3, [r4, #16]
 800251e:	b113      	cbz	r3, 8002526 <HAL_UART_Transmit+0x66>
      pdata16bits = NULL;
 8002520:	f04f 0800 	mov.w	r8, #0
 8002524:	e7f6      	b.n	8002514 <HAL_UART_Transmit+0x54>
      pdata16bits = (uint16_t *) pData;
 8002526:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8002528:	2500      	movs	r5, #0
 800252a:	e7f3      	b.n	8002514 <HAL_UART_Transmit+0x54>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800252c:	f838 3b02 	ldrh.w	r3, [r8], #2
 8002530:	6822      	ldr	r2, [r4, #0]
 8002532:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002536:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8002538:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 800253c:	b292      	uxth	r2, r2
 800253e:	3a01      	subs	r2, #1
 8002540:	b292      	uxth	r2, r2
 8002542:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002546:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 800254a:	b29b      	uxth	r3, r3
 800254c:	b173      	cbz	r3, 800256c <HAL_UART_Transmit+0xac>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800254e:	9600      	str	r6, [sp, #0]
 8002550:	463b      	mov	r3, r7
 8002552:	2200      	movs	r2, #0
 8002554:	2180      	movs	r1, #128	; 0x80
 8002556:	4620      	mov	r0, r4
 8002558:	f7ff ff61 	bl	800241e <UART_WaitOnFlagUntilTimeout>
 800255c:	b9c8      	cbnz	r0, 8002592 <HAL_UART_Transmit+0xd2>
      if (pdata8bits == NULL)
 800255e:	2d00      	cmp	r5, #0
 8002560:	d0e4      	beq.n	800252c <HAL_UART_Transmit+0x6c>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002562:	f815 2b01 	ldrb.w	r2, [r5], #1
 8002566:	6823      	ldr	r3, [r4, #0]
 8002568:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800256a:	e7e5      	b.n	8002538 <HAL_UART_Transmit+0x78>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800256c:	9600      	str	r6, [sp, #0]
 800256e:	463b      	mov	r3, r7
 8002570:	2200      	movs	r2, #0
 8002572:	2140      	movs	r1, #64	; 0x40
 8002574:	4620      	mov	r0, r4
 8002576:	f7ff ff52 	bl	800241e <UART_WaitOnFlagUntilTimeout>
 800257a:	b960      	cbnz	r0, 8002596 <HAL_UART_Transmit+0xd6>
    huart->gState = HAL_UART_STATE_READY;
 800257c:	2320      	movs	r3, #32
 800257e:	6763      	str	r3, [r4, #116]	; 0x74
    return HAL_OK;
 8002580:	e000      	b.n	8002584 <HAL_UART_Transmit+0xc4>
    return HAL_BUSY;
 8002582:	2002      	movs	r0, #2
}
 8002584:	b002      	add	sp, #8
 8002586:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800258a:	2001      	movs	r0, #1
 800258c:	e7fa      	b.n	8002584 <HAL_UART_Transmit+0xc4>
    __HAL_LOCK(huart);
 800258e:	2002      	movs	r0, #2
 8002590:	e7f8      	b.n	8002584 <HAL_UART_Transmit+0xc4>
        return HAL_TIMEOUT;
 8002592:	2003      	movs	r0, #3
 8002594:	e7f6      	b.n	8002584 <HAL_UART_Transmit+0xc4>
      return HAL_TIMEOUT;
 8002596:	2003      	movs	r0, #3
 8002598:	e7f4      	b.n	8002584 <HAL_UART_Transmit+0xc4>

0800259a <UART_CheckIdleState>:
{
 800259a:	b510      	push	{r4, lr}
 800259c:	b082      	sub	sp, #8
 800259e:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025a0:	2300      	movs	r3, #0
 80025a2:	67c3      	str	r3, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 80025a4:	f7fe fc90 	bl	8000ec8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80025a8:	6823      	ldr	r3, [r4, #0]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f013 0f08 	tst.w	r3, #8
 80025b0:	d107      	bne.n	80025c2 <UART_CheckIdleState+0x28>
  huart->gState = HAL_UART_STATE_READY;
 80025b2:	2320      	movs	r3, #32
 80025b4:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80025b6:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 80025b8:	2000      	movs	r0, #0
 80025ba:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
}
 80025be:	b002      	add	sp, #8
 80025c0:	bd10      	pop	{r4, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80025c2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80025c6:	9300      	str	r3, [sp, #0]
 80025c8:	4603      	mov	r3, r0
 80025ca:	2200      	movs	r2, #0
 80025cc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80025d0:	4620      	mov	r0, r4
 80025d2:	f7ff ff24 	bl	800241e <UART_WaitOnFlagUntilTimeout>
 80025d6:	2800      	cmp	r0, #0
 80025d8:	d0eb      	beq.n	80025b2 <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 80025da:	2003      	movs	r0, #3
 80025dc:	e7ef      	b.n	80025be <UART_CheckIdleState+0x24>

080025de <HAL_UART_Init>:
  if (huart == NULL)
 80025de:	b368      	cbz	r0, 800263c <HAL_UART_Init+0x5e>
{
 80025e0:	b510      	push	{r4, lr}
 80025e2:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80025e4:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80025e6:	b303      	cbz	r3, 800262a <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 80025e8:	2324      	movs	r3, #36	; 0x24
 80025ea:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 80025ec:	6822      	ldr	r2, [r4, #0]
 80025ee:	6813      	ldr	r3, [r2, #0]
 80025f0:	f023 0301 	bic.w	r3, r3, #1
 80025f4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80025f6:	4620      	mov	r0, r4
 80025f8:	f7ff fcdc 	bl	8001fb4 <UART_SetConfig>
 80025fc:	2801      	cmp	r0, #1
 80025fe:	d013      	beq.n	8002628 <HAL_UART_Init+0x4a>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002600:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002602:	b9bb      	cbnz	r3, 8002634 <HAL_UART_Init+0x56>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002604:	6822      	ldr	r2, [r4, #0]
 8002606:	6853      	ldr	r3, [r2, #4]
 8002608:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800260c:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800260e:	6822      	ldr	r2, [r4, #0]
 8002610:	6893      	ldr	r3, [r2, #8]
 8002612:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8002616:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8002618:	6822      	ldr	r2, [r4, #0]
 800261a:	6813      	ldr	r3, [r2, #0]
 800261c:	f043 0301 	orr.w	r3, r3, #1
 8002620:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8002622:	4620      	mov	r0, r4
 8002624:	f7ff ffb9 	bl	800259a <UART_CheckIdleState>
}
 8002628:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800262a:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 800262e:	f7fe fb9b 	bl	8000d68 <HAL_UART_MspInit>
 8002632:	e7d9      	b.n	80025e8 <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 8002634:	4620      	mov	r0, r4
 8002636:	f7ff fe8d 	bl	8002354 <UART_AdvFeatureConfig>
 800263a:	e7e3      	b.n	8002604 <HAL_UART_Init+0x26>
    return HAL_ERROR;
 800263c:	2001      	movs	r0, #1
}
 800263e:	4770      	bx	lr

08002640 <_ZN14StateMachine02D1Ev>:
    _currentState = STATE_INITIAL;

    Trace::out("Called constructor of StateMachine02 object '%d' (obj%02d)", id, id);
}

StateMachine02::~StateMachine02()
 8002640:	b510      	push	{r4, lr}
 8002642:	4604      	mov	r4, r0
 8002644:	4b05      	ldr	r3, [pc, #20]	; (800265c <_ZN14StateMachine02D1Ev+0x1c>)
 8002646:	6003      	str	r3, [r0, #0]
{
    Trace::out("obj%02d: Called destructor", id);
 8002648:	6901      	ldr	r1, [r0, #16]
 800264a:	4805      	ldr	r0, [pc, #20]	; (8002660 <_ZN14StateMachine02D1Ev+0x20>)
 800264c:	f000 f958 	bl	8002900 <_ZN5Trace3outEPKcz>
StateMachine02::~StateMachine02()
 8002650:	4620      	mov	r0, r4
 8002652:	f000 fa8d 	bl	8002b70 <_ZN10XFBehaviorD1Ev>
}
 8002656:	4620      	mov	r0, r4
 8002658:	bd10      	pop	{r4, pc}
 800265a:	bf00      	nop
 800265c:	08004a18 	.word	0x08004a18
 8002660:	08004b40 	.word	0x08004b40

08002664 <_ZN14StateMachine02D0Ev>:
StateMachine02::~StateMachine02()
 8002664:	b510      	push	{r4, lr}
 8002666:	4604      	mov	r4, r0
}
 8002668:	f7ff ffea 	bl	8002640 <_ZN14StateMachine02D1Ev>
 800266c:	2118      	movs	r1, #24
 800266e:	4620      	mov	r0, r4
 8002670:	f000 fee0 	bl	8003434 <_ZdlPvj>
 8002674:	4620      	mov	r0, r4
 8002676:	bd10      	pop	{r4, pc}

08002678 <_ZN14StateMachine0212processEventEv>:

/**
 * Implements state machine behavior.
 */
XFEventStatus StateMachine02::processEvent()
{
 8002678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800267a:	4604      	mov	r4, r0
    eEventStatus eventStatus = XFEventStatus::Unknown;

    switch (_currentState)
 800267c:	7b05      	ldrb	r5, [r0, #12]
 800267e:	1e6b      	subs	r3, r5, #1
 8002680:	2b03      	cmp	r3, #3
 8002682:	d86f      	bhi.n	8002764 <_ZN14StateMachine0212processEventEv+0xec>
 8002684:	e8df f003 	tbb	[pc, r3]
 8002688:	60381d02 	.word	0x60381d02
    {
    case STATE_INITIAL:
        {
            if (getCurrentEvent()->getEventType() == XFEvent::Initial)
 800268c:	f000 fa71 	bl	8002b72 <_ZNK10XFBehavior15getCurrentEventEv>

    /** \brief Returns the type of the event.
     *
     * Can be used to distinguish between an event or a timeout.
     */
    inline XFEventType getEventType() const { return eventType_; }
 8002690:	f990 3004 	ldrsb.w	r3, [r0, #4]
 8002694:	2b01      	cmp	r3, #1
 8002696:	d002      	beq.n	800269e <_ZN14StateMachine0212processEventEv+0x26>
    eEventStatus eventStatus = XFEventStatus::Unknown;
 8002698:	2500      	movs	r5, #0
    default:
        break;
    }

    return eventStatus;
}
 800269a:	4628      	mov	r0, r5
 800269c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                    counter = 5;
 800269e:	2305      	movs	r3, #5
 80026a0:	6163      	str	r3, [r4, #20]
                GEN(XFDefaultTransition());
 80026a2:	6823      	ldr	r3, [r4, #0]
 80026a4:	68df      	ldr	r7, [r3, #12]
 80026a6:	2010      	movs	r0, #16
 80026a8:	f000 fed5 	bl	8003456 <_Znwj>
 80026ac:	4606      	mov	r6, r0
 80026ae:	2100      	movs	r1, #0
 80026b0:	f000 fa96 	bl	8002be0 <_ZN19XFDefaultTransitionC1EPN9interface10XFBehaviorE>
 80026b4:	2200      	movs	r2, #0
 80026b6:	4631      	mov	r1, r6
 80026b8:	4620      	mov	r0, r4
 80026ba:	47b8      	blx	r7
                _currentState = STATE_PRINT_COUNT;
 80026bc:	2302      	movs	r3, #2
 80026be:	7323      	strb	r3, [r4, #12]
                eventStatus = XFEventStatus::Consumed;
 80026c0:	e7eb      	b.n	800269a <_ZN14StateMachine0212processEventEv+0x22>
            if (getCurrentEvent()->getEventType() == XFEvent::DefaultTransition)
 80026c2:	f000 fa56 	bl	8002b72 <_ZNK10XFBehavior15getCurrentEventEv>
 80026c6:	f990 3004 	ldrsb.w	r3, [r0, #4]
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d001      	beq.n	80026d2 <_ZN14StateMachine0212processEventEv+0x5a>
    eEventStatus eventStatus = XFEventStatus::Unknown;
 80026ce:	2500      	movs	r5, #0
 80026d0:	e7e3      	b.n	800269a <_ZN14StateMachine0212processEventEv+0x22>
                    Trace::out("obj%02d: counter %d", id, counter);
 80026d2:	6962      	ldr	r2, [r4, #20]
 80026d4:	6921      	ldr	r1, [r4, #16]
 80026d6:	4824      	ldr	r0, [pc, #144]	; (8002768 <_ZN14StateMachine0212processEventEv+0xf0>)
 80026d8:	f000 f912 	bl	8002900 <_ZN5Trace3outEPKcz>
     *
     * Will work only if the current event is of type IXFEvent::Timeout.
     */
    const XFTimeout * getCurrentTimeout();

    inline void scheduleTimeout(int timeoutId, int interval) { getDispatcher()->scheduleTimeout(timeoutId, interval, this); }	///< @brief Schedules a timeout for this state machine.
 80026dc:	4620      	mov	r0, r4
 80026de:	f000 fa4a 	bl	8002b76 <_ZN10XFBehavior13getDispatcherEv>
 80026e2:	6803      	ldr	r3, [r0, #0]
 80026e4:	68dd      	ldr	r5, [r3, #12]
 80026e6:	4623      	mov	r3, r4
 80026e8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80026ec:	2101      	movs	r1, #1
 80026ee:	47a8      	blx	r5
                _currentState = STATE_CONDITION_01;
 80026f0:	2303      	movs	r3, #3
 80026f2:	7323      	strb	r3, [r4, #12]
                eventStatus = XFEventStatus::Consumed;
 80026f4:	2501      	movs	r5, #1
 80026f6:	e7d0      	b.n	800269a <_ZN14StateMachine0212processEventEv+0x22>
            if (getCurrentEvent()->getEventType() == XFEvent::Timeout &&
 80026f8:	f000 fa3b 	bl	8002b72 <_ZNK10XFBehavior15getCurrentEventEv>
 80026fc:	f990 3004 	ldrsb.w	r3, [r0, #4]
 8002700:	2b04      	cmp	r3, #4
 8002702:	d001      	beq.n	8002708 <_ZN14StateMachine0212processEventEv+0x90>
    eEventStatus eventStatus = XFEventStatus::Unknown;
 8002704:	2500      	movs	r5, #0
 8002706:	e7c8      	b.n	800269a <_ZN14StateMachine0212processEventEv+0x22>
                getCurrentTimeout()->getId() == Timeout_PRINT_COUNT_id)
 8002708:	4620      	mov	r0, r4
 800270a:	f000 fa38 	bl	8002b7e <_ZN10XFBehavior17getCurrentTimeoutEv>
    /** \brief Sets pointer to behavioral class (see #pBehavior_).
     * Sets the behavior in which the event should be executed.
     */
    inline void setBehavior(interface::XFBehavior * pBehavior) { pBehavior_ = pBehavior; }

    inline int getId() const { return id_; }		///< Returns #id_ identifying the event in the behaviors context.
 800270e:	6883      	ldr	r3, [r0, #8]
            if (getCurrentEvent()->getEventType() == XFEvent::Timeout &&
 8002710:	2b01      	cmp	r3, #1
 8002712:	d001      	beq.n	8002718 <_ZN14StateMachine0212processEventEv+0xa0>
    eEventStatus eventStatus = XFEventStatus::Unknown;
 8002714:	2500      	movs	r5, #0
 8002716:	e7c0      	b.n	800269a <_ZN14StateMachine0212processEventEv+0x22>
                    counter--;
 8002718:	6963      	ldr	r3, [r4, #20]
 800271a:	3b01      	subs	r3, #1
 800271c:	6163      	str	r3, [r4, #20]
                if (counter)
 800271e:	b183      	cbz	r3, 8002742 <_ZN14StateMachine0212processEventEv+0xca>
                    _currentState = STATE_PRINT_COUNT;
 8002720:	2302      	movs	r3, #2
 8002722:	7323      	strb	r3, [r4, #12]
                GEN(XFDefaultTransition());
 8002724:	6823      	ldr	r3, [r4, #0]
 8002726:	68de      	ldr	r6, [r3, #12]
 8002728:	2010      	movs	r0, #16
 800272a:	f000 fe94 	bl	8003456 <_Znwj>
 800272e:	4605      	mov	r5, r0
 8002730:	2100      	movs	r1, #0
 8002732:	f000 fa55 	bl	8002be0 <_ZN19XFDefaultTransitionC1EPN9interface10XFBehaviorE>
 8002736:	2200      	movs	r2, #0
 8002738:	4629      	mov	r1, r5
 800273a:	4620      	mov	r0, r4
 800273c:	47b0      	blx	r6
                eventStatus = XFEventStatus::Consumed;
 800273e:	2501      	movs	r5, #1
 8002740:	e7ab      	b.n	800269a <_ZN14StateMachine0212processEventEv+0x22>
                    _currentState = STATE_TERMINATION_01;
 8002742:	2304      	movs	r3, #4
 8002744:	7323      	strb	r3, [r4, #12]
 8002746:	e7ed      	b.n	8002724 <_ZN14StateMachine0212processEventEv+0xac>
            if (getCurrentEvent()->getEventType() == XFEvent::DefaultTransition)
 8002748:	f000 fa13 	bl	8002b72 <_ZNK10XFBehavior15getCurrentEventEv>
    inline XFEventType getEventType() const { return eventType_; }
 800274c:	f990 3004 	ldrsb.w	r3, [r0, #4]
 8002750:	2b02      	cmp	r3, #2
 8002752:	d001      	beq.n	8002758 <_ZN14StateMachine0212processEventEv+0xe0>
    eEventStatus eventStatus = XFEventStatus::Unknown;
 8002754:	2500      	movs	r5, #0
 8002756:	e7a0      	b.n	800269a <_ZN14StateMachine0212processEventEv+0x22>
                Trace::out("obj%02d: Terminating State Machine", id);
 8002758:	6921      	ldr	r1, [r4, #16]
 800275a:	4804      	ldr	r0, [pc, #16]	; (800276c <_ZN14StateMachine0212processEventEv+0xf4>)
 800275c:	f000 f8d0 	bl	8002900 <_ZN5Trace3outEPKcz>
                eventStatus = XFEventStatus::Terminate;
 8002760:	2508      	movs	r5, #8
 8002762:	e79a      	b.n	800269a <_ZN14StateMachine0212processEventEv+0x22>
    switch (_currentState)
 8002764:	2500      	movs	r5, #0
 8002766:	e798      	b.n	800269a <_ZN14StateMachine0212processEventEv+0x22>
 8002768:	08004b5c 	.word	0x08004b5c
 800276c:	08004b70 	.word	0x08004b70

08002770 <_ZN14StateMachine02C1Ev>:
StateMachine02::StateMachine02() :
 8002770:	b510      	push	{r4, lr}
 8002772:	4604      	mov	r4, r0
    counter(0)
 8002774:	f000 f9f6 	bl	8002b64 <_ZN10XFBehaviorC1Ev>
 8002778:	4b08      	ldr	r3, [pc, #32]	; (800279c <_ZN14StateMachine02C1Ev+0x2c>)
 800277a:	6023      	str	r3, [r4, #0]
    id(nextId++),
 800277c:	4b08      	ldr	r3, [pc, #32]	; (80027a0 <_ZN14StateMachine02C1Ev+0x30>)
 800277e:	6819      	ldr	r1, [r3, #0]
 8002780:	1c4a      	adds	r2, r1, #1
 8002782:	601a      	str	r2, [r3, #0]
    counter(0)
 8002784:	6121      	str	r1, [r4, #16]
 8002786:	2300      	movs	r3, #0
 8002788:	6163      	str	r3, [r4, #20]
    _currentState = STATE_INITIAL;
 800278a:	2301      	movs	r3, #1
 800278c:	7323      	strb	r3, [r4, #12]
    Trace::out("Called constructor of StateMachine02 object '%d' (obj%02d)", id, id);
 800278e:	460a      	mov	r2, r1
 8002790:	4804      	ldr	r0, [pc, #16]	; (80027a4 <_ZN14StateMachine02C1Ev+0x34>)
 8002792:	f000 f8b5 	bl	8002900 <_ZN5Trace3outEPKcz>
}
 8002796:	4620      	mov	r0, r4
 8002798:	bd10      	pop	{r4, pc}
 800279a:	bf00      	nop
 800279c:	08004a18 	.word	0x08004a18
 80027a0:	2000000c 	.word	0x2000000c
 80027a4:	08004b94 	.word	0x08004b94

080027a8 <_ZN13TestFactory0213getStaticTaskEv>:
}

// static
StateMachine02 &TestFactory02::getStaticTask()
{
    static StateMachine02 staticTask;
 80027a8:	4b0d      	ldr	r3, [pc, #52]	; (80027e0 <_ZN13TestFactory0213getStaticTaskEv+0x38>)
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	f3bf 8f5b 	dmb	ish
 80027b0:	f013 0f01 	tst.w	r3, #1
 80027b4:	d001      	beq.n	80027ba <_ZN13TestFactory0213getStaticTaskEv+0x12>

    return staticTask;
}
 80027b6:	480b      	ldr	r0, [pc, #44]	; (80027e4 <_ZN13TestFactory0213getStaticTaskEv+0x3c>)
 80027b8:	4770      	bx	lr
{
 80027ba:	b510      	push	{r4, lr}
    static StateMachine02 staticTask;
 80027bc:	4808      	ldr	r0, [pc, #32]	; (80027e0 <_ZN13TestFactory0213getStaticTaskEv+0x38>)
 80027be:	f000 fe3b 	bl	8003438 <__cxa_guard_acquire>
 80027c2:	b908      	cbnz	r0, 80027c8 <_ZN13TestFactory0213getStaticTaskEv+0x20>
}
 80027c4:	4807      	ldr	r0, [pc, #28]	; (80027e4 <_ZN13TestFactory0213getStaticTaskEv+0x3c>)
 80027c6:	bd10      	pop	{r4, pc}
    static StateMachine02 staticTask;
 80027c8:	4c05      	ldr	r4, [pc, #20]	; (80027e0 <_ZN13TestFactory0213getStaticTaskEv+0x38>)
 80027ca:	1d20      	adds	r0, r4, #4
 80027cc:	f7ff ffd0 	bl	8002770 <_ZN14StateMachine02C1Ev>
 80027d0:	4620      	mov	r0, r4
 80027d2:	f000 fe3d 	bl	8003450 <__cxa_guard_release>
 80027d6:	4804      	ldr	r0, [pc, #16]	; (80027e8 <_ZN13TestFactory0213getStaticTaskEv+0x40>)
 80027d8:	f000 fea6 	bl	8003528 <atexit>
 80027dc:	e7f2      	b.n	80027c4 <_ZN13TestFactory0213getStaticTaskEv+0x1c>
 80027de:	bf00      	nop
 80027e0:	20000098 	.word	0x20000098
 80027e4:	2000009c 	.word	0x2000009c
 80027e8:	08002885 	.word	0x08002885

080027ec <_ZN13TestFactory0214getDynamicTaskEv>:

// static
StateMachine02 &TestFactory02::getDynamicTask()
{
 80027ec:	b510      	push	{r4, lr}
    static StateMachine02 * dynamicTask = nullptr;

    if (!dynamicTask)
 80027ee:	4b0b      	ldr	r3, [pc, #44]	; (800281c <_ZN13TestFactory0214getDynamicTaskEv+0x30>)
 80027f0:	69db      	ldr	r3, [r3, #28]
 80027f2:	b11b      	cbz	r3, 80027fc <_ZN13TestFactory0214getDynamicTaskEv+0x10>
    {
        dynamicTask = new StateMachine02;
    }

    assert(dynamicTask);        // Check heap
 80027f4:	4b09      	ldr	r3, [pc, #36]	; (800281c <_ZN13TestFactory0214getDynamicTaskEv+0x30>)
 80027f6:	69d8      	ldr	r0, [r3, #28]
 80027f8:	b148      	cbz	r0, 800280e <_ZN13TestFactory0214getDynamicTaskEv+0x22>
    return *dynamicTask;
}
 80027fa:	bd10      	pop	{r4, pc}
        dynamicTask = new StateMachine02;
 80027fc:	2018      	movs	r0, #24
 80027fe:	f000 fe2a 	bl	8003456 <_Znwj>
 8002802:	4604      	mov	r4, r0
 8002804:	f7ff ffb4 	bl	8002770 <_ZN14StateMachine02C1Ev>
 8002808:	4b04      	ldr	r3, [pc, #16]	; (800281c <_ZN13TestFactory0214getDynamicTaskEv+0x30>)
 800280a:	61dc      	str	r4, [r3, #28]
 800280c:	e7f2      	b.n	80027f4 <_ZN13TestFactory0214getDynamicTaskEv+0x8>
    assert(dynamicTask);        // Check heap
 800280e:	4b04      	ldr	r3, [pc, #16]	; (8002820 <_ZN13TestFactory0214getDynamicTaskEv+0x34>)
 8002810:	4a04      	ldr	r2, [pc, #16]	; (8002824 <_ZN13TestFactory0214getDynamicTaskEv+0x38>)
 8002812:	213c      	movs	r1, #60	; 0x3c
 8002814:	4804      	ldr	r0, [pc, #16]	; (8002828 <_ZN13TestFactory0214getDynamicTaskEv+0x3c>)
 8002816:	f000 fe69 	bl	80034ec <__assert_func>
 800281a:	bf00      	nop
 800281c:	20000098 	.word	0x20000098
 8002820:	08004bd0 	.word	0x08004bd0
 8002824:	08004bdc 	.word	0x08004bdc
 8002828:	08004c14 	.word	0x08004c14

0800282c <_ZN13TestFactory0210initializeEv>:
{
 800282c:	b508      	push	{r3, lr}
    getStaticTask().setDeleteOnTerminate(false);
 800282e:	f7ff ffbb 	bl	80027a8 <_ZN13TestFactory0213getStaticTaskEv>
 8002832:	6803      	ldr	r3, [r0, #0]
 8002834:	695b      	ldr	r3, [r3, #20]
 8002836:	2100      	movs	r1, #0
 8002838:	4798      	blx	r3
    getDynamicTask().setDeleteOnTerminate(true);
 800283a:	f7ff ffd7 	bl	80027ec <_ZN13TestFactory0214getDynamicTaskEv>
 800283e:	6803      	ldr	r3, [r0, #0]
 8002840:	695b      	ldr	r3, [r3, #20]
 8002842:	2101      	movs	r1, #1
 8002844:	4798      	blx	r3
}
 8002846:	bd08      	pop	{r3, pc}

08002848 <Factory_initialize>:
{
 8002848:	b508      	push	{r3, lr}
    TestFactory02::initialize();
 800284a:	f7ff ffef 	bl	800282c <_ZN13TestFactory0210initializeEv>
}
 800284e:	bd08      	pop	{r3, pc}

08002850 <_ZN13TestFactory025buildEv>:
{
 8002850:	b508      	push	{r3, lr}
    Trace::out("Starting test2...");
 8002852:	4808      	ldr	r0, [pc, #32]	; (8002874 <_ZN13TestFactory025buildEv+0x24>)
 8002854:	f000 f854 	bl	8002900 <_ZN5Trace3outEPKcz>
    Trace::out("---------------------");
 8002858:	4807      	ldr	r0, [pc, #28]	; (8002878 <_ZN13TestFactory025buildEv+0x28>)
 800285a:	f000 f851 	bl	8002900 <_ZN5Trace3outEPKcz>
    getStaticTask().startBehavior();
 800285e:	f7ff ffa3 	bl	80027a8 <_ZN13TestFactory0213getStaticTaskEv>
 8002862:	6803      	ldr	r3, [r0, #0]
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	4798      	blx	r3
    getDynamicTask().startBehavior();
 8002868:	f7ff ffc0 	bl	80027ec <_ZN13TestFactory0214getDynamicTaskEv>
 800286c:	6803      	ldr	r3, [r0, #0]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	4798      	blx	r3
}
 8002872:	bd08      	pop	{r3, pc}
 8002874:	08004c78 	.word	0x08004c78
 8002878:	08004c8c 	.word	0x08004c8c

0800287c <Factory_build>:
{
 800287c:	b508      	push	{r3, lr}
    TestFactory02::build();
 800287e:	f7ff ffe7 	bl	8002850 <_ZN13TestFactory025buildEv>
}
 8002882:	bd08      	pop	{r3, pc}

08002884 <__tcf_0>:
    static StateMachine02 staticTask;
 8002884:	b508      	push	{r3, lr}
 8002886:	4802      	ldr	r0, [pc, #8]	; (8002890 <__tcf_0+0xc>)
 8002888:	f7ff feda 	bl	8002640 <_ZN14StateMachine02D1Ev>
 800288c:	bd08      	pop	{r3, pc}
 800288e:	bf00      	nop
 8002890:	2000009c 	.word	0x2000009c

08002894 <_ZL10traceMutexv>:
static XFMutex * mutex = XFMutex::create();

static interface::XFMutex & traceMutex()
{
    return *mutex;
}
 8002894:	4b01      	ldr	r3, [pc, #4]	; (800289c <_ZL10traceMutexv+0x8>)
 8002896:	6818      	ldr	r0, [r3, #0]
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	200000b8 	.word	0x200000b8

080028a0 <_ZL14traceMutexLockv>:

static void traceMutexLock()
{
 80028a0:	b508      	push	{r3, lr}
    traceMutex().lock();
 80028a2:	f7ff fff7 	bl	8002894 <_ZL10traceMutexv>
 80028a6:	6803      	ldr	r3, [r0, #0]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	4798      	blx	r3
}
 80028ac:	bd08      	pop	{r3, pc}

080028ae <_ZL16traceMutexUnlockv>:

static void traceMutexUnlock()
{
 80028ae:	b508      	push	{r3, lr}
    traceMutex().unlock();
 80028b0:	f7ff fff0 	bl	8002894 <_ZL10traceMutexv>
 80028b4:	6803      	ldr	r3, [r0, #0]
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	4798      	blx	r3
}
 80028ba:	bd08      	pop	{r3, pc}

080028bc <_ZL17checkStringEndingPcm>:
	traceUart.initialize(TRACE_UART_BAUD_RATE);
}

static int32_t checkStringEnding(char * str, uint32_t len)
{
	if (!len)
 80028bc:	b1f1      	cbz	r1, 80028fc <_ZL17checkStringEndingPcm+0x40>
{
 80028be:	b510      	push	{r4, lr}
 80028c0:	460b      	mov	r3, r1
	{
		return 0;
	}

	if (str[len-1] != '\n')
 80028c2:	1e4a      	subs	r2, r1, #1
 80028c4:	1884      	adds	r4, r0, r2
 80028c6:	5c81      	ldrb	r1, [r0, r2]
 80028c8:	290a      	cmp	r1, #10
 80028ca:	d00a      	beq.n	80028e2 <_ZL17checkStringEndingPcm+0x26>
	{
#if (TRACE_ADD_CRLF_SEQU != 0)
		// Add "\r\n" at the end of the string
		str[len] = '\r';
 80028cc:	220d      	movs	r2, #13
 80028ce:	54c2      	strb	r2, [r0, r3]
		str[len+1] = '\n';
 80028d0:	1c5a      	adds	r2, r3, #1
 80028d2:	210a      	movs	r1, #10
 80028d4:	5481      	strb	r1, [r0, r2]
		str[len+2] = '\0';
 80028d6:	3302      	adds	r3, #2
 80028d8:	2200      	movs	r2, #0
 80028da:	54c2      	strb	r2, [r0, r3]
			memmove(&str[len], &str[len-1], 2);
			str[len-1] = '\r';
		}
	}
#endif // TRACE_ADD_CRLF_SEQU
	return strlen(str);
 80028dc:	f7fd fce8 	bl	80002b0 <strlen>
}
 80028e0:	bd10      	pop	{r4, pc}
		if (len == 1 ||
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d005      	beq.n	80028f2 <_ZL17checkStringEndingPcm+0x36>
 80028e6:	d9f9      	bls.n	80028dc <_ZL17checkStringEndingPcm+0x20>
			(len >= 2 && str[len-2] != '\r'))
 80028e8:	18c1      	adds	r1, r0, r3
 80028ea:	f811 1c02 	ldrb.w	r1, [r1, #-2]
 80028ee:	290d      	cmp	r1, #13
 80028f0:	d0f4      	beq.n	80028dc <_ZL17checkStringEndingPcm+0x20>
			memmove(&str[len], &str[len-1], 2);
 80028f2:	8821      	ldrh	r1, [r4, #0]
 80028f4:	52c1      	strh	r1, [r0, r3]
			str[len-1] = '\r';
 80028f6:	230d      	movs	r3, #13
 80028f8:	5483      	strb	r3, [r0, r2]
 80028fa:	e7ef      	b.n	80028dc <_ZL17checkStringEndingPcm+0x20>
		return 0;
 80028fc:	2000      	movs	r0, #0
}
 80028fe:	4770      	bx	lr

08002900 <_ZN5Trace3outEPKcz>:
	traceUart.write(str.data(), str.length());
	traceMutexUnlock();
}

void Trace::out(const char * format, ...)
{
 8002900:	b40f      	push	{r0, r1, r2, r3}
 8002902:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002904:	b083      	sub	sp, #12
 8002906:	ad08      	add	r5, sp, #32
 8002908:	f855 7b04 	ldr.w	r7, [r5], #4
	traceMutexLock();
 800290c:	f7ff ffc8 	bl	80028a0 <_ZL14traceMutexLockv>
	va_list args;

	// Format string
	va_start(args, format);
 8002910:	9501      	str	r5, [sp, #4]
	vsprintf(strTrace, format, args);
 8002912:	4e0d      	ldr	r6, [pc, #52]	; (8002948 <_ZN5Trace3outEPKcz+0x48>)
 8002914:	1d34      	adds	r4, r6, #4
 8002916:	462a      	mov	r2, r5
 8002918:	4639      	mov	r1, r7
 800291a:	4620      	mov	r0, r4
 800291c:	f001 fa82 	bl	8003e24 <vsiprintf>
	va_end(args);

	checkStringEnding(strTrace, strlen(strTrace));
 8002920:	4620      	mov	r0, r4
 8002922:	f7fd fcc5 	bl	80002b0 <strlen>
 8002926:	4601      	mov	r1, r0
 8002928:	4620      	mov	r0, r4
 800292a:	f7ff ffc7 	bl	80028bc <_ZL17checkStringEndingPcm>

	traceUart.write(strTrace);
 800292e:	2200      	movs	r2, #0
 8002930:	4621      	mov	r1, r4
 8002932:	f506 7082 	add.w	r0, r6, #260	; 0x104
 8002936:	f000 f8b5 	bl	8002aa4 <_ZN4Uart5writeEPKcj>
	traceMutexUnlock();
 800293a:	f7ff ffb8 	bl	80028ae <_ZL16traceMutexUnlockv>
}
 800293e:	b003      	add	sp, #12
 8002940:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8002944:	b004      	add	sp, #16
 8002946:	4770      	bx	lr
 8002948:	200000b8 	.word	0x200000b8

0800294c <_Z41__static_initialization_and_destruction_0ii>:

//static
void Trace::unlock()
{
    traceMutexUnlock();
}
 800294c:	b570      	push	{r4, r5, r6, lr}
 800294e:	4604      	mov	r4, r0
 8002950:	460d      	mov	r5, r1
 8002952:	2801      	cmp	r0, #1
 8002954:	d005      	beq.n	8002962 <_Z41__static_initialization_and_destruction_0ii+0x16>
static XFMutex * mutex = XFMutex::create();
 8002956:	b91c      	cbnz	r4, 8002960 <_Z41__static_initialization_and_destruction_0ii+0x14>
 8002958:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800295c:	429d      	cmp	r5, r3
 800295e:	d010      	beq.n	8002982 <_Z41__static_initialization_and_destruction_0ii+0x36>
}
 8002960:	bd70      	pop	{r4, r5, r6, pc}
 8002962:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002966:	4299      	cmp	r1, r3
 8002968:	d1f5      	bne.n	8002956 <_Z41__static_initialization_and_destruction_0ii+0xa>
static Uart traceUart(TRACE_UART_CONSTRUCTOR_PARAMETERS);
 800296a:	4e08      	ldr	r6, [pc, #32]	; (800298c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 800296c:	2300      	movs	r3, #0
 800296e:	4a08      	ldr	r2, [pc, #32]	; (8002990 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8002970:	4619      	mov	r1, r3
 8002972:	f506 7082 	add.w	r0, r6, #260	; 0x104
 8002976:	f000 f849 	bl	8002a0c <_ZN4UartC1EhP20__UART_HandleTypeDefb>
static XFMutex * mutex = XFMutex::create();
 800297a:	f000 fd0f 	bl	800339c <_ZN9interface7XFMutex6createEv>
 800297e:	6030      	str	r0, [r6, #0]
 8002980:	e7e9      	b.n	8002956 <_Z41__static_initialization_and_destruction_0ii+0xa>
static Uart traceUart(TRACE_UART_CONSTRUCTOR_PARAMETERS);
 8002982:	4804      	ldr	r0, [pc, #16]	; (8002994 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8002984:	f000 f83a 	bl	80029fc <_ZN4UartD1Ev>
}
 8002988:	e7ea      	b.n	8002960 <_Z41__static_initialization_and_destruction_0ii+0x14>
 800298a:	bf00      	nop
 800298c:	200000b8 	.word	0x200000b8
 8002990:	20000360 	.word	0x20000360
 8002994:	200001bc 	.word	0x200001bc

08002998 <_GLOBAL__sub_I_trace_initialize>:
 8002998:	b508      	push	{r3, lr}
 800299a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800299e:	2001      	movs	r0, #1
 80029a0:	f7ff ffd4 	bl	800294c <_Z41__static_initialization_and_destruction_0ii>
 80029a4:	bd08      	pop	{r3, pc}

080029a6 <_GLOBAL__sub_D_trace_initialize>:
 80029a6:	b508      	push	{r3, lr}
 80029a8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80029ac:	2000      	movs	r0, #0
 80029ae:	f7ff ffcd 	bl	800294c <_Z41__static_initialization_and_destruction_0ii>
 80029b2:	bd08      	pop	{r3, pc}

080029b4 <_Z5inISRv>:

int inISR()
{
	// Variable must be put to TRUE in every ISR to indicate execution
	// of an ISR and need to put back to FALSE before leaving ISR.
	return bInISR;
 80029b4:	4b01      	ldr	r3, [pc, #4]	; (80029bc <_Z5inISRv+0x8>)
 80029b6:	6818      	ldr	r0, [r3, #0]
}
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop
 80029bc:	2000024c 	.word	0x2000024c

080029c0 <_Z13enterCriticalv>:

void enterCritical()
{
 80029c0:	b508      	push	{r3, lr}
	// Only disable interrupts when not calling from an ISR
	if (!inISR())
 80029c2:	f7ff fff7 	bl	80029b4 <_Z5inISRv>
 80029c6:	b938      	cbnz	r0, 80029d8 <_Z13enterCriticalv+0x18>
	{
		if (!bOMEnterCriticalRegionNested)
 80029c8:	4b04      	ldr	r3, [pc, #16]	; (80029dc <_Z13enterCriticalv+0x1c>)
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	b903      	cbnz	r3, 80029d0 <_Z13enterCriticalv+0x10>
 80029ce:	b672      	cpsid	i
		{
			// Turn off the priority configurable interrupts
		    __disable_irq();
		}
		bOMEnterCriticalRegionNested++;
 80029d0:	4a02      	ldr	r2, [pc, #8]	; (80029dc <_Z13enterCriticalv+0x1c>)
 80029d2:	6853      	ldr	r3, [r2, #4]
 80029d4:	3301      	adds	r3, #1
 80029d6:	6053      	str	r3, [r2, #4]
	}
}
 80029d8:	bd08      	pop	{r3, pc}
 80029da:	bf00      	nop
 80029dc:	2000024c 	.word	0x2000024c

080029e0 <_Z12exitCriticalv>:

void exitCritical()
{
 80029e0:	b508      	push	{r3, lr}
	// Only enable interrupts when not calling from an ISR
	if (!inISR())
 80029e2:	f7ff ffe7 	bl	80029b4 <_Z5inISRv>
 80029e6:	b930      	cbnz	r0, 80029f6 <_Z12exitCriticalv+0x16>
	{
		bOMEnterCriticalRegionNested--;
 80029e8:	4b03      	ldr	r3, [pc, #12]	; (80029f8 <_Z12exitCriticalv+0x18>)
 80029ea:	685a      	ldr	r2, [r3, #4]
 80029ec:	3a01      	subs	r2, #1
 80029ee:	605a      	str	r2, [r3, #4]

		if (!bOMEnterCriticalRegionNested)
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	b903      	cbnz	r3, 80029f6 <_Z12exitCriticalv+0x16>
  __ASM volatile ("cpsie i" : : : "memory");
 80029f4:	b662      	cpsie	i
		{
			// Turn on the interrupts with configurable priority
		    __enable_irq();
		}
	}
}
 80029f6:	bd08      	pop	{r3, pc}
 80029f8:	2000024c 	.word	0x2000024c

080029fc <_ZN4UartD1Ev>:
}

Uart::~Uart()
{

}
 80029fc:	4770      	bx	lr

080029fe <_ZN4UartD0Ev>:
Uart::~Uart()
 80029fe:	b510      	push	{r4, lr}
 8002a00:	4604      	mov	r4, r0
}
 8002a02:	2190      	movs	r1, #144	; 0x90
 8002a04:	f000 fd16 	bl	8003434 <_ZdlPvj>
 8002a08:	4620      	mov	r0, r4
 8002a0a:	bd10      	pop	{r4, pc}

08002a0c <_ZN4UartC1EhP20__UART_HandleTypeDefb>:
Uart::Uart(const unsigned char uartNbr, UART_HandleTypeDef * uartHandle, bool bTxDMA /* = false */)
 8002a0c:	b510      	push	{r4, lr}
   _bTxDMA(bTxDMA)
 8002a0e:	4c0f      	ldr	r4, [pc, #60]	; (8002a4c <_ZN4UartC1EhP20__UART_HandleTypeDefb+0x40>)
 8002a10:	6004      	str	r4, [r0, #0]
 8002a12:	24ff      	movs	r4, #255	; 0xff
 8002a14:	7104      	strb	r4, [r0, #4]
 8002a16:	2400      	movs	r4, #0
 8002a18:	6084      	str	r4, [r0, #8]
 8002a1a:	7303      	strb	r3, [r0, #12]
	assert(uartNbr < UART_COUNT);
 8002a1c:	2902      	cmp	r1, #2
 8002a1e:	d809      	bhi.n	8002a34 <_ZN4UartC1EhP20__UART_HandleTypeDefb+0x28>
        if (!_sUart[uartNbr])
 8002a20:	4b0b      	ldr	r3, [pc, #44]	; (8002a50 <_ZN4UartC1EhP20__UART_HandleTypeDefb+0x44>)
 8002a22:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002a26:	b95b      	cbnz	r3, 8002a40 <_ZN4UartC1EhP20__UART_HandleTypeDefb+0x34>
            _sUart[uartNbr] = this;
 8002a28:	4b09      	ldr	r3, [pc, #36]	; (8002a50 <_ZN4UartC1EhP20__UART_HandleTypeDefb+0x44>)
 8002a2a:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
            _uartNbr = uartNbr;
 8002a2e:	7101      	strb	r1, [r0, #4]
            _pUartHandle = uartHandle;
 8002a30:	6082      	str	r2, [r0, #8]
}
 8002a32:	bd10      	pop	{r4, pc}
	assert(uartNbr < UART_COUNT);
 8002a34:	4b07      	ldr	r3, [pc, #28]	; (8002a54 <_ZN4UartC1EhP20__UART_HandleTypeDefb+0x48>)
 8002a36:	4a08      	ldr	r2, [pc, #32]	; (8002a58 <_ZN4UartC1EhP20__UART_HandleTypeDefb+0x4c>)
 8002a38:	2111      	movs	r1, #17
 8002a3a:	4808      	ldr	r0, [pc, #32]	; (8002a5c <_ZN4UartC1EhP20__UART_HandleTypeDefb+0x50>)
 8002a3c:	f000 fd56 	bl	80034ec <__assert_func>
            assert(false);  // Error: Instance for specified UART already exists.
 8002a40:	4b07      	ldr	r3, [pc, #28]	; (8002a60 <_ZN4UartC1EhP20__UART_HandleTypeDefb+0x54>)
 8002a42:	4a05      	ldr	r2, [pc, #20]	; (8002a58 <_ZN4UartC1EhP20__UART_HandleTypeDefb+0x4c>)
 8002a44:	211f      	movs	r1, #31
 8002a46:	4805      	ldr	r0, [pc, #20]	; (8002a5c <_ZN4UartC1EhP20__UART_HandleTypeDefb+0x50>)
 8002a48:	f000 fd50 	bl	80034ec <__assert_func>
 8002a4c:	08004a40 	.word	0x08004a40
 8002a50:	20000254 	.word	0x20000254
 8002a54:	08004ca4 	.word	0x08004ca4
 8002a58:	08004cbc 	.word	0x08004cbc
 8002a5c:	08004cf4 	.word	0x08004cf4
 8002a60:	08004d58 	.word	0x08004d58

08002a64 <_ZN4Uart13writeUsingDMAEPKhm>:
        writeUsingDMA((const uint8_t *)str, length);
    }
}

void Uart::writeUsingDMA(const uint8_t * str, uint32_t length)
{
 8002a64:	b570      	push	{r4, r5, r6, lr}
    assert(length <= sizeof(_pTxDmaBuffer));
 8002a66:	2a80      	cmp	r2, #128	; 0x80
 8002a68:	d80f      	bhi.n	8002a8a <_ZN4Uart13writeUsingDMAEPKhm+0x26>
 8002a6a:	4605      	mov	r5, r0
 8002a6c:	4614      	mov	r4, r2

    // Copy data to TX DMA buffer
    ::memcpy(_pTxDmaBuffer, str, length);
 8002a6e:	f100 060d 	add.w	r6, r0, #13
 8002a72:	4630      	mov	r0, r6
 8002a74:	f000 fda4 	bl	80035c0 <memcpy>

    // Check that a Tx process is not already ongoing
    // (should never happen, but who knows!)
    while (_pUartHandle->gState != HAL_UART_STATE_READY)
 8002a78:	68a8      	ldr	r0, [r5, #8]
 8002a7a:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8002a7c:	2b20      	cmp	r3, #32
 8002a7e:	d1fb      	bne.n	8002a78 <_ZN4Uart13writeUsingDMAEPKhm+0x14>
    { continue; }

    // Give data to TX DMA
    HAL_UART_Transmit_DMA(_pUartHandle, _pTxDmaBuffer, length);
 8002a80:	b2a2      	uxth	r2, r4
 8002a82:	4631      	mov	r1, r6
 8002a84:	f7ff f9fa 	bl	8001e7c <HAL_UART_Transmit_DMA>
}
 8002a88:	bd70      	pop	{r4, r5, r6, pc}
    assert(length <= sizeof(_pTxDmaBuffer));
 8002a8a:	4b03      	ldr	r3, [pc, #12]	; (8002a98 <_ZN4Uart13writeUsingDMAEPKhm+0x34>)
 8002a8c:	4a03      	ldr	r2, [pc, #12]	; (8002a9c <_ZN4Uart13writeUsingDMAEPKhm+0x38>)
 8002a8e:	2150      	movs	r1, #80	; 0x50
 8002a90:	4803      	ldr	r0, [pc, #12]	; (8002aa0 <_ZN4Uart13writeUsingDMAEPKhm+0x3c>)
 8002a92:	f000 fd2b 	bl	80034ec <__assert_func>
 8002a96:	bf00      	nop
 8002a98:	08004d60 	.word	0x08004d60
 8002a9c:	08004d80 	.word	0x08004d80
 8002aa0:	08004cf4 	.word	0x08004cf4

08002aa4 <_ZN4Uart5writeEPKcj>:
{
 8002aa4:	b538      	push	{r3, r4, r5, lr}
 8002aa6:	4604      	mov	r4, r0
 8002aa8:	460d      	mov	r5, r1
	if (!length)
 8002aaa:	4610      	mov	r0, r2
 8002aac:	b912      	cbnz	r2, 8002ab4 <_ZN4Uart5writeEPKcj+0x10>
		length = strlen(str);
 8002aae:	4608      	mov	r0, r1
 8002ab0:	f7fd fbfe 	bl	80002b0 <strlen>
    if (!_bTxDMA)
 8002ab4:	7b23      	ldrb	r3, [r4, #12]
 8002ab6:	b933      	cbnz	r3, 8002ac6 <_ZN4Uart5writeEPKcj+0x22>
        HAL_UART_Transmit(_pUartHandle, (uint8_t *)str, length, 50);
 8002ab8:	2332      	movs	r3, #50	; 0x32
 8002aba:	b282      	uxth	r2, r0
 8002abc:	4629      	mov	r1, r5
 8002abe:	68a0      	ldr	r0, [r4, #8]
 8002ac0:	f7ff fcfe 	bl	80024c0 <HAL_UART_Transmit>
}
 8002ac4:	bd38      	pop	{r3, r4, r5, pc}
        writeUsingDMA((const uint8_t *)str, length);
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	4629      	mov	r1, r5
 8002aca:	4620      	mov	r0, r4
 8002acc:	f7ff ffca 	bl	8002a64 <_ZN4Uart13writeUsingDMAEPKhm>
}
 8002ad0:	e7f8      	b.n	8002ac4 <_ZN4Uart5writeEPKcj+0x20>
	...

08002ad4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002ad4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b0c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002ad8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002ada:	e003      	b.n	8002ae4 <LoopCopyDataInit>

08002adc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002adc:	4b0c      	ldr	r3, [pc, #48]	; (8002b10 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002ade:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002ae0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002ae2:	3104      	adds	r1, #4

08002ae4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002ae4:	480b      	ldr	r0, [pc, #44]	; (8002b14 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002ae6:	4b0c      	ldr	r3, [pc, #48]	; (8002b18 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002ae8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002aea:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002aec:	d3f6      	bcc.n	8002adc <CopyDataInit>
  ldr  r2, =_sbss
 8002aee:	4a0b      	ldr	r2, [pc, #44]	; (8002b1c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002af0:	e002      	b.n	8002af8 <LoopFillZerobss>

08002af2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002af2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002af4:	f842 3b04 	str.w	r3, [r2], #4

08002af8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002af8:	4b09      	ldr	r3, [pc, #36]	; (8002b20 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002afa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002afc:	d3f9      	bcc.n	8002af2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002afe:	f7fe f999 	bl	8000e34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b02:	f000 fd29 	bl	8003558 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b06:	f7fe f903 	bl	8000d10 <main>
  bx  lr    
 8002b0a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002b0c:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8002b10:	08004ed0 	.word	0x08004ed0
  ldr  r0, =_sdata
 8002b14:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002b18:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 8002b1c:	2000007c 	.word	0x2000007c
  ldr  r3, = _ebss
 8002b20:	200003f4 	.word	0x200003f4

08002b24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b24:	e7fe      	b.n	8002b24 <ADC_IRQHandler>

08002b26 <_ZNK10XFBehavior17deleteOnTerminateEv>:
}

bool XFBehavior::deleteOnTerminate() const
{
    return deleteOnTerminate_;
}
 8002b26:	7900      	ldrb	r0, [r0, #4]
 8002b28:	4770      	bx	lr

08002b2a <_ZN10XFBehavior20setDeleteOnTerminateEb>:

void XFBehavior::setDeleteOnTerminate(bool deleteBehaviour)
{
     deleteOnTerminate_=deleteBehaviour;
 8002b2a:	7101      	strb	r1, [r0, #4]
}
 8002b2c:	4770      	bx	lr

08002b2e <_ZN10XFBehavior13startBehaviorEv>:
{
 8002b2e:	b570      	push	{r4, r5, r6, lr}
 8002b30:	4604      	mov	r4, r0
    GEN(XFInitialEvent);
 8002b32:	6803      	ldr	r3, [r0, #0]
 8002b34:	68de      	ldr	r6, [r3, #12]
 8002b36:	2010      	movs	r0, #16
 8002b38:	f000 fc8d 	bl	8003456 <_Znwj>
 8002b3c:	4605      	mov	r5, r0
 8002b3e:	f000 f863 	bl	8002c08 <_ZN14XFInitialEventC1Ev>
 8002b42:	2200      	movs	r2, #0
 8002b44:	4629      	mov	r1, r5
 8002b46:	4620      	mov	r0, r4
 8002b48:	47b0      	blx	r6
}
 8002b4a:	bd70      	pop	{r4, r5, r6, pc}

08002b4c <_ZN10XFBehavior9pushEventEP7XFEventb>:
{
 8002b4c:	b538      	push	{r3, r4, r5, lr}
 8002b4e:	460c      	mov	r4, r1
 8002b50:	4615      	mov	r5, r2
    inline void setBehavior(interface::XFBehavior * pBehavior) { pBehavior_ = pBehavior; }
 8002b52:	60c8      	str	r0, [r1, #12]
    interface::XFDispatcher::getInstance()->pushEvent(pEvent,fromISR);
 8002b54:	f000 f8b2 	bl	8002cbc <_ZN9interface12XFDispatcher11getInstanceEv>
 8002b58:	6803      	ldr	r3, [r0, #0]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	462a      	mov	r2, r5
 8002b5e:	4621      	mov	r1, r4
 8002b60:	4798      	blx	r3
}
 8002b62:	bd38      	pop	{r3, r4, r5, pc}

08002b64 <_ZN10XFBehaviorC1Ev>:
XFBehavior::XFBehavior()
 8002b64:	4b01      	ldr	r3, [pc, #4]	; (8002b6c <_ZN10XFBehaviorC1Ev+0x8>)
 8002b66:	6003      	str	r3, [r0, #0]
}
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	08004a50 	.word	0x08004a50

08002b70 <_ZN10XFBehaviorD1Ev>:
}
 8002b70:	4770      	bx	lr

08002b72 <_ZNK10XFBehavior15getCurrentEventEv>:

const XFEvent *XFBehavior::getCurrentEvent() const
{
    return pCurrentEvent_;
}
 8002b72:	6880      	ldr	r0, [r0, #8]
 8002b74:	4770      	bx	lr

08002b76 <_ZN10XFBehavior13getDispatcherEv>:

interface::XFDispatcher *XFBehavior::getDispatcher()
{
 8002b76:	b508      	push	{r3, lr}
    return interface::XFDispatcher::getInstance();
 8002b78:	f000 f8a0 	bl	8002cbc <_ZN9interface12XFDispatcher11getInstanceEv>
}
 8002b7c:	bd08      	pop	{r3, pc}

08002b7e <_ZN10XFBehavior17getCurrentTimeoutEv>:

const XFTimeout *XFBehavior::getCurrentTimeout()
{
    return (XFTimeout *)pCurrentEvent_;
}
 8002b7e:	6880      	ldr	r0, [r0, #8]
 8002b80:	4770      	bx	lr

08002b82 <_ZN10XFBehavior15setCurrentEventEPK7XFEvent>:

void XFBehavior::setCurrentEvent(const XFEvent *pEvent)
{
    pCurrentEvent_=pEvent;
 8002b82:	6081      	str	r1, [r0, #8]
}
 8002b84:	4770      	bx	lr

08002b86 <_ZN10XFBehavior7processEPK7XFEvent>:

XFBehavior::TerminateBehavior XFBehavior::process(const XFEvent *pEvent)
{
 8002b86:	b570      	push	{r4, r5, r6, lr}
 8002b88:	4604      	mov	r4, r0
 8002b8a:	460d      	mov	r5, r1
    setCurrentEvent(pEvent);
 8002b8c:	f7ff fff9 	bl	8002b82 <_ZN10XFBehavior15setCurrentEventEPK7XFEvent>
    XFEventStatus status =processEvent();
 8002b90:	6823      	ldr	r3, [r4, #0]
 8002b92:	69db      	ldr	r3, [r3, #28]
 8002b94:	4620      	mov	r0, r4
 8002b96:	4798      	blx	r3
 8002b98:	4606      	mov	r6, r0
    if((pEvent->deleteAfterConsume()==true) && ((status==XFEventStatus::Consumed)||(status==XFEventStatus::Terminate))){
 8002b9a:	682b      	ldr	r3, [r5, #0]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	4628      	mov	r0, r5
 8002ba0:	4798      	blx	r3
 8002ba2:	b120      	cbz	r0, 8002bae <_ZN10XFBehavior7processEPK7XFEvent+0x28>
	/**
	 * Checks if both variables contain the same event status.
	 */
    bool operator == (const XFEventStatus::eEventStatus & eventStatus) const
	{
        return (this->status_ == eventStatus);
 8002ba4:	b2f3      	uxtb	r3, r6
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d008      	beq.n	8002bbc <_ZN10XFBehavior7processEPK7XFEvent+0x36>
 8002baa:	2b08      	cmp	r3, #8
 8002bac:	d006      	beq.n	8002bbc <_ZN10XFBehavior7processEPK7XFEvent+0x36>
    	delete pEvent;//delete event after consumed or if terminated
    }
    return ((deleteOnTerminate_)&&(status==XFEventStatus::Terminate));//return true if we have deleteOnTerminate attribute set and if status is an Terminate Event
 8002bae:	7920      	ldrb	r0, [r4, #4]
 8002bb0:	b118      	cbz	r0, 8002bba <_ZN10XFBehavior7processEPK7XFEvent+0x34>
 8002bb2:	b2f6      	uxtb	r6, r6
 8002bb4:	2e08      	cmp	r6, #8
 8002bb6:	d000      	beq.n	8002bba <_ZN10XFBehavior7processEPK7XFEvent+0x34>
 8002bb8:	2000      	movs	r0, #0
}
 8002bba:	bd70      	pop	{r4, r5, r6, pc}
    	delete pEvent;//delete event after consumed or if terminated
 8002bbc:	2d00      	cmp	r5, #0
 8002bbe:	d0f6      	beq.n	8002bae <_ZN10XFBehavior7processEPK7XFEvent+0x28>
 8002bc0:	682b      	ldr	r3, [r5, #0]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	4628      	mov	r0, r5
 8002bc6:	4798      	blx	r3
 8002bc8:	e7f1      	b.n	8002bae <_ZN10XFBehavior7processEPK7XFEvent+0x28>

08002bca <_ZNK19XFDefaultTransition18deleteAfterConsumeEv>:
}

bool XFDefaultTransition::deleteAfterConsume() const
{
	return true;
}
 8002bca:	2001      	movs	r0, #1
 8002bcc:	4770      	bx	lr

08002bce <_ZN19XFDefaultTransitionD1Ev>:
 * Represents a transition in a state machine having no trigger.
 *
 * In case one wants to directly transition from one state to
 * another (without a trigger) a default transition must be pushed.
 */
class XFDefaultTransition : public XFEvent
 8002bce:	4770      	bx	lr

08002bd0 <_ZN19XFDefaultTransitionD0Ev>:
 8002bd0:	b510      	push	{r4, lr}
 8002bd2:	4604      	mov	r4, r0
 8002bd4:	2110      	movs	r1, #16
 8002bd6:	f000 fc2d 	bl	8003434 <_ZdlPvj>
 8002bda:	4620      	mov	r0, r4
 8002bdc:	bd10      	pop	{r4, pc}
	...

08002be0 <_ZN19XFDefaultTransitionC1EPN9interface10XFBehaviorE>:
    XFEvent(XFEventType eventType, int id=0, interface::XFBehavior * pBehavior=nullptr) : eventType_(eventType), id_(id), pBehavior_(pBehavior) {}
 8002be0:	2202      	movs	r2, #2
 8002be2:	7102      	strb	r2, [r0, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	6082      	str	r2, [r0, #8]
 8002be8:	60c2      	str	r2, [r0, #12]
XFDefaultTransition::XFDefaultTransition(interface::XFBehavior *pBehavior):XFEvent(DefaultTransition)
 8002bea:	4a01      	ldr	r2, [pc, #4]	; (8002bf0 <_ZN19XFDefaultTransitionC1EPN9interface10XFBehaviorE+0x10>)
 8002bec:	6002      	str	r2, [r0, #0]
}
 8002bee:	4770      	bx	lr
 8002bf0:	08004a78 	.word	0x08004a78

08002bf4 <_ZNK14XFInitialEvent18deleteAfterConsumeEv>:
}

bool XFInitialEvent::deleteAfterConsume() const
{
	return true;
}
 8002bf4:	2001      	movs	r0, #1
 8002bf6:	4770      	bx	lr

08002bf8 <_ZN14XFInitialEventD1Ev>:
 * @brief Initial event to start a behavior.
 *
 * Represents for example the first transition executed
 * in a state machine.
 */
class XFInitialEvent : public XFEvent
 8002bf8:	4770      	bx	lr

08002bfa <_ZN14XFInitialEventD0Ev>:
 8002bfa:	b510      	push	{r4, lr}
 8002bfc:	4604      	mov	r4, r0
 8002bfe:	2110      	movs	r1, #16
 8002c00:	f000 fc18 	bl	8003434 <_ZdlPvj>
 8002c04:	4620      	mov	r0, r4
 8002c06:	bd10      	pop	{r4, pc}

08002c08 <_ZN14XFInitialEventC1Ev>:
 8002c08:	2201      	movs	r2, #1
 8002c0a:	7102      	strb	r2, [r0, #4]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	6082      	str	r2, [r0, #8]
 8002c10:	60c2      	str	r2, [r0, #12]
XFInitialEvent::XFInitialEvent():XFEvent(Initial)
 8002c12:	4a01      	ldr	r2, [pc, #4]	; (8002c18 <_ZN14XFInitialEventC1Ev+0x10>)
 8002c14:	6002      	str	r2, [r0, #0]
}
 8002c16:	4770      	bx	lr
 8002c18:	08004a8c 	.word	0x08004a8c

08002c1c <_ZNK9XFTimeout18deleteAfterConsumeEv>:
}

bool XFTimeout::deleteAfterConsume() const
{
	return true;
}
 8002c1c:	2001      	movs	r0, #1
 8002c1e:	4770      	bx	lr

08002c20 <_ZN9XFTimeoutD1Ev>:
 * the `getEventType()` method.
 *
 * XFTimeout is inheriting from XFEvent, so every timeout is
 * also an event.
 */
class XFTimeout : public XFEvent
 8002c20:	4770      	bx	lr

08002c22 <_ZN9XFTimeoutD0Ev>:
 8002c22:	b510      	push	{r4, lr}
 8002c24:	4604      	mov	r4, r0
 8002c26:	2118      	movs	r1, #24
 8002c28:	f000 fc04 	bl	8003434 <_ZdlPvj>
 8002c2c:	4620      	mov	r0, r4
 8002c2e:	bd10      	pop	{r4, pc}

08002c30 <_ZN9XFTimeoutC1EiiPN9interface10XFBehaviorE>:
XFTimeout::XFTimeout(int id, int interval, interface::XFBehavior *pBehavior):XFEvent(Timeout,id,pBehavior)
 8002c30:	b430      	push	{r4, r5}
 8002c32:	2504      	movs	r5, #4
 8002c34:	7105      	strb	r5, [r0, #4]
 8002c36:	6081      	str	r1, [r0, #8]
 8002c38:	60c3      	str	r3, [r0, #12]
 8002c3a:	4b03      	ldr	r3, [pc, #12]	; (8002c48 <_ZN9XFTimeoutC1EiiPN9interface10XFBehaviorE+0x18>)
 8002c3c:	6003      	str	r3, [r0, #0]
    interval_=interval;
 8002c3e:	6102      	str	r2, [r0, #16]
    relTicks_=interval;
 8002c40:	6142      	str	r2, [r0, #20]
}
 8002c42:	bc30      	pop	{r4, r5}
 8002c44:	4770      	bx	lr
 8002c46:	bf00      	nop
 8002c48:	08004aa0 	.word	0x08004aa0

08002c4c <_ZN12XFDispatcher7executeEPKv>:
        _events.pop();//Pop it of the list
    }
}

int XFDispatcher::execute(const void *param)
{
 8002c4c:	b508      	push	{r3, lr}
 8002c4e:	4604      	mov	r4, r0
    while(1)
    {
        executeOnce();
 8002c50:	6823      	ldr	r3, [r4, #0]
 8002c52:	699b      	ldr	r3, [r3, #24]
 8002c54:	4620      	mov	r0, r4
 8002c56:	4798      	blx	r3
    while(1)
 8002c58:	e7fa      	b.n	8002c50 <_ZN12XFDispatcher7executeEPKv+0x4>

08002c5a <_ZNK12XFDispatcher13dispatchEventEPK7XFEvent>:
    }
}

void XFDispatcher::dispatchEvent(const XFEvent *pEvent) const
{
 8002c5a:	b510      	push	{r4, lr}
 8002c5c:	460c      	mov	r4, r1
    inline interface::XFBehavior * getBehavior() const { return pBehavior_; }
 8002c5e:	68c8      	ldr	r0, [r1, #12]
    //Dispatch event that has been pop
    XFBehavior::TerminateBehavior pTerminate=pEvent->getBehavior()->process(pEvent);//Distribute the event that has been pop to the correct stateMachine
 8002c60:	6803      	ldr	r3, [r0, #0]
 8002c62:	699b      	ldr	r3, [r3, #24]
 8002c64:	4798      	blx	r3
    if(pTerminate)
 8002c66:	b120      	cbz	r0, 8002c72 <_ZNK12XFDispatcher13dispatchEventEPK7XFEvent+0x18>
 8002c68:	68e0      	ldr	r0, [r4, #12]
    {
        delete pEvent->getBehavior();//Kill the stateMachine if it's in terminate event
 8002c6a:	b110      	cbz	r0, 8002c72 <_ZNK12XFDispatcher13dispatchEventEPK7XFEvent+0x18>
 8002c6c:	6803      	ldr	r3, [r0, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	4798      	blx	r3
    }

}
 8002c72:	bd10      	pop	{r4, pc}

08002c74 <_ZN12XFDispatcher15scheduleTimeoutEiiPN9interface10XFBehaviorE>:
{
 8002c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c76:	460c      	mov	r4, r1
 8002c78:	4615      	mov	r5, r2
 8002c7a:	461e      	mov	r6, r3
    interface::XFTimeoutManager::getInstance()->scheduleTimeout(timeoutId,interval,pBehavior);//Call scheduleTimeout method from XF::TimeoutManager
 8002c7c:	f000 f8a4 	bl	8002dc8 <_ZN9interface16XFTimeoutManager11getInstanceEv>
 8002c80:	6803      	ldr	r3, [r0, #0]
 8002c82:	695f      	ldr	r7, [r3, #20]
 8002c84:	4633      	mov	r3, r6
 8002c86:	462a      	mov	r2, r5
 8002c88:	4621      	mov	r1, r4
 8002c8a:	47b8      	blx	r7
}
 8002c8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002c8e <_ZN12XFDispatcher17unscheduleTimeoutEiPN9interface10XFBehaviorE>:
{
 8002c8e:	b538      	push	{r3, r4, r5, lr}
 8002c90:	460c      	mov	r4, r1
 8002c92:	4615      	mov	r5, r2
    interface::XFTimeoutManager::getInstance()->unscheduleTimeout(timeoutId,pBehavior);//Call unscheduleTimeout method from XF::TimeoutManager
 8002c94:	f000 f898 	bl	8002dc8 <_ZN9interface16XFTimeoutManager11getInstanceEv>
 8002c98:	6803      	ldr	r3, [r0, #0]
 8002c9a:	699b      	ldr	r3, [r3, #24]
 8002c9c:	462a      	mov	r2, r5
 8002c9e:	4621      	mov	r1, r4
 8002ca0:	4798      	blx	r3
}
 8002ca2:	bd38      	pop	{r3, r4, r5, pc}

08002ca4 <_ZN12XFDispatcherC1Ev>:
XFDispatcher::XFDispatcher()
 8002ca4:	b510      	push	{r4, lr}
 8002ca6:	4604      	mov	r4, r0
 8002ca8:	4b03      	ldr	r3, [pc, #12]	; (8002cb8 <_ZN12XFDispatcherC1Ev+0x14>)
 8002caa:	f840 3b04 	str.w	r3, [r0], #4
 8002cae:	f000 fa77 	bl	80031a0 <_ZN12XFEventQueueC1Ev>
}
 8002cb2:	4620      	mov	r0, r4
 8002cb4:	bd10      	pop	{r4, pc}
 8002cb6:	bf00      	nop
 8002cb8:	08004ab4 	.word	0x08004ab4

08002cbc <_ZN9interface12XFDispatcher11getInstanceEv>:
    static ::XFDispatcher dispatcher;
 8002cbc:	4b0d      	ldr	r3, [pc, #52]	; (8002cf4 <_ZN9interface12XFDispatcher11getInstanceEv+0x38>)
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	f3bf 8f5b 	dmb	ish
 8002cc4:	f013 0f01 	tst.w	r3, #1
 8002cc8:	d001      	beq.n	8002cce <_ZN9interface12XFDispatcher11getInstanceEv+0x12>
}
 8002cca:	480b      	ldr	r0, [pc, #44]	; (8002cf8 <_ZN9interface12XFDispatcher11getInstanceEv+0x3c>)
 8002ccc:	4770      	bx	lr
{
 8002cce:	b510      	push	{r4, lr}
    static ::XFDispatcher dispatcher;
 8002cd0:	4808      	ldr	r0, [pc, #32]	; (8002cf4 <_ZN9interface12XFDispatcher11getInstanceEv+0x38>)
 8002cd2:	f000 fbb1 	bl	8003438 <__cxa_guard_acquire>
 8002cd6:	b908      	cbnz	r0, 8002cdc <_ZN9interface12XFDispatcher11getInstanceEv+0x20>
}
 8002cd8:	4807      	ldr	r0, [pc, #28]	; (8002cf8 <_ZN9interface12XFDispatcher11getInstanceEv+0x3c>)
 8002cda:	bd10      	pop	{r4, pc}
    static ::XFDispatcher dispatcher;
 8002cdc:	4c05      	ldr	r4, [pc, #20]	; (8002cf4 <_ZN9interface12XFDispatcher11getInstanceEv+0x38>)
 8002cde:	1d20      	adds	r0, r4, #4
 8002ce0:	f7ff ffe0 	bl	8002ca4 <_ZN12XFDispatcherC1Ev>
 8002ce4:	4620      	mov	r0, r4
 8002ce6:	f000 fbb3 	bl	8003450 <__cxa_guard_release>
 8002cea:	4804      	ldr	r0, [pc, #16]	; (8002cfc <_ZN9interface12XFDispatcher11getInstanceEv+0x40>)
 8002cec:	f000 fc1c 	bl	8003528 <atexit>
 8002cf0:	e7f2      	b.n	8002cd8 <_ZN9interface12XFDispatcher11getInstanceEv+0x1c>
 8002cf2:	bf00      	nop
 8002cf4:	20000264 	.word	0x20000264
 8002cf8:	20000268 	.word	0x20000268
 8002cfc:	08002d19 	.word	0x08002d19

08002d00 <_ZN12XFDispatcherD1Ev>:
XFDispatcher::~XFDispatcher()
 8002d00:	b510      	push	{r4, lr}
 8002d02:	4604      	mov	r4, r0
 8002d04:	4b03      	ldr	r3, [pc, #12]	; (8002d14 <_ZN12XFDispatcherD1Ev+0x14>)
 8002d06:	f840 3b04 	str.w	r3, [r0], #4
 8002d0a:	f000 f9c7 	bl	800309c <_ZN12XFEventQueueD1Ev>
}
 8002d0e:	4620      	mov	r0, r4
 8002d10:	bd10      	pop	{r4, pc}
 8002d12:	bf00      	nop
 8002d14:	08004ab4 	.word	0x08004ab4

08002d18 <__tcf_0>:
    static ::XFDispatcher dispatcher;
 8002d18:	b508      	push	{r3, lr}
 8002d1a:	4802      	ldr	r0, [pc, #8]	; (8002d24 <__tcf_0+0xc>)
 8002d1c:	f7ff fff0 	bl	8002d00 <_ZN12XFDispatcherD1Ev>
 8002d20:	bd08      	pop	{r3, pc}
 8002d22:	bf00      	nop
 8002d24:	20000268 	.word	0x20000268

08002d28 <_ZN12XFDispatcherD0Ev>:
XFDispatcher::~XFDispatcher()
 8002d28:	b510      	push	{r4, lr}
 8002d2a:	4604      	mov	r4, r0
}
 8002d2c:	f7ff ffe8 	bl	8002d00 <_ZN12XFDispatcherD1Ev>
 8002d30:	2138      	movs	r1, #56	; 0x38
 8002d32:	4620      	mov	r0, r4
 8002d34:	f000 fb7e 	bl	8003434 <_ZdlPvj>
 8002d38:	4620      	mov	r0, r4
 8002d3a:	bd10      	pop	{r4, pc}

08002d3c <_ZN12XFDispatcher9pushEventEP7XFEventb>:
{
 8002d3c:	b508      	push	{r3, lr}
    _events.push(pEvent,fromISR);//Push an XF event to our event list
 8002d3e:	3004      	adds	r0, #4
 8002d40:	f000 faf8 	bl	8003334 <_ZN12XFEventQueue4pushEPK7XFEventb>
}
 8002d44:	bd08      	pop	{r3, pc}

08002d46 <_ZN12XFDispatcher11executeOnceEv>:
{
 8002d46:	b570      	push	{r4, r5, r6, lr}
 8002d48:	4604      	mov	r4, r0
    if(_events.empty()==0)
 8002d4a:	1d05      	adds	r5, r0, #4
 8002d4c:	4628      	mov	r0, r5
 8002d4e:	f000 f97c 	bl	800304a <_ZNK12XFEventQueue5emptyEv>
 8002d52:	b100      	cbz	r0, 8002d56 <_ZN12XFDispatcher11executeOnceEv+0x10>
}
 8002d54:	bd70      	pop	{r4, r5, r6, pc}
        dispatchEvent(_events.front());//dispatch first event of the list
 8002d56:	6823      	ldr	r3, [r4, #0]
 8002d58:	69de      	ldr	r6, [r3, #28]
 8002d5a:	4628      	mov	r0, r5
 8002d5c:	f000 f97c 	bl	8003058 <_ZN12XFEventQueue5frontEv>
 8002d60:	4601      	mov	r1, r0
 8002d62:	4620      	mov	r0, r4
 8002d64:	47b0      	blx	r6
        _events.pop();//Pop it of the list
 8002d66:	4628      	mov	r0, r5
 8002d68:	f000 f9bd 	bl	80030e6 <_ZN12XFEventQueue3popEv>
}
 8002d6c:	e7f2      	b.n	8002d54 <_ZN12XFDispatcher11executeOnceEv+0xe>

08002d6e <_ZN9interface16XFTimeoutManager10initializeEl>:
     * Sets the time interval in milliseconds in which the timeout manager
     * should handle the timeouts.
     */
    virtual void initialize(int32_t tickInterval)
    {
        tickInterval_ = tickInterval;
 8002d6e:	6041      	str	r1, [r0, #4]
    }
 8002d70:	4770      	bx	lr

08002d72 <_ZNK9interface16XFTimeoutManager15getTickIntervalEv>:
     * @brief Returns tick interval in milliseconds.
     */
    virtual int32_t getTickInterval() const
    {
        return tickInterval_;
    }
 8002d72:	6840      	ldr	r0, [r0, #4]
 8002d74:	4770      	bx	lr

08002d76 <_ZN16XFTimeoutManager15scheduleTimeoutEllPN9interface10XFBehaviorE>:
		startTimeoutManagerTimer(tickInterval_);//Start timer wich will tick every tickInterval ms
	}

}
void XFTimeoutManager::scheduleTimeout(int32_t timeoutId, int32_t interval, interface::XFBehavior *pBehavior)
{
 8002d76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d7a:	4604      	mov	r4, r0
 8002d7c:	460e      	mov	r6, r1
 8002d7e:	4617      	mov	r7, r2
 8002d80:	4698      	mov	r8, r3
     XFTimeout* pNewTimeOut = new XFTimeout(timeoutId,interval,pBehavior);//Create new XFTimeout with parameters
 8002d82:	2018      	movs	r0, #24
 8002d84:	f000 fb67 	bl	8003456 <_Znwj>
 8002d88:	4605      	mov	r5, r0
 8002d8a:	4643      	mov	r3, r8
 8002d8c:	463a      	mov	r2, r7
 8002d8e:	4631      	mov	r1, r6
 8002d90:	f7ff ff4e 	bl	8002c30 <_ZN9XFTimeoutC1EiiPN9interface10XFBehaviorE>
     addTimeout(pNewTimeOut);//Add it to the list
 8002d94:	6823      	ldr	r3, [r4, #0]
 8002d96:	6a1b      	ldr	r3, [r3, #32]
 8002d98:	4629      	mov	r1, r5
 8002d9a:	4620      	mov	r0, r4
 8002d9c:	4798      	blx	r3
}
 8002d9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08002da4 <_ZN16XFTimeoutManagerC1Ev>:
XFTimeoutManager::XFTimeoutManager()
 8002da4:	b510      	push	{r4, lr}
 8002da6:	4604      	mov	r4, r0
     */
    virtual void tick() = 0;

protected:
    XFTimeoutManager() :
        tickInterval_(0)
 8002da8:	2200      	movs	r2, #0
 8002daa:	6042      	str	r2, [r0, #4]
 8002dac:	4603      	mov	r3, r0
 8002dae:	4905      	ldr	r1, [pc, #20]	; (8002dc4 <_ZN16XFTimeoutManagerC1Ev+0x20>)
 8002db0:	f843 1b08 	str.w	r1, [r3], #8
#endif

      void
      _M_init() _GLIBCXX_NOEXCEPT
      {
	this->_M_next = this->_M_prev = this;
 8002db4:	60c3      	str	r3, [r0, #12]
 8002db6:	6083      	str	r3, [r0, #8]
#if _GLIBCXX_USE_CXX11_ABI
	this->_M_size = 0;
 8002db8:	6102      	str	r2, [r0, #16]
	pMutex_=interface::XFMutex::create();
 8002dba:	f000 faef 	bl	800339c <_ZN9interface7XFMutex6createEv>
 8002dbe:	6160      	str	r0, [r4, #20]
}
 8002dc0:	4620      	mov	r0, r4
 8002dc2:	bd10      	pop	{r4, pc}
 8002dc4:	08004adc 	.word	0x08004adc

08002dc8 <_ZN9interface16XFTimeoutManager11getInstanceEv>:
    static ::XFTimeoutManager timeoutManager;
 8002dc8:	4b0d      	ldr	r3, [pc, #52]	; (8002e00 <_ZN9interface16XFTimeoutManager11getInstanceEv+0x38>)
 8002dca:	781b      	ldrb	r3, [r3, #0]
 8002dcc:	f3bf 8f5b 	dmb	ish
 8002dd0:	f013 0f01 	tst.w	r3, #1
 8002dd4:	d001      	beq.n	8002dda <_ZN9interface16XFTimeoutManager11getInstanceEv+0x12>
}
 8002dd6:	480b      	ldr	r0, [pc, #44]	; (8002e04 <_ZN9interface16XFTimeoutManager11getInstanceEv+0x3c>)
 8002dd8:	4770      	bx	lr
{
 8002dda:	b510      	push	{r4, lr}
    static ::XFTimeoutManager timeoutManager;
 8002ddc:	4808      	ldr	r0, [pc, #32]	; (8002e00 <_ZN9interface16XFTimeoutManager11getInstanceEv+0x38>)
 8002dde:	f000 fb2b 	bl	8003438 <__cxa_guard_acquire>
 8002de2:	b908      	cbnz	r0, 8002de8 <_ZN9interface16XFTimeoutManager11getInstanceEv+0x20>
}
 8002de4:	4807      	ldr	r0, [pc, #28]	; (8002e04 <_ZN9interface16XFTimeoutManager11getInstanceEv+0x3c>)
 8002de6:	bd10      	pop	{r4, pc}
    static ::XFTimeoutManager timeoutManager;
 8002de8:	4c05      	ldr	r4, [pc, #20]	; (8002e00 <_ZN9interface16XFTimeoutManager11getInstanceEv+0x38>)
 8002dea:	1d20      	adds	r0, r4, #4
 8002dec:	f7ff ffda 	bl	8002da4 <_ZN16XFTimeoutManagerC1Ev>
 8002df0:	4620      	mov	r0, r4
 8002df2:	f000 fb2d 	bl	8003450 <__cxa_guard_release>
 8002df6:	4804      	ldr	r0, [pc, #16]	; (8002e08 <_ZN9interface16XFTimeoutManager11getInstanceEv+0x40>)
 8002df8:	f000 fb96 	bl	8003528 <atexit>
 8002dfc:	e7f2      	b.n	8002de4 <_ZN9interface16XFTimeoutManager11getInstanceEv+0x1c>
 8002dfe:	bf00      	nop
 8002e00:	200002a0 	.word	0x200002a0
 8002e04:	200002a4 	.word	0x200002a4
 8002e08:	08002ff1 	.word	0x08002ff1

08002e0c <_ZN16XFTimeoutManager13returnTimeoutEP9XFTimeout>:
        }
    }
    pMutex_->unlock();
}
void XFTimeoutManager::returnTimeout(XFTimeout *pTimeout)
{
 8002e0c:	b508      	push	{r3, lr}
 8002e0e:	68c8      	ldr	r0, [r1, #12]
    pTimeout->getBehavior()->pushEvent(pTimeout,false);//Push event from the timer that is timeout
 8002e10:	6803      	ldr	r3, [r0, #0]
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	4798      	blx	r3
}
 8002e18:	bd08      	pop	{r3, pc}

08002e1a <_ZN16XFTimeoutManager4tickEv>:
{
 8002e1a:	b570      	push	{r4, r5, r6, lr}
 8002e1c:	4604      	mov	r4, r0
    pMutex_->lock();
 8002e1e:	6940      	ldr	r0, [r0, #20]
 8002e20:	6803      	ldr	r3, [r0, #0]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	4798      	blx	r3
       *  Returns true if the %list is empty.  (Thus begin() would equal
       *  end().)
       */
      _GLIBCXX_NODISCARD bool
      empty() const _GLIBCXX_NOEXCEPT
      { return this->_M_impl._M_node._M_next == &this->_M_impl._M_node; }
 8002e26:	4626      	mov	r6, r4
 8002e28:	f856 3f08 	ldr.w	r3, [r6, #8]!
    if(timeouts_.empty()==false)
 8002e2c:	429e      	cmp	r6, r3
 8002e2e:	d019      	beq.n	8002e64 <_ZN16XFTimeoutManager4tickEv+0x4a>
        timeouts_.front()->substractFromRelTicks(tickInterval_);//Substract front timer with tickInterval
 8002e30:	689a      	ldr	r2, [r3, #8]
 8002e32:	6861      	ldr	r1, [r4, #4]

    bool deleteAfterConsume() const override;                                                       ///< Tells the dispatcher if the event must be deleted or not.

    inline void setRelTicks(int relTicks) { relTicks_ = relTicks; }                                 ///< Sets remaining ticks.
    inline int getRelTicks() const { return relTicks_; }                                            ///< Returns remaining ticks.
    inline void substractFromRelTicks(int ticksToSubstract) { relTicks_ -= ticksToSubstract; }      ///< Substracts `ticksToSubstract` from remaining ticks.
 8002e34:	6953      	ldr	r3, [r2, #20]
 8002e36:	1a5b      	subs	r3, r3, r1
 8002e38:	6153      	str	r3, [r2, #20]
      { return iterator(this->_M_impl._M_node._M_next); }
 8002e3a:	68a3      	ldr	r3, [r4, #8]
        while(timeouts_.front()->getRelTicks()<=0)//If we reached the cooldown of the first timer
 8002e3c:	6899      	ldr	r1, [r3, #8]
    inline int getRelTicks() const { return relTicks_; }                                            ///< Returns remaining ticks.
 8002e3e:	694b      	ldr	r3, [r1, #20]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	dc0f      	bgt.n	8002e64 <_ZN16XFTimeoutManager4tickEv+0x4a>
            returnTimeout(timeouts_.front());//Push event of this timer
 8002e44:	4620      	mov	r0, r4
 8002e46:	f7ff ffe1 	bl	8002e0c <_ZN16XFTimeoutManager13returnTimeoutEP9XFTimeout>
 8002e4a:	68a5      	ldr	r5, [r4, #8]
      void _M_dec_size(size_t __n) { _M_impl._M_node._M_size -= __n; }
 8002e4c:	6923      	ldr	r3, [r4, #16]
 8002e4e:	3b01      	subs	r3, #1
 8002e50:	6123      	str	r3, [r4, #16]
      // Erases element at position given.
      void
      _M_erase(iterator __position) _GLIBCXX_NOEXCEPT
      {
	this->_M_dec_size(1);
	__position._M_node->_M_unhook();
 8002e52:	4628      	mov	r0, r5
 8002e54:	f000 fb1a 	bl	800348c <_ZNSt8__detail15_List_node_base9_M_unhookEv>
	  {
	    ::operator delete(__p, std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	::operator delete(__p);
 8002e58:	4628      	mov	r0, r5
 8002e5a:	f000 fae9 	bl	8003430 <_ZdlPv>
      { return this->_M_impl._M_node._M_next == &this->_M_impl._M_node; }
 8002e5e:	68a3      	ldr	r3, [r4, #8]
            if(timeouts_.empty())
 8002e60:	429e      	cmp	r6, r3
 8002e62:	d1ea      	bne.n	8002e3a <_ZN16XFTimeoutManager4tickEv+0x20>
    pMutex_->unlock();
 8002e64:	6960      	ldr	r0, [r4, #20]
 8002e66:	6803      	ldr	r3, [r0, #0]
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	4798      	blx	r3
}
 8002e6c:	bd70      	pop	{r4, r5, r6, pc}

08002e6e <_ZNKSt8functionIFvmEEclEm>:
	  }
      }

  template<typename _Res, typename... _ArgTypes>
    _Res
    function<_Res(_ArgTypes...)>::
 8002e6e:	b500      	push	{lr}
 8002e70:	b083      	sub	sp, #12
 8002e72:	9101      	str	r1, [sp, #4]
    bool _M_empty() const { return !_M_manager; }
 8002e74:	6883      	ldr	r3, [r0, #8]
    operator()(_ArgTypes... __args) const
    {
      if (_M_empty())
 8002e76:	b12b      	cbz	r3, 8002e84 <_ZNKSt8functionIFvmEEclEm+0x16>
	__throw_bad_function_call();
      return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 8002e78:	68c3      	ldr	r3, [r0, #12]
 8002e7a:	a901      	add	r1, sp, #4
 8002e7c:	4798      	blx	r3
    }
 8002e7e:	b003      	add	sp, #12
 8002e80:	f85d fb04 	ldr.w	pc, [sp], #4
	__throw_bad_function_call();
 8002e84:	f000 fb0d 	bl	80034a2 <_ZSt25__throw_bad_function_callv>

08002e88 <_ZN16XFTimeoutManager5startESt8functionIFvmEE>:
    bool _M_empty() const { return !_M_manager; }
 8002e88:	688a      	ldr	r2, [r1, #8]
	if (startTimeoutManagerTimer != nullptr) {
 8002e8a:	b132      	cbz	r2, 8002e9a <_ZN16XFTimeoutManager5startESt8functionIFvmEE+0x12>
{
 8002e8c:	b508      	push	{r3, lr}
 8002e8e:	4603      	mov	r3, r0
 8002e90:	4608      	mov	r0, r1
		startTimeoutManagerTimer(tickInterval_);//Start timer wich will tick every tickInterval ms
 8002e92:	6859      	ldr	r1, [r3, #4]
 8002e94:	f7ff ffeb 	bl	8002e6e <_ZNKSt8functionIFvmEEclEm>
}
 8002e98:	bd08      	pop	{r3, pc}
 8002e9a:	4770      	bx	lr

08002e9c <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE5eraseESt20_List_const_iteratorIS2_E>:
      }
#endif

  template<typename _Tp, typename _Alloc>
    typename list<_Tp, _Alloc>::iterator
    list<_Tp, _Alloc>::
 8002e9c:	b538      	push	{r3, r4, r5, lr}
 8002e9e:	460c      	mov	r4, r1
    erase(const_iterator __position) noexcept
#else
    erase(iterator __position)
#endif
    {
      iterator __ret = iterator(__position._M_node->_M_next);
 8002ea0:	680d      	ldr	r5, [r1, #0]
      void _M_dec_size(size_t __n) { _M_impl._M_node._M_size -= __n; }
 8002ea2:	6883      	ldr	r3, [r0, #8]
 8002ea4:	3b01      	subs	r3, #1
 8002ea6:	6083      	str	r3, [r0, #8]
	__position._M_node->_M_unhook();
 8002ea8:	4608      	mov	r0, r1
 8002eaa:	f000 faef 	bl	800348c <_ZNSt8__detail15_List_node_base9_M_unhookEv>
 8002eae:	4620      	mov	r0, r4
 8002eb0:	f000 fabe 	bl	8003430 <_ZdlPv>
      _M_erase(__position._M_const_cast());
      return __ret;
    }
 8002eb4:	4628      	mov	r0, r5
 8002eb6:	bd38      	pop	{r3, r4, r5, pc}

08002eb8 <_ZN16XFTimeoutManager17unscheduleTimeoutElPN9interface10XFBehaviorE>:
{
 8002eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ebc:	4607      	mov	r7, r0
 8002ebe:	460e      	mov	r6, r1
    pMutex_->lock();
 8002ec0:	6940      	ldr	r0, [r0, #20]
 8002ec2:	6803      	ldr	r3, [r0, #0]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	4798      	blx	r3
      { return this->_M_impl._M_node._M_next == &this->_M_impl._M_node; }
 8002ec8:	463d      	mov	r5, r7
 8002eca:	f855 4f08 	ldr.w	r4, [r5, #8]!
	if(timeouts_.empty()==false)
 8002ece:	42a5      	cmp	r5, r4
 8002ed0:	d106      	bne.n	8002ee0 <_ZN16XFTimeoutManager17unscheduleTimeoutElPN9interface10XFBehaviorE+0x28>
    pMutex_->unlock();
 8002ed2:	6978      	ldr	r0, [r7, #20]
 8002ed4:	6803      	ldr	r3, [r0, #0]
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	4798      	blx	r3
}
 8002eda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	_M_node = _M_node->_M_next;
 8002ede:	6824      	ldr	r4, [r4, #0]
      { return __x._M_node != __y._M_node; }
 8002ee0:	4621      	mov	r1, r4
		for(it=timeouts_.begin();it!=timeouts_.end();it++)//Parcour the list
 8002ee2:	42ac      	cmp	r4, r5
 8002ee4:	d0f5      	beq.n	8002ed2 <_ZN16XFTimeoutManager17unscheduleTimeoutElPN9interface10XFBehaviorE+0x1a>
			if((*it)->getId()==timeoutId)//Check current timer id with id to delete
 8002ee6:	68a3      	ldr	r3, [r4, #8]
    inline int getId() const { return id_; }		///< Returns #id_ identifying the event in the behaviors context.
 8002ee8:	689a      	ldr	r2, [r3, #8]
 8002eea:	42b2      	cmp	r2, r6
 8002eec:	d1f7      	bne.n	8002ede <_ZN16XFTimeoutManager17unscheduleTimeoutElPN9interface10XFBehaviorE+0x26>
	_M_node = _M_node->_M_next;
 8002eee:	6822      	ldr	r2, [r4, #0]
				if(next!=timeouts_.end())
 8002ef0:	4295      	cmp	r5, r2
 8002ef2:	d004      	beq.n	8002efe <_ZN16XFTimeoutManager17unscheduleTimeoutElPN9interface10XFBehaviorE+0x46>
					(*next)->addToRelTicks((*it)->getRelTicks());//update the deleted following element reltick
 8002ef4:	6892      	ldr	r2, [r2, #8]
 8002ef6:	6958      	ldr	r0, [r3, #20]
    inline void addToRelTicks(int ticksToAdd) { relTicks_ += ticksToAdd; }                          ///< Adds `ticksToAdd` to remaining ticks.
 8002ef8:	6953      	ldr	r3, [r2, #20]
 8002efa:	4403      	add	r3, r0
 8002efc:	6153      	str	r3, [r2, #20]
				deletedTimeout=(*it);
 8002efe:	f8d1 8008 	ldr.w	r8, [r1, #8]
				it=timeouts_.erase(it);//delete element and update iterator
 8002f02:	f107 0008 	add.w	r0, r7, #8
 8002f06:	f7ff ffc9 	bl	8002e9c <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE5eraseESt20_List_const_iteratorIS2_E>
 8002f0a:	4604      	mov	r4, r0
				delete deletedTimeout;//delete timeout that has been removed
 8002f0c:	f1b8 0f00 	cmp.w	r8, #0
 8002f10:	d0e5      	beq.n	8002ede <_ZN16XFTimeoutManager17unscheduleTimeoutElPN9interface10XFBehaviorE+0x26>
 8002f12:	f8d8 3000 	ldr.w	r3, [r8]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	4640      	mov	r0, r8
 8002f1a:	4798      	blx	r3
 8002f1c:	e7df      	b.n	8002ede <_ZN16XFTimeoutManager17unscheduleTimeoutElPN9interface10XFBehaviorE+0x26>

08002f1e <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE6insertESt20_List_const_iteratorIS2_ERKS2_>:
    list<_Tp, _Alloc>::
 8002f1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f20:	4605      	mov	r5, r0
 8002f22:	460e      	mov	r6, r1
 8002f24:	4617      	mov	r7, r2
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8002f26:	200c      	movs	r0, #12
 8002f28:	f000 fa95 	bl	8003456 <_Znwj>
 8002f2c:	4604      	mov	r4, r0
      template<typename _Up, typename... _Args>
	void
	construct(_Up* __p, _Args&&... __args)
	noexcept(noexcept(::new((void *)__p)
			    _Up(std::forward<_Args>(__args)...)))
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	6083      	str	r3, [r0, #8]
      __tmp->_M_hook(__position._M_const_cast()._M_node);
 8002f32:	4631      	mov	r1, r6
 8002f34:	f000 faa3 	bl	800347e <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>
      void _M_inc_size(size_t __n) { _M_impl._M_node._M_size += __n; }
 8002f38:	68ab      	ldr	r3, [r5, #8]
 8002f3a:	3301      	adds	r3, #1
 8002f3c:	60ab      	str	r3, [r5, #8]
    }
 8002f3e:	4620      	mov	r0, r4
 8002f40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002f42 <_ZN16XFTimeoutManager10addTimeoutEP9XFTimeout>:
{
 8002f42:	b570      	push	{r4, r5, r6, lr}
 8002f44:	b082      	sub	sp, #8
 8002f46:	4605      	mov	r5, r0
 8002f48:	9101      	str	r1, [sp, #4]
    pMutex_->lock();
 8002f4a:	6940      	ldr	r0, [r0, #20]
 8002f4c:	6803      	ldr	r3, [r0, #0]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	4798      	blx	r3
      { return this->_M_impl._M_node._M_next == &this->_M_impl._M_node; }
 8002f52:	462e      	mov	r6, r5
 8002f54:	f856 4f08 	ldr.w	r4, [r6, #8]!
    if(timeouts_.empty())
 8002f58:	42a6      	cmp	r6, r4
 8002f5a:	d00c      	beq.n	8002f76 <_ZN16XFTimeoutManager10addTimeoutEP9XFTimeout+0x34>
      { return __x._M_node != __y._M_node; }
 8002f5c:	4621      	mov	r1, r4
        for(it=timeouts_.begin();it!=timeouts_.end();it++)//Parcour the list
 8002f5e:	42b4      	cmp	r4, r6
 8002f60:	d01d      	beq.n	8002f9e <_ZN16XFTimeoutManager10addTimeoutEP9XFTimeout+0x5c>
            if((*it)->getRelTicks()>(pNewTimeout->getRelTicks()))//Insert in middle of the list
 8002f62:	68a0      	ldr	r0, [r4, #8]
    inline int getRelTicks() const { return relTicks_; }                                            ///< Returns remaining ticks.
 8002f64:	6942      	ldr	r2, [r0, #20]
 8002f66:	9c01      	ldr	r4, [sp, #4]
 8002f68:	6963      	ldr	r3, [r4, #20]
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	db0f      	blt.n	8002f8e <_ZN16XFTimeoutManager10addTimeoutEP9XFTimeout+0x4c>
    inline void substractFromRelTicks(int ticksToSubstract) { relTicks_ -= ticksToSubstract; }      ///< Substracts `ticksToSubstract` from remaining ticks.
 8002f6e:	1a9b      	subs	r3, r3, r2
 8002f70:	6163      	str	r3, [r4, #20]
	_M_node = _M_node->_M_next;
 8002f72:	680c      	ldr	r4, [r1, #0]
	return __tmp;
 8002f74:	e7f2      	b.n	8002f5c <_ZN16XFTimeoutManager10addTimeoutEP9XFTimeout+0x1a>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8002f76:	200c      	movs	r0, #12
 8002f78:	f000 fa6d 	bl	8003456 <_Znwj>
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8002f7c:	9b01      	ldr	r3, [sp, #4]
 8002f7e:	6083      	str	r3, [r0, #8]
	 __tmp->_M_hook(__position._M_node);
 8002f80:	4621      	mov	r1, r4
 8002f82:	f000 fa7c 	bl	800347e <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>
      void _M_inc_size(size_t __n) { _M_impl._M_node._M_size += __n; }
 8002f86:	68b3      	ldr	r3, [r6, #8]
 8002f88:	3301      	adds	r3, #1
 8002f8a:	60b3      	str	r3, [r6, #8]
      { this->_M_insert(begin(), __x); }
 8002f8c:	e012      	b.n	8002fb4 <_ZN16XFTimeoutManager10addTimeoutEP9XFTimeout+0x72>
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	6143      	str	r3, [r0, #20]
            timeouts_.insert(it,pNewTimeout);//Insert new timer at it position
 8002f92:	aa01      	add	r2, sp, #4
 8002f94:	f105 0008 	add.w	r0, r5, #8
 8002f98:	f7ff ffc1 	bl	8002f1e <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE6insertESt20_List_const_iteratorIS2_ERKS2_>
 8002f9c:	e00a      	b.n	8002fb4 <_ZN16XFTimeoutManager10addTimeoutEP9XFTimeout+0x72>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8002f9e:	200c      	movs	r0, #12
 8002fa0:	f000 fa59 	bl	8003456 <_Znwj>
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8002fa4:	9b01      	ldr	r3, [sp, #4]
 8002fa6:	6083      	str	r3, [r0, #8]
	 __tmp->_M_hook(__position._M_node);
 8002fa8:	4631      	mov	r1, r6
 8002faa:	f000 fa68 	bl	800347e <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>
      void _M_inc_size(size_t __n) { _M_impl._M_node._M_size += __n; }
 8002fae:	692b      	ldr	r3, [r5, #16]
 8002fb0:	3301      	adds	r3, #1
 8002fb2:	612b      	str	r3, [r5, #16]
    pMutex_->unlock();
 8002fb4:	6968      	ldr	r0, [r5, #20]
 8002fb6:	6803      	ldr	r3, [r0, #0]
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	4798      	blx	r3
}
 8002fbc:	b002      	add	sp, #8
 8002fbe:	bd70      	pop	{r4, r5, r6, pc}

08002fc0 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE8_M_clearEv>:
    _List_base<_Tp, _Alloc>::
 8002fc0:	b538      	push	{r3, r4, r5, lr}
 8002fc2:	4605      	mov	r5, r0
      __detail::_List_node_base* __cur = _M_impl._M_node._M_next;
 8002fc4:	6800      	ldr	r0, [r0, #0]
      while (__cur != &_M_impl._M_node)
 8002fc6:	4285      	cmp	r5, r0
 8002fc8:	d004      	beq.n	8002fd4 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE8_M_clearEv+0x14>
	  __cur = __tmp->_M_next;
 8002fca:	6804      	ldr	r4, [r0, #0]
	::operator delete(__p);
 8002fcc:	f000 fa30 	bl	8003430 <_ZdlPv>
 8002fd0:	4620      	mov	r0, r4
      { _Node_alloc_traits::deallocate(_M_impl, __p, 1); }
 8002fd2:	e7f8      	b.n	8002fc6 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE8_M_clearEv+0x6>
    }
 8002fd4:	bd38      	pop	{r3, r4, r5, pc}
	...

08002fd8 <_ZN16XFTimeoutManagerD1Ev>:
XFTimeoutManager::~XFTimeoutManager()
 8002fd8:	b510      	push	{r4, lr}
 8002fda:	4604      	mov	r4, r0
 8002fdc:	4b03      	ldr	r3, [pc, #12]	; (8002fec <_ZN16XFTimeoutManagerD1Ev+0x14>)
 8002fde:	f840 3b08 	str.w	r3, [r0], #8
      { _M_clear(); }
 8002fe2:	f7ff ffed 	bl	8002fc0 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE8_M_clearEv>
}
 8002fe6:	4620      	mov	r0, r4
 8002fe8:	bd10      	pop	{r4, pc}
 8002fea:	bf00      	nop
 8002fec:	08004adc 	.word	0x08004adc

08002ff0 <__tcf_0>:
    static ::XFTimeoutManager timeoutManager;
 8002ff0:	b508      	push	{r3, lr}
 8002ff2:	4802      	ldr	r0, [pc, #8]	; (8002ffc <__tcf_0+0xc>)
 8002ff4:	f7ff fff0 	bl	8002fd8 <_ZN16XFTimeoutManagerD1Ev>
 8002ff8:	bd08      	pop	{r3, pc}
 8002ffa:	bf00      	nop
 8002ffc:	200002a4 	.word	0x200002a4

08003000 <_ZN16XFTimeoutManagerD0Ev>:
XFTimeoutManager::~XFTimeoutManager()
 8003000:	b510      	push	{r4, lr}
 8003002:	4604      	mov	r4, r0
}
 8003004:	f7ff ffe8 	bl	8002fd8 <_ZN16XFTimeoutManagerD1Ev>
 8003008:	2118      	movs	r1, #24
 800300a:	4620      	mov	r0, r4
 800300c:	f000 fa12 	bl	8003434 <_ZdlPvj>
 8003010:	4620      	mov	r0, r4
 8003012:	bd10      	pop	{r4, pc}

08003014 <XF_tick>:
 * SysTick_Handler() function is already implemented in the STM32CubeMX generated
 * code (see Src/stm32fxxx_it.c file). Therefore, we must provide here a function
 * which can be explicitly called in SysTick_Handler() to tick the XF.
 */
void XF_tick()
{
 8003014:	b508      	push	{r3, lr}
	bInISR = true;                              // Tell critical section we are in an ISR
 8003016:	4b08      	ldr	r3, [pc, #32]	; (8003038 <XF_tick+0x24>)
 8003018:	2201      	movs	r2, #1
 800301a:	601a      	str	r2, [r3, #0]
	if (XF::isRunning())                        // Call tick only if XF is running
 800301c:	f000 fa02 	bl	8003424 <_ZN2XF9isRunningEv>
 8003020:	b918      	cbnz	r0, 800302a <XF_tick+0x16>
	{
	    XFTimeoutManager::getInstance()->tick();    // Call framework hook tick function
	}
	bInISR = false;
 8003022:	4b05      	ldr	r3, [pc, #20]	; (8003038 <XF_tick+0x24>)
 8003024:	2200      	movs	r2, #0
 8003026:	601a      	str	r2, [r3, #0]
}
 8003028:	bd08      	pop	{r3, pc}
	    XFTimeoutManager::getInstance()->tick();    // Call framework hook tick function
 800302a:	f7ff fecd 	bl	8002dc8 <_ZN9interface16XFTimeoutManager11getInstanceEv>
 800302e:	6803      	ldr	r3, [r0, #0]
 8003030:	69db      	ldr	r3, [r3, #28]
 8003032:	4798      	blx	r3
 8003034:	e7f5      	b.n	8003022 <XF_tick+0xe>
 8003036:	bf00      	nop
 8003038:	2000024c 	.word	0x2000024c

0800303c <XF_tickIntervalInMilliseconds>:

/**
 * C function wrapping getTickInterval() method of XFTimeoutManager.
 */
int32_t XF_tickIntervalInMilliseconds()
{
 800303c:	b508      	push	{r3, lr}
    return XFTimeoutManager::getInstance()->getTickInterval();
 800303e:	f7ff fec3 	bl	8002dc8 <_ZN9interface16XFTimeoutManager11getInstanceEv>
 8003042:	6803      	ldr	r3, [r0, #0]
 8003044:	68db      	ldr	r3, [r3, #12]
 8003046:	4798      	blx	r3
}
 8003048:	bd08      	pop	{r3, pc}

0800304a <_ZNK12XFEventQueue5emptyEv>:
  // are in scope (for additional details, see libstdc++/3628)
  template<typename _Tp, typename _Ref, typename _Ptr>
    inline bool
    operator==(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
	       const _Deque_iterator<_Tp, _Ref, _Ptr>& __y) _GLIBCXX_NOEXCEPT
    { return __x._M_cur == __y._M_cur; }
 800304a:	6a03      	ldr	r3, [r0, #32]
 800304c:	6900      	ldr	r0, [r0, #16]
XFEventQueue::~XFEventQueue() {
}

bool XFEventQueue::empty() const {
	return _queue.empty();
}
 800304e:	4298      	cmp	r0, r3
 8003050:	bf14      	ite	ne
 8003052:	2000      	movne	r0, #0
 8003054:	2001      	moveq	r0, #1
 8003056:	4770      	bx	lr

08003058 <_ZN12XFEventQueue5frontEv>:
       : _M_cur(__x._M_cur), _M_first(__x._M_first),
 8003058:	6903      	ldr	r3, [r0, #16]
	return true;
}

const XFEvent* XFEventQueue::front() {
	return _queue.front();
}
 800305a:	6818      	ldr	r0, [r3, #0]
 800305c:	4770      	bx	lr

0800305e <_ZN12XFEventQueue4pendEv>:
    { return __x._M_cur == __y._M_cur; }
 800305e:	6a02      	ldr	r2, [r0, #32]
 8003060:	6900      	ldr	r0, [r0, #16]
	_queue.pop();
}

bool XFEventQueue::pend() {
	return !(_queue.empty());
}
 8003062:	1a10      	subs	r0, r2, r0
 8003064:	bf18      	it	ne
 8003066:	2001      	movne	r0, #1
 8003068:	4770      	bx	lr

0800306a <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE16_M_destroy_nodesEPPS2_S6_>:
	}
    }

  template<typename _Tp, typename _Alloc>
    void
    _Deque_base<_Tp, _Alloc>::
 800306a:	b538      	push	{r3, r4, r5, lr}
 800306c:	460c      	mov	r4, r1
 800306e:	4615      	mov	r5, r2
    _M_destroy_nodes(_Map_pointer __nstart,
		     _Map_pointer __nfinish) _GLIBCXX_NOEXCEPT
    {
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 8003070:	42ac      	cmp	r4, r5
 8003072:	d204      	bcs.n	800307e <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE16_M_destroy_nodesEPPS2_S6_+0x14>
 8003074:	f854 0b04 	ldr.w	r0, [r4], #4
 8003078:	f000 f9da 	bl	8003430 <_ZdlPv>
 800307c:	e7f8      	b.n	8003070 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE16_M_destroy_nodesEPPS2_S6_+0x6>
	_M_deallocate_node(*__n);
    }
 800307e:	bd38      	pop	{r3, r4, r5, pc}

08003080 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EED1Ev>:
    _Deque_base<_Tp, _Alloc>::
 8003080:	b510      	push	{r4, lr}
 8003082:	4604      	mov	r4, r0
      if (this->_M_impl._M_map)
 8003084:	6803      	ldr	r3, [r0, #0]
 8003086:	b13b      	cbz	r3, 8003098 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EED1Ev+0x18>
			   this->_M_impl._M_finish._M_node + 1);
 8003088:	6a42      	ldr	r2, [r0, #36]	; 0x24
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 800308a:	3204      	adds	r2, #4
 800308c:	6941      	ldr	r1, [r0, #20]
 800308e:	f7ff ffec 	bl	800306a <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE16_M_destroy_nodesEPPS2_S6_>
 8003092:	6820      	ldr	r0, [r4, #0]
 8003094:	f000 f9cc 	bl	8003430 <_ZdlPv>
    }
 8003098:	4620      	mov	r0, r4
 800309a:	bd10      	pop	{r4, pc}

0800309c <_ZN12XFEventQueueD1Ev>:
XFEventQueue::~XFEventQueue() {
 800309c:	b510      	push	{r4, lr}
 800309e:	4604      	mov	r4, r0
 80030a0:	4b03      	ldr	r3, [pc, #12]	; (80030b0 <_ZN12XFEventQueueD1Ev+0x14>)
 80030a2:	f840 3b08 	str.w	r3, [r0], #8
       *  The dtor only erases the elements, and note that if the elements
       *  themselves are pointers, the pointed-to memory is not touched in any
       *  way.  Managing the pointer is the user's responsibility.
       */
      ~deque()
      { _M_destroy_data(begin(), end(), _M_get_Tp_allocator()); }
 80030a6:	f7ff ffeb 	bl	8003080 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EED1Ev>
}
 80030aa:	4620      	mov	r0, r4
 80030ac:	bd10      	pop	{r4, pc}
 80030ae:	bf00      	nop
 80030b0:	08004b08 	.word	0x08004b08

080030b4 <_ZN12XFEventQueueD0Ev>:
XFEventQueue::~XFEventQueue() {
 80030b4:	b510      	push	{r4, lr}
 80030b6:	4604      	mov	r4, r0
}
 80030b8:	f7ff fff0 	bl	800309c <_ZN12XFEventQueueD1Ev>
 80030bc:	2130      	movs	r1, #48	; 0x30
 80030be:	4620      	mov	r0, r4
 80030c0:	f000 f9b8 	bl	8003434 <_ZdlPvj>
 80030c4:	4620      	mov	r0, r4
 80030c6:	bd10      	pop	{r4, pc}

080030c8 <_ZNSt5dequeIPK7XFEventSaIS2_EE16_M_pop_front_auxEv>:
  // Note that if the deque has at least one element (a precondition for this
  // member function), and if
  //   _M_impl._M_start._M_cur == _M_impl._M_start._M_last,
  // then the deque must have at least two nodes.
  template <typename _Tp, typename _Alloc>
    void deque<_Tp, _Alloc>::
 80030c8:	b510      	push	{r4, lr}
 80030ca:	4604      	mov	r4, r0
 80030cc:	68c0      	ldr	r0, [r0, #12]
 80030ce:	f000 f9af 	bl	8003430 <_ZdlPv>
    _M_pop_front_aux()
    {
      _Alloc_traits::destroy(_M_get_Tp_allocator(),
			     this->_M_impl._M_start._M_cur);
      _M_deallocate_node(this->_M_impl._M_start._M_first);
      this->_M_impl._M_start._M_set_node(this->_M_impl._M_start._M_node + 1);
 80030d2:	6963      	ldr	r3, [r4, #20]
 80030d4:	1d1a      	adds	r2, r3, #4
	_M_node = __new_node;
 80030d6:	6162      	str	r2, [r4, #20]
	_M_first = *__new_node;
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	60e3      	str	r3, [r4, #12]
	_M_last = _M_first + difference_type(_S_buffer_size());
 80030dc:	f503 7200 	add.w	r2, r3, #512	; 0x200
 80030e0:	6122      	str	r2, [r4, #16]
      this->_M_impl._M_start._M_cur = this->_M_impl._M_start._M_first;
 80030e2:	60a3      	str	r3, [r4, #8]
    }
 80030e4:	bd10      	pop	{r4, pc}

080030e6 <_ZN12XFEventQueue3popEv>:
void XFEventQueue::pop() {
 80030e6:	b508      	push	{r3, lr}
       */
      void
      pop_front() _GLIBCXX_NOEXCEPT
      {
	__glibcxx_requires_nonempty();
	if (this->_M_impl._M_start._M_cur
 80030e8:	6903      	ldr	r3, [r0, #16]
	    != this->_M_impl._M_start._M_last - 1)
 80030ea:	6982      	ldr	r2, [r0, #24]
 80030ec:	3a04      	subs	r2, #4
	if (this->_M_impl._M_start._M_cur
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d002      	beq.n	80030f8 <_ZN12XFEventQueue3popEv+0x12>
	  {
	    _Alloc_traits::destroy(this->_M_impl,
				   this->_M_impl._M_start._M_cur);
	    ++this->_M_impl._M_start._M_cur;
 80030f2:	3304      	adds	r3, #4
 80030f4:	6103      	str	r3, [r0, #16]
}
 80030f6:	bd08      	pop	{r3, pc}
 80030f8:	f100 0108 	add.w	r1, r0, #8
	  }
	else
	  _M_pop_front_aux();
 80030fc:	4608      	mov	r0, r1
 80030fe:	f7ff ffe3 	bl	80030c8 <_ZNSt5dequeIPK7XFEventSaIS2_EE16_M_pop_front_auxEv>
 8003102:	e7f8      	b.n	80030f6 <_ZN12XFEventQueue3popEv+0x10>

08003104 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE15_M_create_nodesEPPS2_S6_>:
    _Deque_base<_Tp, _Alloc>::
 8003104:	b538      	push	{r3, r4, r5, lr}
 8003106:	460c      	mov	r4, r1
 8003108:	4615      	mov	r5, r2
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 800310a:	42ac      	cmp	r4, r5
 800310c:	d206      	bcs.n	800311c <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE15_M_create_nodesEPPS2_S6_+0x18>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 800310e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003112:	f000 f9a0 	bl	8003456 <_Znwj>
	    *__cur = this->_M_allocate_node();
 8003116:	f844 0b04 	str.w	r0, [r4], #4
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 800311a:	e7f6      	b.n	800310a <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE15_M_create_nodesEPPS2_S6_+0x6>
    }
 800311c:	bd38      	pop	{r3, r4, r5, pc}

0800311e <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE17_M_initialize_mapEj>:
    _Deque_base<_Tp, _Alloc>::
 800311e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003122:	b083      	sub	sp, #12
 8003124:	4604      	mov	r4, r0
 8003126:	460d      	mov	r5, r1
      const size_t __num_nodes = (__num_elements/ __deque_buf_size(sizeof(_Tp))
 8003128:	09cb      	lsrs	r3, r1, #7
 800312a:	1c5e      	adds	r6, r3, #1
      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 800312c:	2208      	movs	r2, #8
 800312e:	9200      	str	r2, [sp, #0]
					   size_t(__num_nodes + 2));
 8003130:	3303      	adds	r3, #3
 8003132:	9301      	str	r3, [sp, #4]
    max(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8003134:	4293      	cmp	r3, r2
 8003136:	d82f      	bhi.n	8003198 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE17_M_initialize_mapEj+0x7a>
	return __b;
      return __a;
 8003138:	466b      	mov	r3, sp
      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 800313a:	6818      	ldr	r0, [r3, #0]
 800313c:	6060      	str	r0, [r4, #4]
	if (__n > this->max_size())
 800313e:	f1b0 5f00 	cmp.w	r0, #536870912	; 0x20000000
 8003142:	d22b      	bcs.n	800319c <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE17_M_initialize_mapEj+0x7e>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8003144:	0080      	lsls	r0, r0, #2
 8003146:	f000 f986 	bl	8003456 <_Znwj>
 800314a:	4680      	mov	r8, r0
      this->_M_impl._M_map = _M_allocate_map(this->_M_impl._M_map_size);
 800314c:	6020      	str	r0, [r4, #0]
			       + (this->_M_impl._M_map_size - __num_nodes) / 2);
 800314e:	6867      	ldr	r7, [r4, #4]
 8003150:	1bbf      	subs	r7, r7, r6
 8003152:	087f      	lsrs	r7, r7, #1
      _Map_pointer __nstart = (this->_M_impl._M_map
 8003154:	eb00 0987 	add.w	r9, r0, r7, lsl #2
      _Map_pointer __nfinish = __nstart + __num_nodes;
 8003158:	eb09 0686 	add.w	r6, r9, r6, lsl #2
	{ _M_create_nodes(__nstart, __nfinish); }
 800315c:	4632      	mov	r2, r6
 800315e:	4649      	mov	r1, r9
 8003160:	4620      	mov	r0, r4
 8003162:	f7ff ffcf 	bl	8003104 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE15_M_create_nodesEPPS2_S6_>
	_M_node = __new_node;
 8003166:	f8c4 9014 	str.w	r9, [r4, #20]
	_M_first = *__new_node;
 800316a:	f858 2027 	ldr.w	r2, [r8, r7, lsl #2]
 800316e:	60e2      	str	r2, [r4, #12]
	_M_last = _M_first + difference_type(_S_buffer_size());
 8003170:	f502 7300 	add.w	r3, r2, #512	; 0x200
 8003174:	6123      	str	r3, [r4, #16]
      this->_M_impl._M_finish._M_set_node(__nfinish - 1);
 8003176:	1f33      	subs	r3, r6, #4
	_M_node = __new_node;
 8003178:	6263      	str	r3, [r4, #36]	; 0x24
	_M_first = *__new_node;
 800317a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800317e:	61e3      	str	r3, [r4, #28]
	_M_last = _M_first + difference_type(_S_buffer_size());
 8003180:	f503 7100 	add.w	r1, r3, #512	; 0x200
 8003184:	6221      	str	r1, [r4, #32]
      this->_M_impl._M_start._M_cur = _M_impl._M_start._M_first;
 8003186:	60a2      	str	r2, [r4, #8]
					% __deque_buf_size(sizeof(_Tp)));
 8003188:	f005 057f 	and.w	r5, r5, #127	; 0x7f
					+ __num_elements
 800318c:	eb03 0385 	add.w	r3, r3, r5, lsl #2
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 8003190:	61a3      	str	r3, [r4, #24]
    }
 8003192:	b003      	add	sp, #12
 8003194:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	return __b;
 8003198:	ab01      	add	r3, sp, #4
 800319a:	e7ce      	b.n	800313a <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE17_M_initialize_mapEj+0x1c>
	  std::__throw_bad_alloc();
 800319c:	f000 f97b 	bl	8003496 <_ZSt17__throw_bad_allocv>

080031a0 <_ZN12XFEventQueueC1Ev>:
XFEventQueue::XFEventQueue() {
 80031a0:	b510      	push	{r4, lr}
 80031a2:	4604      	mov	r4, r0
 80031a4:	4b09      	ldr	r3, [pc, #36]	; (80031cc <_ZN12XFEventQueueC1Ev+0x2c>)
 80031a6:	6003      	str	r3, [r0, #0]
	void unlock() override;

	bool tryLock(int32_t timeout = 0) override;

protected:
    XFMutex() = default;     ///< Do not allow to directly create an object of this class. Call interface::XFMutex::create() instead.
 80031a8:	4b09      	ldr	r3, [pc, #36]	; (80031d0 <_ZN12XFEventQueueC1Ev+0x30>)
 80031aa:	6043      	str	r3, [r0, #4]
	  _M_start(), _M_finish()
 80031ac:	2100      	movs	r1, #0
 80031ae:	6081      	str	r1, [r0, #8]
 80031b0:	60c1      	str	r1, [r0, #12]
      : _M_cur(), _M_first(), _M_last(), _M_node() { }
 80031b2:	6101      	str	r1, [r0, #16]
 80031b4:	6141      	str	r1, [r0, #20]
 80031b6:	6181      	str	r1, [r0, #24]
 80031b8:	61c1      	str	r1, [r0, #28]
 80031ba:	6201      	str	r1, [r0, #32]
 80031bc:	6241      	str	r1, [r0, #36]	; 0x24
 80031be:	6281      	str	r1, [r0, #40]	; 0x28
 80031c0:	62c1      	str	r1, [r0, #44]	; 0x2c
      { _M_initialize_map(0); }
 80031c2:	3008      	adds	r0, #8
 80031c4:	f7ff ffab 	bl	800311e <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE17_M_initialize_mapEj>
}
 80031c8:	4620      	mov	r0, r4
 80031ca:	bd10      	pop	{r4, pc}
 80031cc:	08004b08 	.word	0x08004b08
 80031d0:	08004b2c 	.word	0x08004b2c

080031d4 <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb>:
        }
    }

  template <typename _Tp, typename _Alloc>
    void
    deque<_Tp, _Alloc>::
 80031d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031d8:	b082      	sub	sp, #8
 80031da:	4606      	mov	r6, r0
 80031dc:	9101      	str	r1, [sp, #4]
 80031de:	4690      	mov	r8, r2
    _M_reallocate_map(size_type __nodes_to_add, bool __add_at_front)
    {
      const size_type __old_num_nodes
	= this->_M_impl._M_finish._M_node - this->_M_impl._M_start._M_node + 1;
 80031e0:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80031e2:	6940      	ldr	r0, [r0, #20]
 80031e4:	1a17      	subs	r7, r2, r0
 80031e6:	10bd      	asrs	r5, r7, #2
 80031e8:	3501      	adds	r5, #1
      const size_type __new_num_nodes = __old_num_nodes + __nodes_to_add;
 80031ea:	440d      	add	r5, r1

      _Map_pointer __new_nstart;
      if (this->_M_impl._M_map_size > 2 * __new_num_nodes)
 80031ec:	6873      	ldr	r3, [r6, #4]
 80031ee:	ebb3 0f45 	cmp.w	r3, r5, lsl #1
 80031f2:	d922      	bls.n	800323a <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0x66>
	{
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 80031f4:	f8d6 c000 	ldr.w	ip, [r6]
					 - __new_num_nodes) / 2
 80031f8:	1b5c      	subs	r4, r3, r5
 80031fa:	0864      	lsrs	r4, r4, #1
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 80031fc:	00a4      	lsls	r4, r4, #2
	                 + (__add_at_front ? __nodes_to_add : 0);
 80031fe:	f1b8 0f00 	cmp.w	r8, #0
 8003202:	d001      	beq.n	8003208 <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0x34>
 8003204:	0089      	lsls	r1, r1, #2
 8003206:	e000      	b.n	800320a <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0x36>
 8003208:	2100      	movs	r1, #0
 800320a:	440c      	add	r4, r1
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 800320c:	4464      	add	r4, ip
	  if (__new_nstart < this->_M_impl._M_start._M_node)
 800320e:	42a0      	cmp	r0, r4
 8003210:	d908      	bls.n	8003224 <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0x50>
	    std::copy(this->_M_impl._M_start._M_node,
 8003212:	1d13      	adds	r3, r2, #4
					   is_move_assignable<_Tp>,
					   is_copy_assignable<_Tp>>;
	  // trivial types can have deleted assignment
	  static_assert( __assignable::type::value, "type is not assignable" );
#endif
	  const ptrdiff_t _Num = __last - __first;
 8003214:	1a1a      	subs	r2, r3, r0
	  if (_Num)
 8003216:	4298      	cmp	r0, r3
 8003218:	d039      	beq.n	800328e <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0xba>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 800321a:	4601      	mov	r1, r0
 800321c:	4620      	mov	r0, r4
 800321e:	f000 f9dd 	bl	80035dc <memmove>
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a2<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8003222:	e034      	b.n	800328e <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0xba>
		      this->_M_impl._M_finish._M_node + 1,
		      __new_nstart);
	  else
	    std::copy_backward(this->_M_impl._M_start._M_node,
 8003224:	1d13      	adds	r3, r2, #4
 8003226:	1d3a      	adds	r2, r7, #4
 8003228:	18a5      	adds	r5, r4, r2
					   is_move_assignable<_Tp>,
					   is_copy_assignable<_Tp>>;
	  // trivial types can have deleted assignment
	  static_assert( __assignable::type::value, "type is not assignable" );
#endif
	  const ptrdiff_t _Num = __last - __first;
 800322a:	1a1a      	subs	r2, r3, r0
	  if (_Num)
 800322c:	4298      	cmp	r0, r3
 800322e:	d02e      	beq.n	800328e <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0xba>
	    __builtin_memmove(__result - _Num, __first, sizeof(_Tp) * _Num);
 8003230:	4601      	mov	r1, r0
 8003232:	1aa8      	subs	r0, r5, r2
 8003234:	f000 f9d2 	bl	80035dc <memmove>
	    typename iterator_traits<_BI1>::value_type,
	    typename iterator_traits<_BI2>::value_type>)
      __glibcxx_requires_can_decrement_range(__first, __last, __result);

      return std::__copy_move_backward_a2<__is_move_iterator<_BI1>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8003238:	e029      	b.n	800328e <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0xba>
			       __new_nstart + __old_num_nodes);
	}
      else
	{
	  size_type __new_map_size = this->_M_impl._M_map_size
	                             + std::max(this->_M_impl._M_map_size,
 800323a:	1d32      	adds	r2, r6, #4
      if (__a < __b)
 800323c:	4299      	cmp	r1, r3
 800323e:	d836      	bhi.n	80032ae <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0xda>
 8003240:	6812      	ldr	r2, [r2, #0]
 8003242:	4413      	add	r3, r2
	  size_type __new_map_size = this->_M_impl._M_map_size
 8003244:	f103 0902 	add.w	r9, r3, #2
	if (__n > this->max_size())
 8003248:	f1b9 5f00 	cmp.w	r9, #536870912	; 0x20000000
 800324c:	d231      	bcs.n	80032b2 <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0xde>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 800324e:	ea4f 0089 	mov.w	r0, r9, lsl #2
 8003252:	f000 f900 	bl	8003456 <_Znwj>
 8003256:	4682      	mov	sl, r0
						__nodes_to_add) + 2;

	  _Map_pointer __new_map = this->_M_allocate_map(__new_map_size);
	  __new_nstart = __new_map + (__new_map_size - __new_num_nodes) / 2
 8003258:	eba9 0405 	sub.w	r4, r9, r5
 800325c:	0864      	lsrs	r4, r4, #1
 800325e:	00a4      	lsls	r4, r4, #2
	                 + (__add_at_front ? __nodes_to_add : 0);
 8003260:	f1b8 0f00 	cmp.w	r8, #0
 8003264:	d027      	beq.n	80032b6 <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0xe2>
 8003266:	9d01      	ldr	r5, [sp, #4]
 8003268:	00ad      	lsls	r5, r5, #2
 800326a:	442c      	add	r4, r5
	  __new_nstart = __new_map + (__new_map_size - __new_num_nodes) / 2
 800326c:	4454      	add	r4, sl
	  std::copy(this->_M_impl._M_start._M_node,
 800326e:	6971      	ldr	r1, [r6, #20]
		    this->_M_impl._M_finish._M_node + 1,
 8003270:	6a73      	ldr	r3, [r6, #36]	; 0x24
	  std::copy(this->_M_impl._M_start._M_node,
 8003272:	3304      	adds	r3, #4
	  const ptrdiff_t _Num = __last - __first;
 8003274:	1a5a      	subs	r2, r3, r1
	  if (_Num)
 8003276:	4299      	cmp	r1, r3
 8003278:	d002      	beq.n	8003280 <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0xac>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 800327a:	4620      	mov	r0, r4
 800327c:	f000 f9ae 	bl	80035dc <memmove>
	::operator delete(__p);
 8003280:	6830      	ldr	r0, [r6, #0]
 8003282:	f000 f8d5 	bl	8003430 <_ZdlPv>
		    __new_nstart);
	  _M_deallocate_map(this->_M_impl._M_map, this->_M_impl._M_map_size);

	  this->_M_impl._M_map = __new_map;
 8003286:	f8c6 a000 	str.w	sl, [r6]
	  this->_M_impl._M_map_size = __new_map_size;
 800328a:	f8c6 9004 	str.w	r9, [r6, #4]
	_M_node = __new_node;
 800328e:	6174      	str	r4, [r6, #20]
	_M_first = *__new_node;
 8003290:	6823      	ldr	r3, [r4, #0]
 8003292:	60f3      	str	r3, [r6, #12]
	_M_last = _M_first + difference_type(_S_buffer_size());
 8003294:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003298:	6133      	str	r3, [r6, #16]
	}

      this->_M_impl._M_start._M_set_node(__new_nstart);
      this->_M_impl._M_finish._M_set_node(__new_nstart + __old_num_nodes - 1);
 800329a:	19e3      	adds	r3, r4, r7
	_M_node = __new_node;
 800329c:	6273      	str	r3, [r6, #36]	; 0x24
	_M_first = *__new_node;
 800329e:	59e3      	ldr	r3, [r4, r7]
 80032a0:	61f3      	str	r3, [r6, #28]
	_M_last = _M_first + difference_type(_S_buffer_size());
 80032a2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80032a6:	6233      	str	r3, [r6, #32]
    }
 80032a8:	b002      	add	sp, #8
 80032aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	return __b;
 80032ae:	aa01      	add	r2, sp, #4
 80032b0:	e7c6      	b.n	8003240 <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0x6c>
	  std::__throw_bad_alloc();
 80032b2:	f000 f8f0 	bl	8003496 <_ZSt17__throw_bad_allocv>
	                 + (__add_at_front ? __nodes_to_add : 0);
 80032b6:	2500      	movs	r5, #0
 80032b8:	e7d7      	b.n	800326a <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0x96>
	...

080032bc <_ZNSt5dequeIPK7XFEventSaIS2_EE16_M_push_back_auxIJRKS2_EEEvDpOT_>:
      deque<_Tp, _Alloc>::
 80032bc:	b570      	push	{r4, r5, r6, lr}
 80032be:	460d      	mov	r5, r1
	* (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
 80032c0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80032c2:	6942      	ldr	r2, [r0, #20]
 80032c4:	1a9b      	subs	r3, r3, r2
 80032c6:	109b      	asrs	r3, r3, #2
 80032c8:	1e5a      	subs	r2, r3, #1
 80032ca:	6983      	ldr	r3, [r0, #24]
 80032cc:	69c1      	ldr	r1, [r0, #28]
 80032ce:	1a5b      	subs	r3, r3, r1
 80032d0:	109b      	asrs	r3, r3, #2
 80032d2:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
	+ (__y._M_last - __y._M_cur);
 80032d6:	6902      	ldr	r2, [r0, #16]
 80032d8:	6881      	ldr	r1, [r0, #8]
 80032da:	1a52      	subs	r2, r2, r1
 80032dc:	eb03 03a2 	add.w	r3, r3, r2, asr #2
	if (size() == max_size())
 80032e0:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d01b      	beq.n	8003320 <_ZNSt5dequeIPK7XFEventSaIS2_EE16_M_push_back_auxIJRKS2_EEEvDpOT_+0x64>
 80032e8:	4604      	mov	r4, r0
       *  (And consequently, %deque iterators.)
       */
      void
      _M_reserve_map_at_back(size_type __nodes_to_add = 1)
      {
	if (__nodes_to_add + 1 > this->_M_impl._M_map_size
 80032ea:	6843      	ldr	r3, [r0, #4]
	    - (this->_M_impl._M_finish._M_node - this->_M_impl._M_map))
 80032ec:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80032ee:	6801      	ldr	r1, [r0, #0]
 80032f0:	1a52      	subs	r2, r2, r1
 80032f2:	eba3 03a2 	sub.w	r3, r3, r2, asr #2
	if (__nodes_to_add + 1 > this->_M_impl._M_map_size
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d915      	bls.n	8003326 <_ZNSt5dequeIPK7XFEventSaIS2_EE16_M_push_back_auxIJRKS2_EEEvDpOT_+0x6a>
	*(this->_M_impl._M_finish._M_node + 1) = this->_M_allocate_node();
 80032fa:	6a66      	ldr	r6, [r4, #36]	; 0x24
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80032fc:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003300:	f000 f8a9 	bl	8003456 <_Znwj>
 8003304:	6070      	str	r0, [r6, #4]
	    _Alloc_traits::construct(this->_M_impl,
 8003306:	69a3      	ldr	r3, [r4, #24]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8003308:	682a      	ldr	r2, [r5, #0]
 800330a:	601a      	str	r2, [r3, #0]
	    this->_M_impl._M_finish._M_set_node(this->_M_impl._M_finish._M_node
 800330c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800330e:	1d1a      	adds	r2, r3, #4
	_M_node = __new_node;
 8003310:	6262      	str	r2, [r4, #36]	; 0x24
	_M_first = *__new_node;
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	61e3      	str	r3, [r4, #28]
	_M_last = _M_first + difference_type(_S_buffer_size());
 8003316:	f503 7200 	add.w	r2, r3, #512	; 0x200
 800331a:	6222      	str	r2, [r4, #32]
	    this->_M_impl._M_finish._M_cur = this->_M_impl._M_finish._M_first;
 800331c:	61a3      	str	r3, [r4, #24]
      }
 800331e:	bd70      	pop	{r4, r5, r6, pc}
	  __throw_length_error(
 8003320:	4803      	ldr	r0, [pc, #12]	; (8003330 <_ZNSt5dequeIPK7XFEventSaIS2_EE16_M_push_back_auxIJRKS2_EEEvDpOT_+0x74>)
 8003322:	f000 f8bb 	bl	800349c <_ZSt20__throw_length_errorPKc>
	  _M_reallocate_map(__nodes_to_add, false);
 8003326:	2200      	movs	r2, #0
 8003328:	2101      	movs	r1, #1
 800332a:	f7ff ff53 	bl	80031d4 <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb>
 800332e:	e7e4      	b.n	80032fa <_ZNSt5dequeIPK7XFEventSaIS2_EE16_M_push_back_auxIJRKS2_EEEvDpOT_+0x3e>
 8003330:	08004db4 	.word	0x08004db4

08003334 <_ZN12XFEventQueue4pushEPK7XFEventb>:
bool XFEventQueue::push(const XFEvent *pEvent, bool fromISR) {
 8003334:	b530      	push	{r4, r5, lr}
 8003336:	b083      	sub	sp, #12
 8003338:	4604      	mov	r4, r0
 800333a:	9101      	str	r1, [sp, #4]
	if(fromISR)
 800333c:	4615      	mov	r5, r2
 800333e:	b97a      	cbnz	r2, 8003360 <_ZN12XFEventQueue4pushEPK7XFEventb+0x2c>
       *  to it.  The time complexity of the operation depends on the
       *  underlying sequence.
       */
      void
      push(const value_type& __x)
      { c.push_back(__x); }
 8003340:	f104 0008 	add.w	r0, r4, #8
	if (this->_M_impl._M_finish._M_cur
 8003344:	6982      	ldr	r2, [r0, #24]
	    != this->_M_impl._M_finish._M_last - 1)
 8003346:	6a03      	ldr	r3, [r0, #32]
 8003348:	3b04      	subs	r3, #4
	if (this->_M_impl._M_finish._M_cur
 800334a:	429a      	cmp	r2, r3
 800334c:	d00c      	beq.n	8003368 <_ZN12XFEventQueue4pushEPK7XFEventb+0x34>
 800334e:	9b01      	ldr	r3, [sp, #4]
 8003350:	6013      	str	r3, [r2, #0]
	    ++this->_M_impl._M_finish._M_cur;
 8003352:	6983      	ldr	r3, [r0, #24]
 8003354:	3304      	adds	r3, #4
 8003356:	6183      	str	r3, [r0, #24]
	if(fromISR)
 8003358:	b955      	cbnz	r5, 8003370 <_ZN12XFEventQueue4pushEPK7XFEventb+0x3c>
}
 800335a:	2001      	movs	r0, #1
 800335c:	b003      	add	sp, #12
 800335e:	bd30      	pop	{r4, r5, pc}
		_mutex.lock();
 8003360:	3004      	adds	r0, #4
 8003362:	f000 f80c 	bl	800337e <_ZN7XFMutex4lockEv>
 8003366:	e7eb      	b.n	8003340 <_ZN12XFEventQueue4pushEPK7XFEventb+0xc>
	  _M_push_back_aux(__x);
 8003368:	a901      	add	r1, sp, #4
 800336a:	f7ff ffa7 	bl	80032bc <_ZNSt5dequeIPK7XFEventSaIS2_EE16_M_push_back_auxIJRKS2_EEEvDpOT_>
 800336e:	e7f3      	b.n	8003358 <_ZN12XFEventQueue4pushEPK7XFEventb+0x24>
		_mutex.unlock();
 8003370:	1d20      	adds	r0, r4, #4
 8003372:	f000 f808 	bl	8003386 <_ZN7XFMutex6unlockEv>
 8003376:	e7f0      	b.n	800335a <_ZN12XFEventQueue4pushEPK7XFEventb+0x26>

08003378 <_ZN7XFMutex7tryLockEl>:
	exitCritical();
}

bool XFMutex::tryLock(int32_t timeout) {
	return false;
}
 8003378:	2000      	movs	r0, #0
 800337a:	4770      	bx	lr

0800337c <_ZN7XFMutexD1Ev>:
class XFMutex : public interface::XFMutex
 800337c:	4770      	bx	lr

0800337e <_ZN7XFMutex4lockEv>:
void XFMutex::lock() {
 800337e:	b508      	push	{r3, lr}
	enterCritical();
 8003380:	f7ff fb1e 	bl	80029c0 <_Z13enterCriticalv>
}
 8003384:	bd08      	pop	{r3, pc}

08003386 <_ZN7XFMutex6unlockEv>:
void XFMutex::unlock() {
 8003386:	b508      	push	{r3, lr}
	exitCritical();
 8003388:	f7ff fb2a 	bl	80029e0 <_Z12exitCriticalv>
}
 800338c:	bd08      	pop	{r3, pc}

0800338e <_ZN7XFMutexD0Ev>:
 800338e:	b510      	push	{r4, lr}
 8003390:	4604      	mov	r4, r0
 8003392:	2104      	movs	r1, #4
 8003394:	f000 f84e 	bl	8003434 <_ZdlPvj>
 8003398:	4620      	mov	r0, r4
 800339a:	bd10      	pop	{r4, pc}

0800339c <_ZN9interface7XFMutex6createEv>:
{
 800339c:	b508      	push	{r3, lr}
    return new ::XFMutex;
 800339e:	2004      	movs	r0, #4
 80033a0:	f000 f859 	bl	8003456 <_Znwj>
    XFMutex() = default;     ///< Do not allow to directly create an object of this class. Call interface::XFMutex::create() instead.
 80033a4:	4b01      	ldr	r3, [pc, #4]	; (80033ac <_ZN9interface7XFMutex6createEv+0x10>)
 80033a6:	6003      	str	r3, [r0, #0]
}
 80033a8:	bd08      	pop	{r3, pc}
 80033aa:	bf00      	nop
 80033ac:	08004b2c 	.word	0x08004b2c

080033b0 <_ZN2XF10initializeEiiPPc>:
{
    XF::execOnce();
}

void XF::initialize(int timeInterval, int argc, char *argv[]) {
	if (!isInitialized_)
 80033b0:	4b0f      	ldr	r3, [pc, #60]	; (80033f0 <_ZN2XF10initializeEiiPPc+0x40>)
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	b103      	cbz	r3, 80033b8 <_ZN2XF10initializeEiiPPc+0x8>
 80033b6:	4770      	bx	lr
void XF::initialize(int timeInterval, int argc, char *argv[]) {
 80033b8:	b510      	push	{r4, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	4604      	mov	r4, r0
	    {
	        // Create and initialize TimeoutManager
	        interface::XFTimeoutManager::getInstance()->initialize(timeInterval);
 80033be:	f7ff fd03 	bl	8002dc8 <_ZN9interface16XFTimeoutManager11getInstanceEv>
 80033c2:	6803      	ldr	r3, [r0, #0]
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	4621      	mov	r1, r4
 80033c8:	4798      	blx	r3
	        // Start it
	        interface::XFTimeoutManager::getInstance()->start();
 80033ca:	f7ff fcfd 	bl	8002dc8 <_ZN9interface16XFTimeoutManager11getInstanceEv>
 80033ce:	6803      	ldr	r3, [r0, #0]
 80033d0:	691b      	ldr	r3, [r3, #16]
    _Function_base() : _M_manager(nullptr) { }
 80033d2:	2200      	movs	r2, #0
 80033d4:	9202      	str	r2, [sp, #8]
 80033d6:	4669      	mov	r1, sp
 80033d8:	4798      	blx	r3
      if (_M_manager)
 80033da:	9b02      	ldr	r3, [sp, #8]
 80033dc:	b11b      	cbz	r3, 80033e6 <_ZN2XF10initializeEiiPPc+0x36>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 80033de:	2203      	movs	r2, #3
 80033e0:	4669      	mov	r1, sp
 80033e2:	4668      	mov	r0, sp
 80033e4:	4798      	blx	r3

	        isInitialized_ = true;
 80033e6:	4b02      	ldr	r3, [pc, #8]	; (80033f0 <_ZN2XF10initializeEiiPPc+0x40>)
 80033e8:	2201      	movs	r2, #1
 80033ea:	701a      	strb	r2, [r3, #0]
	    }
}
 80033ec:	b004      	add	sp, #16
 80033ee:	bd10      	pop	{r4, pc}
 80033f0:	200002bc 	.word	0x200002bc

080033f4 <XF_initialize>:
{
 80033f4:	b508      	push	{r3, lr}
    XF::initialize(timeInterval);
 80033f6:	2200      	movs	r2, #0
 80033f8:	4611      	mov	r1, r2
 80033fa:	f7ff ffd9 	bl	80033b0 <_ZN2XF10initializeEiiPPc>
}
 80033fe:	bd08      	pop	{r3, pc}

08003400 <_ZN2XF8execOnceEv>:

	    isRunning_ = true;
	    return 1;
}

int XF::execOnce() {
 8003400:	b510      	push	{r4, lr}
		isRunning_ = true;
 8003402:	2401      	movs	r4, #1
 8003404:	4b04      	ldr	r3, [pc, #16]	; (8003418 <_ZN2XF8execOnceEv+0x18>)
 8003406:	705c      	strb	r4, [r3, #1]
		interface::XFDispatcher::getInstance()->executeOnce();
 8003408:	f7ff fc58 	bl	8002cbc <_ZN9interface12XFDispatcher11getInstanceEv>
 800340c:	6803      	ldr	r3, [r0, #0]
 800340e:	699b      	ldr	r3, [r3, #24]
 8003410:	4798      	blx	r3
	    return 1;
}
 8003412:	4620      	mov	r0, r4
 8003414:	bd10      	pop	{r4, pc}
 8003416:	bf00      	nop
 8003418:	200002bc 	.word	0x200002bc

0800341c <XF_execOnce>:
{
 800341c:	b508      	push	{r3, lr}
    XF::execOnce();
 800341e:	f7ff ffef 	bl	8003400 <_ZN2XF8execOnceEv>
}
 8003422:	bd08      	pop	{r3, pc}

08003424 <_ZN2XF9isRunningEv>:

bool XF::isRunning() {
	return isRunning_;
}
 8003424:	4b01      	ldr	r3, [pc, #4]	; (800342c <_ZN2XF9isRunningEv+0x8>)
 8003426:	7858      	ldrb	r0, [r3, #1]
 8003428:	4770      	bx	lr
 800342a:	bf00      	nop
 800342c:	200002bc 	.word	0x200002bc

08003430 <_ZdlPv>:
 8003430:	f000 b8be 	b.w	80035b0 <free>

08003434 <_ZdlPvj>:
 8003434:	f7ff bffc 	b.w	8003430 <_ZdlPv>

08003438 <__cxa_guard_acquire>:
 8003438:	6803      	ldr	r3, [r0, #0]
 800343a:	07db      	lsls	r3, r3, #31
 800343c:	d406      	bmi.n	800344c <__cxa_guard_acquire+0x14>
 800343e:	7843      	ldrb	r3, [r0, #1]
 8003440:	b103      	cbz	r3, 8003444 <__cxa_guard_acquire+0xc>
 8003442:	deff      	udf	#255	; 0xff
 8003444:	2301      	movs	r3, #1
 8003446:	7043      	strb	r3, [r0, #1]
 8003448:	4618      	mov	r0, r3
 800344a:	4770      	bx	lr
 800344c:	2000      	movs	r0, #0
 800344e:	4770      	bx	lr

08003450 <__cxa_guard_release>:
 8003450:	2301      	movs	r3, #1
 8003452:	6003      	str	r3, [r0, #0]
 8003454:	4770      	bx	lr

08003456 <_Znwj>:
 8003456:	2801      	cmp	r0, #1
 8003458:	bf38      	it	cc
 800345a:	2001      	movcc	r0, #1
 800345c:	b510      	push	{r4, lr}
 800345e:	4604      	mov	r4, r0
 8003460:	4620      	mov	r0, r4
 8003462:	f000 f89d 	bl	80035a0 <malloc>
 8003466:	b930      	cbnz	r0, 8003476 <_Znwj+0x20>
 8003468:	f000 f830 	bl	80034cc <_ZSt15get_new_handlerv>
 800346c:	b908      	cbnz	r0, 8003472 <_Znwj+0x1c>
 800346e:	f000 f835 	bl	80034dc <abort>
 8003472:	4780      	blx	r0
 8003474:	e7f4      	b.n	8003460 <_Znwj+0xa>
 8003476:	bd10      	pop	{r4, pc}

08003478 <__cxa_pure_virtual>:
 8003478:	b508      	push	{r3, lr}
 800347a:	f000 f821 	bl	80034c0 <_ZSt9terminatev>

0800347e <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>:
 800347e:	684b      	ldr	r3, [r1, #4]
 8003480:	6043      	str	r3, [r0, #4]
 8003482:	684b      	ldr	r3, [r1, #4]
 8003484:	6001      	str	r1, [r0, #0]
 8003486:	6018      	str	r0, [r3, #0]
 8003488:	6048      	str	r0, [r1, #4]
 800348a:	4770      	bx	lr

0800348c <_ZNSt8__detail15_List_node_base9_M_unhookEv>:
 800348c:	e9d0 3200 	ldrd	r3, r2, [r0]
 8003490:	6013      	str	r3, [r2, #0]
 8003492:	605a      	str	r2, [r3, #4]
 8003494:	4770      	bx	lr

08003496 <_ZSt17__throw_bad_allocv>:
 8003496:	b508      	push	{r3, lr}
 8003498:	f000 f820 	bl	80034dc <abort>

0800349c <_ZSt20__throw_length_errorPKc>:
 800349c:	b508      	push	{r3, lr}
 800349e:	f000 f81d 	bl	80034dc <abort>

080034a2 <_ZSt25__throw_bad_function_callv>:
 80034a2:	b508      	push	{r3, lr}
 80034a4:	f000 f81a 	bl	80034dc <abort>

080034a8 <_ZN10__cxxabiv111__terminateEPFvvE>:
 80034a8:	b508      	push	{r3, lr}
 80034aa:	4780      	blx	r0
 80034ac:	f000 f816 	bl	80034dc <abort>

080034b0 <_ZSt13get_terminatev>:
 80034b0:	4b02      	ldr	r3, [pc, #8]	; (80034bc <_ZSt13get_terminatev+0xc>)
 80034b2:	6818      	ldr	r0, [r3, #0]
 80034b4:	f3bf 8f5b 	dmb	ish
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	20000010 	.word	0x20000010

080034c0 <_ZSt9terminatev>:
 80034c0:	b508      	push	{r3, lr}
 80034c2:	f7ff fff5 	bl	80034b0 <_ZSt13get_terminatev>
 80034c6:	f7ff ffef 	bl	80034a8 <_ZN10__cxxabiv111__terminateEPFvvE>
	...

080034cc <_ZSt15get_new_handlerv>:
 80034cc:	4b02      	ldr	r3, [pc, #8]	; (80034d8 <_ZSt15get_new_handlerv+0xc>)
 80034ce:	6818      	ldr	r0, [r3, #0]
 80034d0:	f3bf 8f5b 	dmb	ish
 80034d4:	4770      	bx	lr
 80034d6:	bf00      	nop
 80034d8:	200002c0 	.word	0x200002c0

080034dc <abort>:
 80034dc:	b508      	push	{r3, lr}
 80034de:	2006      	movs	r0, #6
 80034e0:	f000 fc6e 	bl	8003dc0 <raise>
 80034e4:	2001      	movs	r0, #1
 80034e6:	f001 fa79 	bl	80049dc <_exit>
	...

080034ec <__assert_func>:
 80034ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80034ee:	4614      	mov	r4, r2
 80034f0:	461a      	mov	r2, r3
 80034f2:	4b09      	ldr	r3, [pc, #36]	; (8003518 <__assert_func+0x2c>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4605      	mov	r5, r0
 80034f8:	68d8      	ldr	r0, [r3, #12]
 80034fa:	b14c      	cbz	r4, 8003510 <__assert_func+0x24>
 80034fc:	4b07      	ldr	r3, [pc, #28]	; (800351c <__assert_func+0x30>)
 80034fe:	9100      	str	r1, [sp, #0]
 8003500:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003504:	4906      	ldr	r1, [pc, #24]	; (8003520 <__assert_func+0x34>)
 8003506:	462b      	mov	r3, r5
 8003508:	f000 f814 	bl	8003534 <fiprintf>
 800350c:	f7ff ffe6 	bl	80034dc <abort>
 8003510:	4b04      	ldr	r3, [pc, #16]	; (8003524 <__assert_func+0x38>)
 8003512:	461c      	mov	r4, r3
 8003514:	e7f3      	b.n	80034fe <__assert_func+0x12>
 8003516:	bf00      	nop
 8003518:	20000014 	.word	0x20000014
 800351c:	08004de4 	.word	0x08004de4
 8003520:	08004df1 	.word	0x08004df1
 8003524:	08004e1f 	.word	0x08004e1f

08003528 <atexit>:
 8003528:	2300      	movs	r3, #0
 800352a:	4601      	mov	r1, r0
 800352c:	461a      	mov	r2, r3
 800352e:	4618      	mov	r0, r3
 8003530:	f000 bd42 	b.w	8003fb8 <__register_exitproc>

08003534 <fiprintf>:
 8003534:	b40e      	push	{r1, r2, r3}
 8003536:	b503      	push	{r0, r1, lr}
 8003538:	4601      	mov	r1, r0
 800353a:	ab03      	add	r3, sp, #12
 800353c:	4805      	ldr	r0, [pc, #20]	; (8003554 <fiprintf+0x20>)
 800353e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003542:	6800      	ldr	r0, [r0, #0]
 8003544:	9301      	str	r3, [sp, #4]
 8003546:	f000 f93f 	bl	80037c8 <_vfiprintf_r>
 800354a:	b002      	add	sp, #8
 800354c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003550:	b003      	add	sp, #12
 8003552:	4770      	bx	lr
 8003554:	20000014 	.word	0x20000014

08003558 <__libc_init_array>:
 8003558:	b570      	push	{r4, r5, r6, lr}
 800355a:	4d0d      	ldr	r5, [pc, #52]	; (8003590 <__libc_init_array+0x38>)
 800355c:	4c0d      	ldr	r4, [pc, #52]	; (8003594 <__libc_init_array+0x3c>)
 800355e:	1b64      	subs	r4, r4, r5
 8003560:	10a4      	asrs	r4, r4, #2
 8003562:	2600      	movs	r6, #0
 8003564:	42a6      	cmp	r6, r4
 8003566:	d109      	bne.n	800357c <__libc_init_array+0x24>
 8003568:	4d0b      	ldr	r5, [pc, #44]	; (8003598 <__libc_init_array+0x40>)
 800356a:	4c0c      	ldr	r4, [pc, #48]	; (800359c <__libc_init_array+0x44>)
 800356c:	f001 fa38 	bl	80049e0 <_init>
 8003570:	1b64      	subs	r4, r4, r5
 8003572:	10a4      	asrs	r4, r4, #2
 8003574:	2600      	movs	r6, #0
 8003576:	42a6      	cmp	r6, r4
 8003578:	d105      	bne.n	8003586 <__libc_init_array+0x2e>
 800357a:	bd70      	pop	{r4, r5, r6, pc}
 800357c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003580:	4798      	blx	r3
 8003582:	3601      	adds	r6, #1
 8003584:	e7ee      	b.n	8003564 <__libc_init_array+0xc>
 8003586:	f855 3b04 	ldr.w	r3, [r5], #4
 800358a:	4798      	blx	r3
 800358c:	3601      	adds	r6, #1
 800358e:	e7f2      	b.n	8003576 <__libc_init_array+0x1e>
 8003590:	08004ec0 	.word	0x08004ec0
 8003594:	08004ec0 	.word	0x08004ec0
 8003598:	08004ec0 	.word	0x08004ec0
 800359c:	08004ec8 	.word	0x08004ec8

080035a0 <malloc>:
 80035a0:	4b02      	ldr	r3, [pc, #8]	; (80035ac <malloc+0xc>)
 80035a2:	4601      	mov	r1, r0
 80035a4:	6818      	ldr	r0, [r3, #0]
 80035a6:	f000 b88b 	b.w	80036c0 <_malloc_r>
 80035aa:	bf00      	nop
 80035ac:	20000014 	.word	0x20000014

080035b0 <free>:
 80035b0:	4b02      	ldr	r3, [pc, #8]	; (80035bc <free+0xc>)
 80035b2:	4601      	mov	r1, r0
 80035b4:	6818      	ldr	r0, [r3, #0]
 80035b6:	f000 b833 	b.w	8003620 <_free_r>
 80035ba:	bf00      	nop
 80035bc:	20000014 	.word	0x20000014

080035c0 <memcpy>:
 80035c0:	440a      	add	r2, r1
 80035c2:	4291      	cmp	r1, r2
 80035c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80035c8:	d100      	bne.n	80035cc <memcpy+0xc>
 80035ca:	4770      	bx	lr
 80035cc:	b510      	push	{r4, lr}
 80035ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80035d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80035d6:	4291      	cmp	r1, r2
 80035d8:	d1f9      	bne.n	80035ce <memcpy+0xe>
 80035da:	bd10      	pop	{r4, pc}

080035dc <memmove>:
 80035dc:	4288      	cmp	r0, r1
 80035de:	b510      	push	{r4, lr}
 80035e0:	eb01 0402 	add.w	r4, r1, r2
 80035e4:	d902      	bls.n	80035ec <memmove+0x10>
 80035e6:	4284      	cmp	r4, r0
 80035e8:	4623      	mov	r3, r4
 80035ea:	d807      	bhi.n	80035fc <memmove+0x20>
 80035ec:	1e43      	subs	r3, r0, #1
 80035ee:	42a1      	cmp	r1, r4
 80035f0:	d008      	beq.n	8003604 <memmove+0x28>
 80035f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80035f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80035fa:	e7f8      	b.n	80035ee <memmove+0x12>
 80035fc:	4402      	add	r2, r0
 80035fe:	4601      	mov	r1, r0
 8003600:	428a      	cmp	r2, r1
 8003602:	d100      	bne.n	8003606 <memmove+0x2a>
 8003604:	bd10      	pop	{r4, pc}
 8003606:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800360a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800360e:	e7f7      	b.n	8003600 <memmove+0x24>

08003610 <memset>:
 8003610:	4402      	add	r2, r0
 8003612:	4603      	mov	r3, r0
 8003614:	4293      	cmp	r3, r2
 8003616:	d100      	bne.n	800361a <memset+0xa>
 8003618:	4770      	bx	lr
 800361a:	f803 1b01 	strb.w	r1, [r3], #1
 800361e:	e7f9      	b.n	8003614 <memset+0x4>

08003620 <_free_r>:
 8003620:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003622:	2900      	cmp	r1, #0
 8003624:	d048      	beq.n	80036b8 <_free_r+0x98>
 8003626:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800362a:	9001      	str	r0, [sp, #4]
 800362c:	2b00      	cmp	r3, #0
 800362e:	f1a1 0404 	sub.w	r4, r1, #4
 8003632:	bfb8      	it	lt
 8003634:	18e4      	addlt	r4, r4, r3
 8003636:	f000 ff41 	bl	80044bc <__malloc_lock>
 800363a:	4a20      	ldr	r2, [pc, #128]	; (80036bc <_free_r+0x9c>)
 800363c:	9801      	ldr	r0, [sp, #4]
 800363e:	6813      	ldr	r3, [r2, #0]
 8003640:	4615      	mov	r5, r2
 8003642:	b933      	cbnz	r3, 8003652 <_free_r+0x32>
 8003644:	6063      	str	r3, [r4, #4]
 8003646:	6014      	str	r4, [r2, #0]
 8003648:	b003      	add	sp, #12
 800364a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800364e:	f000 bf3b 	b.w	80044c8 <__malloc_unlock>
 8003652:	42a3      	cmp	r3, r4
 8003654:	d90b      	bls.n	800366e <_free_r+0x4e>
 8003656:	6821      	ldr	r1, [r4, #0]
 8003658:	1862      	adds	r2, r4, r1
 800365a:	4293      	cmp	r3, r2
 800365c:	bf04      	itt	eq
 800365e:	681a      	ldreq	r2, [r3, #0]
 8003660:	685b      	ldreq	r3, [r3, #4]
 8003662:	6063      	str	r3, [r4, #4]
 8003664:	bf04      	itt	eq
 8003666:	1852      	addeq	r2, r2, r1
 8003668:	6022      	streq	r2, [r4, #0]
 800366a:	602c      	str	r4, [r5, #0]
 800366c:	e7ec      	b.n	8003648 <_free_r+0x28>
 800366e:	461a      	mov	r2, r3
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	b10b      	cbz	r3, 8003678 <_free_r+0x58>
 8003674:	42a3      	cmp	r3, r4
 8003676:	d9fa      	bls.n	800366e <_free_r+0x4e>
 8003678:	6811      	ldr	r1, [r2, #0]
 800367a:	1855      	adds	r5, r2, r1
 800367c:	42a5      	cmp	r5, r4
 800367e:	d10b      	bne.n	8003698 <_free_r+0x78>
 8003680:	6824      	ldr	r4, [r4, #0]
 8003682:	4421      	add	r1, r4
 8003684:	1854      	adds	r4, r2, r1
 8003686:	42a3      	cmp	r3, r4
 8003688:	6011      	str	r1, [r2, #0]
 800368a:	d1dd      	bne.n	8003648 <_free_r+0x28>
 800368c:	681c      	ldr	r4, [r3, #0]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	6053      	str	r3, [r2, #4]
 8003692:	4421      	add	r1, r4
 8003694:	6011      	str	r1, [r2, #0]
 8003696:	e7d7      	b.n	8003648 <_free_r+0x28>
 8003698:	d902      	bls.n	80036a0 <_free_r+0x80>
 800369a:	230c      	movs	r3, #12
 800369c:	6003      	str	r3, [r0, #0]
 800369e:	e7d3      	b.n	8003648 <_free_r+0x28>
 80036a0:	6825      	ldr	r5, [r4, #0]
 80036a2:	1961      	adds	r1, r4, r5
 80036a4:	428b      	cmp	r3, r1
 80036a6:	bf04      	itt	eq
 80036a8:	6819      	ldreq	r1, [r3, #0]
 80036aa:	685b      	ldreq	r3, [r3, #4]
 80036ac:	6063      	str	r3, [r4, #4]
 80036ae:	bf04      	itt	eq
 80036b0:	1949      	addeq	r1, r1, r5
 80036b2:	6021      	streq	r1, [r4, #0]
 80036b4:	6054      	str	r4, [r2, #4]
 80036b6:	e7c7      	b.n	8003648 <_free_r+0x28>
 80036b8:	b003      	add	sp, #12
 80036ba:	bd30      	pop	{r4, r5, pc}
 80036bc:	200002c4 	.word	0x200002c4

080036c0 <_malloc_r>:
 80036c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036c2:	1ccd      	adds	r5, r1, #3
 80036c4:	f025 0503 	bic.w	r5, r5, #3
 80036c8:	3508      	adds	r5, #8
 80036ca:	2d0c      	cmp	r5, #12
 80036cc:	bf38      	it	cc
 80036ce:	250c      	movcc	r5, #12
 80036d0:	2d00      	cmp	r5, #0
 80036d2:	4606      	mov	r6, r0
 80036d4:	db01      	blt.n	80036da <_malloc_r+0x1a>
 80036d6:	42a9      	cmp	r1, r5
 80036d8:	d903      	bls.n	80036e2 <_malloc_r+0x22>
 80036da:	230c      	movs	r3, #12
 80036dc:	6033      	str	r3, [r6, #0]
 80036de:	2000      	movs	r0, #0
 80036e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80036e2:	f000 feeb 	bl	80044bc <__malloc_lock>
 80036e6:	4921      	ldr	r1, [pc, #132]	; (800376c <_malloc_r+0xac>)
 80036e8:	680a      	ldr	r2, [r1, #0]
 80036ea:	4614      	mov	r4, r2
 80036ec:	b99c      	cbnz	r4, 8003716 <_malloc_r+0x56>
 80036ee:	4f20      	ldr	r7, [pc, #128]	; (8003770 <_malloc_r+0xb0>)
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	b923      	cbnz	r3, 80036fe <_malloc_r+0x3e>
 80036f4:	4621      	mov	r1, r4
 80036f6:	4630      	mov	r0, r6
 80036f8:	f000 fb2a 	bl	8003d50 <_sbrk_r>
 80036fc:	6038      	str	r0, [r7, #0]
 80036fe:	4629      	mov	r1, r5
 8003700:	4630      	mov	r0, r6
 8003702:	f000 fb25 	bl	8003d50 <_sbrk_r>
 8003706:	1c43      	adds	r3, r0, #1
 8003708:	d123      	bne.n	8003752 <_malloc_r+0x92>
 800370a:	230c      	movs	r3, #12
 800370c:	6033      	str	r3, [r6, #0]
 800370e:	4630      	mov	r0, r6
 8003710:	f000 feda 	bl	80044c8 <__malloc_unlock>
 8003714:	e7e3      	b.n	80036de <_malloc_r+0x1e>
 8003716:	6823      	ldr	r3, [r4, #0]
 8003718:	1b5b      	subs	r3, r3, r5
 800371a:	d417      	bmi.n	800374c <_malloc_r+0x8c>
 800371c:	2b0b      	cmp	r3, #11
 800371e:	d903      	bls.n	8003728 <_malloc_r+0x68>
 8003720:	6023      	str	r3, [r4, #0]
 8003722:	441c      	add	r4, r3
 8003724:	6025      	str	r5, [r4, #0]
 8003726:	e004      	b.n	8003732 <_malloc_r+0x72>
 8003728:	6863      	ldr	r3, [r4, #4]
 800372a:	42a2      	cmp	r2, r4
 800372c:	bf0c      	ite	eq
 800372e:	600b      	streq	r3, [r1, #0]
 8003730:	6053      	strne	r3, [r2, #4]
 8003732:	4630      	mov	r0, r6
 8003734:	f000 fec8 	bl	80044c8 <__malloc_unlock>
 8003738:	f104 000b 	add.w	r0, r4, #11
 800373c:	1d23      	adds	r3, r4, #4
 800373e:	f020 0007 	bic.w	r0, r0, #7
 8003742:	1ac2      	subs	r2, r0, r3
 8003744:	d0cc      	beq.n	80036e0 <_malloc_r+0x20>
 8003746:	1a1b      	subs	r3, r3, r0
 8003748:	50a3      	str	r3, [r4, r2]
 800374a:	e7c9      	b.n	80036e0 <_malloc_r+0x20>
 800374c:	4622      	mov	r2, r4
 800374e:	6864      	ldr	r4, [r4, #4]
 8003750:	e7cc      	b.n	80036ec <_malloc_r+0x2c>
 8003752:	1cc4      	adds	r4, r0, #3
 8003754:	f024 0403 	bic.w	r4, r4, #3
 8003758:	42a0      	cmp	r0, r4
 800375a:	d0e3      	beq.n	8003724 <_malloc_r+0x64>
 800375c:	1a21      	subs	r1, r4, r0
 800375e:	4630      	mov	r0, r6
 8003760:	f000 faf6 	bl	8003d50 <_sbrk_r>
 8003764:	3001      	adds	r0, #1
 8003766:	d1dd      	bne.n	8003724 <_malloc_r+0x64>
 8003768:	e7cf      	b.n	800370a <_malloc_r+0x4a>
 800376a:	bf00      	nop
 800376c:	200002c4 	.word	0x200002c4
 8003770:	200002c8 	.word	0x200002c8

08003774 <__sfputc_r>:
 8003774:	6893      	ldr	r3, [r2, #8]
 8003776:	3b01      	subs	r3, #1
 8003778:	2b00      	cmp	r3, #0
 800377a:	b410      	push	{r4}
 800377c:	6093      	str	r3, [r2, #8]
 800377e:	da08      	bge.n	8003792 <__sfputc_r+0x1e>
 8003780:	6994      	ldr	r4, [r2, #24]
 8003782:	42a3      	cmp	r3, r4
 8003784:	db01      	blt.n	800378a <__sfputc_r+0x16>
 8003786:	290a      	cmp	r1, #10
 8003788:	d103      	bne.n	8003792 <__sfputc_r+0x1e>
 800378a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800378e:	f000 bb53 	b.w	8003e38 <__swbuf_r>
 8003792:	6813      	ldr	r3, [r2, #0]
 8003794:	1c58      	adds	r0, r3, #1
 8003796:	6010      	str	r0, [r2, #0]
 8003798:	7019      	strb	r1, [r3, #0]
 800379a:	4608      	mov	r0, r1
 800379c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80037a0:	4770      	bx	lr

080037a2 <__sfputs_r>:
 80037a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037a4:	4606      	mov	r6, r0
 80037a6:	460f      	mov	r7, r1
 80037a8:	4614      	mov	r4, r2
 80037aa:	18d5      	adds	r5, r2, r3
 80037ac:	42ac      	cmp	r4, r5
 80037ae:	d101      	bne.n	80037b4 <__sfputs_r+0x12>
 80037b0:	2000      	movs	r0, #0
 80037b2:	e007      	b.n	80037c4 <__sfputs_r+0x22>
 80037b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037b8:	463a      	mov	r2, r7
 80037ba:	4630      	mov	r0, r6
 80037bc:	f7ff ffda 	bl	8003774 <__sfputc_r>
 80037c0:	1c43      	adds	r3, r0, #1
 80037c2:	d1f3      	bne.n	80037ac <__sfputs_r+0xa>
 80037c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080037c8 <_vfiprintf_r>:
 80037c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037cc:	460d      	mov	r5, r1
 80037ce:	b09d      	sub	sp, #116	; 0x74
 80037d0:	4614      	mov	r4, r2
 80037d2:	4698      	mov	r8, r3
 80037d4:	4606      	mov	r6, r0
 80037d6:	b118      	cbz	r0, 80037e0 <_vfiprintf_r+0x18>
 80037d8:	6983      	ldr	r3, [r0, #24]
 80037da:	b90b      	cbnz	r3, 80037e0 <_vfiprintf_r+0x18>
 80037dc:	f000 fd68 	bl	80042b0 <__sinit>
 80037e0:	4b89      	ldr	r3, [pc, #548]	; (8003a08 <_vfiprintf_r+0x240>)
 80037e2:	429d      	cmp	r5, r3
 80037e4:	d11b      	bne.n	800381e <_vfiprintf_r+0x56>
 80037e6:	6875      	ldr	r5, [r6, #4]
 80037e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80037ea:	07d9      	lsls	r1, r3, #31
 80037ec:	d405      	bmi.n	80037fa <_vfiprintf_r+0x32>
 80037ee:	89ab      	ldrh	r3, [r5, #12]
 80037f0:	059a      	lsls	r2, r3, #22
 80037f2:	d402      	bmi.n	80037fa <_vfiprintf_r+0x32>
 80037f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80037f6:	f000 fdf9 	bl	80043ec <__retarget_lock_acquire_recursive>
 80037fa:	89ab      	ldrh	r3, [r5, #12]
 80037fc:	071b      	lsls	r3, r3, #28
 80037fe:	d501      	bpl.n	8003804 <_vfiprintf_r+0x3c>
 8003800:	692b      	ldr	r3, [r5, #16]
 8003802:	b9eb      	cbnz	r3, 8003840 <_vfiprintf_r+0x78>
 8003804:	4629      	mov	r1, r5
 8003806:	4630      	mov	r0, r6
 8003808:	f000 fb68 	bl	8003edc <__swsetup_r>
 800380c:	b1c0      	cbz	r0, 8003840 <_vfiprintf_r+0x78>
 800380e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003810:	07dc      	lsls	r4, r3, #31
 8003812:	d50e      	bpl.n	8003832 <_vfiprintf_r+0x6a>
 8003814:	f04f 30ff 	mov.w	r0, #4294967295
 8003818:	b01d      	add	sp, #116	; 0x74
 800381a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800381e:	4b7b      	ldr	r3, [pc, #492]	; (8003a0c <_vfiprintf_r+0x244>)
 8003820:	429d      	cmp	r5, r3
 8003822:	d101      	bne.n	8003828 <_vfiprintf_r+0x60>
 8003824:	68b5      	ldr	r5, [r6, #8]
 8003826:	e7df      	b.n	80037e8 <_vfiprintf_r+0x20>
 8003828:	4b79      	ldr	r3, [pc, #484]	; (8003a10 <_vfiprintf_r+0x248>)
 800382a:	429d      	cmp	r5, r3
 800382c:	bf08      	it	eq
 800382e:	68f5      	ldreq	r5, [r6, #12]
 8003830:	e7da      	b.n	80037e8 <_vfiprintf_r+0x20>
 8003832:	89ab      	ldrh	r3, [r5, #12]
 8003834:	0598      	lsls	r0, r3, #22
 8003836:	d4ed      	bmi.n	8003814 <_vfiprintf_r+0x4c>
 8003838:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800383a:	f000 fdd9 	bl	80043f0 <__retarget_lock_release_recursive>
 800383e:	e7e9      	b.n	8003814 <_vfiprintf_r+0x4c>
 8003840:	2300      	movs	r3, #0
 8003842:	9309      	str	r3, [sp, #36]	; 0x24
 8003844:	2320      	movs	r3, #32
 8003846:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800384a:	f8cd 800c 	str.w	r8, [sp, #12]
 800384e:	2330      	movs	r3, #48	; 0x30
 8003850:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003a14 <_vfiprintf_r+0x24c>
 8003854:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003858:	f04f 0901 	mov.w	r9, #1
 800385c:	4623      	mov	r3, r4
 800385e:	469a      	mov	sl, r3
 8003860:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003864:	b10a      	cbz	r2, 800386a <_vfiprintf_r+0xa2>
 8003866:	2a25      	cmp	r2, #37	; 0x25
 8003868:	d1f9      	bne.n	800385e <_vfiprintf_r+0x96>
 800386a:	ebba 0b04 	subs.w	fp, sl, r4
 800386e:	d00b      	beq.n	8003888 <_vfiprintf_r+0xc0>
 8003870:	465b      	mov	r3, fp
 8003872:	4622      	mov	r2, r4
 8003874:	4629      	mov	r1, r5
 8003876:	4630      	mov	r0, r6
 8003878:	f7ff ff93 	bl	80037a2 <__sfputs_r>
 800387c:	3001      	adds	r0, #1
 800387e:	f000 80aa 	beq.w	80039d6 <_vfiprintf_r+0x20e>
 8003882:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003884:	445a      	add	r2, fp
 8003886:	9209      	str	r2, [sp, #36]	; 0x24
 8003888:	f89a 3000 	ldrb.w	r3, [sl]
 800388c:	2b00      	cmp	r3, #0
 800388e:	f000 80a2 	beq.w	80039d6 <_vfiprintf_r+0x20e>
 8003892:	2300      	movs	r3, #0
 8003894:	f04f 32ff 	mov.w	r2, #4294967295
 8003898:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800389c:	f10a 0a01 	add.w	sl, sl, #1
 80038a0:	9304      	str	r3, [sp, #16]
 80038a2:	9307      	str	r3, [sp, #28]
 80038a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80038a8:	931a      	str	r3, [sp, #104]	; 0x68
 80038aa:	4654      	mov	r4, sl
 80038ac:	2205      	movs	r2, #5
 80038ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80038b2:	4858      	ldr	r0, [pc, #352]	; (8003a14 <_vfiprintf_r+0x24c>)
 80038b4:	f7fc fcac 	bl	8000210 <memchr>
 80038b8:	9a04      	ldr	r2, [sp, #16]
 80038ba:	b9d8      	cbnz	r0, 80038f4 <_vfiprintf_r+0x12c>
 80038bc:	06d1      	lsls	r1, r2, #27
 80038be:	bf44      	itt	mi
 80038c0:	2320      	movmi	r3, #32
 80038c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80038c6:	0713      	lsls	r3, r2, #28
 80038c8:	bf44      	itt	mi
 80038ca:	232b      	movmi	r3, #43	; 0x2b
 80038cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80038d0:	f89a 3000 	ldrb.w	r3, [sl]
 80038d4:	2b2a      	cmp	r3, #42	; 0x2a
 80038d6:	d015      	beq.n	8003904 <_vfiprintf_r+0x13c>
 80038d8:	9a07      	ldr	r2, [sp, #28]
 80038da:	4654      	mov	r4, sl
 80038dc:	2000      	movs	r0, #0
 80038de:	f04f 0c0a 	mov.w	ip, #10
 80038e2:	4621      	mov	r1, r4
 80038e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80038e8:	3b30      	subs	r3, #48	; 0x30
 80038ea:	2b09      	cmp	r3, #9
 80038ec:	d94e      	bls.n	800398c <_vfiprintf_r+0x1c4>
 80038ee:	b1b0      	cbz	r0, 800391e <_vfiprintf_r+0x156>
 80038f0:	9207      	str	r2, [sp, #28]
 80038f2:	e014      	b.n	800391e <_vfiprintf_r+0x156>
 80038f4:	eba0 0308 	sub.w	r3, r0, r8
 80038f8:	fa09 f303 	lsl.w	r3, r9, r3
 80038fc:	4313      	orrs	r3, r2
 80038fe:	9304      	str	r3, [sp, #16]
 8003900:	46a2      	mov	sl, r4
 8003902:	e7d2      	b.n	80038aa <_vfiprintf_r+0xe2>
 8003904:	9b03      	ldr	r3, [sp, #12]
 8003906:	1d19      	adds	r1, r3, #4
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	9103      	str	r1, [sp, #12]
 800390c:	2b00      	cmp	r3, #0
 800390e:	bfbb      	ittet	lt
 8003910:	425b      	neglt	r3, r3
 8003912:	f042 0202 	orrlt.w	r2, r2, #2
 8003916:	9307      	strge	r3, [sp, #28]
 8003918:	9307      	strlt	r3, [sp, #28]
 800391a:	bfb8      	it	lt
 800391c:	9204      	strlt	r2, [sp, #16]
 800391e:	7823      	ldrb	r3, [r4, #0]
 8003920:	2b2e      	cmp	r3, #46	; 0x2e
 8003922:	d10c      	bne.n	800393e <_vfiprintf_r+0x176>
 8003924:	7863      	ldrb	r3, [r4, #1]
 8003926:	2b2a      	cmp	r3, #42	; 0x2a
 8003928:	d135      	bne.n	8003996 <_vfiprintf_r+0x1ce>
 800392a:	9b03      	ldr	r3, [sp, #12]
 800392c:	1d1a      	adds	r2, r3, #4
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	9203      	str	r2, [sp, #12]
 8003932:	2b00      	cmp	r3, #0
 8003934:	bfb8      	it	lt
 8003936:	f04f 33ff 	movlt.w	r3, #4294967295
 800393a:	3402      	adds	r4, #2
 800393c:	9305      	str	r3, [sp, #20]
 800393e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003a24 <_vfiprintf_r+0x25c>
 8003942:	7821      	ldrb	r1, [r4, #0]
 8003944:	2203      	movs	r2, #3
 8003946:	4650      	mov	r0, sl
 8003948:	f7fc fc62 	bl	8000210 <memchr>
 800394c:	b140      	cbz	r0, 8003960 <_vfiprintf_r+0x198>
 800394e:	2340      	movs	r3, #64	; 0x40
 8003950:	eba0 000a 	sub.w	r0, r0, sl
 8003954:	fa03 f000 	lsl.w	r0, r3, r0
 8003958:	9b04      	ldr	r3, [sp, #16]
 800395a:	4303      	orrs	r3, r0
 800395c:	3401      	adds	r4, #1
 800395e:	9304      	str	r3, [sp, #16]
 8003960:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003964:	482c      	ldr	r0, [pc, #176]	; (8003a18 <_vfiprintf_r+0x250>)
 8003966:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800396a:	2206      	movs	r2, #6
 800396c:	f7fc fc50 	bl	8000210 <memchr>
 8003970:	2800      	cmp	r0, #0
 8003972:	d03f      	beq.n	80039f4 <_vfiprintf_r+0x22c>
 8003974:	4b29      	ldr	r3, [pc, #164]	; (8003a1c <_vfiprintf_r+0x254>)
 8003976:	bb1b      	cbnz	r3, 80039c0 <_vfiprintf_r+0x1f8>
 8003978:	9b03      	ldr	r3, [sp, #12]
 800397a:	3307      	adds	r3, #7
 800397c:	f023 0307 	bic.w	r3, r3, #7
 8003980:	3308      	adds	r3, #8
 8003982:	9303      	str	r3, [sp, #12]
 8003984:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003986:	443b      	add	r3, r7
 8003988:	9309      	str	r3, [sp, #36]	; 0x24
 800398a:	e767      	b.n	800385c <_vfiprintf_r+0x94>
 800398c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003990:	460c      	mov	r4, r1
 8003992:	2001      	movs	r0, #1
 8003994:	e7a5      	b.n	80038e2 <_vfiprintf_r+0x11a>
 8003996:	2300      	movs	r3, #0
 8003998:	3401      	adds	r4, #1
 800399a:	9305      	str	r3, [sp, #20]
 800399c:	4619      	mov	r1, r3
 800399e:	f04f 0c0a 	mov.w	ip, #10
 80039a2:	4620      	mov	r0, r4
 80039a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80039a8:	3a30      	subs	r2, #48	; 0x30
 80039aa:	2a09      	cmp	r2, #9
 80039ac:	d903      	bls.n	80039b6 <_vfiprintf_r+0x1ee>
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d0c5      	beq.n	800393e <_vfiprintf_r+0x176>
 80039b2:	9105      	str	r1, [sp, #20]
 80039b4:	e7c3      	b.n	800393e <_vfiprintf_r+0x176>
 80039b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80039ba:	4604      	mov	r4, r0
 80039bc:	2301      	movs	r3, #1
 80039be:	e7f0      	b.n	80039a2 <_vfiprintf_r+0x1da>
 80039c0:	ab03      	add	r3, sp, #12
 80039c2:	9300      	str	r3, [sp, #0]
 80039c4:	462a      	mov	r2, r5
 80039c6:	4b16      	ldr	r3, [pc, #88]	; (8003a20 <_vfiprintf_r+0x258>)
 80039c8:	a904      	add	r1, sp, #16
 80039ca:	4630      	mov	r0, r6
 80039cc:	f3af 8000 	nop.w
 80039d0:	4607      	mov	r7, r0
 80039d2:	1c78      	adds	r0, r7, #1
 80039d4:	d1d6      	bne.n	8003984 <_vfiprintf_r+0x1bc>
 80039d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80039d8:	07d9      	lsls	r1, r3, #31
 80039da:	d405      	bmi.n	80039e8 <_vfiprintf_r+0x220>
 80039dc:	89ab      	ldrh	r3, [r5, #12]
 80039de:	059a      	lsls	r2, r3, #22
 80039e0:	d402      	bmi.n	80039e8 <_vfiprintf_r+0x220>
 80039e2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80039e4:	f000 fd04 	bl	80043f0 <__retarget_lock_release_recursive>
 80039e8:	89ab      	ldrh	r3, [r5, #12]
 80039ea:	065b      	lsls	r3, r3, #25
 80039ec:	f53f af12 	bmi.w	8003814 <_vfiprintf_r+0x4c>
 80039f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80039f2:	e711      	b.n	8003818 <_vfiprintf_r+0x50>
 80039f4:	ab03      	add	r3, sp, #12
 80039f6:	9300      	str	r3, [sp, #0]
 80039f8:	462a      	mov	r2, r5
 80039fa:	4b09      	ldr	r3, [pc, #36]	; (8003a20 <_vfiprintf_r+0x258>)
 80039fc:	a904      	add	r1, sp, #16
 80039fe:	4630      	mov	r0, r6
 8003a00:	f000 f880 	bl	8003b04 <_printf_i>
 8003a04:	e7e4      	b.n	80039d0 <_vfiprintf_r+0x208>
 8003a06:	bf00      	nop
 8003a08:	08004e78 	.word	0x08004e78
 8003a0c:	08004e98 	.word	0x08004e98
 8003a10:	08004e58 	.word	0x08004e58
 8003a14:	08004e24 	.word	0x08004e24
 8003a18:	08004e2e 	.word	0x08004e2e
 8003a1c:	00000000 	.word	0x00000000
 8003a20:	080037a3 	.word	0x080037a3
 8003a24:	08004e2a 	.word	0x08004e2a

08003a28 <_printf_common>:
 8003a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a2c:	4616      	mov	r6, r2
 8003a2e:	4699      	mov	r9, r3
 8003a30:	688a      	ldr	r2, [r1, #8]
 8003a32:	690b      	ldr	r3, [r1, #16]
 8003a34:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	bfb8      	it	lt
 8003a3c:	4613      	movlt	r3, r2
 8003a3e:	6033      	str	r3, [r6, #0]
 8003a40:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003a44:	4607      	mov	r7, r0
 8003a46:	460c      	mov	r4, r1
 8003a48:	b10a      	cbz	r2, 8003a4e <_printf_common+0x26>
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	6033      	str	r3, [r6, #0]
 8003a4e:	6823      	ldr	r3, [r4, #0]
 8003a50:	0699      	lsls	r1, r3, #26
 8003a52:	bf42      	ittt	mi
 8003a54:	6833      	ldrmi	r3, [r6, #0]
 8003a56:	3302      	addmi	r3, #2
 8003a58:	6033      	strmi	r3, [r6, #0]
 8003a5a:	6825      	ldr	r5, [r4, #0]
 8003a5c:	f015 0506 	ands.w	r5, r5, #6
 8003a60:	d106      	bne.n	8003a70 <_printf_common+0x48>
 8003a62:	f104 0a19 	add.w	sl, r4, #25
 8003a66:	68e3      	ldr	r3, [r4, #12]
 8003a68:	6832      	ldr	r2, [r6, #0]
 8003a6a:	1a9b      	subs	r3, r3, r2
 8003a6c:	42ab      	cmp	r3, r5
 8003a6e:	dc26      	bgt.n	8003abe <_printf_common+0x96>
 8003a70:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003a74:	1e13      	subs	r3, r2, #0
 8003a76:	6822      	ldr	r2, [r4, #0]
 8003a78:	bf18      	it	ne
 8003a7a:	2301      	movne	r3, #1
 8003a7c:	0692      	lsls	r2, r2, #26
 8003a7e:	d42b      	bmi.n	8003ad8 <_printf_common+0xb0>
 8003a80:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003a84:	4649      	mov	r1, r9
 8003a86:	4638      	mov	r0, r7
 8003a88:	47c0      	blx	r8
 8003a8a:	3001      	adds	r0, #1
 8003a8c:	d01e      	beq.n	8003acc <_printf_common+0xa4>
 8003a8e:	6823      	ldr	r3, [r4, #0]
 8003a90:	68e5      	ldr	r5, [r4, #12]
 8003a92:	6832      	ldr	r2, [r6, #0]
 8003a94:	f003 0306 	and.w	r3, r3, #6
 8003a98:	2b04      	cmp	r3, #4
 8003a9a:	bf08      	it	eq
 8003a9c:	1aad      	subeq	r5, r5, r2
 8003a9e:	68a3      	ldr	r3, [r4, #8]
 8003aa0:	6922      	ldr	r2, [r4, #16]
 8003aa2:	bf0c      	ite	eq
 8003aa4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003aa8:	2500      	movne	r5, #0
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	bfc4      	itt	gt
 8003aae:	1a9b      	subgt	r3, r3, r2
 8003ab0:	18ed      	addgt	r5, r5, r3
 8003ab2:	2600      	movs	r6, #0
 8003ab4:	341a      	adds	r4, #26
 8003ab6:	42b5      	cmp	r5, r6
 8003ab8:	d11a      	bne.n	8003af0 <_printf_common+0xc8>
 8003aba:	2000      	movs	r0, #0
 8003abc:	e008      	b.n	8003ad0 <_printf_common+0xa8>
 8003abe:	2301      	movs	r3, #1
 8003ac0:	4652      	mov	r2, sl
 8003ac2:	4649      	mov	r1, r9
 8003ac4:	4638      	mov	r0, r7
 8003ac6:	47c0      	blx	r8
 8003ac8:	3001      	adds	r0, #1
 8003aca:	d103      	bne.n	8003ad4 <_printf_common+0xac>
 8003acc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ad0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ad4:	3501      	adds	r5, #1
 8003ad6:	e7c6      	b.n	8003a66 <_printf_common+0x3e>
 8003ad8:	18e1      	adds	r1, r4, r3
 8003ada:	1c5a      	adds	r2, r3, #1
 8003adc:	2030      	movs	r0, #48	; 0x30
 8003ade:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003ae2:	4422      	add	r2, r4
 8003ae4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003ae8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003aec:	3302      	adds	r3, #2
 8003aee:	e7c7      	b.n	8003a80 <_printf_common+0x58>
 8003af0:	2301      	movs	r3, #1
 8003af2:	4622      	mov	r2, r4
 8003af4:	4649      	mov	r1, r9
 8003af6:	4638      	mov	r0, r7
 8003af8:	47c0      	blx	r8
 8003afa:	3001      	adds	r0, #1
 8003afc:	d0e6      	beq.n	8003acc <_printf_common+0xa4>
 8003afe:	3601      	adds	r6, #1
 8003b00:	e7d9      	b.n	8003ab6 <_printf_common+0x8e>
	...

08003b04 <_printf_i>:
 8003b04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b08:	460c      	mov	r4, r1
 8003b0a:	4691      	mov	r9, r2
 8003b0c:	7e27      	ldrb	r7, [r4, #24]
 8003b0e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003b10:	2f78      	cmp	r7, #120	; 0x78
 8003b12:	4680      	mov	r8, r0
 8003b14:	469a      	mov	sl, r3
 8003b16:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b1a:	d807      	bhi.n	8003b2c <_printf_i+0x28>
 8003b1c:	2f62      	cmp	r7, #98	; 0x62
 8003b1e:	d80a      	bhi.n	8003b36 <_printf_i+0x32>
 8003b20:	2f00      	cmp	r7, #0
 8003b22:	f000 80d8 	beq.w	8003cd6 <_printf_i+0x1d2>
 8003b26:	2f58      	cmp	r7, #88	; 0x58
 8003b28:	f000 80a3 	beq.w	8003c72 <_printf_i+0x16e>
 8003b2c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003b30:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003b34:	e03a      	b.n	8003bac <_printf_i+0xa8>
 8003b36:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003b3a:	2b15      	cmp	r3, #21
 8003b3c:	d8f6      	bhi.n	8003b2c <_printf_i+0x28>
 8003b3e:	a001      	add	r0, pc, #4	; (adr r0, 8003b44 <_printf_i+0x40>)
 8003b40:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003b44:	08003b9d 	.word	0x08003b9d
 8003b48:	08003bb1 	.word	0x08003bb1
 8003b4c:	08003b2d 	.word	0x08003b2d
 8003b50:	08003b2d 	.word	0x08003b2d
 8003b54:	08003b2d 	.word	0x08003b2d
 8003b58:	08003b2d 	.word	0x08003b2d
 8003b5c:	08003bb1 	.word	0x08003bb1
 8003b60:	08003b2d 	.word	0x08003b2d
 8003b64:	08003b2d 	.word	0x08003b2d
 8003b68:	08003b2d 	.word	0x08003b2d
 8003b6c:	08003b2d 	.word	0x08003b2d
 8003b70:	08003cbd 	.word	0x08003cbd
 8003b74:	08003be1 	.word	0x08003be1
 8003b78:	08003c9f 	.word	0x08003c9f
 8003b7c:	08003b2d 	.word	0x08003b2d
 8003b80:	08003b2d 	.word	0x08003b2d
 8003b84:	08003cdf 	.word	0x08003cdf
 8003b88:	08003b2d 	.word	0x08003b2d
 8003b8c:	08003be1 	.word	0x08003be1
 8003b90:	08003b2d 	.word	0x08003b2d
 8003b94:	08003b2d 	.word	0x08003b2d
 8003b98:	08003ca7 	.word	0x08003ca7
 8003b9c:	680b      	ldr	r3, [r1, #0]
 8003b9e:	1d1a      	adds	r2, r3, #4
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	600a      	str	r2, [r1, #0]
 8003ba4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003ba8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003bac:	2301      	movs	r3, #1
 8003bae:	e0a3      	b.n	8003cf8 <_printf_i+0x1f4>
 8003bb0:	6825      	ldr	r5, [r4, #0]
 8003bb2:	6808      	ldr	r0, [r1, #0]
 8003bb4:	062e      	lsls	r6, r5, #24
 8003bb6:	f100 0304 	add.w	r3, r0, #4
 8003bba:	d50a      	bpl.n	8003bd2 <_printf_i+0xce>
 8003bbc:	6805      	ldr	r5, [r0, #0]
 8003bbe:	600b      	str	r3, [r1, #0]
 8003bc0:	2d00      	cmp	r5, #0
 8003bc2:	da03      	bge.n	8003bcc <_printf_i+0xc8>
 8003bc4:	232d      	movs	r3, #45	; 0x2d
 8003bc6:	426d      	negs	r5, r5
 8003bc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003bcc:	485e      	ldr	r0, [pc, #376]	; (8003d48 <_printf_i+0x244>)
 8003bce:	230a      	movs	r3, #10
 8003bd0:	e019      	b.n	8003c06 <_printf_i+0x102>
 8003bd2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003bd6:	6805      	ldr	r5, [r0, #0]
 8003bd8:	600b      	str	r3, [r1, #0]
 8003bda:	bf18      	it	ne
 8003bdc:	b22d      	sxthne	r5, r5
 8003bde:	e7ef      	b.n	8003bc0 <_printf_i+0xbc>
 8003be0:	680b      	ldr	r3, [r1, #0]
 8003be2:	6825      	ldr	r5, [r4, #0]
 8003be4:	1d18      	adds	r0, r3, #4
 8003be6:	6008      	str	r0, [r1, #0]
 8003be8:	0628      	lsls	r0, r5, #24
 8003bea:	d501      	bpl.n	8003bf0 <_printf_i+0xec>
 8003bec:	681d      	ldr	r5, [r3, #0]
 8003bee:	e002      	b.n	8003bf6 <_printf_i+0xf2>
 8003bf0:	0669      	lsls	r1, r5, #25
 8003bf2:	d5fb      	bpl.n	8003bec <_printf_i+0xe8>
 8003bf4:	881d      	ldrh	r5, [r3, #0]
 8003bf6:	4854      	ldr	r0, [pc, #336]	; (8003d48 <_printf_i+0x244>)
 8003bf8:	2f6f      	cmp	r7, #111	; 0x6f
 8003bfa:	bf0c      	ite	eq
 8003bfc:	2308      	moveq	r3, #8
 8003bfe:	230a      	movne	r3, #10
 8003c00:	2100      	movs	r1, #0
 8003c02:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003c06:	6866      	ldr	r6, [r4, #4]
 8003c08:	60a6      	str	r6, [r4, #8]
 8003c0a:	2e00      	cmp	r6, #0
 8003c0c:	bfa2      	ittt	ge
 8003c0e:	6821      	ldrge	r1, [r4, #0]
 8003c10:	f021 0104 	bicge.w	r1, r1, #4
 8003c14:	6021      	strge	r1, [r4, #0]
 8003c16:	b90d      	cbnz	r5, 8003c1c <_printf_i+0x118>
 8003c18:	2e00      	cmp	r6, #0
 8003c1a:	d04d      	beq.n	8003cb8 <_printf_i+0x1b4>
 8003c1c:	4616      	mov	r6, r2
 8003c1e:	fbb5 f1f3 	udiv	r1, r5, r3
 8003c22:	fb03 5711 	mls	r7, r3, r1, r5
 8003c26:	5dc7      	ldrb	r7, [r0, r7]
 8003c28:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003c2c:	462f      	mov	r7, r5
 8003c2e:	42bb      	cmp	r3, r7
 8003c30:	460d      	mov	r5, r1
 8003c32:	d9f4      	bls.n	8003c1e <_printf_i+0x11a>
 8003c34:	2b08      	cmp	r3, #8
 8003c36:	d10b      	bne.n	8003c50 <_printf_i+0x14c>
 8003c38:	6823      	ldr	r3, [r4, #0]
 8003c3a:	07df      	lsls	r7, r3, #31
 8003c3c:	d508      	bpl.n	8003c50 <_printf_i+0x14c>
 8003c3e:	6923      	ldr	r3, [r4, #16]
 8003c40:	6861      	ldr	r1, [r4, #4]
 8003c42:	4299      	cmp	r1, r3
 8003c44:	bfde      	ittt	le
 8003c46:	2330      	movle	r3, #48	; 0x30
 8003c48:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003c4c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003c50:	1b92      	subs	r2, r2, r6
 8003c52:	6122      	str	r2, [r4, #16]
 8003c54:	f8cd a000 	str.w	sl, [sp]
 8003c58:	464b      	mov	r3, r9
 8003c5a:	aa03      	add	r2, sp, #12
 8003c5c:	4621      	mov	r1, r4
 8003c5e:	4640      	mov	r0, r8
 8003c60:	f7ff fee2 	bl	8003a28 <_printf_common>
 8003c64:	3001      	adds	r0, #1
 8003c66:	d14c      	bne.n	8003d02 <_printf_i+0x1fe>
 8003c68:	f04f 30ff 	mov.w	r0, #4294967295
 8003c6c:	b004      	add	sp, #16
 8003c6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c72:	4835      	ldr	r0, [pc, #212]	; (8003d48 <_printf_i+0x244>)
 8003c74:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003c78:	6823      	ldr	r3, [r4, #0]
 8003c7a:	680e      	ldr	r6, [r1, #0]
 8003c7c:	061f      	lsls	r7, r3, #24
 8003c7e:	f856 5b04 	ldr.w	r5, [r6], #4
 8003c82:	600e      	str	r6, [r1, #0]
 8003c84:	d514      	bpl.n	8003cb0 <_printf_i+0x1ac>
 8003c86:	07d9      	lsls	r1, r3, #31
 8003c88:	bf44      	itt	mi
 8003c8a:	f043 0320 	orrmi.w	r3, r3, #32
 8003c8e:	6023      	strmi	r3, [r4, #0]
 8003c90:	b91d      	cbnz	r5, 8003c9a <_printf_i+0x196>
 8003c92:	6823      	ldr	r3, [r4, #0]
 8003c94:	f023 0320 	bic.w	r3, r3, #32
 8003c98:	6023      	str	r3, [r4, #0]
 8003c9a:	2310      	movs	r3, #16
 8003c9c:	e7b0      	b.n	8003c00 <_printf_i+0xfc>
 8003c9e:	6823      	ldr	r3, [r4, #0]
 8003ca0:	f043 0320 	orr.w	r3, r3, #32
 8003ca4:	6023      	str	r3, [r4, #0]
 8003ca6:	2378      	movs	r3, #120	; 0x78
 8003ca8:	4828      	ldr	r0, [pc, #160]	; (8003d4c <_printf_i+0x248>)
 8003caa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003cae:	e7e3      	b.n	8003c78 <_printf_i+0x174>
 8003cb0:	065e      	lsls	r6, r3, #25
 8003cb2:	bf48      	it	mi
 8003cb4:	b2ad      	uxthmi	r5, r5
 8003cb6:	e7e6      	b.n	8003c86 <_printf_i+0x182>
 8003cb8:	4616      	mov	r6, r2
 8003cba:	e7bb      	b.n	8003c34 <_printf_i+0x130>
 8003cbc:	680b      	ldr	r3, [r1, #0]
 8003cbe:	6826      	ldr	r6, [r4, #0]
 8003cc0:	6960      	ldr	r0, [r4, #20]
 8003cc2:	1d1d      	adds	r5, r3, #4
 8003cc4:	600d      	str	r5, [r1, #0]
 8003cc6:	0635      	lsls	r5, r6, #24
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	d501      	bpl.n	8003cd0 <_printf_i+0x1cc>
 8003ccc:	6018      	str	r0, [r3, #0]
 8003cce:	e002      	b.n	8003cd6 <_printf_i+0x1d2>
 8003cd0:	0671      	lsls	r1, r6, #25
 8003cd2:	d5fb      	bpl.n	8003ccc <_printf_i+0x1c8>
 8003cd4:	8018      	strh	r0, [r3, #0]
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	6123      	str	r3, [r4, #16]
 8003cda:	4616      	mov	r6, r2
 8003cdc:	e7ba      	b.n	8003c54 <_printf_i+0x150>
 8003cde:	680b      	ldr	r3, [r1, #0]
 8003ce0:	1d1a      	adds	r2, r3, #4
 8003ce2:	600a      	str	r2, [r1, #0]
 8003ce4:	681e      	ldr	r6, [r3, #0]
 8003ce6:	6862      	ldr	r2, [r4, #4]
 8003ce8:	2100      	movs	r1, #0
 8003cea:	4630      	mov	r0, r6
 8003cec:	f7fc fa90 	bl	8000210 <memchr>
 8003cf0:	b108      	cbz	r0, 8003cf6 <_printf_i+0x1f2>
 8003cf2:	1b80      	subs	r0, r0, r6
 8003cf4:	6060      	str	r0, [r4, #4]
 8003cf6:	6863      	ldr	r3, [r4, #4]
 8003cf8:	6123      	str	r3, [r4, #16]
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d00:	e7a8      	b.n	8003c54 <_printf_i+0x150>
 8003d02:	6923      	ldr	r3, [r4, #16]
 8003d04:	4632      	mov	r2, r6
 8003d06:	4649      	mov	r1, r9
 8003d08:	4640      	mov	r0, r8
 8003d0a:	47d0      	blx	sl
 8003d0c:	3001      	adds	r0, #1
 8003d0e:	d0ab      	beq.n	8003c68 <_printf_i+0x164>
 8003d10:	6823      	ldr	r3, [r4, #0]
 8003d12:	079b      	lsls	r3, r3, #30
 8003d14:	d413      	bmi.n	8003d3e <_printf_i+0x23a>
 8003d16:	68e0      	ldr	r0, [r4, #12]
 8003d18:	9b03      	ldr	r3, [sp, #12]
 8003d1a:	4298      	cmp	r0, r3
 8003d1c:	bfb8      	it	lt
 8003d1e:	4618      	movlt	r0, r3
 8003d20:	e7a4      	b.n	8003c6c <_printf_i+0x168>
 8003d22:	2301      	movs	r3, #1
 8003d24:	4632      	mov	r2, r6
 8003d26:	4649      	mov	r1, r9
 8003d28:	4640      	mov	r0, r8
 8003d2a:	47d0      	blx	sl
 8003d2c:	3001      	adds	r0, #1
 8003d2e:	d09b      	beq.n	8003c68 <_printf_i+0x164>
 8003d30:	3501      	adds	r5, #1
 8003d32:	68e3      	ldr	r3, [r4, #12]
 8003d34:	9903      	ldr	r1, [sp, #12]
 8003d36:	1a5b      	subs	r3, r3, r1
 8003d38:	42ab      	cmp	r3, r5
 8003d3a:	dcf2      	bgt.n	8003d22 <_printf_i+0x21e>
 8003d3c:	e7eb      	b.n	8003d16 <_printf_i+0x212>
 8003d3e:	2500      	movs	r5, #0
 8003d40:	f104 0619 	add.w	r6, r4, #25
 8003d44:	e7f5      	b.n	8003d32 <_printf_i+0x22e>
 8003d46:	bf00      	nop
 8003d48:	08004e35 	.word	0x08004e35
 8003d4c:	08004e46 	.word	0x08004e46

08003d50 <_sbrk_r>:
 8003d50:	b538      	push	{r3, r4, r5, lr}
 8003d52:	4d06      	ldr	r5, [pc, #24]	; (8003d6c <_sbrk_r+0x1c>)
 8003d54:	2300      	movs	r3, #0
 8003d56:	4604      	mov	r4, r0
 8003d58:	4608      	mov	r0, r1
 8003d5a:	602b      	str	r3, [r5, #0]
 8003d5c:	f000 fe28 	bl	80049b0 <_sbrk>
 8003d60:	1c43      	adds	r3, r0, #1
 8003d62:	d102      	bne.n	8003d6a <_sbrk_r+0x1a>
 8003d64:	682b      	ldr	r3, [r5, #0]
 8003d66:	b103      	cbz	r3, 8003d6a <_sbrk_r+0x1a>
 8003d68:	6023      	str	r3, [r4, #0]
 8003d6a:	bd38      	pop	{r3, r4, r5, pc}
 8003d6c:	200003f0 	.word	0x200003f0

08003d70 <_raise_r>:
 8003d70:	291f      	cmp	r1, #31
 8003d72:	b538      	push	{r3, r4, r5, lr}
 8003d74:	4604      	mov	r4, r0
 8003d76:	460d      	mov	r5, r1
 8003d78:	d904      	bls.n	8003d84 <_raise_r+0x14>
 8003d7a:	2316      	movs	r3, #22
 8003d7c:	6003      	str	r3, [r0, #0]
 8003d7e:	f04f 30ff 	mov.w	r0, #4294967295
 8003d82:	bd38      	pop	{r3, r4, r5, pc}
 8003d84:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8003d86:	b112      	cbz	r2, 8003d8e <_raise_r+0x1e>
 8003d88:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003d8c:	b94b      	cbnz	r3, 8003da2 <_raise_r+0x32>
 8003d8e:	4620      	mov	r0, r4
 8003d90:	f000 f830 	bl	8003df4 <_getpid_r>
 8003d94:	462a      	mov	r2, r5
 8003d96:	4601      	mov	r1, r0
 8003d98:	4620      	mov	r0, r4
 8003d9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d9e:	f000 b817 	b.w	8003dd0 <_kill_r>
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d00a      	beq.n	8003dbc <_raise_r+0x4c>
 8003da6:	1c59      	adds	r1, r3, #1
 8003da8:	d103      	bne.n	8003db2 <_raise_r+0x42>
 8003daa:	2316      	movs	r3, #22
 8003dac:	6003      	str	r3, [r0, #0]
 8003dae:	2001      	movs	r0, #1
 8003db0:	e7e7      	b.n	8003d82 <_raise_r+0x12>
 8003db2:	2400      	movs	r4, #0
 8003db4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8003db8:	4628      	mov	r0, r5
 8003dba:	4798      	blx	r3
 8003dbc:	2000      	movs	r0, #0
 8003dbe:	e7e0      	b.n	8003d82 <_raise_r+0x12>

08003dc0 <raise>:
 8003dc0:	4b02      	ldr	r3, [pc, #8]	; (8003dcc <raise+0xc>)
 8003dc2:	4601      	mov	r1, r0
 8003dc4:	6818      	ldr	r0, [r3, #0]
 8003dc6:	f7ff bfd3 	b.w	8003d70 <_raise_r>
 8003dca:	bf00      	nop
 8003dcc:	20000014 	.word	0x20000014

08003dd0 <_kill_r>:
 8003dd0:	b538      	push	{r3, r4, r5, lr}
 8003dd2:	4d07      	ldr	r5, [pc, #28]	; (8003df0 <_kill_r+0x20>)
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	4604      	mov	r4, r0
 8003dd8:	4608      	mov	r0, r1
 8003dda:	4611      	mov	r1, r2
 8003ddc:	602b      	str	r3, [r5, #0]
 8003dde:	f000 fdcf 	bl	8004980 <_kill>
 8003de2:	1c43      	adds	r3, r0, #1
 8003de4:	d102      	bne.n	8003dec <_kill_r+0x1c>
 8003de6:	682b      	ldr	r3, [r5, #0]
 8003de8:	b103      	cbz	r3, 8003dec <_kill_r+0x1c>
 8003dea:	6023      	str	r3, [r4, #0]
 8003dec:	bd38      	pop	{r3, r4, r5, pc}
 8003dee:	bf00      	nop
 8003df0:	200003f0 	.word	0x200003f0

08003df4 <_getpid_r>:
 8003df4:	f000 bdb4 	b.w	8004960 <_getpid>

08003df8 <_vsiprintf_r>:
 8003df8:	b500      	push	{lr}
 8003dfa:	b09b      	sub	sp, #108	; 0x6c
 8003dfc:	9100      	str	r1, [sp, #0]
 8003dfe:	9104      	str	r1, [sp, #16]
 8003e00:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003e04:	9105      	str	r1, [sp, #20]
 8003e06:	9102      	str	r1, [sp, #8]
 8003e08:	4905      	ldr	r1, [pc, #20]	; (8003e20 <_vsiprintf_r+0x28>)
 8003e0a:	9103      	str	r1, [sp, #12]
 8003e0c:	4669      	mov	r1, sp
 8003e0e:	f000 fbe3 	bl	80045d8 <_svfiprintf_r>
 8003e12:	9b00      	ldr	r3, [sp, #0]
 8003e14:	2200      	movs	r2, #0
 8003e16:	701a      	strb	r2, [r3, #0]
 8003e18:	b01b      	add	sp, #108	; 0x6c
 8003e1a:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e1e:	bf00      	nop
 8003e20:	ffff0208 	.word	0xffff0208

08003e24 <vsiprintf>:
 8003e24:	4613      	mov	r3, r2
 8003e26:	460a      	mov	r2, r1
 8003e28:	4601      	mov	r1, r0
 8003e2a:	4802      	ldr	r0, [pc, #8]	; (8003e34 <vsiprintf+0x10>)
 8003e2c:	6800      	ldr	r0, [r0, #0]
 8003e2e:	f7ff bfe3 	b.w	8003df8 <_vsiprintf_r>
 8003e32:	bf00      	nop
 8003e34:	20000014 	.word	0x20000014

08003e38 <__swbuf_r>:
 8003e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e3a:	460e      	mov	r6, r1
 8003e3c:	4614      	mov	r4, r2
 8003e3e:	4605      	mov	r5, r0
 8003e40:	b118      	cbz	r0, 8003e4a <__swbuf_r+0x12>
 8003e42:	6983      	ldr	r3, [r0, #24]
 8003e44:	b90b      	cbnz	r3, 8003e4a <__swbuf_r+0x12>
 8003e46:	f000 fa33 	bl	80042b0 <__sinit>
 8003e4a:	4b21      	ldr	r3, [pc, #132]	; (8003ed0 <__swbuf_r+0x98>)
 8003e4c:	429c      	cmp	r4, r3
 8003e4e:	d12b      	bne.n	8003ea8 <__swbuf_r+0x70>
 8003e50:	686c      	ldr	r4, [r5, #4]
 8003e52:	69a3      	ldr	r3, [r4, #24]
 8003e54:	60a3      	str	r3, [r4, #8]
 8003e56:	89a3      	ldrh	r3, [r4, #12]
 8003e58:	071a      	lsls	r2, r3, #28
 8003e5a:	d52f      	bpl.n	8003ebc <__swbuf_r+0x84>
 8003e5c:	6923      	ldr	r3, [r4, #16]
 8003e5e:	b36b      	cbz	r3, 8003ebc <__swbuf_r+0x84>
 8003e60:	6923      	ldr	r3, [r4, #16]
 8003e62:	6820      	ldr	r0, [r4, #0]
 8003e64:	1ac0      	subs	r0, r0, r3
 8003e66:	6963      	ldr	r3, [r4, #20]
 8003e68:	b2f6      	uxtb	r6, r6
 8003e6a:	4283      	cmp	r3, r0
 8003e6c:	4637      	mov	r7, r6
 8003e6e:	dc04      	bgt.n	8003e7a <__swbuf_r+0x42>
 8003e70:	4621      	mov	r1, r4
 8003e72:	4628      	mov	r0, r5
 8003e74:	f000 f988 	bl	8004188 <_fflush_r>
 8003e78:	bb30      	cbnz	r0, 8003ec8 <__swbuf_r+0x90>
 8003e7a:	68a3      	ldr	r3, [r4, #8]
 8003e7c:	3b01      	subs	r3, #1
 8003e7e:	60a3      	str	r3, [r4, #8]
 8003e80:	6823      	ldr	r3, [r4, #0]
 8003e82:	1c5a      	adds	r2, r3, #1
 8003e84:	6022      	str	r2, [r4, #0]
 8003e86:	701e      	strb	r6, [r3, #0]
 8003e88:	6963      	ldr	r3, [r4, #20]
 8003e8a:	3001      	adds	r0, #1
 8003e8c:	4283      	cmp	r3, r0
 8003e8e:	d004      	beq.n	8003e9a <__swbuf_r+0x62>
 8003e90:	89a3      	ldrh	r3, [r4, #12]
 8003e92:	07db      	lsls	r3, r3, #31
 8003e94:	d506      	bpl.n	8003ea4 <__swbuf_r+0x6c>
 8003e96:	2e0a      	cmp	r6, #10
 8003e98:	d104      	bne.n	8003ea4 <__swbuf_r+0x6c>
 8003e9a:	4621      	mov	r1, r4
 8003e9c:	4628      	mov	r0, r5
 8003e9e:	f000 f973 	bl	8004188 <_fflush_r>
 8003ea2:	b988      	cbnz	r0, 8003ec8 <__swbuf_r+0x90>
 8003ea4:	4638      	mov	r0, r7
 8003ea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ea8:	4b0a      	ldr	r3, [pc, #40]	; (8003ed4 <__swbuf_r+0x9c>)
 8003eaa:	429c      	cmp	r4, r3
 8003eac:	d101      	bne.n	8003eb2 <__swbuf_r+0x7a>
 8003eae:	68ac      	ldr	r4, [r5, #8]
 8003eb0:	e7cf      	b.n	8003e52 <__swbuf_r+0x1a>
 8003eb2:	4b09      	ldr	r3, [pc, #36]	; (8003ed8 <__swbuf_r+0xa0>)
 8003eb4:	429c      	cmp	r4, r3
 8003eb6:	bf08      	it	eq
 8003eb8:	68ec      	ldreq	r4, [r5, #12]
 8003eba:	e7ca      	b.n	8003e52 <__swbuf_r+0x1a>
 8003ebc:	4621      	mov	r1, r4
 8003ebe:	4628      	mov	r0, r5
 8003ec0:	f000 f80c 	bl	8003edc <__swsetup_r>
 8003ec4:	2800      	cmp	r0, #0
 8003ec6:	d0cb      	beq.n	8003e60 <__swbuf_r+0x28>
 8003ec8:	f04f 37ff 	mov.w	r7, #4294967295
 8003ecc:	e7ea      	b.n	8003ea4 <__swbuf_r+0x6c>
 8003ece:	bf00      	nop
 8003ed0:	08004e78 	.word	0x08004e78
 8003ed4:	08004e98 	.word	0x08004e98
 8003ed8:	08004e58 	.word	0x08004e58

08003edc <__swsetup_r>:
 8003edc:	4b32      	ldr	r3, [pc, #200]	; (8003fa8 <__swsetup_r+0xcc>)
 8003ede:	b570      	push	{r4, r5, r6, lr}
 8003ee0:	681d      	ldr	r5, [r3, #0]
 8003ee2:	4606      	mov	r6, r0
 8003ee4:	460c      	mov	r4, r1
 8003ee6:	b125      	cbz	r5, 8003ef2 <__swsetup_r+0x16>
 8003ee8:	69ab      	ldr	r3, [r5, #24]
 8003eea:	b913      	cbnz	r3, 8003ef2 <__swsetup_r+0x16>
 8003eec:	4628      	mov	r0, r5
 8003eee:	f000 f9df 	bl	80042b0 <__sinit>
 8003ef2:	4b2e      	ldr	r3, [pc, #184]	; (8003fac <__swsetup_r+0xd0>)
 8003ef4:	429c      	cmp	r4, r3
 8003ef6:	d10f      	bne.n	8003f18 <__swsetup_r+0x3c>
 8003ef8:	686c      	ldr	r4, [r5, #4]
 8003efa:	89a3      	ldrh	r3, [r4, #12]
 8003efc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003f00:	0719      	lsls	r1, r3, #28
 8003f02:	d42c      	bmi.n	8003f5e <__swsetup_r+0x82>
 8003f04:	06dd      	lsls	r5, r3, #27
 8003f06:	d411      	bmi.n	8003f2c <__swsetup_r+0x50>
 8003f08:	2309      	movs	r3, #9
 8003f0a:	6033      	str	r3, [r6, #0]
 8003f0c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003f10:	81a3      	strh	r3, [r4, #12]
 8003f12:	f04f 30ff 	mov.w	r0, #4294967295
 8003f16:	e03e      	b.n	8003f96 <__swsetup_r+0xba>
 8003f18:	4b25      	ldr	r3, [pc, #148]	; (8003fb0 <__swsetup_r+0xd4>)
 8003f1a:	429c      	cmp	r4, r3
 8003f1c:	d101      	bne.n	8003f22 <__swsetup_r+0x46>
 8003f1e:	68ac      	ldr	r4, [r5, #8]
 8003f20:	e7eb      	b.n	8003efa <__swsetup_r+0x1e>
 8003f22:	4b24      	ldr	r3, [pc, #144]	; (8003fb4 <__swsetup_r+0xd8>)
 8003f24:	429c      	cmp	r4, r3
 8003f26:	bf08      	it	eq
 8003f28:	68ec      	ldreq	r4, [r5, #12]
 8003f2a:	e7e6      	b.n	8003efa <__swsetup_r+0x1e>
 8003f2c:	0758      	lsls	r0, r3, #29
 8003f2e:	d512      	bpl.n	8003f56 <__swsetup_r+0x7a>
 8003f30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003f32:	b141      	cbz	r1, 8003f46 <__swsetup_r+0x6a>
 8003f34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003f38:	4299      	cmp	r1, r3
 8003f3a:	d002      	beq.n	8003f42 <__swsetup_r+0x66>
 8003f3c:	4630      	mov	r0, r6
 8003f3e:	f7ff fb6f 	bl	8003620 <_free_r>
 8003f42:	2300      	movs	r3, #0
 8003f44:	6363      	str	r3, [r4, #52]	; 0x34
 8003f46:	89a3      	ldrh	r3, [r4, #12]
 8003f48:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003f4c:	81a3      	strh	r3, [r4, #12]
 8003f4e:	2300      	movs	r3, #0
 8003f50:	6063      	str	r3, [r4, #4]
 8003f52:	6923      	ldr	r3, [r4, #16]
 8003f54:	6023      	str	r3, [r4, #0]
 8003f56:	89a3      	ldrh	r3, [r4, #12]
 8003f58:	f043 0308 	orr.w	r3, r3, #8
 8003f5c:	81a3      	strh	r3, [r4, #12]
 8003f5e:	6923      	ldr	r3, [r4, #16]
 8003f60:	b94b      	cbnz	r3, 8003f76 <__swsetup_r+0x9a>
 8003f62:	89a3      	ldrh	r3, [r4, #12]
 8003f64:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003f68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f6c:	d003      	beq.n	8003f76 <__swsetup_r+0x9a>
 8003f6e:	4621      	mov	r1, r4
 8003f70:	4630      	mov	r0, r6
 8003f72:	f000 fa63 	bl	800443c <__smakebuf_r>
 8003f76:	89a0      	ldrh	r0, [r4, #12]
 8003f78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003f7c:	f010 0301 	ands.w	r3, r0, #1
 8003f80:	d00a      	beq.n	8003f98 <__swsetup_r+0xbc>
 8003f82:	2300      	movs	r3, #0
 8003f84:	60a3      	str	r3, [r4, #8]
 8003f86:	6963      	ldr	r3, [r4, #20]
 8003f88:	425b      	negs	r3, r3
 8003f8a:	61a3      	str	r3, [r4, #24]
 8003f8c:	6923      	ldr	r3, [r4, #16]
 8003f8e:	b943      	cbnz	r3, 8003fa2 <__swsetup_r+0xc6>
 8003f90:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003f94:	d1ba      	bne.n	8003f0c <__swsetup_r+0x30>
 8003f96:	bd70      	pop	{r4, r5, r6, pc}
 8003f98:	0781      	lsls	r1, r0, #30
 8003f9a:	bf58      	it	pl
 8003f9c:	6963      	ldrpl	r3, [r4, #20]
 8003f9e:	60a3      	str	r3, [r4, #8]
 8003fa0:	e7f4      	b.n	8003f8c <__swsetup_r+0xb0>
 8003fa2:	2000      	movs	r0, #0
 8003fa4:	e7f7      	b.n	8003f96 <__swsetup_r+0xba>
 8003fa6:	bf00      	nop
 8003fa8:	20000014 	.word	0x20000014
 8003fac:	08004e78 	.word	0x08004e78
 8003fb0:	08004e98 	.word	0x08004e98
 8003fb4:	08004e58 	.word	0x08004e58

08003fb8 <__register_exitproc>:
 8003fb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003fbc:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8004078 <__register_exitproc+0xc0>
 8003fc0:	4606      	mov	r6, r0
 8003fc2:	f8d8 0000 	ldr.w	r0, [r8]
 8003fc6:	461f      	mov	r7, r3
 8003fc8:	460d      	mov	r5, r1
 8003fca:	4691      	mov	r9, r2
 8003fcc:	f000 fa0e 	bl	80043ec <__retarget_lock_acquire_recursive>
 8003fd0:	4b25      	ldr	r3, [pc, #148]	; (8004068 <__register_exitproc+0xb0>)
 8003fd2:	681c      	ldr	r4, [r3, #0]
 8003fd4:	b934      	cbnz	r4, 8003fe4 <__register_exitproc+0x2c>
 8003fd6:	4c25      	ldr	r4, [pc, #148]	; (800406c <__register_exitproc+0xb4>)
 8003fd8:	601c      	str	r4, [r3, #0]
 8003fda:	4b25      	ldr	r3, [pc, #148]	; (8004070 <__register_exitproc+0xb8>)
 8003fdc:	b113      	cbz	r3, 8003fe4 <__register_exitproc+0x2c>
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8003fe4:	6863      	ldr	r3, [r4, #4]
 8003fe6:	2b1f      	cmp	r3, #31
 8003fe8:	dd07      	ble.n	8003ffa <__register_exitproc+0x42>
 8003fea:	f8d8 0000 	ldr.w	r0, [r8]
 8003fee:	f000 f9ff 	bl	80043f0 <__retarget_lock_release_recursive>
 8003ff2:	f04f 30ff 	mov.w	r0, #4294967295
 8003ff6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ffa:	b34e      	cbz	r6, 8004050 <__register_exitproc+0x98>
 8003ffc:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8004000:	b988      	cbnz	r0, 8004026 <__register_exitproc+0x6e>
 8004002:	4b1c      	ldr	r3, [pc, #112]	; (8004074 <__register_exitproc+0xbc>)
 8004004:	b923      	cbnz	r3, 8004010 <__register_exitproc+0x58>
 8004006:	f8d8 0000 	ldr.w	r0, [r8]
 800400a:	f000 f9f0 	bl	80043ee <__retarget_lock_release>
 800400e:	e7f0      	b.n	8003ff2 <__register_exitproc+0x3a>
 8004010:	f44f 7084 	mov.w	r0, #264	; 0x108
 8004014:	f7ff fac4 	bl	80035a0 <malloc>
 8004018:	2800      	cmp	r0, #0
 800401a:	d0f4      	beq.n	8004006 <__register_exitproc+0x4e>
 800401c:	2300      	movs	r3, #0
 800401e:	e9c0 3340 	strd	r3, r3, [r0, #256]	; 0x100
 8004022:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
 8004026:	6863      	ldr	r3, [r4, #4]
 8004028:	f840 9023 	str.w	r9, [r0, r3, lsl #2]
 800402c:	2201      	movs	r2, #1
 800402e:	409a      	lsls	r2, r3
 8004030:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 8004034:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8004038:	4313      	orrs	r3, r2
 800403a:	2e02      	cmp	r6, #2
 800403c:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
 8004040:	f8c1 7080 	str.w	r7, [r1, #128]	; 0x80
 8004044:	bf02      	ittt	eq
 8004046:	f8d0 3104 	ldreq.w	r3, [r0, #260]	; 0x104
 800404a:	431a      	orreq	r2, r3
 800404c:	f8c0 2104 	streq.w	r2, [r0, #260]	; 0x104
 8004050:	6863      	ldr	r3, [r4, #4]
 8004052:	f8d8 0000 	ldr.w	r0, [r8]
 8004056:	1c5a      	adds	r2, r3, #1
 8004058:	3302      	adds	r3, #2
 800405a:	6062      	str	r2, [r4, #4]
 800405c:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
 8004060:	f000 f9c6 	bl	80043f0 <__retarget_lock_release_recursive>
 8004064:	2000      	movs	r0, #0
 8004066:	e7c6      	b.n	8003ff6 <__register_exitproc+0x3e>
 8004068:	20000358 	.word	0x20000358
 800406c:	200002cc 	.word	0x200002cc
 8004070:	00000000 	.word	0x00000000
 8004074:	080035a1 	.word	0x080035a1
 8004078:	20000078 	.word	0x20000078

0800407c <__sflush_r>:
 800407c:	898a      	ldrh	r2, [r1, #12]
 800407e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004082:	4605      	mov	r5, r0
 8004084:	0710      	lsls	r0, r2, #28
 8004086:	460c      	mov	r4, r1
 8004088:	d458      	bmi.n	800413c <__sflush_r+0xc0>
 800408a:	684b      	ldr	r3, [r1, #4]
 800408c:	2b00      	cmp	r3, #0
 800408e:	dc05      	bgt.n	800409c <__sflush_r+0x20>
 8004090:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004092:	2b00      	cmp	r3, #0
 8004094:	dc02      	bgt.n	800409c <__sflush_r+0x20>
 8004096:	2000      	movs	r0, #0
 8004098:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800409c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800409e:	2e00      	cmp	r6, #0
 80040a0:	d0f9      	beq.n	8004096 <__sflush_r+0x1a>
 80040a2:	2300      	movs	r3, #0
 80040a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80040a8:	682f      	ldr	r7, [r5, #0]
 80040aa:	602b      	str	r3, [r5, #0]
 80040ac:	d032      	beq.n	8004114 <__sflush_r+0x98>
 80040ae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80040b0:	89a3      	ldrh	r3, [r4, #12]
 80040b2:	075a      	lsls	r2, r3, #29
 80040b4:	d505      	bpl.n	80040c2 <__sflush_r+0x46>
 80040b6:	6863      	ldr	r3, [r4, #4]
 80040b8:	1ac0      	subs	r0, r0, r3
 80040ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80040bc:	b10b      	cbz	r3, 80040c2 <__sflush_r+0x46>
 80040be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80040c0:	1ac0      	subs	r0, r0, r3
 80040c2:	2300      	movs	r3, #0
 80040c4:	4602      	mov	r2, r0
 80040c6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80040c8:	6a21      	ldr	r1, [r4, #32]
 80040ca:	4628      	mov	r0, r5
 80040cc:	47b0      	blx	r6
 80040ce:	1c43      	adds	r3, r0, #1
 80040d0:	89a3      	ldrh	r3, [r4, #12]
 80040d2:	d106      	bne.n	80040e2 <__sflush_r+0x66>
 80040d4:	6829      	ldr	r1, [r5, #0]
 80040d6:	291d      	cmp	r1, #29
 80040d8:	d82c      	bhi.n	8004134 <__sflush_r+0xb8>
 80040da:	4a2a      	ldr	r2, [pc, #168]	; (8004184 <__sflush_r+0x108>)
 80040dc:	40ca      	lsrs	r2, r1
 80040de:	07d6      	lsls	r6, r2, #31
 80040e0:	d528      	bpl.n	8004134 <__sflush_r+0xb8>
 80040e2:	2200      	movs	r2, #0
 80040e4:	6062      	str	r2, [r4, #4]
 80040e6:	04d9      	lsls	r1, r3, #19
 80040e8:	6922      	ldr	r2, [r4, #16]
 80040ea:	6022      	str	r2, [r4, #0]
 80040ec:	d504      	bpl.n	80040f8 <__sflush_r+0x7c>
 80040ee:	1c42      	adds	r2, r0, #1
 80040f0:	d101      	bne.n	80040f6 <__sflush_r+0x7a>
 80040f2:	682b      	ldr	r3, [r5, #0]
 80040f4:	b903      	cbnz	r3, 80040f8 <__sflush_r+0x7c>
 80040f6:	6560      	str	r0, [r4, #84]	; 0x54
 80040f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80040fa:	602f      	str	r7, [r5, #0]
 80040fc:	2900      	cmp	r1, #0
 80040fe:	d0ca      	beq.n	8004096 <__sflush_r+0x1a>
 8004100:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004104:	4299      	cmp	r1, r3
 8004106:	d002      	beq.n	800410e <__sflush_r+0x92>
 8004108:	4628      	mov	r0, r5
 800410a:	f7ff fa89 	bl	8003620 <_free_r>
 800410e:	2000      	movs	r0, #0
 8004110:	6360      	str	r0, [r4, #52]	; 0x34
 8004112:	e7c1      	b.n	8004098 <__sflush_r+0x1c>
 8004114:	6a21      	ldr	r1, [r4, #32]
 8004116:	2301      	movs	r3, #1
 8004118:	4628      	mov	r0, r5
 800411a:	47b0      	blx	r6
 800411c:	1c41      	adds	r1, r0, #1
 800411e:	d1c7      	bne.n	80040b0 <__sflush_r+0x34>
 8004120:	682b      	ldr	r3, [r5, #0]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d0c4      	beq.n	80040b0 <__sflush_r+0x34>
 8004126:	2b1d      	cmp	r3, #29
 8004128:	d001      	beq.n	800412e <__sflush_r+0xb2>
 800412a:	2b16      	cmp	r3, #22
 800412c:	d101      	bne.n	8004132 <__sflush_r+0xb6>
 800412e:	602f      	str	r7, [r5, #0]
 8004130:	e7b1      	b.n	8004096 <__sflush_r+0x1a>
 8004132:	89a3      	ldrh	r3, [r4, #12]
 8004134:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004138:	81a3      	strh	r3, [r4, #12]
 800413a:	e7ad      	b.n	8004098 <__sflush_r+0x1c>
 800413c:	690f      	ldr	r7, [r1, #16]
 800413e:	2f00      	cmp	r7, #0
 8004140:	d0a9      	beq.n	8004096 <__sflush_r+0x1a>
 8004142:	0793      	lsls	r3, r2, #30
 8004144:	680e      	ldr	r6, [r1, #0]
 8004146:	bf08      	it	eq
 8004148:	694b      	ldreq	r3, [r1, #20]
 800414a:	600f      	str	r7, [r1, #0]
 800414c:	bf18      	it	ne
 800414e:	2300      	movne	r3, #0
 8004150:	eba6 0807 	sub.w	r8, r6, r7
 8004154:	608b      	str	r3, [r1, #8]
 8004156:	f1b8 0f00 	cmp.w	r8, #0
 800415a:	dd9c      	ble.n	8004096 <__sflush_r+0x1a>
 800415c:	6a21      	ldr	r1, [r4, #32]
 800415e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004160:	4643      	mov	r3, r8
 8004162:	463a      	mov	r2, r7
 8004164:	4628      	mov	r0, r5
 8004166:	47b0      	blx	r6
 8004168:	2800      	cmp	r0, #0
 800416a:	dc06      	bgt.n	800417a <__sflush_r+0xfe>
 800416c:	89a3      	ldrh	r3, [r4, #12]
 800416e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004172:	81a3      	strh	r3, [r4, #12]
 8004174:	f04f 30ff 	mov.w	r0, #4294967295
 8004178:	e78e      	b.n	8004098 <__sflush_r+0x1c>
 800417a:	4407      	add	r7, r0
 800417c:	eba8 0800 	sub.w	r8, r8, r0
 8004180:	e7e9      	b.n	8004156 <__sflush_r+0xda>
 8004182:	bf00      	nop
 8004184:	20400001 	.word	0x20400001

08004188 <_fflush_r>:
 8004188:	b538      	push	{r3, r4, r5, lr}
 800418a:	690b      	ldr	r3, [r1, #16]
 800418c:	4605      	mov	r5, r0
 800418e:	460c      	mov	r4, r1
 8004190:	b913      	cbnz	r3, 8004198 <_fflush_r+0x10>
 8004192:	2500      	movs	r5, #0
 8004194:	4628      	mov	r0, r5
 8004196:	bd38      	pop	{r3, r4, r5, pc}
 8004198:	b118      	cbz	r0, 80041a2 <_fflush_r+0x1a>
 800419a:	6983      	ldr	r3, [r0, #24]
 800419c:	b90b      	cbnz	r3, 80041a2 <_fflush_r+0x1a>
 800419e:	f000 f887 	bl	80042b0 <__sinit>
 80041a2:	4b14      	ldr	r3, [pc, #80]	; (80041f4 <_fflush_r+0x6c>)
 80041a4:	429c      	cmp	r4, r3
 80041a6:	d11b      	bne.n	80041e0 <_fflush_r+0x58>
 80041a8:	686c      	ldr	r4, [r5, #4]
 80041aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d0ef      	beq.n	8004192 <_fflush_r+0xa>
 80041b2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80041b4:	07d0      	lsls	r0, r2, #31
 80041b6:	d404      	bmi.n	80041c2 <_fflush_r+0x3a>
 80041b8:	0599      	lsls	r1, r3, #22
 80041ba:	d402      	bmi.n	80041c2 <_fflush_r+0x3a>
 80041bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80041be:	f000 f915 	bl	80043ec <__retarget_lock_acquire_recursive>
 80041c2:	4628      	mov	r0, r5
 80041c4:	4621      	mov	r1, r4
 80041c6:	f7ff ff59 	bl	800407c <__sflush_r>
 80041ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80041cc:	07da      	lsls	r2, r3, #31
 80041ce:	4605      	mov	r5, r0
 80041d0:	d4e0      	bmi.n	8004194 <_fflush_r+0xc>
 80041d2:	89a3      	ldrh	r3, [r4, #12]
 80041d4:	059b      	lsls	r3, r3, #22
 80041d6:	d4dd      	bmi.n	8004194 <_fflush_r+0xc>
 80041d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80041da:	f000 f909 	bl	80043f0 <__retarget_lock_release_recursive>
 80041de:	e7d9      	b.n	8004194 <_fflush_r+0xc>
 80041e0:	4b05      	ldr	r3, [pc, #20]	; (80041f8 <_fflush_r+0x70>)
 80041e2:	429c      	cmp	r4, r3
 80041e4:	d101      	bne.n	80041ea <_fflush_r+0x62>
 80041e6:	68ac      	ldr	r4, [r5, #8]
 80041e8:	e7df      	b.n	80041aa <_fflush_r+0x22>
 80041ea:	4b04      	ldr	r3, [pc, #16]	; (80041fc <_fflush_r+0x74>)
 80041ec:	429c      	cmp	r4, r3
 80041ee:	bf08      	it	eq
 80041f0:	68ec      	ldreq	r4, [r5, #12]
 80041f2:	e7da      	b.n	80041aa <_fflush_r+0x22>
 80041f4:	08004e78 	.word	0x08004e78
 80041f8:	08004e98 	.word	0x08004e98
 80041fc:	08004e58 	.word	0x08004e58

08004200 <std>:
 8004200:	2300      	movs	r3, #0
 8004202:	b510      	push	{r4, lr}
 8004204:	4604      	mov	r4, r0
 8004206:	e9c0 3300 	strd	r3, r3, [r0]
 800420a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800420e:	6083      	str	r3, [r0, #8]
 8004210:	8181      	strh	r1, [r0, #12]
 8004212:	6643      	str	r3, [r0, #100]	; 0x64
 8004214:	81c2      	strh	r2, [r0, #14]
 8004216:	6183      	str	r3, [r0, #24]
 8004218:	4619      	mov	r1, r3
 800421a:	2208      	movs	r2, #8
 800421c:	305c      	adds	r0, #92	; 0x5c
 800421e:	f7ff f9f7 	bl	8003610 <memset>
 8004222:	4b05      	ldr	r3, [pc, #20]	; (8004238 <std+0x38>)
 8004224:	6263      	str	r3, [r4, #36]	; 0x24
 8004226:	4b05      	ldr	r3, [pc, #20]	; (800423c <std+0x3c>)
 8004228:	62a3      	str	r3, [r4, #40]	; 0x28
 800422a:	4b05      	ldr	r3, [pc, #20]	; (8004240 <std+0x40>)
 800422c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800422e:	4b05      	ldr	r3, [pc, #20]	; (8004244 <std+0x44>)
 8004230:	6224      	str	r4, [r4, #32]
 8004232:	6323      	str	r3, [r4, #48]	; 0x30
 8004234:	bd10      	pop	{r4, pc}
 8004236:	bf00      	nop
 8004238:	080047d9 	.word	0x080047d9
 800423c:	080047fb 	.word	0x080047fb
 8004240:	08004833 	.word	0x08004833
 8004244:	08004857 	.word	0x08004857

08004248 <_cleanup_r>:
 8004248:	4901      	ldr	r1, [pc, #4]	; (8004250 <_cleanup_r+0x8>)
 800424a:	f000 b8af 	b.w	80043ac <_fwalk_reent>
 800424e:	bf00      	nop
 8004250:	08004189 	.word	0x08004189

08004254 <__sfmoreglue>:
 8004254:	b570      	push	{r4, r5, r6, lr}
 8004256:	1e4a      	subs	r2, r1, #1
 8004258:	2568      	movs	r5, #104	; 0x68
 800425a:	4355      	muls	r5, r2
 800425c:	460e      	mov	r6, r1
 800425e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004262:	f7ff fa2d 	bl	80036c0 <_malloc_r>
 8004266:	4604      	mov	r4, r0
 8004268:	b140      	cbz	r0, 800427c <__sfmoreglue+0x28>
 800426a:	2100      	movs	r1, #0
 800426c:	e9c0 1600 	strd	r1, r6, [r0]
 8004270:	300c      	adds	r0, #12
 8004272:	60a0      	str	r0, [r4, #8]
 8004274:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004278:	f7ff f9ca 	bl	8003610 <memset>
 800427c:	4620      	mov	r0, r4
 800427e:	bd70      	pop	{r4, r5, r6, pc}

08004280 <__sfp_lock_acquire>:
 8004280:	4801      	ldr	r0, [pc, #4]	; (8004288 <__sfp_lock_acquire+0x8>)
 8004282:	f000 b8b3 	b.w	80043ec <__retarget_lock_acquire_recursive>
 8004286:	bf00      	nop
 8004288:	200003ec 	.word	0x200003ec

0800428c <__sfp_lock_release>:
 800428c:	4801      	ldr	r0, [pc, #4]	; (8004294 <__sfp_lock_release+0x8>)
 800428e:	f000 b8af 	b.w	80043f0 <__retarget_lock_release_recursive>
 8004292:	bf00      	nop
 8004294:	200003ec 	.word	0x200003ec

08004298 <__sinit_lock_acquire>:
 8004298:	4801      	ldr	r0, [pc, #4]	; (80042a0 <__sinit_lock_acquire+0x8>)
 800429a:	f000 b8a7 	b.w	80043ec <__retarget_lock_acquire_recursive>
 800429e:	bf00      	nop
 80042a0:	200003e7 	.word	0x200003e7

080042a4 <__sinit_lock_release>:
 80042a4:	4801      	ldr	r0, [pc, #4]	; (80042ac <__sinit_lock_release+0x8>)
 80042a6:	f000 b8a3 	b.w	80043f0 <__retarget_lock_release_recursive>
 80042aa:	bf00      	nop
 80042ac:	200003e7 	.word	0x200003e7

080042b0 <__sinit>:
 80042b0:	b510      	push	{r4, lr}
 80042b2:	4604      	mov	r4, r0
 80042b4:	f7ff fff0 	bl	8004298 <__sinit_lock_acquire>
 80042b8:	69a3      	ldr	r3, [r4, #24]
 80042ba:	b11b      	cbz	r3, 80042c4 <__sinit+0x14>
 80042bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80042c0:	f7ff bff0 	b.w	80042a4 <__sinit_lock_release>
 80042c4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80042c8:	6523      	str	r3, [r4, #80]	; 0x50
 80042ca:	4b13      	ldr	r3, [pc, #76]	; (8004318 <__sinit+0x68>)
 80042cc:	4a13      	ldr	r2, [pc, #76]	; (800431c <__sinit+0x6c>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	62a2      	str	r2, [r4, #40]	; 0x28
 80042d2:	42a3      	cmp	r3, r4
 80042d4:	bf04      	itt	eq
 80042d6:	2301      	moveq	r3, #1
 80042d8:	61a3      	streq	r3, [r4, #24]
 80042da:	4620      	mov	r0, r4
 80042dc:	f000 f820 	bl	8004320 <__sfp>
 80042e0:	6060      	str	r0, [r4, #4]
 80042e2:	4620      	mov	r0, r4
 80042e4:	f000 f81c 	bl	8004320 <__sfp>
 80042e8:	60a0      	str	r0, [r4, #8]
 80042ea:	4620      	mov	r0, r4
 80042ec:	f000 f818 	bl	8004320 <__sfp>
 80042f0:	2200      	movs	r2, #0
 80042f2:	60e0      	str	r0, [r4, #12]
 80042f4:	2104      	movs	r1, #4
 80042f6:	6860      	ldr	r0, [r4, #4]
 80042f8:	f7ff ff82 	bl	8004200 <std>
 80042fc:	68a0      	ldr	r0, [r4, #8]
 80042fe:	2201      	movs	r2, #1
 8004300:	2109      	movs	r1, #9
 8004302:	f7ff ff7d 	bl	8004200 <std>
 8004306:	68e0      	ldr	r0, [r4, #12]
 8004308:	2202      	movs	r2, #2
 800430a:	2112      	movs	r1, #18
 800430c:	f7ff ff78 	bl	8004200 <std>
 8004310:	2301      	movs	r3, #1
 8004312:	61a3      	str	r3, [r4, #24]
 8004314:	e7d2      	b.n	80042bc <__sinit+0xc>
 8004316:	bf00      	nop
 8004318:	08004e20 	.word	0x08004e20
 800431c:	08004249 	.word	0x08004249

08004320 <__sfp>:
 8004320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004322:	4607      	mov	r7, r0
 8004324:	f7ff ffac 	bl	8004280 <__sfp_lock_acquire>
 8004328:	4b1e      	ldr	r3, [pc, #120]	; (80043a4 <__sfp+0x84>)
 800432a:	681e      	ldr	r6, [r3, #0]
 800432c:	69b3      	ldr	r3, [r6, #24]
 800432e:	b913      	cbnz	r3, 8004336 <__sfp+0x16>
 8004330:	4630      	mov	r0, r6
 8004332:	f7ff ffbd 	bl	80042b0 <__sinit>
 8004336:	3648      	adds	r6, #72	; 0x48
 8004338:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800433c:	3b01      	subs	r3, #1
 800433e:	d503      	bpl.n	8004348 <__sfp+0x28>
 8004340:	6833      	ldr	r3, [r6, #0]
 8004342:	b30b      	cbz	r3, 8004388 <__sfp+0x68>
 8004344:	6836      	ldr	r6, [r6, #0]
 8004346:	e7f7      	b.n	8004338 <__sfp+0x18>
 8004348:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800434c:	b9d5      	cbnz	r5, 8004384 <__sfp+0x64>
 800434e:	4b16      	ldr	r3, [pc, #88]	; (80043a8 <__sfp+0x88>)
 8004350:	60e3      	str	r3, [r4, #12]
 8004352:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004356:	6665      	str	r5, [r4, #100]	; 0x64
 8004358:	f000 f847 	bl	80043ea <__retarget_lock_init_recursive>
 800435c:	f7ff ff96 	bl	800428c <__sfp_lock_release>
 8004360:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004364:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004368:	6025      	str	r5, [r4, #0]
 800436a:	61a5      	str	r5, [r4, #24]
 800436c:	2208      	movs	r2, #8
 800436e:	4629      	mov	r1, r5
 8004370:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004374:	f7ff f94c 	bl	8003610 <memset>
 8004378:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800437c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004380:	4620      	mov	r0, r4
 8004382:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004384:	3468      	adds	r4, #104	; 0x68
 8004386:	e7d9      	b.n	800433c <__sfp+0x1c>
 8004388:	2104      	movs	r1, #4
 800438a:	4638      	mov	r0, r7
 800438c:	f7ff ff62 	bl	8004254 <__sfmoreglue>
 8004390:	4604      	mov	r4, r0
 8004392:	6030      	str	r0, [r6, #0]
 8004394:	2800      	cmp	r0, #0
 8004396:	d1d5      	bne.n	8004344 <__sfp+0x24>
 8004398:	f7ff ff78 	bl	800428c <__sfp_lock_release>
 800439c:	230c      	movs	r3, #12
 800439e:	603b      	str	r3, [r7, #0]
 80043a0:	e7ee      	b.n	8004380 <__sfp+0x60>
 80043a2:	bf00      	nop
 80043a4:	08004e20 	.word	0x08004e20
 80043a8:	ffff0001 	.word	0xffff0001

080043ac <_fwalk_reent>:
 80043ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80043b0:	4606      	mov	r6, r0
 80043b2:	4688      	mov	r8, r1
 80043b4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80043b8:	2700      	movs	r7, #0
 80043ba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80043be:	f1b9 0901 	subs.w	r9, r9, #1
 80043c2:	d505      	bpl.n	80043d0 <_fwalk_reent+0x24>
 80043c4:	6824      	ldr	r4, [r4, #0]
 80043c6:	2c00      	cmp	r4, #0
 80043c8:	d1f7      	bne.n	80043ba <_fwalk_reent+0xe>
 80043ca:	4638      	mov	r0, r7
 80043cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80043d0:	89ab      	ldrh	r3, [r5, #12]
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d907      	bls.n	80043e6 <_fwalk_reent+0x3a>
 80043d6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80043da:	3301      	adds	r3, #1
 80043dc:	d003      	beq.n	80043e6 <_fwalk_reent+0x3a>
 80043de:	4629      	mov	r1, r5
 80043e0:	4630      	mov	r0, r6
 80043e2:	47c0      	blx	r8
 80043e4:	4307      	orrs	r7, r0
 80043e6:	3568      	adds	r5, #104	; 0x68
 80043e8:	e7e9      	b.n	80043be <_fwalk_reent+0x12>

080043ea <__retarget_lock_init_recursive>:
 80043ea:	4770      	bx	lr

080043ec <__retarget_lock_acquire_recursive>:
 80043ec:	4770      	bx	lr

080043ee <__retarget_lock_release>:
 80043ee:	4770      	bx	lr

080043f0 <__retarget_lock_release_recursive>:
 80043f0:	4770      	bx	lr

080043f2 <__swhatbuf_r>:
 80043f2:	b570      	push	{r4, r5, r6, lr}
 80043f4:	460e      	mov	r6, r1
 80043f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043fa:	2900      	cmp	r1, #0
 80043fc:	b096      	sub	sp, #88	; 0x58
 80043fe:	4614      	mov	r4, r2
 8004400:	461d      	mov	r5, r3
 8004402:	da07      	bge.n	8004414 <__swhatbuf_r+0x22>
 8004404:	2300      	movs	r3, #0
 8004406:	602b      	str	r3, [r5, #0]
 8004408:	89b3      	ldrh	r3, [r6, #12]
 800440a:	061a      	lsls	r2, r3, #24
 800440c:	d410      	bmi.n	8004430 <__swhatbuf_r+0x3e>
 800440e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004412:	e00e      	b.n	8004432 <__swhatbuf_r+0x40>
 8004414:	466a      	mov	r2, sp
 8004416:	f000 fa45 	bl	80048a4 <_fstat_r>
 800441a:	2800      	cmp	r0, #0
 800441c:	dbf2      	blt.n	8004404 <__swhatbuf_r+0x12>
 800441e:	9a01      	ldr	r2, [sp, #4]
 8004420:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004424:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004428:	425a      	negs	r2, r3
 800442a:	415a      	adcs	r2, r3
 800442c:	602a      	str	r2, [r5, #0]
 800442e:	e7ee      	b.n	800440e <__swhatbuf_r+0x1c>
 8004430:	2340      	movs	r3, #64	; 0x40
 8004432:	2000      	movs	r0, #0
 8004434:	6023      	str	r3, [r4, #0]
 8004436:	b016      	add	sp, #88	; 0x58
 8004438:	bd70      	pop	{r4, r5, r6, pc}
	...

0800443c <__smakebuf_r>:
 800443c:	898b      	ldrh	r3, [r1, #12]
 800443e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004440:	079d      	lsls	r5, r3, #30
 8004442:	4606      	mov	r6, r0
 8004444:	460c      	mov	r4, r1
 8004446:	d507      	bpl.n	8004458 <__smakebuf_r+0x1c>
 8004448:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800444c:	6023      	str	r3, [r4, #0]
 800444e:	6123      	str	r3, [r4, #16]
 8004450:	2301      	movs	r3, #1
 8004452:	6163      	str	r3, [r4, #20]
 8004454:	b002      	add	sp, #8
 8004456:	bd70      	pop	{r4, r5, r6, pc}
 8004458:	ab01      	add	r3, sp, #4
 800445a:	466a      	mov	r2, sp
 800445c:	f7ff ffc9 	bl	80043f2 <__swhatbuf_r>
 8004460:	9900      	ldr	r1, [sp, #0]
 8004462:	4605      	mov	r5, r0
 8004464:	4630      	mov	r0, r6
 8004466:	f7ff f92b 	bl	80036c0 <_malloc_r>
 800446a:	b948      	cbnz	r0, 8004480 <__smakebuf_r+0x44>
 800446c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004470:	059a      	lsls	r2, r3, #22
 8004472:	d4ef      	bmi.n	8004454 <__smakebuf_r+0x18>
 8004474:	f023 0303 	bic.w	r3, r3, #3
 8004478:	f043 0302 	orr.w	r3, r3, #2
 800447c:	81a3      	strh	r3, [r4, #12]
 800447e:	e7e3      	b.n	8004448 <__smakebuf_r+0xc>
 8004480:	4b0d      	ldr	r3, [pc, #52]	; (80044b8 <__smakebuf_r+0x7c>)
 8004482:	62b3      	str	r3, [r6, #40]	; 0x28
 8004484:	89a3      	ldrh	r3, [r4, #12]
 8004486:	6020      	str	r0, [r4, #0]
 8004488:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800448c:	81a3      	strh	r3, [r4, #12]
 800448e:	9b00      	ldr	r3, [sp, #0]
 8004490:	6163      	str	r3, [r4, #20]
 8004492:	9b01      	ldr	r3, [sp, #4]
 8004494:	6120      	str	r0, [r4, #16]
 8004496:	b15b      	cbz	r3, 80044b0 <__smakebuf_r+0x74>
 8004498:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800449c:	4630      	mov	r0, r6
 800449e:	f000 fa13 	bl	80048c8 <_isatty_r>
 80044a2:	b128      	cbz	r0, 80044b0 <__smakebuf_r+0x74>
 80044a4:	89a3      	ldrh	r3, [r4, #12]
 80044a6:	f023 0303 	bic.w	r3, r3, #3
 80044aa:	f043 0301 	orr.w	r3, r3, #1
 80044ae:	81a3      	strh	r3, [r4, #12]
 80044b0:	89a0      	ldrh	r0, [r4, #12]
 80044b2:	4305      	orrs	r5, r0
 80044b4:	81a5      	strh	r5, [r4, #12]
 80044b6:	e7cd      	b.n	8004454 <__smakebuf_r+0x18>
 80044b8:	08004249 	.word	0x08004249

080044bc <__malloc_lock>:
 80044bc:	4801      	ldr	r0, [pc, #4]	; (80044c4 <__malloc_lock+0x8>)
 80044be:	f7ff bf95 	b.w	80043ec <__retarget_lock_acquire_recursive>
 80044c2:	bf00      	nop
 80044c4:	200003e8 	.word	0x200003e8

080044c8 <__malloc_unlock>:
 80044c8:	4801      	ldr	r0, [pc, #4]	; (80044d0 <__malloc_unlock+0x8>)
 80044ca:	f7ff bf91 	b.w	80043f0 <__retarget_lock_release_recursive>
 80044ce:	bf00      	nop
 80044d0:	200003e8 	.word	0x200003e8

080044d4 <_realloc_r>:
 80044d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044d6:	4607      	mov	r7, r0
 80044d8:	4614      	mov	r4, r2
 80044da:	460e      	mov	r6, r1
 80044dc:	b921      	cbnz	r1, 80044e8 <_realloc_r+0x14>
 80044de:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80044e2:	4611      	mov	r1, r2
 80044e4:	f7ff b8ec 	b.w	80036c0 <_malloc_r>
 80044e8:	b922      	cbnz	r2, 80044f4 <_realloc_r+0x20>
 80044ea:	f7ff f899 	bl	8003620 <_free_r>
 80044ee:	4625      	mov	r5, r4
 80044f0:	4628      	mov	r0, r5
 80044f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044f4:	f000 fa0a 	bl	800490c <_malloc_usable_size_r>
 80044f8:	42a0      	cmp	r0, r4
 80044fa:	d20f      	bcs.n	800451c <_realloc_r+0x48>
 80044fc:	4621      	mov	r1, r4
 80044fe:	4638      	mov	r0, r7
 8004500:	f7ff f8de 	bl	80036c0 <_malloc_r>
 8004504:	4605      	mov	r5, r0
 8004506:	2800      	cmp	r0, #0
 8004508:	d0f2      	beq.n	80044f0 <_realloc_r+0x1c>
 800450a:	4631      	mov	r1, r6
 800450c:	4622      	mov	r2, r4
 800450e:	f7ff f857 	bl	80035c0 <memcpy>
 8004512:	4631      	mov	r1, r6
 8004514:	4638      	mov	r0, r7
 8004516:	f7ff f883 	bl	8003620 <_free_r>
 800451a:	e7e9      	b.n	80044f0 <_realloc_r+0x1c>
 800451c:	4635      	mov	r5, r6
 800451e:	e7e7      	b.n	80044f0 <_realloc_r+0x1c>

08004520 <__ssputs_r>:
 8004520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004524:	688e      	ldr	r6, [r1, #8]
 8004526:	429e      	cmp	r6, r3
 8004528:	4682      	mov	sl, r0
 800452a:	460c      	mov	r4, r1
 800452c:	4690      	mov	r8, r2
 800452e:	461f      	mov	r7, r3
 8004530:	d838      	bhi.n	80045a4 <__ssputs_r+0x84>
 8004532:	898a      	ldrh	r2, [r1, #12]
 8004534:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004538:	d032      	beq.n	80045a0 <__ssputs_r+0x80>
 800453a:	6825      	ldr	r5, [r4, #0]
 800453c:	6909      	ldr	r1, [r1, #16]
 800453e:	eba5 0901 	sub.w	r9, r5, r1
 8004542:	6965      	ldr	r5, [r4, #20]
 8004544:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004548:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800454c:	3301      	adds	r3, #1
 800454e:	444b      	add	r3, r9
 8004550:	106d      	asrs	r5, r5, #1
 8004552:	429d      	cmp	r5, r3
 8004554:	bf38      	it	cc
 8004556:	461d      	movcc	r5, r3
 8004558:	0553      	lsls	r3, r2, #21
 800455a:	d531      	bpl.n	80045c0 <__ssputs_r+0xa0>
 800455c:	4629      	mov	r1, r5
 800455e:	f7ff f8af 	bl	80036c0 <_malloc_r>
 8004562:	4606      	mov	r6, r0
 8004564:	b950      	cbnz	r0, 800457c <__ssputs_r+0x5c>
 8004566:	230c      	movs	r3, #12
 8004568:	f8ca 3000 	str.w	r3, [sl]
 800456c:	89a3      	ldrh	r3, [r4, #12]
 800456e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004572:	81a3      	strh	r3, [r4, #12]
 8004574:	f04f 30ff 	mov.w	r0, #4294967295
 8004578:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800457c:	6921      	ldr	r1, [r4, #16]
 800457e:	464a      	mov	r2, r9
 8004580:	f7ff f81e 	bl	80035c0 <memcpy>
 8004584:	89a3      	ldrh	r3, [r4, #12]
 8004586:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800458a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800458e:	81a3      	strh	r3, [r4, #12]
 8004590:	6126      	str	r6, [r4, #16]
 8004592:	6165      	str	r5, [r4, #20]
 8004594:	444e      	add	r6, r9
 8004596:	eba5 0509 	sub.w	r5, r5, r9
 800459a:	6026      	str	r6, [r4, #0]
 800459c:	60a5      	str	r5, [r4, #8]
 800459e:	463e      	mov	r6, r7
 80045a0:	42be      	cmp	r6, r7
 80045a2:	d900      	bls.n	80045a6 <__ssputs_r+0x86>
 80045a4:	463e      	mov	r6, r7
 80045a6:	4632      	mov	r2, r6
 80045a8:	6820      	ldr	r0, [r4, #0]
 80045aa:	4641      	mov	r1, r8
 80045ac:	f7ff f816 	bl	80035dc <memmove>
 80045b0:	68a3      	ldr	r3, [r4, #8]
 80045b2:	6822      	ldr	r2, [r4, #0]
 80045b4:	1b9b      	subs	r3, r3, r6
 80045b6:	4432      	add	r2, r6
 80045b8:	60a3      	str	r3, [r4, #8]
 80045ba:	6022      	str	r2, [r4, #0]
 80045bc:	2000      	movs	r0, #0
 80045be:	e7db      	b.n	8004578 <__ssputs_r+0x58>
 80045c0:	462a      	mov	r2, r5
 80045c2:	f7ff ff87 	bl	80044d4 <_realloc_r>
 80045c6:	4606      	mov	r6, r0
 80045c8:	2800      	cmp	r0, #0
 80045ca:	d1e1      	bne.n	8004590 <__ssputs_r+0x70>
 80045cc:	6921      	ldr	r1, [r4, #16]
 80045ce:	4650      	mov	r0, sl
 80045d0:	f7ff f826 	bl	8003620 <_free_r>
 80045d4:	e7c7      	b.n	8004566 <__ssputs_r+0x46>
	...

080045d8 <_svfiprintf_r>:
 80045d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045dc:	4698      	mov	r8, r3
 80045de:	898b      	ldrh	r3, [r1, #12]
 80045e0:	061b      	lsls	r3, r3, #24
 80045e2:	b09d      	sub	sp, #116	; 0x74
 80045e4:	4607      	mov	r7, r0
 80045e6:	460d      	mov	r5, r1
 80045e8:	4614      	mov	r4, r2
 80045ea:	d50e      	bpl.n	800460a <_svfiprintf_r+0x32>
 80045ec:	690b      	ldr	r3, [r1, #16]
 80045ee:	b963      	cbnz	r3, 800460a <_svfiprintf_r+0x32>
 80045f0:	2140      	movs	r1, #64	; 0x40
 80045f2:	f7ff f865 	bl	80036c0 <_malloc_r>
 80045f6:	6028      	str	r0, [r5, #0]
 80045f8:	6128      	str	r0, [r5, #16]
 80045fa:	b920      	cbnz	r0, 8004606 <_svfiprintf_r+0x2e>
 80045fc:	230c      	movs	r3, #12
 80045fe:	603b      	str	r3, [r7, #0]
 8004600:	f04f 30ff 	mov.w	r0, #4294967295
 8004604:	e0d1      	b.n	80047aa <_svfiprintf_r+0x1d2>
 8004606:	2340      	movs	r3, #64	; 0x40
 8004608:	616b      	str	r3, [r5, #20]
 800460a:	2300      	movs	r3, #0
 800460c:	9309      	str	r3, [sp, #36]	; 0x24
 800460e:	2320      	movs	r3, #32
 8004610:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004614:	f8cd 800c 	str.w	r8, [sp, #12]
 8004618:	2330      	movs	r3, #48	; 0x30
 800461a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80047c4 <_svfiprintf_r+0x1ec>
 800461e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004622:	f04f 0901 	mov.w	r9, #1
 8004626:	4623      	mov	r3, r4
 8004628:	469a      	mov	sl, r3
 800462a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800462e:	b10a      	cbz	r2, 8004634 <_svfiprintf_r+0x5c>
 8004630:	2a25      	cmp	r2, #37	; 0x25
 8004632:	d1f9      	bne.n	8004628 <_svfiprintf_r+0x50>
 8004634:	ebba 0b04 	subs.w	fp, sl, r4
 8004638:	d00b      	beq.n	8004652 <_svfiprintf_r+0x7a>
 800463a:	465b      	mov	r3, fp
 800463c:	4622      	mov	r2, r4
 800463e:	4629      	mov	r1, r5
 8004640:	4638      	mov	r0, r7
 8004642:	f7ff ff6d 	bl	8004520 <__ssputs_r>
 8004646:	3001      	adds	r0, #1
 8004648:	f000 80aa 	beq.w	80047a0 <_svfiprintf_r+0x1c8>
 800464c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800464e:	445a      	add	r2, fp
 8004650:	9209      	str	r2, [sp, #36]	; 0x24
 8004652:	f89a 3000 	ldrb.w	r3, [sl]
 8004656:	2b00      	cmp	r3, #0
 8004658:	f000 80a2 	beq.w	80047a0 <_svfiprintf_r+0x1c8>
 800465c:	2300      	movs	r3, #0
 800465e:	f04f 32ff 	mov.w	r2, #4294967295
 8004662:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004666:	f10a 0a01 	add.w	sl, sl, #1
 800466a:	9304      	str	r3, [sp, #16]
 800466c:	9307      	str	r3, [sp, #28]
 800466e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004672:	931a      	str	r3, [sp, #104]	; 0x68
 8004674:	4654      	mov	r4, sl
 8004676:	2205      	movs	r2, #5
 8004678:	f814 1b01 	ldrb.w	r1, [r4], #1
 800467c:	4851      	ldr	r0, [pc, #324]	; (80047c4 <_svfiprintf_r+0x1ec>)
 800467e:	f7fb fdc7 	bl	8000210 <memchr>
 8004682:	9a04      	ldr	r2, [sp, #16]
 8004684:	b9d8      	cbnz	r0, 80046be <_svfiprintf_r+0xe6>
 8004686:	06d0      	lsls	r0, r2, #27
 8004688:	bf44      	itt	mi
 800468a:	2320      	movmi	r3, #32
 800468c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004690:	0711      	lsls	r1, r2, #28
 8004692:	bf44      	itt	mi
 8004694:	232b      	movmi	r3, #43	; 0x2b
 8004696:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800469a:	f89a 3000 	ldrb.w	r3, [sl]
 800469e:	2b2a      	cmp	r3, #42	; 0x2a
 80046a0:	d015      	beq.n	80046ce <_svfiprintf_r+0xf6>
 80046a2:	9a07      	ldr	r2, [sp, #28]
 80046a4:	4654      	mov	r4, sl
 80046a6:	2000      	movs	r0, #0
 80046a8:	f04f 0c0a 	mov.w	ip, #10
 80046ac:	4621      	mov	r1, r4
 80046ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80046b2:	3b30      	subs	r3, #48	; 0x30
 80046b4:	2b09      	cmp	r3, #9
 80046b6:	d94e      	bls.n	8004756 <_svfiprintf_r+0x17e>
 80046b8:	b1b0      	cbz	r0, 80046e8 <_svfiprintf_r+0x110>
 80046ba:	9207      	str	r2, [sp, #28]
 80046bc:	e014      	b.n	80046e8 <_svfiprintf_r+0x110>
 80046be:	eba0 0308 	sub.w	r3, r0, r8
 80046c2:	fa09 f303 	lsl.w	r3, r9, r3
 80046c6:	4313      	orrs	r3, r2
 80046c8:	9304      	str	r3, [sp, #16]
 80046ca:	46a2      	mov	sl, r4
 80046cc:	e7d2      	b.n	8004674 <_svfiprintf_r+0x9c>
 80046ce:	9b03      	ldr	r3, [sp, #12]
 80046d0:	1d19      	adds	r1, r3, #4
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	9103      	str	r1, [sp, #12]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	bfbb      	ittet	lt
 80046da:	425b      	neglt	r3, r3
 80046dc:	f042 0202 	orrlt.w	r2, r2, #2
 80046e0:	9307      	strge	r3, [sp, #28]
 80046e2:	9307      	strlt	r3, [sp, #28]
 80046e4:	bfb8      	it	lt
 80046e6:	9204      	strlt	r2, [sp, #16]
 80046e8:	7823      	ldrb	r3, [r4, #0]
 80046ea:	2b2e      	cmp	r3, #46	; 0x2e
 80046ec:	d10c      	bne.n	8004708 <_svfiprintf_r+0x130>
 80046ee:	7863      	ldrb	r3, [r4, #1]
 80046f0:	2b2a      	cmp	r3, #42	; 0x2a
 80046f2:	d135      	bne.n	8004760 <_svfiprintf_r+0x188>
 80046f4:	9b03      	ldr	r3, [sp, #12]
 80046f6:	1d1a      	adds	r2, r3, #4
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	9203      	str	r2, [sp, #12]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	bfb8      	it	lt
 8004700:	f04f 33ff 	movlt.w	r3, #4294967295
 8004704:	3402      	adds	r4, #2
 8004706:	9305      	str	r3, [sp, #20]
 8004708:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80047d4 <_svfiprintf_r+0x1fc>
 800470c:	7821      	ldrb	r1, [r4, #0]
 800470e:	2203      	movs	r2, #3
 8004710:	4650      	mov	r0, sl
 8004712:	f7fb fd7d 	bl	8000210 <memchr>
 8004716:	b140      	cbz	r0, 800472a <_svfiprintf_r+0x152>
 8004718:	2340      	movs	r3, #64	; 0x40
 800471a:	eba0 000a 	sub.w	r0, r0, sl
 800471e:	fa03 f000 	lsl.w	r0, r3, r0
 8004722:	9b04      	ldr	r3, [sp, #16]
 8004724:	4303      	orrs	r3, r0
 8004726:	3401      	adds	r4, #1
 8004728:	9304      	str	r3, [sp, #16]
 800472a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800472e:	4826      	ldr	r0, [pc, #152]	; (80047c8 <_svfiprintf_r+0x1f0>)
 8004730:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004734:	2206      	movs	r2, #6
 8004736:	f7fb fd6b 	bl	8000210 <memchr>
 800473a:	2800      	cmp	r0, #0
 800473c:	d038      	beq.n	80047b0 <_svfiprintf_r+0x1d8>
 800473e:	4b23      	ldr	r3, [pc, #140]	; (80047cc <_svfiprintf_r+0x1f4>)
 8004740:	bb1b      	cbnz	r3, 800478a <_svfiprintf_r+0x1b2>
 8004742:	9b03      	ldr	r3, [sp, #12]
 8004744:	3307      	adds	r3, #7
 8004746:	f023 0307 	bic.w	r3, r3, #7
 800474a:	3308      	adds	r3, #8
 800474c:	9303      	str	r3, [sp, #12]
 800474e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004750:	4433      	add	r3, r6
 8004752:	9309      	str	r3, [sp, #36]	; 0x24
 8004754:	e767      	b.n	8004626 <_svfiprintf_r+0x4e>
 8004756:	fb0c 3202 	mla	r2, ip, r2, r3
 800475a:	460c      	mov	r4, r1
 800475c:	2001      	movs	r0, #1
 800475e:	e7a5      	b.n	80046ac <_svfiprintf_r+0xd4>
 8004760:	2300      	movs	r3, #0
 8004762:	3401      	adds	r4, #1
 8004764:	9305      	str	r3, [sp, #20]
 8004766:	4619      	mov	r1, r3
 8004768:	f04f 0c0a 	mov.w	ip, #10
 800476c:	4620      	mov	r0, r4
 800476e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004772:	3a30      	subs	r2, #48	; 0x30
 8004774:	2a09      	cmp	r2, #9
 8004776:	d903      	bls.n	8004780 <_svfiprintf_r+0x1a8>
 8004778:	2b00      	cmp	r3, #0
 800477a:	d0c5      	beq.n	8004708 <_svfiprintf_r+0x130>
 800477c:	9105      	str	r1, [sp, #20]
 800477e:	e7c3      	b.n	8004708 <_svfiprintf_r+0x130>
 8004780:	fb0c 2101 	mla	r1, ip, r1, r2
 8004784:	4604      	mov	r4, r0
 8004786:	2301      	movs	r3, #1
 8004788:	e7f0      	b.n	800476c <_svfiprintf_r+0x194>
 800478a:	ab03      	add	r3, sp, #12
 800478c:	9300      	str	r3, [sp, #0]
 800478e:	462a      	mov	r2, r5
 8004790:	4b0f      	ldr	r3, [pc, #60]	; (80047d0 <_svfiprintf_r+0x1f8>)
 8004792:	a904      	add	r1, sp, #16
 8004794:	4638      	mov	r0, r7
 8004796:	f3af 8000 	nop.w
 800479a:	1c42      	adds	r2, r0, #1
 800479c:	4606      	mov	r6, r0
 800479e:	d1d6      	bne.n	800474e <_svfiprintf_r+0x176>
 80047a0:	89ab      	ldrh	r3, [r5, #12]
 80047a2:	065b      	lsls	r3, r3, #25
 80047a4:	f53f af2c 	bmi.w	8004600 <_svfiprintf_r+0x28>
 80047a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80047aa:	b01d      	add	sp, #116	; 0x74
 80047ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047b0:	ab03      	add	r3, sp, #12
 80047b2:	9300      	str	r3, [sp, #0]
 80047b4:	462a      	mov	r2, r5
 80047b6:	4b06      	ldr	r3, [pc, #24]	; (80047d0 <_svfiprintf_r+0x1f8>)
 80047b8:	a904      	add	r1, sp, #16
 80047ba:	4638      	mov	r0, r7
 80047bc:	f7ff f9a2 	bl	8003b04 <_printf_i>
 80047c0:	e7eb      	b.n	800479a <_svfiprintf_r+0x1c2>
 80047c2:	bf00      	nop
 80047c4:	08004e24 	.word	0x08004e24
 80047c8:	08004e2e 	.word	0x08004e2e
 80047cc:	00000000 	.word	0x00000000
 80047d0:	08004521 	.word	0x08004521
 80047d4:	08004e2a 	.word	0x08004e2a

080047d8 <__sread>:
 80047d8:	b510      	push	{r4, lr}
 80047da:	460c      	mov	r4, r1
 80047dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047e0:	f000 f89c 	bl	800491c <_read_r>
 80047e4:	2800      	cmp	r0, #0
 80047e6:	bfab      	itete	ge
 80047e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80047ea:	89a3      	ldrhlt	r3, [r4, #12]
 80047ec:	181b      	addge	r3, r3, r0
 80047ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80047f2:	bfac      	ite	ge
 80047f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80047f6:	81a3      	strhlt	r3, [r4, #12]
 80047f8:	bd10      	pop	{r4, pc}

080047fa <__swrite>:
 80047fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047fe:	461f      	mov	r7, r3
 8004800:	898b      	ldrh	r3, [r1, #12]
 8004802:	05db      	lsls	r3, r3, #23
 8004804:	4605      	mov	r5, r0
 8004806:	460c      	mov	r4, r1
 8004808:	4616      	mov	r6, r2
 800480a:	d505      	bpl.n	8004818 <__swrite+0x1e>
 800480c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004810:	2302      	movs	r3, #2
 8004812:	2200      	movs	r2, #0
 8004814:	f000 f868 	bl	80048e8 <_lseek_r>
 8004818:	89a3      	ldrh	r3, [r4, #12]
 800481a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800481e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004822:	81a3      	strh	r3, [r4, #12]
 8004824:	4632      	mov	r2, r6
 8004826:	463b      	mov	r3, r7
 8004828:	4628      	mov	r0, r5
 800482a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800482e:	f000 b817 	b.w	8004860 <_write_r>

08004832 <__sseek>:
 8004832:	b510      	push	{r4, lr}
 8004834:	460c      	mov	r4, r1
 8004836:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800483a:	f000 f855 	bl	80048e8 <_lseek_r>
 800483e:	1c43      	adds	r3, r0, #1
 8004840:	89a3      	ldrh	r3, [r4, #12]
 8004842:	bf15      	itete	ne
 8004844:	6560      	strne	r0, [r4, #84]	; 0x54
 8004846:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800484a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800484e:	81a3      	strheq	r3, [r4, #12]
 8004850:	bf18      	it	ne
 8004852:	81a3      	strhne	r3, [r4, #12]
 8004854:	bd10      	pop	{r4, pc}

08004856 <__sclose>:
 8004856:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800485a:	f000 b813 	b.w	8004884 <_close_r>
	...

08004860 <_write_r>:
 8004860:	b538      	push	{r3, r4, r5, lr}
 8004862:	4d07      	ldr	r5, [pc, #28]	; (8004880 <_write_r+0x20>)
 8004864:	4604      	mov	r4, r0
 8004866:	4608      	mov	r0, r1
 8004868:	4611      	mov	r1, r2
 800486a:	2200      	movs	r2, #0
 800486c:	602a      	str	r2, [r5, #0]
 800486e:	461a      	mov	r2, r3
 8004870:	f000 f8ac 	bl	80049cc <_write>
 8004874:	1c43      	adds	r3, r0, #1
 8004876:	d102      	bne.n	800487e <_write_r+0x1e>
 8004878:	682b      	ldr	r3, [r5, #0]
 800487a:	b103      	cbz	r3, 800487e <_write_r+0x1e>
 800487c:	6023      	str	r3, [r4, #0]
 800487e:	bd38      	pop	{r3, r4, r5, pc}
 8004880:	200003f0 	.word	0x200003f0

08004884 <_close_r>:
 8004884:	b538      	push	{r3, r4, r5, lr}
 8004886:	4d06      	ldr	r5, [pc, #24]	; (80048a0 <_close_r+0x1c>)
 8004888:	2300      	movs	r3, #0
 800488a:	4604      	mov	r4, r0
 800488c:	4608      	mov	r0, r1
 800488e:	602b      	str	r3, [r5, #0]
 8004890:	f000 f856 	bl	8004940 <_close>
 8004894:	1c43      	adds	r3, r0, #1
 8004896:	d102      	bne.n	800489e <_close_r+0x1a>
 8004898:	682b      	ldr	r3, [r5, #0]
 800489a:	b103      	cbz	r3, 800489e <_close_r+0x1a>
 800489c:	6023      	str	r3, [r4, #0]
 800489e:	bd38      	pop	{r3, r4, r5, pc}
 80048a0:	200003f0 	.word	0x200003f0

080048a4 <_fstat_r>:
 80048a4:	b538      	push	{r3, r4, r5, lr}
 80048a6:	4d07      	ldr	r5, [pc, #28]	; (80048c4 <_fstat_r+0x20>)
 80048a8:	2300      	movs	r3, #0
 80048aa:	4604      	mov	r4, r0
 80048ac:	4608      	mov	r0, r1
 80048ae:	4611      	mov	r1, r2
 80048b0:	602b      	str	r3, [r5, #0]
 80048b2:	f000 f84d 	bl	8004950 <_fstat>
 80048b6:	1c43      	adds	r3, r0, #1
 80048b8:	d102      	bne.n	80048c0 <_fstat_r+0x1c>
 80048ba:	682b      	ldr	r3, [r5, #0]
 80048bc:	b103      	cbz	r3, 80048c0 <_fstat_r+0x1c>
 80048be:	6023      	str	r3, [r4, #0]
 80048c0:	bd38      	pop	{r3, r4, r5, pc}
 80048c2:	bf00      	nop
 80048c4:	200003f0 	.word	0x200003f0

080048c8 <_isatty_r>:
 80048c8:	b538      	push	{r3, r4, r5, lr}
 80048ca:	4d06      	ldr	r5, [pc, #24]	; (80048e4 <_isatty_r+0x1c>)
 80048cc:	2300      	movs	r3, #0
 80048ce:	4604      	mov	r4, r0
 80048d0:	4608      	mov	r0, r1
 80048d2:	602b      	str	r3, [r5, #0]
 80048d4:	f000 f84c 	bl	8004970 <_isatty>
 80048d8:	1c43      	adds	r3, r0, #1
 80048da:	d102      	bne.n	80048e2 <_isatty_r+0x1a>
 80048dc:	682b      	ldr	r3, [r5, #0]
 80048de:	b103      	cbz	r3, 80048e2 <_isatty_r+0x1a>
 80048e0:	6023      	str	r3, [r4, #0]
 80048e2:	bd38      	pop	{r3, r4, r5, pc}
 80048e4:	200003f0 	.word	0x200003f0

080048e8 <_lseek_r>:
 80048e8:	b538      	push	{r3, r4, r5, lr}
 80048ea:	4d07      	ldr	r5, [pc, #28]	; (8004908 <_lseek_r+0x20>)
 80048ec:	4604      	mov	r4, r0
 80048ee:	4608      	mov	r0, r1
 80048f0:	4611      	mov	r1, r2
 80048f2:	2200      	movs	r2, #0
 80048f4:	602a      	str	r2, [r5, #0]
 80048f6:	461a      	mov	r2, r3
 80048f8:	f000 f84a 	bl	8004990 <_lseek>
 80048fc:	1c43      	adds	r3, r0, #1
 80048fe:	d102      	bne.n	8004906 <_lseek_r+0x1e>
 8004900:	682b      	ldr	r3, [r5, #0]
 8004902:	b103      	cbz	r3, 8004906 <_lseek_r+0x1e>
 8004904:	6023      	str	r3, [r4, #0]
 8004906:	bd38      	pop	{r3, r4, r5, pc}
 8004908:	200003f0 	.word	0x200003f0

0800490c <_malloc_usable_size_r>:
 800490c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004910:	1f18      	subs	r0, r3, #4
 8004912:	2b00      	cmp	r3, #0
 8004914:	bfbc      	itt	lt
 8004916:	580b      	ldrlt	r3, [r1, r0]
 8004918:	18c0      	addlt	r0, r0, r3
 800491a:	4770      	bx	lr

0800491c <_read_r>:
 800491c:	b538      	push	{r3, r4, r5, lr}
 800491e:	4d07      	ldr	r5, [pc, #28]	; (800493c <_read_r+0x20>)
 8004920:	4604      	mov	r4, r0
 8004922:	4608      	mov	r0, r1
 8004924:	4611      	mov	r1, r2
 8004926:	2200      	movs	r2, #0
 8004928:	602a      	str	r2, [r5, #0]
 800492a:	461a      	mov	r2, r3
 800492c:	f000 f838 	bl	80049a0 <_read>
 8004930:	1c43      	adds	r3, r0, #1
 8004932:	d102      	bne.n	800493a <_read_r+0x1e>
 8004934:	682b      	ldr	r3, [r5, #0]
 8004936:	b103      	cbz	r3, 800493a <_read_r+0x1e>
 8004938:	6023      	str	r3, [r4, #0]
 800493a:	bd38      	pop	{r3, r4, r5, pc}
 800493c:	200003f0 	.word	0x200003f0

08004940 <_close>:
 8004940:	4b02      	ldr	r3, [pc, #8]	; (800494c <_close+0xc>)
 8004942:	2258      	movs	r2, #88	; 0x58
 8004944:	601a      	str	r2, [r3, #0]
 8004946:	f04f 30ff 	mov.w	r0, #4294967295
 800494a:	4770      	bx	lr
 800494c:	200003f0 	.word	0x200003f0

08004950 <_fstat>:
 8004950:	4b02      	ldr	r3, [pc, #8]	; (800495c <_fstat+0xc>)
 8004952:	2258      	movs	r2, #88	; 0x58
 8004954:	601a      	str	r2, [r3, #0]
 8004956:	f04f 30ff 	mov.w	r0, #4294967295
 800495a:	4770      	bx	lr
 800495c:	200003f0 	.word	0x200003f0

08004960 <_getpid>:
 8004960:	4b02      	ldr	r3, [pc, #8]	; (800496c <_getpid+0xc>)
 8004962:	2258      	movs	r2, #88	; 0x58
 8004964:	601a      	str	r2, [r3, #0]
 8004966:	f04f 30ff 	mov.w	r0, #4294967295
 800496a:	4770      	bx	lr
 800496c:	200003f0 	.word	0x200003f0

08004970 <_isatty>:
 8004970:	4b02      	ldr	r3, [pc, #8]	; (800497c <_isatty+0xc>)
 8004972:	2258      	movs	r2, #88	; 0x58
 8004974:	601a      	str	r2, [r3, #0]
 8004976:	2000      	movs	r0, #0
 8004978:	4770      	bx	lr
 800497a:	bf00      	nop
 800497c:	200003f0 	.word	0x200003f0

08004980 <_kill>:
 8004980:	4b02      	ldr	r3, [pc, #8]	; (800498c <_kill+0xc>)
 8004982:	2258      	movs	r2, #88	; 0x58
 8004984:	601a      	str	r2, [r3, #0]
 8004986:	f04f 30ff 	mov.w	r0, #4294967295
 800498a:	4770      	bx	lr
 800498c:	200003f0 	.word	0x200003f0

08004990 <_lseek>:
 8004990:	4b02      	ldr	r3, [pc, #8]	; (800499c <_lseek+0xc>)
 8004992:	2258      	movs	r2, #88	; 0x58
 8004994:	601a      	str	r2, [r3, #0]
 8004996:	f04f 30ff 	mov.w	r0, #4294967295
 800499a:	4770      	bx	lr
 800499c:	200003f0 	.word	0x200003f0

080049a0 <_read>:
 80049a0:	4b02      	ldr	r3, [pc, #8]	; (80049ac <_read+0xc>)
 80049a2:	2258      	movs	r2, #88	; 0x58
 80049a4:	601a      	str	r2, [r3, #0]
 80049a6:	f04f 30ff 	mov.w	r0, #4294967295
 80049aa:	4770      	bx	lr
 80049ac:	200003f0 	.word	0x200003f0

080049b0 <_sbrk>:
 80049b0:	4b04      	ldr	r3, [pc, #16]	; (80049c4 <_sbrk+0x14>)
 80049b2:	6819      	ldr	r1, [r3, #0]
 80049b4:	4602      	mov	r2, r0
 80049b6:	b909      	cbnz	r1, 80049bc <_sbrk+0xc>
 80049b8:	4903      	ldr	r1, [pc, #12]	; (80049c8 <_sbrk+0x18>)
 80049ba:	6019      	str	r1, [r3, #0]
 80049bc:	6818      	ldr	r0, [r3, #0]
 80049be:	4402      	add	r2, r0
 80049c0:	601a      	str	r2, [r3, #0]
 80049c2:	4770      	bx	lr
 80049c4:	2000035c 	.word	0x2000035c
 80049c8:	200003f8 	.word	0x200003f8

080049cc <_write>:
 80049cc:	4b02      	ldr	r3, [pc, #8]	; (80049d8 <_write+0xc>)
 80049ce:	2258      	movs	r2, #88	; 0x58
 80049d0:	601a      	str	r2, [r3, #0]
 80049d2:	f04f 30ff 	mov.w	r0, #4294967295
 80049d6:	4770      	bx	lr
 80049d8:	200003f0 	.word	0x200003f0

080049dc <_exit>:
 80049dc:	e7fe      	b.n	80049dc <_exit>
	...

080049e0 <_init>:
 80049e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049e2:	bf00      	nop
 80049e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049e6:	bc08      	pop	{r3}
 80049e8:	469e      	mov	lr, r3
 80049ea:	4770      	bx	lr

080049ec <_fini>:
 80049ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049ee:	bf00      	nop
 80049f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049f2:	bc08      	pop	{r3}
 80049f4:	469e      	mov	lr, r3
 80049f6:	4770      	bx	lr
