{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 27, "design__inferred_latch__count": 0, "design__instance__count": 3482, "design__instance__area": 24262, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.008264218457043171, "power__switching__total": 0.009974054992198944, "power__leakage__total": 2.7228368892906474e-08, "power__total": 0.01823830045759678, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.036706, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.036706, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.312466, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.157206, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.317974, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.157206, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 14, "design__max_fanout_violation__count": 10, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.061596, "clock__skew__worst_setup": 0.025762, "timing__hold__ws": 0.072933, "timing__setup__ws": -7.086585, "timing__hold__tns": 0.0, "timing__setup__tns": -255.965546, "timing__hold__wns": 0.0, "timing__setup__wns": -7.086585, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.110017, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 195, "timing__setup_r2r__ws": -7.086585, "timing__setup_r2r_vio__count": 195, "design__die__bbox": "0.0 0.0 227.13 237.85", "design__core__bbox": "5.52 10.88 221.26 225.76", "design__io": 262, "design__die__area": 54022.9, "design__core__area": 46358.2, "design__instance__count__stdcell": 3482, "design__instance__area__stdcell": 24262, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.52336, "design__instance__utilization__stdcell": 0.52336, "floorplan__design__io": 260, "design__io__hpwl": 22560090, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 64231.1, "design__violations": 0, "design__instance__count__setup_buffer": 24, "design__instance__count__hold_buffer": 153, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3029, "route__net__special": 2, "route__drc_errors__iter:1": 1640, "route__wirelength__iter:1": 71475, "route__drc_errors__iter:2": 951, "route__wirelength__iter:2": 70728, "route__drc_errors__iter:3": 902, "route__wirelength__iter:3": 70566, "route__drc_errors__iter:4": 171, "route__wirelength__iter:4": 70604, "route__drc_errors__iter:5": 9, "route__wirelength__iter:5": 70613, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 70613, "route__drc_errors": 0, "route__wirelength": 70613, "route__vias": 18344, "route__vias__singlecut": 18344, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "route__wirelength__max": 768.46, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 14, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.05479, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.05479, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.885356, "timing__setup__ws__corner:nom_ss_100C_1v60": -6.90747, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -246.304565, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -6.90747, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.885356, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 65, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -6.90747, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 65, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.028072, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.028072, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.081283, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.415902, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.111792, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 4.415902, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.033885, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.033885, "timing__hold__ws__corner:min_tt_025C_1v80": 0.315496, "timing__setup__ws__corner:min_tt_025C_1v80": 1.233559, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.315496, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 1.233559, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.051465, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.051465, "timing__hold__ws__corner:min_ss_100C_1v60": 0.88413, "timing__setup__ws__corner:min_ss_100C_1v60": -6.770099, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -238.267807, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -6.770099, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.88413, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 65, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -6.770099, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 65, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.025762, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.025762, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.088973, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.477525, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.110017, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 4.477525, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.04251, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.04251, "timing__hold__ws__corner:max_tt_025C_1v80": 0.297542, "timing__setup__ws__corner:max_tt_025C_1v80": 1.057341, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.320423, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 1.057341, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 14, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.061596, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.061596, "timing__hold__ws__corner:max_ss_100C_1v60": 0.889463, "timing__setup__ws__corner:max_ss_100C_1v60": -7.086585, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -255.965546, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -7.086585, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.889463, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 65, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -7.086585, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 65, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.032982, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.032982, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.072933, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.351792, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.113648, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 4.351792, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79585, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.00093069, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00414662, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00384541, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000923569, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00384541, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000931, "ir__drop__worst": 0.00415, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}