Creating empty 100MiB image file: /home/magnago/overlay/extending_bound.c.ext3
Formatting image with ext3 file system
Image is done: /home/magnago/overlay/extending_bound.c.ext3
This is Ultimate 0.2.1-origin.dev-f91880a
[2021-04-24 13:51:02,036 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2021-04-24 13:51:02,039 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2021-04-24 13:51:02,065 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2021-04-24 13:51:02,066 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2021-04-24 13:51:02,066 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2021-04-24 13:51:02,067 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2021-04-24 13:51:02,069 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2021-04-24 13:51:02,070 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2021-04-24 13:51:02,070 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2021-04-24 13:51:02,071 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2021-04-24 13:51:02,072 INFO  L184        SettingsManager]: B?chi Program Product provides no preferences, ignoring...
[2021-04-24 13:51:02,072 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2021-04-24 13:51:02,073 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2021-04-24 13:51:02,074 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2021-04-24 13:51:02,075 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2021-04-24 13:51:02,075 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2021-04-24 13:51:02,076 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2021-04-24 13:51:02,077 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2021-04-24 13:51:02,079 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2021-04-24 13:51:02,080 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2021-04-24 13:51:02,081 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2021-04-24 13:51:02,082 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2021-04-24 13:51:02,082 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2021-04-24 13:51:02,084 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2021-04-24 13:51:02,084 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2021-04-24 13:51:02,084 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2021-04-24 13:51:02,085 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2021-04-24 13:51:02,085 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2021-04-24 13:51:02,086 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2021-04-24 13:51:02,086 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2021-04-24 13:51:02,087 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2021-04-24 13:51:02,087 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2021-04-24 13:51:02,088 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2021-04-24 13:51:02,088 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2021-04-24 13:51:02,089 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2021-04-24 13:51:02,089 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2021-04-24 13:51:02,089 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2021-04-24 13:51:02,089 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2021-04-24 13:51:02,090 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2021-04-24 13:51:02,090 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2021-04-24 13:51:02,091 INFO  L101        SettingsManager]: Beginning loading settings from /home/singularity/UAutomizer-linux/config/svcomp-LTL-64bit-Automizer_Default.epf
[2021-04-24 13:51:02,103 INFO  L113        SettingsManager]: Loading preferences was successful
[2021-04-24 13:51:02,103 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2021-04-24 13:51:02,104 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2021-04-24 13:51:02,104 INFO  L138        SettingsManager]:  * Minimize states even if more edges are added than removed.=true
[2021-04-24 13:51:02,104 INFO  L138        SettingsManager]:  * Rewrite not-equals=true
[2021-04-24 13:51:02,104 INFO  L138        SettingsManager]:  * Create parallel compositions if possible=false
[2021-04-24 13:51:02,104 INFO  L138        SettingsManager]:  * Minimize states using LBE with the strategy=NONE
[2021-04-24 13:51:02,104 INFO  L138        SettingsManager]:  * Use SBE=true
[2021-04-24 13:51:02,104 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2021-04-24 13:51:02,104 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=Craig_TreeInterpolation
[2021-04-24 13:51:02,104 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2021-04-24 13:51:02,104 INFO  L138        SettingsManager]:  * Try twofold refinement=false
[2021-04-24 13:51:02,104 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2021-04-24 13:51:02,105 INFO  L138        SettingsManager]:  * Check unreachability of error function in SV-COMP mode=false
[2021-04-24 13:51:02,105 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2021-04-24 13:51:02,105 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2021-04-24 13:51:02,105 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=ASSUME
[2021-04-24 13:51:02,105 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=ASSUME
[2021-04-24 13:51:02,105 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=ASSUME
[2021-04-24 13:51:02,105 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2021-04-24 13:51:02,105 INFO  L138        SettingsManager]:  * Use constant arrays=true
[2021-04-24 13:51:02,105 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=ASSUME
[2021-04-24 13:51:02,105 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2021-04-24 13:51:02,106 INFO  L138        SettingsManager]:  * Size of a code block=SingleStatement
[2021-04-24 13:51:02,106 INFO  L138        SettingsManager]:  * SMT solver=Internal_SMTInterpol
Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator: Overapproximate operations on floating types -> false
Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator: Assume nondeterminstic values are in range -> false
[2021-04-24 13:51:02,269 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2021-04-24 13:51:02,291 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2021-04-24 13:51:02,293 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2021-04-24 13:51:02,294 INFO  L271        PluginConnector]: Initializing CDTParser...
[2021-04-24 13:51:02,294 INFO  L275        PluginConnector]: CDTParser initialized
[2021-04-24 13:51:02,295 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/magnago/benchmarks/ltl_infinite_state/bounded_counter/ultimate/extending_bound.c
[2021-04-24 13:51:02,346 INFO  L220              CDTParser]: Created temporary CDT project at /home/singularity/63ee76f288b24da4b184e326f8d18b9d/FLAG1fa2797b9
!SESSION 2021-04-24 13:51:00.314 -----------------------------------------------
eclipse.buildId=unknown
java.version=11.0.10
java.vendor=Ubuntu
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Framework arguments:  --console -tc /home/singularity/UAutomizer-linux/config/AutomizerLTL.xml -s /home/singularity/UAutomizer-linux/config/svcomp-LTL-64bit-Automizer_Default.epf --cacsl2boogietranslator.overapproximate.operations.on.floating.types=false --cacsl2boogietranslator.assume.nondeterminstic.values.are.in.range false -i /home/magnago/benchmarks/ltl_infinite_state/bounded_counter/ultimate/extending_bound.c
Command-line arguments:  -os linux -ws gtk -arch x86_64 -consoleLog --console -data @user.home/.ultimate -tc /home/singularity/UAutomizer-linux/config/AutomizerLTL.xml -s /home/singularity/UAutomizer-linux/config/svcomp-LTL-64bit-Automizer_Default.epf -data /home/singularity --cacsl2boogietranslator.overapproximate.operations.on.floating.types=false --cacsl2boogietranslator.assume.nondeterminstic.values.are.in.range false -i /home/magnago/benchmarks/ltl_infinite_state/bounded_counter/ultimate/extending_bound.c

!ENTRY org.eclipse.cdt.core 1 0 2021-04-24 13:51:02.573
!MESSAGE Indexed 'FLAG1fa2797b9' (0 sources, 0 headers) in 0.006 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)
[2021-04-24 13:51:02,738 INFO  L306              CDTParser]: Found 1 translation units.
[2021-04-24 13:51:02,738 INFO  L160              CDTParser]: Scanning /home/magnago/benchmarks/ltl_infinite_state/bounded_counter/ultimate/extending_bound.c
[2021-04-24 13:51:02,771 INFO  L349              CDTParser]: About to delete temporary CDT project at /home/singularity/63ee76f288b24da4b184e326f8d18b9d/FLAG1fa2797b9
[2021-04-24 13:51:02,784 INFO  L357              CDTParser]: Successfully deleted /home/singularity/63ee76f288b24da4b184e326f8d18b9d
[2021-04-24 13:51:02,786 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2021-04-24 13:51:02,789 INFO  L131        ToolchainWalker]: Walking toolchain with 7 elements.
[2021-04-24 13:51:02,791 INFO  L113        PluginConnector]: ------------------------CACSL2BoogieTranslator----------------------------
[2021-04-24 13:51:02,791 INFO  L271        PluginConnector]: Initializing CACSL2BoogieTranslator...
[2021-04-24 13:51:02,794 INFO  L275        PluginConnector]: CACSL2BoogieTranslator initialized
[2021-04-24 13:51:02,794 INFO  L185        PluginConnector]: Executing the observer ACSLObjectContainerObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 24.04 01:51:02" (1/1) ...
[2021-04-24 13:51:02,795 INFO  L205        PluginConnector]: Invalid model from CACSL2BoogieTranslator for observer de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator.ACSLObjectContainerObserver@41ca1193 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:02, skipping insertion in model container
[2021-04-24 13:51:02,796 INFO  L185        PluginConnector]: Executing the observer CACSL2BoogieTranslatorObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 24.04 01:51:02" (1/1) ...
[2021-04-24 13:51:02,803 INFO  L145         MainTranslator]: Starting translation in SV-COMP mode 
[2021-04-24 13:51:02,815 INFO  L178         MainTranslator]: Built tables and reachable declarations
[2021-04-24 13:51:02,931 INFO  L206          PostProcessor]: Analyzing one entry point: main
[2021-04-24 13:51:02,934 INFO  L203         MainTranslator]: Completed pre-run
[2021-04-24 13:51:02,944 INFO  L206          PostProcessor]: Analyzing one entry point: main
[2021-04-24 13:51:02,954 INFO  L208         MainTranslator]: Completed translation
[2021-04-24 13:51:02,955 INFO  L202        PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:02 WrapperNode
[2021-04-24 13:51:02,955 INFO  L132        PluginConnector]: ------------------------ END CACSL2BoogieTranslator----------------------------
[2021-04-24 13:51:02,956 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2021-04-24 13:51:02,956 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2021-04-24 13:51:02,956 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2021-04-24 13:51:02,963 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:02" (1/1) ...
[2021-04-24 13:51:02,963 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:02" (1/1) ...
[2021-04-24 13:51:02,966 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:02" (1/1) ...
[2021-04-24 13:51:02,966 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:02" (1/1) ...
[2021-04-24 13:51:02,968 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:02" (1/1) ...
[2021-04-24 13:51:02,971 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:02" (1/1) ...
[2021-04-24 13:51:02,971 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:02" (1/1) ...
[2021-04-24 13:51:02,972 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2021-04-24 13:51:02,973 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2021-04-24 13:51:02,973 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2021-04-24 13:51:02,973 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2021-04-24 13:51:02,973 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:02" (1/1) ...
[2021-04-24 13:51:03,042 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.init
[2021-04-24 13:51:03,042 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2021-04-24 13:51:03,043 INFO  L138     BoogieDeclarations]: Found implementation of procedure __VERIFIER_nondet_bool
[2021-04-24 13:51:03,043 INFO  L138     BoogieDeclarations]: Found implementation of procedure main
[2021-04-24 13:51:03,043 INFO  L130     BoogieDeclarations]: Found specification of procedure __VERIFIER_nondet_float
[2021-04-24 13:51:03,043 INFO  L130     BoogieDeclarations]: Found specification of procedure __VERIFIER_nondet_int
[2021-04-24 13:51:03,043 INFO  L130     BoogieDeclarations]: Found specification of procedure __VERIFIER_nondet_bool
[2021-04-24 13:51:03,043 INFO  L130     BoogieDeclarations]: Found specification of procedure main
[2021-04-24 13:51:03,043 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.init
[2021-04-24 13:51:03,043 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2021-04-24 13:51:03,180 INFO  L294             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2021-04-24 13:51:03,180 INFO  L299             CfgBuilder]: Removed 1 assume(true) statements.
[2021-04-24 13:51:03,181 INFO  L202        PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 24.04 01:51:03 BoogieIcfgContainer
[2021-04-24 13:51:03,182 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2021-04-24 13:51:03,182 INFO  L113        PluginConnector]: ------------------------LTL2Aut----------------------------
[2021-04-24 13:51:03,183 INFO  L271        PluginConnector]: Initializing LTL2Aut...
[2021-04-24 13:51:03,184 INFO  L275        PluginConnector]: LTL2Aut initialized
[2021-04-24 13:51:03,186 INFO  L185        PluginConnector]: Executing the observer LTL2autObserver from plugin LTL2Aut for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:02" (2/3) ...
No working directory specified, using /usr/bin/ltl2ba
Starting monitored process 1 with ltl2ba -f ! ( ( ! ( [] ( <> ( a ) ) ) || ! ( [] ( <> ( b ) ) ) ) )  (exit command is null, workingDir is null)
[2021-04-24 13:51:03,226 INFO  L125        LTL2autObserver]: LTL Property is: (!(G(F((!(~r~0 <= ~i~0))))) || !(G(F((0 != ~inc_i~0)))))
[2021-04-24 13:51:03,226 INFO  L202        PluginConnector]: Adding new model Hardcoded de.uni_freiburg.informatik.ultimate.ltl2aut AST 24.04 01:51:03 NWAContainer
[2021-04-24 13:51:03,227 INFO  L132        PluginConnector]: ------------------------ END LTL2Aut----------------------------
[2021-04-24 13:51:03,227 INFO  L113        PluginConnector]: ------------------------B?chi Program Product----------------------------
[2021-04-24 13:51:03,227 INFO  L271        PluginConnector]: Initializing B?chi Program Product...
[2021-04-24 13:51:03,228 INFO  L275        PluginConnector]: B?chi Program Product initialized
[2021-04-24 13:51:03,228 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin B?chi Program Product for "de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 24.04 01:51:03" (3/4) ...
[2021-04-24 13:51:03,229 INFO  L205        PluginConnector]: Invalid model from B?chi Program Product for observer de.uni_freiburg.informatik.ultimate.buchiprogramproduct.BuchiProductObserver@fbd8403 and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 24.04 01:51:03, skipping insertion in model container
[2021-04-24 13:51:03,229 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin B?chi Program Product for "Hardcoded de.uni_freiburg.informatik.ultimate.ltl2aut AST 24.04 01:51:03" (4/4) ...
[2021-04-24 13:51:03,231 INFO  L104   BuchiProductObserver]: Initial property automaton 3 locations, 8 edges
[2021-04-24 13:51:03,232 INFO  L110   BuchiProductObserver]: Initial RCFG 45 locations, 51 edges
[2021-04-24 13:51:03,232 INFO  L93    BuchiProductObserver]: Beginning generation of product automaton
[2021-04-24 13:51:03,236 INFO  L132       ProductGenerator]: The program has no step specification, so we assume maximum atomicity
[2021-04-24 13:51:03,411 INFO  L97    BuchiProductObserver]: Finished generation of product automaton successfully
[2021-04-24 13:51:03,412 INFO  L110   BuchiProductObserver]: BuchiProgram size 116 locations, 289 edges
[2021-04-24 13:51:03,413 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 24.04 01:51:03 BoogieIcfgContainer
[2021-04-24 13:51:03,413 INFO  L132        PluginConnector]: ------------------------ END B?chi Program Product----------------------------
[2021-04-24 13:51:03,413 INFO  L113        PluginConnector]: ------------------------BlockEncodingV2----------------------------
[2021-04-24 13:51:03,414 INFO  L271        PluginConnector]: Initializing BlockEncodingV2...
[2021-04-24 13:51:03,415 INFO  L275        PluginConnector]: BlockEncodingV2 initialized
[2021-04-24 13:51:03,416 INFO  L185        PluginConnector]: Executing the observer BlockEncodingObserver from plugin BlockEncodingV2 for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 24.04 01:51:03" (1/1) ...
[2021-04-24 13:51:03,430 WARN  L208         IcfgDuplicator]: Creating raw copy for unreachable call because return is reachable in graph view: call #t~ret1 := __VERIFIER_nondet_bool();
[2021-04-24 13:51:03,432 INFO  L313           BlockEncoder]: Initial Icfg 116 locations, 289 edges
[2021-04-24 13:51:03,432 INFO  L258           BlockEncoder]: Using Remove infeasible edges
[2021-04-24 13:51:03,432 INFO  L263           BlockEncoder]: Using Maximize final states
[2021-04-24 13:51:03,433 INFO  L270           BlockEncoder]: Using Minimize states even if more edges are added than removed.=true
[2021-04-24 13:51:03,433 INFO  L296           BlockEncoder]: Using Remove sink states
[2021-04-24 13:51:03,433 INFO  L171           BlockEncoder]: Using Apply optimizations until nothing changes=true
[2021-04-24 13:51:03,433 INFO  L179           BlockEncoder]: Using Rewrite not-equals
[2021-04-24 13:51:03,469 INFO  L185           BlockEncoder]: Using Use SBE
[2021-04-24 13:51:03,520 INFO  L200           BlockEncoder]: SBE split 108 edges
[2021-04-24 13:51:03,524 INFO  L70    emoveInfeasibleEdges]: Removed 8 edges and 0 locations because of local infeasibility
[2021-04-24 13:51:03,526 INFO  L71     MaximizeFinalStates]: 2 new accepting states
[2021-04-24 13:51:03,528 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2021-04-24 13:51:03,530 INFO  L70    emoveInfeasibleEdges]: Removed 0 edges and 0 locations because of local infeasibility
[2021-04-24 13:51:03,531 INFO  L71     MaximizeFinalStates]: 0 new accepting states
[2021-04-24 13:51:03,531 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2021-04-24 13:51:03,533 INFO  L313           BlockEncoder]: Encoded RCFG 116 locations, 784 edges
[2021-04-24 13:51:03,533 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 24.04 01:51:03 BasicIcfg
[2021-04-24 13:51:03,534 INFO  L132        PluginConnector]: ------------------------ END BlockEncodingV2----------------------------
[2021-04-24 13:51:03,534 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2021-04-24 13:51:03,534 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2021-04-24 13:51:03,536 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2021-04-24 13:51:03,536 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2021-04-24 13:51:03,537 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "CDTParser AST 24.04 01:51:02" (1/6) ...
[2021-04-24 13:51:03,537 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@7278272e and model type de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 24.04 01:51:03, skipping insertion in model container
[2021-04-24 13:51:03,537 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2021-04-24 13:51:03,537 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:02" (2/6) ...
[2021-04-24 13:51:03,538 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@7278272e and model type de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 24.04 01:51:03, skipping insertion in model container
[2021-04-24 13:51:03,538 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2021-04-24 13:51:03,538 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 24.04 01:51:03" (3/6) ...
[2021-04-24 13:51:03,538 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@7278272e and model type de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 24.04 01:51:03, skipping insertion in model container
[2021-04-24 13:51:03,538 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2021-04-24 13:51:03,538 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded de.uni_freiburg.informatik.ultimate.ltl2aut AST 24.04 01:51:03" (4/6) ...
[2021-04-24 13:51:03,538 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@7278272e and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 24.04 01:51:03, skipping insertion in model container
[2021-04-24 13:51:03,538 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2021-04-24 13:51:03,539 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 24.04 01:51:03" (5/6) ...
[2021-04-24 13:51:03,539 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@7278272e and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer OTHER 24.04 01:51:03, skipping insertion in model container
[2021-04-24 13:51:03,539 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2021-04-24 13:51:03,539 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 24.04 01:51:03" (6/6) ...
[2021-04-24 13:51:03,540 INFO  L389   chiAutomizerObserver]: Analyzing ICFG extending_bound.c_BEv2
[2021-04-24 13:51:03,576 INFO  L359         BuchiCegarLoop]: Interprodecural is true
[2021-04-24 13:51:03,576 INFO  L360         BuchiCegarLoop]: Hoare is false
[2021-04-24 13:51:03,576 INFO  L361         BuchiCegarLoop]: Compute interpolants for Craig_TreeInterpolation
[2021-04-24 13:51:03,576 INFO  L362         BuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2021-04-24 13:51:03,576 INFO  L363         BuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2021-04-24 13:51:03,576 INFO  L364         BuchiCegarLoop]: Difference is false
[2021-04-24 13:51:03,576 INFO  L365         BuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2021-04-24 13:51:03,576 INFO  L368         BuchiCegarLoop]: ======== Iteration 0==of CEGAR loop == BuchiCegarLoop========
[2021-04-24 13:51:03,590 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 116 states, 103 states have (on average 7.339805825242719) internal successors, (756), 102 states have internal predecessors, (756), 6 states have call successors, (6), 6 states have call predecessors, (6), 7 states have return successors, (16), 10 states have call predecessors, (16), 6 states have call successors, (16)
[2021-04-24 13:51:03,613 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 49
[2021-04-24 13:51:03,613 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:51:03,613 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:51:03,620 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:03,620 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:03,621 INFO  L427         BuchiCegarLoop]: ======== Iteration 1============
[2021-04-24 13:51:03,621 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 116 states, 103 states have (on average 7.339805825242719) internal successors, (756), 102 states have internal predecessors, (756), 6 states have call successors, (6), 6 states have call predecessors, (6), 7 states have return successors, (16), 10 states have call predecessors, (16), 6 states have call successors, (16)
[2021-04-24 13:51:03,629 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 49
[2021-04-24 13:51:03,629 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:51:03,629 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:51:03,631 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:03,631 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:03,638 INFO  L794   eck$LassoCheckResult]: Stem: 4#ULTIMATE.startENTRY_NONWAtrue [386] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 41#ULTIMATE.initENTRY_NONWAtrue [469] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~inc_i~0_9 0)  InVars {}  OutVars{~inc_i~0=v_~inc_i~0_9}  AuxVars[]  AssignedVars[~inc_i~0] 116#L11_NONWAtrue [645] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_inc_i~0_9 0)  InVars {}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_9}  AuxVars[]  AssignedVars[~_x_inc_i~0] 73#L12_NONWAtrue [542] L12_NONWA-->L12-1_NONWA: Formula: (= v_~l~0_10 0.0)  InVars {}  OutVars{~l~0=v_~l~0_10}  AuxVars[]  AssignedVars[~l~0] 64#L12-1_NONWAtrue [520] L12-1_NONWA-->L13_NONWA: Formula: (= v_~_x_l~0_9 0.0)  InVars {}  OutVars{~_x_l~0=v_~_x_l~0_9}  AuxVars[]  AssignedVars[~_x_l~0] 45#L13_NONWAtrue [477] L13_NONWA-->L13-1_NONWA: Formula: (= v_~r~0_10 0.0)  InVars {}  OutVars{~r~0=v_~r~0_10}  AuxVars[]  AssignedVars[~r~0] 36#L13-1_NONWAtrue [458] L13-1_NONWA-->L14_NONWA: Formula: (= v_~_x_r~0_9 0.0)  InVars {}  OutVars{~_x_r~0=v_~_x_r~0_9}  AuxVars[]  AssignedVars[~_x_r~0] 19#L14_NONWAtrue [416] L14_NONWA-->L14-1_NONWA: Formula: (= v_~i~0_10 0.0)  InVars {}  OutVars{~i~0=v_~i~0_10}  AuxVars[]  AssignedVars[~i~0] 6#L14-1_NONWAtrue [390] L14-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_i~0_9 0.0)  InVars {}  OutVars{~_x_i~0=v_~_x_i~0_9}  AuxVars[]  AssignedVars[~_x_i~0] 81#ULTIMATE.initFINAL_NONWAtrue [561] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 95#ULTIMATE.initEXIT_NONWAtrue >[665] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 111#L-1_NONWAtrue [634] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 94#mainENTRY_T0_inittrue [601] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 86#mainENTRY_T0_init-D5true [835] mainENTRY_T0_init-D5-->__VERIFIER_nondet_boolENTRY_accept_S1: Formula: (and (> v_~r~0_16 v_~i~0_16) (> v_~inc_i~0_12 0))  InVars {~i~0=v_~i~0_16, ~inc_i~0=v_~inc_i~0_12, ~r~0=v_~r~0_16}  OutVars{~i~0=v_~i~0_16, ~inc_i~0=v_~inc_i~0_12, ~r~0=v_~r~0_16}  AuxVars[]  AssignedVars[] 114#__VERIFIER_nondet_boolENTRY_accept_S1true [863] __VERIFIER_nondet_boolENTRY_accept_S1-->L7_accept_S1: Formula: (and (> v_~r~0_12 v_~i~0_12) (= |v___VERIFIER_nondet_bool_#t~nondet0_5| 0) (= |v___VERIFIER_nondet_bool_#res_4| 0) (< v_~inc_i~0_10 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  OutVars{__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_4|, __VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 109#L7_accept_S1true [688] L7_accept_S1-->__VERIFIER_nondet_boolFINAL_T1_S1: Formula: (> v_~r~0_19 v_~i~0_19)  InVars {~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_12|, ~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 13#__VERIFIER_nondet_boolFINAL_T1_S1true [402] __VERIFIER_nondet_boolFINAL_T1_S1-->__VERIFIER_nondet_boolEXIT_T1_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29#__VERIFIER_nondet_boolEXIT_T1_S1true >[668] __VERIFIER_nondet_boolEXIT_T1_S1-->L18-D12: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 99#L18-D12true [604] L18-D12-->L18_T1_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 39#L18_T1_S1true [465] L18_T1_S1-->L18-1_T1_S1: Formula: (= v_~inc_i~0_103 |v_main_#t~ret1_16|)  InVars {main_#t~ret1=|v_main_#t~ret1_16|}  OutVars{main_#t~ret1=|v_main_#t~ret1_16|, ~inc_i~0=v_~inc_i~0_103}  AuxVars[]  AssignedVars[~inc_i~0] 31#L18-1_T1_S1true [895] L18-1_T1_S1-->L19_accept_S1: Formula: (> v_~inc_i~0_81 0)  InVars {~inc_i~0=v_~inc_i~0_81}  OutVars{main_#t~ret1=|v_main_#t~ret1_12|, ~inc_i~0=v_~inc_i~0_81}  AuxVars[]  AssignedVars[main_#t~ret1] 68#L19_accept_S1true [528] L19_accept_S1-->L19-1_T0_init: Formula: (= v_~l~0_11 |v_main_#t~nondet2_3|)  InVars {main_#t~nondet2=|v_main_#t~nondet2_3|}  OutVars{~l~0=v_~l~0_11, main_#t~nondet2=|v_main_#t~nondet2_3|}  AuxVars[]  AssignedVars[~l~0] 21#L19-1_T0_inittrue [417] L19-1_T0_init-->L20_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet2=|v_main_#t~nondet2_8|}  AuxVars[]  AssignedVars[main_#t~nondet2] 53#L20_T0_inittrue [930] L20_T0_init-->L20-1_accept_S1: Formula: (and (> v_~r~0_144 v_~i~0_146) (> v_~inc_i~0_112 0) (= v_~r~0_144 |v_main_#t~nondet3_18|))  InVars {~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|}  OutVars{~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|, ~r~0=v_~r~0_144}  AuxVars[]  AssignedVars[~r~0] 58#L20-1_accept_S1true [946] L20-1_accept_S1-->L21_accept_S1: Formula: (and (< v_~inc_i~0_102 0) (> v_~r~0_134 v_~i~0_138))  InVars {~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, ~r~0=v_~r~0_134}  OutVars{~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, main_#t~nondet3=|v_main_#t~nondet3_15|, ~r~0=v_~r~0_134}  AuxVars[]  AssignedVars[main_#t~nondet3] 30#L21_accept_S1true [758] L21_accept_S1-->L21-1_T1_S1: Formula: (and (> v_~r~0_61 v_~i~0_62) (= v_~i~0_62 |v_main_#t~nondet4_9|))  InVars {main_#t~nondet4=|v_main_#t~nondet4_9|, ~r~0=v_~r~0_61}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_9|, ~i~0=v_~i~0_62, ~r~0=v_~r~0_61}  AuxVars[]  AssignedVars[~i~0] 24#L21-1_T1_S1true [432] L21-1_T1_S1-->L23_T1_S1: Formula: true  InVars {}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_3|}  AuxVars[]  AssignedVars[main_#t~nondet4] 77#L23_T1_S1true [1023] L23_T1_S1-->L24-2_accept_S1: Formula: (and (< v_~inc_i~0_92 0) (= v_main_~__ok~0_32 0) (<= v_~l~0_42 v_~r~0_121))  InVars {~l~0=v_~l~0_42, ~inc_i~0=v_~inc_i~0_92, ~r~0=v_~r~0_121}  OutVars{~l~0=v_~l~0_42, main_~__ok~0=v_main_~__ok~0_32, ~inc_i~0=v_~inc_i~0_92, ~r~0=v_~r~0_121}  AuxVars[]  AssignedVars[main_~__ok~0] 87#L24-2_accept_S1true 
[2021-04-24 13:51:03,640 INFO  L796   eck$LassoCheckResult]: Loop: 87#L24-2_accept_S1true [1401] L24-2_accept_S1-->L25_T0_init: Formula: (< v_main_~__ok~0_13 0)  InVars {main_~__ok~0=v_main_~__ok~0_13}  OutVars{main_~__ok~0=v_main_~__ok~0_13}  AuxVars[]  AssignedVars[] 35#L25_T0_inittrue [457] L25_T0_init-->L25_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 70#L25_T0_init-D2true [1428] L25_T0_init-D2-->__VERIFIER_nondet_boolENTRY_accept_S1: Formula: (and (< v_~inc_i~0_23 0) (> v_~r~0_30 v_~i~0_30))  InVars {~i~0=v_~i~0_30, ~inc_i~0=v_~inc_i~0_23, ~r~0=v_~r~0_30}  OutVars{~i~0=v_~i~0_30, ~inc_i~0=v_~inc_i~0_23, ~r~0=v_~r~0_30}  AuxVars[]  AssignedVars[] 114#__VERIFIER_nondet_boolENTRY_accept_S1true [863] __VERIFIER_nondet_boolENTRY_accept_S1-->L7_accept_S1: Formula: (and (> v_~r~0_12 v_~i~0_12) (= |v___VERIFIER_nondet_bool_#t~nondet0_5| 0) (= |v___VERIFIER_nondet_bool_#res_4| 0) (< v_~inc_i~0_10 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  OutVars{__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_4|, __VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 109#L7_accept_S1true [688] L7_accept_S1-->__VERIFIER_nondet_boolFINAL_T1_S1: Formula: (> v_~r~0_19 v_~i~0_19)  InVars {~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_12|, ~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 13#__VERIFIER_nondet_boolFINAL_T1_S1true [878] __VERIFIER_nondet_boolFINAL_T1_S1-->__VERIFIER_nondet_boolEXIT_accept_S1: Formula: (> v_~inc_i~0_20 0)  InVars {~inc_i~0=v_~inc_i~0_20}  OutVars{~inc_i~0=v_~inc_i~0_20}  AuxVars[]  AssignedVars[] 20#__VERIFIER_nondet_boolEXIT_accept_S1true >[661] __VERIFIER_nondet_boolEXIT_accept_S1-->L25-1-D13: AOR: Formula: (= |v_main_#t~ret5_4| |v___VERIFIER_nondet_bool_#resOutParam_2|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_2|}  OutVars{main_#t~ret5=|v_main_#t~ret5_4|}  AuxVars[]  AssignedVars[main_#t~ret5] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8#L25-1-D13true [394] L25-1-D13-->L25-1_accept_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49#L25-1_accept_S1true [485] L25-1_accept_S1-->L25-2_T0_init: Formula: (= v_~_x_inc_i~0_18 |v_main_#t~ret5_10|)  InVars {main_#t~ret5=|v_main_#t~ret5_10|}  OutVars{main_#t~ret5=|v_main_#t~ret5_10|, ~_x_inc_i~0=v_~_x_inc_i~0_18}  AuxVars[]  AssignedVars[~_x_inc_i~0] 16#L25-2_T0_inittrue [899] L25-2_T0_init-->L26_accept_S1: Formula: (and (< v_~inc_i~0_114 0) (> v_~r~0_148 v_~i~0_148))  InVars {~i~0=v_~i~0_148, ~inc_i~0=v_~inc_i~0_114, ~r~0=v_~r~0_148}  OutVars{main_#t~ret5=|v_main_#t~ret5_20|, ~i~0=v_~i~0_148, ~inc_i~0=v_~inc_i~0_114, ~r~0=v_~r~0_148}  AuxVars[]  AssignedVars[main_#t~ret5] 22#L26_accept_S1true [915] L26_accept_S1-->L26-1_accept_S1: Formula: (and (< v_~inc_i~0_53 0) (> v_~r~0_74 v_~i~0_76) (= v_~_x_l~0_25 |v_main_#t~nondet6_10|))  InVars {main_#t~nondet6=|v_main_#t~nondet6_10|, ~i~0=v_~i~0_76, ~inc_i~0=v_~inc_i~0_53, ~r~0=v_~r~0_74}  OutVars{main_#t~nondet6=|v_main_#t~nondet6_10|, ~_x_l~0=v_~_x_l~0_25, ~i~0=v_~i~0_76, ~inc_i~0=v_~inc_i~0_53, ~r~0=v_~r~0_74}  AuxVars[]  AssignedVars[~_x_l~0] 32#L26-1_accept_S1true [928] L26-1_accept_S1-->L27_accept_S1: Formula: (and (> v_~r~0_112 v_~i~0_118) (> v_~inc_i~0_85 0))  InVars {~i~0=v_~i~0_118, ~inc_i~0=v_~inc_i~0_85, ~r~0=v_~r~0_112}  OutVars{main_#t~nondet6=|v_main_#t~nondet6_13|, ~i~0=v_~i~0_118, ~inc_i~0=v_~inc_i~0_85, ~r~0=v_~r~0_112}  AuxVars[]  AssignedVars[main_#t~nondet6] 112#L27_accept_S1true [939] L27_accept_S1-->L27-1_accept_S1: Formula: (and (> v_~inc_i~0_105 0) (= v_~_x_r~0_28 |v_main_#t~nondet7_18|) (> v_~r~0_136 v_~i~0_140))  InVars {main_#t~nondet7=|v_main_#t~nondet7_18|, ~i~0=v_~i~0_140, ~inc_i~0=v_~inc_i~0_105, ~r~0=v_~r~0_136}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_18|, ~i~0=v_~i~0_140, ~inc_i~0=v_~inc_i~0_105, ~r~0=v_~r~0_136, ~_x_r~0=v_~_x_r~0_28}  AuxVars[]  AssignedVars[~_x_r~0] 5#L27-1_accept_S1true [387] L27-1_accept_S1-->L28_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_3|}  AuxVars[]  AssignedVars[main_#t~nondet7] 18#L28_T0_inittrue [960] L28_T0_init-->L28-1_accept_S1: Formula: (and (= v_~_x_i~0_19 |v_main_#t~nondet8_7|) (> v_~r~0_45 v_~i~0_45) (< v_~inc_i~0_34 0))  InVars {~i~0=v_~i~0_45, main_#t~nondet8=|v_main_#t~nondet8_7|, ~inc_i~0=v_~inc_i~0_34, ~r~0=v_~r~0_45}  OutVars{~_x_i~0=v_~_x_i~0_19, ~i~0=v_~i~0_45, main_#t~nondet8=|v_main_#t~nondet8_7|, ~inc_i~0=v_~inc_i~0_34, ~r~0=v_~r~0_45}  AuxVars[]  AssignedVars[~_x_i~0] 100#L28-1_accept_S1true [976] L28-1_accept_S1-->L30_accept_S1: Formula: (and (> v_~r~0_110 v_~i~0_116) (> v_~inc_i~0_83 0))  InVars {~i~0=v_~i~0_116, ~inc_i~0=v_~inc_i~0_83, ~r~0=v_~r~0_110}  OutVars{~i~0=v_~i~0_116, main_#t~nondet8=|v_main_#t~nondet8_13|, ~inc_i~0=v_~inc_i~0_83, ~r~0=v_~r~0_110}  AuxVars[]  AssignedVars[main_#t~nondet8] 34#L30_accept_S1true [1280] L30_accept_S1-->L31_T0_init: Formula: (and (= v_main_~__ok~0_25 0) (<= v_~l~0_33 v_~i~0_99) (> v_~_x_i~0_31 0.0))  InVars {~l~0=v_~l~0_33, ~_x_i~0=v_~_x_i~0_31, ~i~0=v_~i~0_99}  OutVars{~l~0=v_~l~0_33, ~_x_i~0=v_~_x_i~0_31, main_~__ok~0=v_main_~__ok~0_25, ~i~0=v_~i~0_99}  AuxVars[]  AssignedVars[main_~__ok~0] 56#L31_T0_inittrue [1409] L31_T0_init-->L32_accept_S1: Formula: (and (< v_~inc_i~0_89 0) (= v_~inc_i~0_89 v_~_x_inc_i~0_30) (> v_~r~0_117 v_~i~0_122))  InVars {~_x_inc_i~0=v_~_x_inc_i~0_30, ~i~0=v_~i~0_122, ~r~0=v_~r~0_117}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_30, ~i~0=v_~i~0_122, ~inc_i~0=v_~inc_i~0_89, ~r~0=v_~r~0_117}  AuxVars[]  AssignedVars[~inc_i~0] 103#L32_accept_S1true [1425] L32_accept_S1-->L33_accept_S1: Formula: (and (> v_~inc_i~0_65 0) (> v_~r~0_92 v_~i~0_98) (= v_~l~0_32 v_~_x_l~0_28))  InVars {~_x_l~0=v_~_x_l~0_28, ~i~0=v_~i~0_98, ~inc_i~0=v_~inc_i~0_65, ~r~0=v_~r~0_92}  OutVars{~l~0=v_~l~0_32, ~_x_l~0=v_~_x_l~0_28, ~i~0=v_~i~0_98, ~inc_i~0=v_~inc_i~0_65, ~r~0=v_~r~0_92}  AuxVars[]  AssignedVars[~l~0] 71#L33_accept_S1true [1437] L33_accept_S1-->L34_accept_S1: Formula: (and (= v_~r~0_141 v_~_x_r~0_31) (> v_~r~0_141 v_~i~0_144) (< v_~inc_i~0_111 0))  InVars {~i~0=v_~i~0_144, ~inc_i~0=v_~inc_i~0_111, ~_x_r~0=v_~_x_r~0_31}  OutVars{~i~0=v_~i~0_144, ~inc_i~0=v_~inc_i~0_111, ~r~0=v_~r~0_141, ~_x_r~0=v_~_x_r~0_31}  AuxVars[]  AssignedVars[~r~0] 50#L34_accept_S1true [1443] L34_accept_S1-->L24-2_accept_S1: Formula: (and (= v_~i~0_81 v_~_x_i~0_28) (> v_~r~0_78 v_~i~0_81) (< v_~inc_i~0_55 0))  InVars {~_x_i~0=v_~_x_i~0_28, ~inc_i~0=v_~inc_i~0_55, ~r~0=v_~r~0_78}  OutVars{~_x_i~0=v_~_x_i~0_28, ~i~0=v_~i~0_81, ~inc_i~0=v_~inc_i~0_55, ~r~0=v_~r~0_78}  AuxVars[]  AssignedVars[~i~0] 87#L24-2_accept_S1true 
[2021-04-24 13:51:03,645 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:03,646 INFO  L82        PathProgramCache]: Analyzing trace with hash -1533891453, now seen corresponding path program 1 times
[2021-04-24 13:51:03,654 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:03,654 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [927259576]
[2021-04-24 13:51:03,654 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:03,680 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2021-04-24 13:51:03,711 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:03,712 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:03,712 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:03,713 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:03,718 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:03,718 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:03,718 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:03,719 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:03,720 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:03,721 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:03,722 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2021-04-24 13:51:03,722 INFO  L353   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModulePreferences [927259576]
[2021-04-24 13:51:03,723 INFO  L219   FreeRefinementEngine]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences.
[2021-04-24 13:51:03,723 INFO  L232   FreeRefinementEngine]: Number of different interpolants: perfect sequences [4] imperfect sequences [] total 4
[2021-04-24 13:51:03,723 INFO  L155   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [559841633]
[2021-04-24 13:51:03,727 INFO  L799   eck$LassoCheckResult]: stem already infeasible
[2021-04-24 13:51:03,728 INFO  L142   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy FIXED_PREFERENCES
[2021-04-24 13:51:03,736 INFO  L142   InterpolantAutomaton]: Constructing interpolant automaton starting with 4 interpolants.
[2021-04-24 13:51:03,737 INFO  L144   InterpolantAutomaton]: CoverageRelationStatistics Valid=5, Invalid=7, Unknown=0, NotChecked=0, Total=12
[2021-04-24 13:51:03,741 INFO  L87              Difference]: Start difference. First operand  has 116 states, 103 states have (on average 7.339805825242719) internal successors, (756), 102 states have internal predecessors, (756), 6 states have call successors, (6), 6 states have call predecessors, (6), 7 states have return successors, (16), 10 states have call predecessors, (16), 6 states have call successors, (16) Second operand  has 4 states, 4 states have (on average 5.75) internal successors, (23), 3 states have internal predecessors, (23), 2 states have call successors, (3), 2 states have call predecessors, (3), 2 states have return successors, (2), 2 states have call predecessors, (2), 2 states have call successors, (2)
[2021-04-24 13:51:04,410 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2021-04-24 13:51:04,411 INFO  L93              Difference]: Finished difference Result 268 states and 1406 transitions.
[2021-04-24 13:51:04,411 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 4 states. 
[2021-04-24 13:51:04,412 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 268 states and 1406 transitions.
[2021-04-24 13:51:04,422 INFO  L131   ngComponentsAnalysis]: Automaton has 3 accepting balls. 126
[2021-04-24 13:51:04,431 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 268 states to 256 states and 1381 transitions.
[2021-04-24 13:51:04,432 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 64
[2021-04-24 13:51:04,433 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 70
[2021-04-24 13:51:04,434 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 256 states and 1381 transitions.
[2021-04-24 13:51:04,438 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2021-04-24 13:51:04,438 INFO  L692         BuchiCegarLoop]: Abstraction has 256 states and 1381 transitions.
[2021-04-24 13:51:04,452 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 256 states and 1381 transitions.
[2021-04-24 13:51:04,473 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 256 to 249.
[2021-04-24 13:51:04,475 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 249 states, 228 states have (on average 5.754385964912281) internal successors, (1312), 225 states have internal predecessors, (1312), 11 states have call successors, (11), 11 states have call predecessors, (11), 10 states have return successors, (38), 13 states have call predecessors, (38), 11 states have call successors, (38)
[2021-04-24 13:51:04,477 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 249 states to 249 states and 1361 transitions.
[2021-04-24 13:51:04,478 INFO  L715         BuchiCegarLoop]: Abstraction has 249 states and 1361 transitions.
[2021-04-24 13:51:04,478 INFO  L595         BuchiCegarLoop]: Abstraction has 249 states and 1361 transitions.
[2021-04-24 13:51:04,478 INFO  L427         BuchiCegarLoop]: ======== Iteration 2============
[2021-04-24 13:51:04,478 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 249 states and 1361 transitions.
[2021-04-24 13:51:04,482 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 120
[2021-04-24 13:51:04,482 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:51:04,482 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:51:04,484 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:04,484 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:04,485 INFO  L794   eck$LassoCheckResult]: Stem: 396#ULTIMATE.startENTRY_NONWA [386] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 397#ULTIMATE.initENTRY_NONWA [469] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~inc_i~0_9 0)  InVars {}  OutVars{~inc_i~0=v_~inc_i~0_9}  AuxVars[]  AssignedVars[~inc_i~0] 487#L11_NONWA [645] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_inc_i~0_9 0)  InVars {}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_9}  AuxVars[]  AssignedVars[~_x_inc_i~0] 507#L12_NONWA [542] L12_NONWA-->L12-1_NONWA: Formula: (= v_~l~0_10 0.0)  InVars {}  OutVars{~l~0=v_~l~0_10}  AuxVars[]  AssignedVars[~l~0] 502#L12-1_NONWA [520] L12-1_NONWA-->L13_NONWA: Formula: (= v_~_x_l~0_9 0.0)  InVars {}  OutVars{~_x_l~0=v_~_x_l~0_9}  AuxVars[]  AssignedVars[~_x_l~0] 490#L13_NONWA [477] L13_NONWA-->L13-1_NONWA: Formula: (= v_~r~0_10 0.0)  InVars {}  OutVars{~r~0=v_~r~0_10}  AuxVars[]  AssignedVars[~r~0] 478#L13-1_NONWA [458] L13-1_NONWA-->L14_NONWA: Formula: (= v_~_x_r~0_9 0.0)  InVars {}  OutVars{~_x_r~0=v_~_x_r~0_9}  AuxVars[]  AssignedVars[~_x_r~0] 442#L14_NONWA [416] L14_NONWA-->L14-1_NONWA: Formula: (= v_~i~0_10 0.0)  InVars {}  OutVars{~i~0=v_~i~0_10}  AuxVars[]  AssignedVars[~i~0] 402#L14-1_NONWA [390] L14-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_i~0_9 0.0)  InVars {}  OutVars{~_x_i~0=v_~_x_i~0_9}  AuxVars[]  AssignedVars[~_x_i~0] 403#ULTIMATE.initFINAL_NONWA [561] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 509#ULTIMATE.initEXIT_NONWA >[665] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 393#L-1_NONWA [634] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 513#mainENTRY_T0_init [601] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 512#mainENTRY_T0_init-D5 [834] mainENTRY_T0_init-D5-->__VERIFIER_nondet_boolENTRY_accept_S1: Formula: (and (> v_~r~0_16 v_~i~0_16) (< v_~inc_i~0_12 0))  InVars {~i~0=v_~i~0_16, ~inc_i~0=v_~inc_i~0_12, ~r~0=v_~r~0_16}  OutVars{~i~0=v_~i~0_16, ~inc_i~0=v_~inc_i~0_12, ~r~0=v_~r~0_16}  AuxVars[]  AssignedVars[] 514#__VERIFIER_nondet_boolENTRY_accept_S1 [863] __VERIFIER_nondet_boolENTRY_accept_S1-->L7_accept_S1: Formula: (and (> v_~r~0_12 v_~i~0_12) (= |v___VERIFIER_nondet_bool_#t~nondet0_5| 0) (= |v___VERIFIER_nondet_bool_#res_4| 0) (< v_~inc_i~0_10 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  OutVars{__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_4|, __VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 547#L7_accept_S1 [688] L7_accept_S1-->__VERIFIER_nondet_boolFINAL_T1_S1: Formula: (> v_~r~0_19 v_~i~0_19)  InVars {~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_12|, ~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 535#__VERIFIER_nondet_boolFINAL_T1_S1 [402] __VERIFIER_nondet_boolFINAL_T1_S1-->__VERIFIER_nondet_boolEXIT_T1_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 533#__VERIFIER_nondet_boolEXIT_T1_S1 >[668] __VERIFIER_nondet_boolEXIT_T1_S1-->L18-D12: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 523#L18-D12 [604] L18-D12-->L18_T1_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 481#L18_T1_S1 [465] L18_T1_S1-->L18-1_T1_S1: Formula: (= v_~inc_i~0_103 |v_main_#t~ret1_16|)  InVars {main_#t~ret1=|v_main_#t~ret1_16|}  OutVars{main_#t~ret1=|v_main_#t~ret1_16|, ~inc_i~0=v_~inc_i~0_103}  AuxVars[]  AssignedVars[~inc_i~0] 467#L18-1_T1_S1 [896] L18-1_T1_S1-->L19_accept_S1: Formula: (< v_~inc_i~0_81 0)  InVars {~inc_i~0=v_~inc_i~0_81}  OutVars{main_#t~ret1=|v_main_#t~ret1_12|, ~inc_i~0=v_~inc_i~0_81}  AuxVars[]  AssignedVars[main_#t~ret1] 468#L19_accept_S1 [528] L19_accept_S1-->L19-1_T0_init: Formula: (= v_~l~0_11 |v_main_#t~nondet2_3|)  InVars {main_#t~nondet2=|v_main_#t~nondet2_3|}  OutVars{~l~0=v_~l~0_11, main_#t~nondet2=|v_main_#t~nondet2_3|}  AuxVars[]  AssignedVars[~l~0] 597#L19-1_T0_init [417] L19-1_T0_init-->L20_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet2=|v_main_#t~nondet2_8|}  AuxVars[]  AssignedVars[main_#t~nondet2] 596#L20_T0_init [929] L20_T0_init-->L20-1_accept_S1: Formula: (and (> v_~r~0_144 v_~i~0_146) (= v_~r~0_144 |v_main_#t~nondet3_18|) (< v_~inc_i~0_112 0))  InVars {~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|}  OutVars{~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|, ~r~0=v_~r~0_144}  AuxVars[]  AssignedVars[~r~0] 574#L20-1_accept_S1 [946] L20-1_accept_S1-->L21_accept_S1: Formula: (and (< v_~inc_i~0_102 0) (> v_~r~0_134 v_~i~0_138))  InVars {~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, ~r~0=v_~r~0_134}  OutVars{~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, main_#t~nondet3=|v_main_#t~nondet3_15|, ~r~0=v_~r~0_134}  AuxVars[]  AssignedVars[main_#t~nondet3] 571#L21_accept_S1 [758] L21_accept_S1-->L21-1_T1_S1: Formula: (and (> v_~r~0_61 v_~i~0_62) (= v_~i~0_62 |v_main_#t~nondet4_9|))  InVars {main_#t~nondet4=|v_main_#t~nondet4_9|, ~r~0=v_~r~0_61}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_9|, ~i~0=v_~i~0_62, ~r~0=v_~r~0_61}  AuxVars[]  AssignedVars[~i~0] 591#L21-1_T1_S1 [432] L21-1_T1_S1-->L23_T1_S1: Formula: true  InVars {}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_3|}  AuxVars[]  AssignedVars[main_#t~nondet4] 586#L23_T1_S1 [1023] L23_T1_S1-->L24-2_accept_S1: Formula: (and (< v_~inc_i~0_92 0) (= v_main_~__ok~0_32 0) (<= v_~l~0_42 v_~r~0_121))  InVars {~l~0=v_~l~0_42, ~inc_i~0=v_~inc_i~0_92, ~r~0=v_~r~0_121}  OutVars{~l~0=v_~l~0_42, main_~__ok~0=v_main_~__ok~0_32, ~inc_i~0=v_~inc_i~0_92, ~r~0=v_~r~0_121}  AuxVars[]  AssignedVars[main_~__ok~0] 557#L24-2_accept_S1 
[2021-04-24 13:51:04,486 INFO  L796   eck$LassoCheckResult]: Loop: 557#L24-2_accept_S1 [1405] L24-2_accept_S1-->L25_accept_S1: Formula: (and (< v_main_~__ok~0_15 0) (< v_~inc_i~0_40 0) (> v_~r~0_55 v_~i~0_55))  InVars {~i~0=v_~i~0_55, main_~__ok~0=v_main_~__ok~0_15, ~inc_i~0=v_~inc_i~0_40, ~r~0=v_~r~0_55}  OutVars{~i~0=v_~i~0_55, main_~__ok~0=v_main_~__ok~0_15, ~inc_i~0=v_~inc_i~0_40, ~r~0=v_~r~0_55}  AuxVars[]  AssignedVars[] 528#L25_accept_S1 [473] L25_accept_S1-->L25_accept_S1-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 540#L25_accept_S1-D1 [1431] L25_accept_S1-D1-->__VERIFIER_nondet_boolENTRY_accept_S1: Formula: (and (< v_~inc_i~0_22 0) (> v_~r~0_28 v_~i~0_28))  InVars {~i~0=v_~i~0_28, ~inc_i~0=v_~inc_i~0_22, ~r~0=v_~r~0_28}  OutVars{~i~0=v_~i~0_28, ~inc_i~0=v_~inc_i~0_22, ~r~0=v_~r~0_28}  AuxVars[]  AssignedVars[] 514#__VERIFIER_nondet_boolENTRY_accept_S1 [863] __VERIFIER_nondet_boolENTRY_accept_S1-->L7_accept_S1: Formula: (and (> v_~r~0_12 v_~i~0_12) (= |v___VERIFIER_nondet_bool_#t~nondet0_5| 0) (= |v___VERIFIER_nondet_bool_#res_4| 0) (< v_~inc_i~0_10 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  OutVars{__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_4|, __VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 547#L7_accept_S1 [688] L7_accept_S1-->__VERIFIER_nondet_boolFINAL_T1_S1: Formula: (> v_~r~0_19 v_~i~0_19)  InVars {~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_12|, ~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 535#__VERIFIER_nondet_boolFINAL_T1_S1 [877] __VERIFIER_nondet_boolFINAL_T1_S1-->__VERIFIER_nondet_boolEXIT_accept_S1: Formula: (< v_~inc_i~0_20 0)  InVars {~inc_i~0=v_~inc_i~0_20}  OutVars{~inc_i~0=v_~inc_i~0_20}  AuxVars[]  AssignedVars[] 526#__VERIFIER_nondet_boolEXIT_accept_S1 >[659] __VERIFIER_nondet_boolEXIT_accept_S1-->L25-1-D13: AOR: Formula: (= |v_main_#t~ret5_4| |v___VERIFIER_nondet_bool_#resOutParam_2|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_2|}  OutVars{main_#t~ret5=|v_main_#t~ret5_4|}  AuxVars[]  AssignedVars[main_#t~ret5] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 530#L25-1-D13 [394] L25-1-D13-->L25-1_accept_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 635#L25-1_accept_S1 [485] L25-1_accept_S1-->L25-2_T0_init: Formula: (= v_~_x_inc_i~0_18 |v_main_#t~ret5_10|)  InVars {main_#t~ret5=|v_main_#t~ret5_10|}  OutVars{main_#t~ret5=|v_main_#t~ret5_10|, ~_x_inc_i~0=v_~_x_inc_i~0_18}  AuxVars[]  AssignedVars[~_x_inc_i~0] 632#L25-2_T0_init [899] L25-2_T0_init-->L26_accept_S1: Formula: (and (< v_~inc_i~0_114 0) (> v_~r~0_148 v_~i~0_148))  InVars {~i~0=v_~i~0_148, ~inc_i~0=v_~inc_i~0_114, ~r~0=v_~r~0_148}  OutVars{main_#t~ret5=|v_main_#t~ret5_20|, ~i~0=v_~i~0_148, ~inc_i~0=v_~inc_i~0_114, ~r~0=v_~r~0_148}  AuxVars[]  AssignedVars[main_#t~ret5] 627#L26_accept_S1 [420] L26_accept_S1-->L26-1_T0_init: Formula: (= v_~_x_l~0_23 |v_main_#t~nondet6_8|)  InVars {main_#t~nondet6=|v_main_#t~nondet6_8|}  OutVars{~_x_l~0=v_~_x_l~0_23, main_#t~nondet6=|v_main_#t~nondet6_8|}  AuxVars[]  AssignedVars[~_x_l~0] 624#L26-1_T0_init [730] L26-1_T0_init-->L27_T1_S1: Formula: (> v_~r~0_122 v_~i~0_127)  InVars {~i~0=v_~i~0_127, ~r~0=v_~r~0_122}  OutVars{main_#t~nondet6=|v_main_#t~nondet6_15|, ~i~0=v_~i~0_127, ~r~0=v_~r~0_122}  AuxVars[]  AssignedVars[main_#t~nondet6] 625#L27_T1_S1 [937] L27_T1_S1-->L27-1_accept_S1: Formula: (and (= v_~_x_r~0_22 |v_main_#t~nondet7_15|) (< v_~inc_i~0_84 0))  InVars {main_#t~nondet7=|v_main_#t~nondet7_15|, ~inc_i~0=v_~inc_i~0_84}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_15|, ~inc_i~0=v_~inc_i~0_84, ~_x_r~0=v_~_x_r~0_22}  AuxVars[]  AssignedVars[~_x_r~0] 474#L27-1_accept_S1 [387] L27-1_accept_S1-->L28_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_3|}  AuxVars[]  AssignedVars[main_#t~nondet7] 608#L28_T0_init [413] L28_T0_init-->L28-1_T0_init: Formula: (= v_~_x_i~0_17 |v_main_#t~nondet8_5|)  InVars {main_#t~nondet8=|v_main_#t~nondet8_5|}  OutVars{main_#t~nondet8=|v_main_#t~nondet8_5|, ~_x_i~0=v_~_x_i~0_17}  AuxVars[]  AssignedVars[~_x_i~0] 604#L28-1_T0_init [608] L28-1_T0_init-->L30_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet8=|v_main_#t~nondet8_14|}  AuxVars[]  AssignedVars[main_#t~nondet8] 480#L30_T0_init [1115] L30_T0_init-->L31_accept_S1: Formula: (and (<= v_~l~0_18 v_~i~0_41) (> v_~r~0_41 v_~i~0_41) (> v_~_x_i~0_14 0.0) (< v_~inc_i~0_31 0) (= v_main_~__ok~0_9 0))  InVars {~l~0=v_~l~0_18, ~_x_i~0=v_~_x_i~0_14, ~i~0=v_~i~0_41, ~inc_i~0=v_~inc_i~0_31, ~r~0=v_~r~0_41}  OutVars{~l~0=v_~l~0_18, ~i~0=v_~i~0_41, main_~__ok~0=v_main_~__ok~0_9, ~inc_i~0=v_~inc_i~0_31, ~_x_i~0=v_~_x_i~0_14, ~r~0=v_~r~0_41}  AuxVars[]  AssignedVars[main_~__ok~0] 420#L31_accept_S1 [1413] L31_accept_S1-->L32_accept_S1: Formula: (and (< v_~inc_i~0_117 0) (= v_~inc_i~0_117 v_~_x_inc_i~0_33) (> v_~r~0_150 v_~i~0_150))  InVars {~_x_inc_i~0=v_~_x_inc_i~0_33, ~i~0=v_~i~0_150, ~r~0=v_~r~0_150}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_33, ~i~0=v_~i~0_150, ~inc_i~0=v_~inc_i~0_117, ~r~0=v_~r~0_150}  AuxVars[]  AssignedVars[~inc_i~0] 421#L32_accept_S1 [1426] L32_accept_S1-->L33_accept_S1: Formula: (and (< v_~inc_i~0_65 0) (> v_~r~0_92 v_~i~0_98) (= v_~l~0_32 v_~_x_l~0_28))  InVars {~_x_l~0=v_~_x_l~0_28, ~i~0=v_~i~0_98, ~inc_i~0=v_~inc_i~0_65, ~r~0=v_~r~0_92}  OutVars{~l~0=v_~l~0_32, ~_x_l~0=v_~_x_l~0_28, ~i~0=v_~i~0_98, ~inc_i~0=v_~inc_i~0_65, ~r~0=v_~r~0_92}  AuxVars[]  AssignedVars[~l~0] 484#L33_accept_S1 [1437] L33_accept_S1-->L34_accept_S1: Formula: (and (= v_~r~0_141 v_~_x_r~0_31) (> v_~r~0_141 v_~i~0_144) (< v_~inc_i~0_111 0))  InVars {~i~0=v_~i~0_144, ~inc_i~0=v_~inc_i~0_111, ~_x_r~0=v_~_x_r~0_31}  OutVars{~i~0=v_~i~0_144, ~inc_i~0=v_~inc_i~0_111, ~r~0=v_~r~0_141, ~_x_r~0=v_~_x_r~0_31}  AuxVars[]  AssignedVars[~r~0] 563#L34_accept_S1 [1443] L34_accept_S1-->L24-2_accept_S1: Formula: (and (= v_~i~0_81 v_~_x_i~0_28) (> v_~r~0_78 v_~i~0_81) (< v_~inc_i~0_55 0))  InVars {~_x_i~0=v_~_x_i~0_28, ~inc_i~0=v_~inc_i~0_55, ~r~0=v_~r~0_78}  OutVars{~_x_i~0=v_~_x_i~0_28, ~i~0=v_~i~0_81, ~inc_i~0=v_~inc_i~0_55, ~r~0=v_~r~0_78}  AuxVars[]  AssignedVars[~i~0] 557#L24-2_accept_S1 
[2021-04-24 13:51:04,487 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:04,487 INFO  L82        PathProgramCache]: Analyzing trace with hash -1299556448, now seen corresponding path program 1 times
[2021-04-24 13:51:04,487 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:04,487 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [1228745390]
[2021-04-24 13:51:04,488 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:04,493 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2021-04-24 13:51:04,501 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:04,501 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:04,502 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:04,502 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:04,504 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:04,504 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:04,504 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:04,505 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 5
[2021-04-24 13:51:04,506 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:04,506 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:04,506 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2021-04-24 13:51:04,507 INFO  L353   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModulePreferences [1228745390]
[2021-04-24 13:51:04,507 INFO  L219   FreeRefinementEngine]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences.
[2021-04-24 13:51:04,507 INFO  L232   FreeRefinementEngine]: Number of different interpolants: perfect sequences [4] imperfect sequences [] total 4
[2021-04-24 13:51:04,507 INFO  L155   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1629664579]
[2021-04-24 13:51:04,508 INFO  L799   eck$LassoCheckResult]: stem already infeasible
[2021-04-24 13:51:04,508 INFO  L142   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy FIXED_PREFERENCES
[2021-04-24 13:51:04,509 INFO  L142   InterpolantAutomaton]: Constructing interpolant automaton starting with 4 interpolants.
[2021-04-24 13:51:04,509 INFO  L144   InterpolantAutomaton]: CoverageRelationStatistics Valid=5, Invalid=7, Unknown=0, NotChecked=0, Total=12
[2021-04-24 13:51:04,509 INFO  L87              Difference]: Start difference. First operand 249 states and 1361 transitions. cyclomatic complexity: 1114 Second operand  has 4 states, 4 states have (on average 5.75) internal successors, (23), 3 states have internal predecessors, (23), 2 states have call successors, (3), 2 states have call predecessors, (3), 2 states have return successors, (2), 2 states have call predecessors, (2), 2 states have call successors, (2)
[2021-04-24 13:51:04,807 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2021-04-24 13:51:04,808 INFO  L93              Difference]: Finished difference Result 290 states and 1496 transitions.
[2021-04-24 13:51:04,808 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 4 states. 
[2021-04-24 13:51:04,808 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 290 states and 1496 transitions.
[2021-04-24 13:51:04,812 INFO  L131   ngComponentsAnalysis]: Automaton has 3 accepting balls. 126
[2021-04-24 13:51:04,817 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 290 states to 288 states and 1493 transitions.
[2021-04-24 13:51:04,817 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 68
[2021-04-24 13:51:04,818 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 68
[2021-04-24 13:51:04,818 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 288 states and 1493 transitions.
[2021-04-24 13:51:04,820 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2021-04-24 13:51:04,820 INFO  L692         BuchiCegarLoop]: Abstraction has 288 states and 1493 transitions.
[2021-04-24 13:51:04,821 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 288 states and 1493 transitions.
[2021-04-24 13:51:04,832 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 288 to 281.
[2021-04-24 13:51:04,833 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 281 states, 256 states have (on average 5.546875) internal successors, (1420), 254 states have internal predecessors, (1420), 13 states have call successors, (13), 13 states have call predecessors, (13), 12 states have return successors, (40), 14 states have call predecessors, (40), 13 states have call successors, (40)
[2021-04-24 13:51:04,834 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 281 states to 281 states and 1473 transitions.
[2021-04-24 13:51:04,835 INFO  L715         BuchiCegarLoop]: Abstraction has 281 states and 1473 transitions.
[2021-04-24 13:51:04,835 INFO  L595         BuchiCegarLoop]: Abstraction has 281 states and 1473 transitions.
[2021-04-24 13:51:04,835 INFO  L427         BuchiCegarLoop]: ======== Iteration 3============
[2021-04-24 13:51:04,835 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 281 states and 1473 transitions.
[2021-04-24 13:51:04,837 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 120
[2021-04-24 13:51:04,837 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:51:04,837 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:51:04,838 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:04,838 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:04,839 INFO  L794   eck$LassoCheckResult]: Stem: 940#ULTIMATE.startENTRY_NONWA [386] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 941#ULTIMATE.initENTRY_NONWA [469] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~inc_i~0_9 0)  InVars {}  OutVars{~inc_i~0=v_~inc_i~0_9}  AuxVars[]  AssignedVars[~inc_i~0] 1034#L11_NONWA [645] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_inc_i~0_9 0)  InVars {}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_9}  AuxVars[]  AssignedVars[~_x_inc_i~0] 1064#L12_NONWA [542] L12_NONWA-->L12-1_NONWA: Formula: (= v_~l~0_10 0.0)  InVars {}  OutVars{~l~0=v_~l~0_10}  AuxVars[]  AssignedVars[~l~0] 1058#L12-1_NONWA [520] L12-1_NONWA-->L13_NONWA: Formula: (= v_~_x_l~0_9 0.0)  InVars {}  OutVars{~_x_l~0=v_~_x_l~0_9}  AuxVars[]  AssignedVars[~_x_l~0] 1036#L13_NONWA [477] L13_NONWA-->L13-1_NONWA: Formula: (= v_~r~0_10 0.0)  InVars {}  OutVars{~r~0=v_~r~0_10}  AuxVars[]  AssignedVars[~r~0] 1025#L13-1_NONWA [458] L13-1_NONWA-->L14_NONWA: Formula: (= v_~_x_r~0_9 0.0)  InVars {}  OutVars{~_x_r~0=v_~_x_r~0_9}  AuxVars[]  AssignedVars[~_x_r~0] 984#L14_NONWA [416] L14_NONWA-->L14-1_NONWA: Formula: (= v_~i~0_10 0.0)  InVars {}  OutVars{~i~0=v_~i~0_10}  AuxVars[]  AssignedVars[~i~0] 946#L14-1_NONWA [390] L14-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_i~0_9 0.0)  InVars {}  OutVars{~_x_i~0=v_~_x_i~0_9}  AuxVars[]  AssignedVars[~_x_i~0] 947#ULTIMATE.initFINAL_NONWA [561] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1075#ULTIMATE.initEXIT_NONWA >[665] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 937#L-1_NONWA [634] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1081#mainENTRY_T0_init [601] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1080#mainENTRY_T0_init-D5 [675] mainENTRY_T0_init-D5-->__VERIFIER_nondet_boolENTRY_T1_S1: Formula: (> v_~r~0_15 v_~i~0_15)  InVars {~i~0=v_~i~0_15, ~r~0=v_~r~0_15}  OutVars{~i~0=v_~i~0_15, ~r~0=v_~r~0_15}  AuxVars[]  AssignedVars[] 1082#__VERIFIER_nondet_boolENTRY_T1_S1 [850] __VERIFIER_nondet_boolENTRY_T1_S1-->L7_T1_S1: Formula: (and (= |v___VERIFIER_nondet_bool_#res_8| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_9| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_8|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 1106#L7_T1_S1 [493] L7_T1_S1-->__VERIFIER_nondet_boolFINAL_T1_S1: Formula: true  InVars {}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_17|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 1103#__VERIFIER_nondet_boolFINAL_T1_S1 [402] __VERIFIER_nondet_boolFINAL_T1_S1-->__VERIFIER_nondet_boolEXIT_T1_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1099#__VERIFIER_nondet_boolEXIT_T1_S1 >[668] __VERIFIER_nondet_boolEXIT_T1_S1-->L18-D12: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1089#L18-D12 [604] L18-D12-->L18_T1_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1028#L18_T1_S1 [465] L18_T1_S1-->L18-1_T1_S1: Formula: (= v_~inc_i~0_103 |v_main_#t~ret1_16|)  InVars {main_#t~ret1=|v_main_#t~ret1_16|}  OutVars{main_#t~ret1=|v_main_#t~ret1_16|, ~inc_i~0=v_~inc_i~0_103}  AuxVars[]  AssignedVars[~inc_i~0] 1014#L18-1_T1_S1 [896] L18-1_T1_S1-->L19_accept_S1: Formula: (< v_~inc_i~0_81 0)  InVars {~inc_i~0=v_~inc_i~0_81}  OutVars{main_#t~ret1=|v_main_#t~ret1_12|, ~inc_i~0=v_~inc_i~0_81}  AuxVars[]  AssignedVars[main_#t~ret1] 1015#L19_accept_S1 [528] L19_accept_S1-->L19-1_T0_init: Formula: (= v_~l~0_11 |v_main_#t~nondet2_3|)  InVars {main_#t~nondet2=|v_main_#t~nondet2_3|}  OutVars{~l~0=v_~l~0_11, main_#t~nondet2=|v_main_#t~nondet2_3|}  AuxVars[]  AssignedVars[~l~0] 985#L19-1_T0_init [417] L19-1_T0_init-->L20_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet2=|v_main_#t~nondet2_8|}  AuxVars[]  AssignedVars[main_#t~nondet2] 986#L20_T0_init [929] L20_T0_init-->L20-1_accept_S1: Formula: (and (> v_~r~0_144 v_~i~0_146) (= v_~r~0_144 |v_main_#t~nondet3_18|) (< v_~inc_i~0_112 0))  InVars {~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|}  OutVars{~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|, ~r~0=v_~r~0_144}  AuxVars[]  AssignedVars[~r~0] 1126#L20-1_accept_S1 [946] L20-1_accept_S1-->L21_accept_S1: Formula: (and (< v_~inc_i~0_102 0) (> v_~r~0_134 v_~i~0_138))  InVars {~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, ~r~0=v_~r~0_134}  OutVars{~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, main_#t~nondet3=|v_main_#t~nondet3_15|, ~r~0=v_~r~0_134}  AuxVars[]  AssignedVars[main_#t~nondet3] 1123#L21_accept_S1 [758] L21_accept_S1-->L21-1_T1_S1: Formula: (and (> v_~r~0_61 v_~i~0_62) (= v_~i~0_62 |v_main_#t~nondet4_9|))  InVars {main_#t~nondet4=|v_main_#t~nondet4_9|, ~r~0=v_~r~0_61}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_9|, ~i~0=v_~i~0_62, ~r~0=v_~r~0_61}  AuxVars[]  AssignedVars[~i~0] 1163#L21-1_T1_S1 [432] L21-1_T1_S1-->L23_T1_S1: Formula: true  InVars {}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_3|}  AuxVars[]  AssignedVars[main_#t~nondet4] 1162#L23_T1_S1 [1023] L23_T1_S1-->L24-2_accept_S1: Formula: (and (< v_~inc_i~0_92 0) (= v_main_~__ok~0_32 0) (<= v_~l~0_42 v_~r~0_121))  InVars {~l~0=v_~l~0_42, ~inc_i~0=v_~inc_i~0_92, ~r~0=v_~r~0_121}  OutVars{~l~0=v_~l~0_42, main_~__ok~0=v_main_~__ok~0_32, ~inc_i~0=v_~inc_i~0_92, ~r~0=v_~r~0_121}  AuxVars[]  AssignedVars[main_~__ok~0] 1112#L24-2_accept_S1 
[2021-04-24 13:51:04,840 INFO  L796   eck$LassoCheckResult]: Loop: 1112#L24-2_accept_S1 [1405] L24-2_accept_S1-->L25_accept_S1: Formula: (and (< v_main_~__ok~0_15 0) (< v_~inc_i~0_40 0) (> v_~r~0_55 v_~i~0_55))  InVars {~i~0=v_~i~0_55, main_~__ok~0=v_main_~__ok~0_15, ~inc_i~0=v_~inc_i~0_40, ~r~0=v_~r~0_55}  OutVars{~i~0=v_~i~0_55, main_~__ok~0=v_main_~__ok~0_15, ~inc_i~0=v_~inc_i~0_40, ~r~0=v_~r~0_55}  AuxVars[]  AssignedVars[] 1067#L25_accept_S1 [473] L25_accept_S1-->L25_accept_S1-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1157#L25_accept_S1-D1 [1431] L25_accept_S1-D1-->__VERIFIER_nondet_boolENTRY_accept_S1: Formula: (and (< v_~inc_i~0_22 0) (> v_~r~0_28 v_~i~0_28))  InVars {~i~0=v_~i~0_28, ~inc_i~0=v_~inc_i~0_22, ~r~0=v_~r~0_28}  OutVars{~i~0=v_~i~0_28, ~inc_i~0=v_~inc_i~0_22, ~r~0=v_~r~0_28}  AuxVars[]  AssignedVars[] 1143#__VERIFIER_nondet_boolENTRY_accept_S1 [863] __VERIFIER_nondet_boolENTRY_accept_S1-->L7_accept_S1: Formula: (and (> v_~r~0_12 v_~i~0_12) (= |v___VERIFIER_nondet_bool_#t~nondet0_5| 0) (= |v___VERIFIER_nondet_bool_#res_4| 0) (< v_~inc_i~0_10 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  OutVars{__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_4|, __VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 1140#L7_accept_S1 [688] L7_accept_S1-->__VERIFIER_nondet_boolFINAL_T1_S1: Formula: (> v_~r~0_19 v_~i~0_19)  InVars {~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_12|, ~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 1135#__VERIFIER_nondet_boolFINAL_T1_S1 [877] __VERIFIER_nondet_boolFINAL_T1_S1-->__VERIFIER_nondet_boolEXIT_accept_S1: Formula: (< v_~inc_i~0_20 0)  InVars {~inc_i~0=v_~inc_i~0_20}  OutVars{~inc_i~0=v_~inc_i~0_20}  AuxVars[]  AssignedVars[] 1072#__VERIFIER_nondet_boolEXIT_accept_S1 >[659] __VERIFIER_nondet_boolEXIT_accept_S1-->L25-1-D13: AOR: Formula: (= |v_main_#t~ret5_4| |v___VERIFIER_nondet_bool_#resOutParam_2|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_2|}  OutVars{main_#t~ret5=|v_main_#t~ret5_4|}  AuxVars[]  AssignedVars[main_#t~ret5] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1186#L25-1-D13 [394] L25-1-D13-->L25-1_accept_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1183#L25-1_accept_S1 [485] L25-1_accept_S1-->L25-2_T0_init: Formula: (= v_~_x_inc_i~0_18 |v_main_#t~ret5_10|)  InVars {main_#t~ret5=|v_main_#t~ret5_10|}  OutVars{main_#t~ret5=|v_main_#t~ret5_10|, ~_x_inc_i~0=v_~_x_inc_i~0_18}  AuxVars[]  AssignedVars[~_x_inc_i~0] 1171#L25-2_T0_init [899] L25-2_T0_init-->L26_accept_S1: Formula: (and (< v_~inc_i~0_114 0) (> v_~r~0_148 v_~i~0_148))  InVars {~i~0=v_~i~0_148, ~inc_i~0=v_~inc_i~0_114, ~r~0=v_~r~0_148}  OutVars{main_#t~ret5=|v_main_#t~ret5_20|, ~i~0=v_~i~0_148, ~inc_i~0=v_~inc_i~0_114, ~r~0=v_~r~0_148}  AuxVars[]  AssignedVars[main_#t~ret5] 1172#L26_accept_S1 [915] L26_accept_S1-->L26-1_accept_S1: Formula: (and (< v_~inc_i~0_53 0) (> v_~r~0_74 v_~i~0_76) (= v_~_x_l~0_25 |v_main_#t~nondet6_10|))  InVars {main_#t~nondet6=|v_main_#t~nondet6_10|, ~i~0=v_~i~0_76, ~inc_i~0=v_~inc_i~0_53, ~r~0=v_~r~0_74}  OutVars{main_#t~nondet6=|v_main_#t~nondet6_10|, ~_x_l~0=v_~_x_l~0_25, ~i~0=v_~i~0_76, ~inc_i~0=v_~inc_i~0_53, ~r~0=v_~r~0_74}  AuxVars[]  AssignedVars[~_x_l~0] 1216#L26-1_accept_S1 [927] L26-1_accept_S1-->L27_accept_S1: Formula: (and (> v_~r~0_112 v_~i~0_118) (< v_~inc_i~0_85 0))  InVars {~i~0=v_~i~0_118, ~inc_i~0=v_~inc_i~0_85, ~r~0=v_~r~0_112}  OutVars{main_#t~nondet6=|v_main_#t~nondet6_13|, ~i~0=v_~i~0_118, ~inc_i~0=v_~inc_i~0_85, ~r~0=v_~r~0_112}  AuxVars[]  AssignedVars[main_#t~nondet6] 1010#L27_accept_S1 [940] L27_accept_S1-->L27-1_accept_S1: Formula: (and (= v_~_x_r~0_28 |v_main_#t~nondet7_18|) (> v_~r~0_136 v_~i~0_140) (< v_~inc_i~0_105 0))  InVars {main_#t~nondet7=|v_main_#t~nondet7_18|, ~i~0=v_~i~0_140, ~inc_i~0=v_~inc_i~0_105, ~r~0=v_~r~0_136}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_18|, ~i~0=v_~i~0_140, ~inc_i~0=v_~inc_i~0_105, ~r~0=v_~r~0_136, ~_x_r~0=v_~_x_r~0_28}  AuxVars[]  AssignedVars[~_x_r~0] 1201#L27-1_accept_S1 [951] L27-1_accept_S1-->L28_accept_S1: Formula: (and (< v_~inc_i~0_29 0) (> v_~r~0_38 v_~i~0_38))  InVars {~i~0=v_~i~0_38, ~inc_i~0=v_~inc_i~0_29, ~r~0=v_~r~0_38}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_5|, ~i~0=v_~i~0_38, ~inc_i~0=v_~inc_i~0_29, ~r~0=v_~r~0_38}  AuxVars[]  AssignedVars[main_#t~nondet7] 1076#L28_accept_S1 [562] L28_accept_S1-->L28-1_T0_init: Formula: (= v_~_x_i~0_23 |v_main_#t~nondet8_8|)  InVars {main_#t~nondet8=|v_main_#t~nondet8_8|}  OutVars{main_#t~nondet8=|v_main_#t~nondet8_8|, ~_x_i~0=v_~_x_i~0_23}  AuxVars[]  AssignedVars[~_x_i~0] 1077#L28-1_T0_init [770] L28-1_T0_init-->L30_T1_S1: Formula: (> v_~r~0_129 v_~i~0_135)  InVars {~i~0=v_~i~0_135, ~r~0=v_~r~0_129}  OutVars{~i~0=v_~i~0_135, main_#t~nondet8=|v_main_#t~nondet8_15|, ~r~0=v_~r~0_129}  AuxVars[]  AssignedVars[main_#t~nondet8] 1090#L30_T1_S1 [1201] L30_T1_S1-->L31_accept_S1: Formula: (and (> v_~r~0_36 v_~_x_r~0_11) (= v_main_~__ok~0_6 0) (< v_~inc_i~0_28 0))  InVars {~inc_i~0=v_~inc_i~0_28, ~r~0=v_~r~0_36, ~_x_r~0=v_~_x_r~0_11}  OutVars{main_~__ok~0=v_main_~__ok~0_6, ~inc_i~0=v_~inc_i~0_28, ~r~0=v_~r~0_36, ~_x_r~0=v_~_x_r~0_11}  AuxVars[]  AssignedVars[main_~__ok~0] 963#L31_accept_S1 [1413] L31_accept_S1-->L32_accept_S1: Formula: (and (< v_~inc_i~0_117 0) (= v_~inc_i~0_117 v_~_x_inc_i~0_33) (> v_~r~0_150 v_~i~0_150))  InVars {~_x_inc_i~0=v_~_x_inc_i~0_33, ~i~0=v_~i~0_150, ~r~0=v_~r~0_150}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_33, ~i~0=v_~i~0_150, ~inc_i~0=v_~inc_i~0_117, ~r~0=v_~r~0_150}  AuxVars[]  AssignedVars[~inc_i~0] 964#L32_accept_S1 [613] L32_accept_S1-->L33_T0_init: Formula: (= v_~l~0_30 v_~_x_l~0_26)  InVars {~_x_l~0=v_~_x_l~0_26}  OutVars{~_x_l~0=v_~_x_l~0_26, ~l~0=v_~l~0_30}  AuxVars[]  AssignedVars[~l~0] 1169#L33_T0_init [439] L33_T0_init-->L34_T0_init: Formula: (= v_~r~0_113 v_~_x_r~0_23)  InVars {~_x_r~0=v_~_x_r~0_23}  OutVars{~r~0=v_~r~0_113, ~_x_r~0=v_~_x_r~0_23}  AuxVars[]  AssignedVars[~r~0] 1160#L34_T0_init [1440] L34_T0_init-->L24-2_accept_S1: Formula: (and (< v_~inc_i~0_48 0) (= v_~i~0_68 v_~_x_i~0_22) (> v_~r~0_66 v_~i~0_68))  InVars {~_x_i~0=v_~_x_i~0_22, ~inc_i~0=v_~inc_i~0_48, ~r~0=v_~r~0_66}  OutVars{~_x_i~0=v_~_x_i~0_22, ~i~0=v_~i~0_68, ~inc_i~0=v_~inc_i~0_48, ~r~0=v_~r~0_66}  AuxVars[]  AssignedVars[~i~0] 1112#L24-2_accept_S1 
[2021-04-24 13:51:04,841 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:04,841 INFO  L82        PathProgramCache]: Analyzing trace with hash -1120786453, now seen corresponding path program 1 times
[2021-04-24 13:51:04,841 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:04,842 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [1637287215]
[2021-04-24 13:51:04,842 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:04,847 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2021-04-24 13:51:04,853 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:04,853 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:04,854 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:04,854 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:04,855 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:04,855 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:04,857 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:04,857 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:04,857 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:04,857 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:04,859 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:04,859 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:04,859 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2021-04-24 13:51:04,859 INFO  L353   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModulePreferences [1637287215]
[2021-04-24 13:51:04,860 INFO  L219   FreeRefinementEngine]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences.
[2021-04-24 13:51:04,860 INFO  L232   FreeRefinementEngine]: Number of different interpolants: perfect sequences [5] imperfect sequences [] total 5
[2021-04-24 13:51:04,860 INFO  L155   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1186916907]
[2021-04-24 13:51:04,860 INFO  L799   eck$LassoCheckResult]: stem already infeasible
[2021-04-24 13:51:04,860 INFO  L142   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy FIXED_PREFERENCES
[2021-04-24 13:51:04,861 INFO  L142   InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants.
[2021-04-24 13:51:04,861 INFO  L144   InterpolantAutomaton]: CoverageRelationStatistics Valid=7, Invalid=13, Unknown=0, NotChecked=0, Total=20
[2021-04-24 13:51:04,861 INFO  L87              Difference]: Start difference. First operand 281 states and 1473 transitions. cyclomatic complexity: 1194 Second operand  has 5 states, 5 states have (on average 4.6) internal successors, (23), 5 states have internal predecessors, (23), 2 states have call successors, (3), 2 states have call predecessors, (3), 2 states have return successors, (2), 2 states have call predecessors, (2), 2 states have call successors, (2)
[2021-04-24 13:51:05,338 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2021-04-24 13:51:05,338 INFO  L93              Difference]: Finished difference Result 732 states and 4309 transitions.
[2021-04-24 13:51:05,338 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 6 states. 
[2021-04-24 13:51:05,338 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 732 states and 4309 transitions.
[2021-04-24 13:51:05,350 INFO  L131   ngComponentsAnalysis]: Automaton has 5 accepting balls. 223
[2021-04-24 13:51:05,362 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 732 states to 732 states and 4309 transitions.
[2021-04-24 13:51:05,362 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 202
[2021-04-24 13:51:05,363 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 202
[2021-04-24 13:51:05,364 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 732 states and 4309 transitions.
[2021-04-24 13:51:05,366 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2021-04-24 13:51:05,367 INFO  L692         BuchiCegarLoop]: Abstraction has 732 states and 4309 transitions.
[2021-04-24 13:51:05,367 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 732 states and 4309 transitions.
[2021-04-24 13:51:05,382 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 732 to 323.
[2021-04-24 13:51:05,383 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 323 states, 281 states have (on average 5.7686832740213525) internal successors, (1621), 289 states have internal predecessors, (1621), 21 states have call successors, (21), 21 states have call predecessors, (21), 21 states have return successors, (79), 13 states have call predecessors, (79), 21 states have call successors, (79)
[2021-04-24 13:51:05,385 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 323 states to 323 states and 1721 transitions.
[2021-04-24 13:51:05,385 INFO  L715         BuchiCegarLoop]: Abstraction has 323 states and 1721 transitions.
[2021-04-24 13:51:05,385 INFO  L595         BuchiCegarLoop]: Abstraction has 323 states and 1721 transitions.
[2021-04-24 13:51:05,386 INFO  L427         BuchiCegarLoop]: ======== Iteration 4============
[2021-04-24 13:51:05,386 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 323 states and 1721 transitions.
[2021-04-24 13:51:05,388 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 132
[2021-04-24 13:51:05,388 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:51:05,388 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:51:05,389 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:05,389 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:05,390 INFO  L794   eck$LassoCheckResult]: Stem: 1964#ULTIMATE.startENTRY_NONWA [386] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1965#ULTIMATE.initENTRY_NONWA [469] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~inc_i~0_9 0)  InVars {}  OutVars{~inc_i~0=v_~inc_i~0_9}  AuxVars[]  AssignedVars[~inc_i~0] 2044#L11_NONWA [645] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_inc_i~0_9 0)  InVars {}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_9}  AuxVars[]  AssignedVars[~_x_inc_i~0] 2081#L12_NONWA [542] L12_NONWA-->L12-1_NONWA: Formula: (= v_~l~0_10 0.0)  InVars {}  OutVars{~l~0=v_~l~0_10}  AuxVars[]  AssignedVars[~l~0] 2069#L12-1_NONWA [520] L12-1_NONWA-->L13_NONWA: Formula: (= v_~_x_l~0_9 0.0)  InVars {}  OutVars{~_x_l~0=v_~_x_l~0_9}  AuxVars[]  AssignedVars[~_x_l~0] 2050#L13_NONWA [477] L13_NONWA-->L13-1_NONWA: Formula: (= v_~r~0_10 0.0)  InVars {}  OutVars{~r~0=v_~r~0_10}  AuxVars[]  AssignedVars[~r~0] 2036#L13-1_NONWA [458] L13-1_NONWA-->L14_NONWA: Formula: (= v_~_x_r~0_9 0.0)  InVars {}  OutVars{~_x_r~0=v_~_x_r~0_9}  AuxVars[]  AssignedVars[~_x_r~0] 2008#L14_NONWA [416] L14_NONWA-->L14-1_NONWA: Formula: (= v_~i~0_10 0.0)  InVars {}  OutVars{~i~0=v_~i~0_10}  AuxVars[]  AssignedVars[~i~0] 1970#L14-1_NONWA [390] L14-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_i~0_9 0.0)  InVars {}  OutVars{~_x_i~0=v_~_x_i~0_9}  AuxVars[]  AssignedVars[~_x_i~0] 1971#ULTIMATE.initFINAL_NONWA [561] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2087#ULTIMATE.initEXIT_NONWA >[665] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1961#L-1_NONWA [634] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2093#mainENTRY_T0_init [601] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2092#mainENTRY_T0_init-D5 [573] mainENTRY_T0_init-D5-->__VERIFIER_nondet_boolENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2094#__VERIFIER_nondet_boolENTRY_T0_init [838] __VERIFIER_nondet_boolENTRY_T0_init-->L7_T0_init: Formula: (and (= |v___VERIFIER_nondet_bool_#res_5| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_6| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_6|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_6|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_5|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 2125#L7_T0_init [391] L7_T0_init-->__VERIFIER_nondet_boolFINAL_T0_init: Formula: true  InVars {}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_14|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 2124#__VERIFIER_nondet_boolFINAL_T0_init [544] __VERIFIER_nondet_boolFINAL_T0_init-->__VERIFIER_nondet_boolEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2123#__VERIFIER_nondet_boolEXIT_T0_init >[654] __VERIFIER_nondet_boolEXIT_T0_init-->L18-D11: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2110#L18-D11 [603] L18-D11-->L18_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2099#L18_T0_init [585] L18_T0_init-->L18-1_T0_init: Formula: (= v_~inc_i~0_106 |v_main_#t~ret1_18|)  InVars {main_#t~ret1=|v_main_#t~ret1_18|}  OutVars{main_#t~ret1=|v_main_#t~ret1_18|, ~inc_i~0=v_~inc_i~0_106}  AuxVars[]  AssignedVars[~inc_i~0] 2100#L18-1_T0_init [622] L18-1_T0_init-->L19_T0_init: Formula: true  InVars {}  OutVars{main_#t~ret1=|v_main_#t~ret1_5|}  AuxVars[]  AssignedVars[main_#t~ret1] 2020#L19_T0_init [436] L19_T0_init-->L19-1_T0_init: Formula: (= v_~l~0_27 |v_main_#t~nondet2_16|)  InVars {main_#t~nondet2=|v_main_#t~nondet2_16|}  OutVars{~l~0=v_~l~0_27, main_#t~nondet2=|v_main_#t~nondet2_16|}  AuxVars[]  AssignedVars[~l~0] 2012#L19-1_T0_init [417] L19-1_T0_init-->L20_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet2=|v_main_#t~nondet2_8|}  AuxVars[]  AssignedVars[main_#t~nondet2] 2013#L20_T0_init [929] L20_T0_init-->L20-1_accept_S1: Formula: (and (> v_~r~0_144 v_~i~0_146) (= v_~r~0_144 |v_main_#t~nondet3_18|) (< v_~inc_i~0_112 0))  InVars {~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|}  OutVars{~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|, ~r~0=v_~r~0_144}  AuxVars[]  AssignedVars[~r~0] 2059#L20-1_accept_S1 [946] L20-1_accept_S1-->L21_accept_S1: Formula: (and (< v_~inc_i~0_102 0) (> v_~r~0_134 v_~i~0_138))  InVars {~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, ~r~0=v_~r~0_134}  OutVars{~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, main_#t~nondet3=|v_main_#t~nondet3_15|, ~r~0=v_~r~0_134}  AuxVars[]  AssignedVars[main_#t~nondet3] 1995#L21_accept_S1 [758] L21_accept_S1-->L21-1_T1_S1: Formula: (and (> v_~r~0_61 v_~i~0_62) (= v_~i~0_62 |v_main_#t~nondet4_9|))  InVars {main_#t~nondet4=|v_main_#t~nondet4_9|, ~r~0=v_~r~0_61}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_9|, ~i~0=v_~i~0_62, ~r~0=v_~r~0_61}  AuxVars[]  AssignedVars[~i~0] 2027#L21-1_T1_S1 [432] L21-1_T1_S1-->L23_T1_S1: Formula: true  InVars {}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_3|}  AuxVars[]  AssignedVars[main_#t~nondet4] 2037#L23_T1_S1 [1023] L23_T1_S1-->L24-2_accept_S1: Formula: (and (< v_~inc_i~0_92 0) (= v_main_~__ok~0_32 0) (<= v_~l~0_42 v_~r~0_121))  InVars {~l~0=v_~l~0_42, ~inc_i~0=v_~inc_i~0_92, ~r~0=v_~r~0_121}  OutVars{~l~0=v_~l~0_42, main_~__ok~0=v_main_~__ok~0_32, ~inc_i~0=v_~inc_i~0_92, ~r~0=v_~r~0_121}  AuxVars[]  AssignedVars[main_~__ok~0] 2055#L24-2_accept_S1 
[2021-04-24 13:51:05,391 INFO  L796   eck$LassoCheckResult]: Loop: 2055#L24-2_accept_S1 [1403] L24-2_accept_S1-->L25_T1_S1: Formula: (and (> v_~r~0_54 v_~i~0_54) (> v_main_~__ok~0_14 0))  InVars {~i~0=v_~i~0_54, main_~__ok~0=v_main_~__ok~0_14, ~r~0=v_~r~0_54}  OutVars{~i~0=v_~i~0_54, main_~__ok~0=v_main_~__ok~0_14, ~r~0=v_~r~0_54}  AuxVars[]  AssignedVars[] 2098#L25_T1_S1 [612] L25_T1_S1-->L25_T1_S1-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2256#L25_T1_S1-D3 [1430] L25_T1_S1-D3-->__VERIFIER_nondet_boolENTRY_accept_S1: Formula: (< v_~inc_i~0_19 0)  InVars {~inc_i~0=v_~inc_i~0_19}  OutVars{~inc_i~0=v_~inc_i~0_19}  AuxVars[]  AssignedVars[] 2003#__VERIFIER_nondet_boolENTRY_accept_S1 [863] __VERIFIER_nondet_boolENTRY_accept_S1-->L7_accept_S1: Formula: (and (> v_~r~0_12 v_~i~0_12) (= |v___VERIFIER_nondet_bool_#t~nondet0_5| 0) (= |v___VERIFIER_nondet_bool_#res_4| 0) (< v_~inc_i~0_10 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  OutVars{__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_4|, __VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 2120#L7_accept_S1 [688] L7_accept_S1-->__VERIFIER_nondet_boolFINAL_T1_S1: Formula: (> v_~r~0_19 v_~i~0_19)  InVars {~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_12|, ~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 2116#__VERIFIER_nondet_boolFINAL_T1_S1 [402] __VERIFIER_nondet_boolFINAL_T1_S1-->__VERIFIER_nondet_boolEXIT_T1_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2106#__VERIFIER_nondet_boolEXIT_T1_S1 >[657] __VERIFIER_nondet_boolEXIT_T1_S1-->L25-1-D15: AOR: Formula: (= |v_main_#t~ret5_4| |v___VERIFIER_nondet_bool_#resOutParam_2|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_2|}  OutVars{main_#t~ret5=|v_main_#t~ret5_4|}  AuxVars[]  AssignedVars[main_#t~ret5] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1988#L25-1-D15 [401] L25-1-D15-->L25-1_T1_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1989#L25-1_T1_S1 [886] L25-1_T1_S1-->L25-2_accept_S1: Formula: (and (< v_~inc_i~0_62 0) (= v_~_x_inc_i~0_22 |v_main_#t~ret5_14|))  InVars {main_#t~ret5=|v_main_#t~ret5_14|, ~inc_i~0=v_~inc_i~0_62}  OutVars{main_#t~ret5=|v_main_#t~ret5_14|, ~_x_inc_i~0=v_~_x_inc_i~0_22, ~inc_i~0=v_~inc_i~0_62}  AuxVars[]  AssignedVars[~_x_inc_i~0] 2048#L25-2_accept_S1 [713] L25-2_accept_S1-->L26_T1_S1: Formula: (> v_~r~0_118 v_~i~0_123)  InVars {~i~0=v_~i~0_123, ~r~0=v_~r~0_118}  OutVars{main_#t~ret5=|v_main_#t~ret5_16|, ~i~0=v_~i~0_123, ~r~0=v_~r~0_118}  AuxVars[]  AssignedVars[main_#t~ret5] 1980#L26_T1_S1 [913] L26_T1_S1-->L26-1_accept_S1: Formula: (and (< v_~inc_i~0_35 0) (= v_~_x_l~0_19 |v_main_#t~nondet6_7|))  InVars {~inc_i~0=v_~inc_i~0_35, main_#t~nondet6=|v_main_#t~nondet6_7|}  OutVars{main_#t~nondet6=|v_main_#t~nondet6_7|, ~_x_l~0=v_~_x_l~0_19, ~inc_i~0=v_~inc_i~0_35}  AuxVars[]  AssignedVars[~_x_l~0] 1981#L26-1_accept_S1 [733] L26-1_accept_S1-->L27_T1_S1: Formula: (> v_~r~0_111 v_~i~0_117)  InVars {~i~0=v_~i~0_117, ~r~0=v_~r~0_111}  OutVars{main_#t~nondet6=|v_main_#t~nondet6_12|, ~i~0=v_~i~0_117, ~r~0=v_~r~0_111}  AuxVars[]  AssignedVars[main_#t~nondet6] 2025#L27_T1_S1 [452] L27_T1_S1-->L27-1_T1_S1: Formula: (= v_~_x_r~0_21 |v_main_#t~nondet7_14|)  InVars {main_#t~nondet7=|v_main_#t~nondet7_14|}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_14|, ~_x_r~0=v_~_x_r~0_21}  AuxVars[]  AssignedVars[~_x_r~0] 2032#L27-1_T1_S1 [950] L27-1_T1_S1-->L28_accept_S1: Formula: (< v_~inc_i~0_56 0)  InVars {~inc_i~0=v_~inc_i~0_56}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_10|, ~inc_i~0=v_~inc_i~0_56}  AuxVars[]  AssignedVars[main_#t~nondet7] 1969#L28_accept_S1 [562] L28_accept_S1-->L28-1_T0_init: Formula: (= v_~_x_i~0_23 |v_main_#t~nondet8_8|)  InVars {main_#t~nondet8=|v_main_#t~nondet8_8|}  OutVars{main_#t~nondet8=|v_main_#t~nondet8_8|, ~_x_i~0=v_~_x_i~0_23}  AuxVars[]  AssignedVars[~_x_i~0] 2088#L28-1_T0_init [608] L28-1_T0_init-->L30_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet8=|v_main_#t~nondet8_14|}  AuxVars[]  AssignedVars[main_#t~nondet8] 2112#L30_T0_init [1052] L30_T0_init-->L31_T0_init: Formula: (and (< v_~i~0_39 v_~_x_i~0_12) (= v_main_~__ok~0_7 0) (> v_~l~0_16 v_~i~0_39) (< (- 1.0) (+ (* v_~_x_i~0_12 (- 1.0)) v_~i~0_39)))  InVars {~l~0=v_~l~0_16, ~_x_i~0=v_~_x_i~0_12, ~i~0=v_~i~0_39}  OutVars{~l~0=v_~l~0_16, ~_x_i~0=v_~_x_i~0_12, main_~__ok~0=v_main_~__ok~0_7, ~i~0=v_~i~0_39}  AuxVars[]  AssignedVars[main_~__ok~0] 2034#L31_T0_init [1409] L31_T0_init-->L32_accept_S1: Formula: (and (< v_~inc_i~0_89 0) (= v_~inc_i~0_89 v_~_x_inc_i~0_30) (> v_~r~0_117 v_~i~0_122))  InVars {~_x_inc_i~0=v_~_x_inc_i~0_30, ~i~0=v_~i~0_122, ~r~0=v_~r~0_117}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_30, ~i~0=v_~i~0_122, ~inc_i~0=v_~inc_i~0_89, ~r~0=v_~r~0_117}  AuxVars[]  AssignedVars[~inc_i~0] 1984#L32_accept_S1 [613] L32_accept_S1-->L33_T0_init: Formula: (= v_~l~0_30 v_~_x_l~0_26)  InVars {~_x_l~0=v_~_x_l~0_26}  OutVars{~_x_l~0=v_~_x_l~0_26, ~l~0=v_~l~0_30}  AuxVars[]  AssignedVars[~l~0] 2113#L33_T0_init [1434] L33_T0_init-->L34_accept_S1: Formula: (and (= v_~r~0_115 v_~_x_r~0_25) (> v_~r~0_115 v_~i~0_120) (< v_~inc_i~0_86 0))  InVars {~i~0=v_~i~0_120, ~inc_i~0=v_~inc_i~0_86, ~_x_r~0=v_~_x_r~0_25}  OutVars{~i~0=v_~i~0_120, ~inc_i~0=v_~inc_i~0_86, ~r~0=v_~r~0_115, ~_x_r~0=v_~_x_r~0_25}  AuxVars[]  AssignedVars[~r~0] 2053#L34_accept_S1 [1443] L34_accept_S1-->L24-2_accept_S1: Formula: (and (= v_~i~0_81 v_~_x_i~0_28) (> v_~r~0_78 v_~i~0_81) (< v_~inc_i~0_55 0))  InVars {~_x_i~0=v_~_x_i~0_28, ~inc_i~0=v_~inc_i~0_55, ~r~0=v_~r~0_78}  OutVars{~_x_i~0=v_~_x_i~0_28, ~i~0=v_~i~0_81, ~inc_i~0=v_~inc_i~0_55, ~r~0=v_~r~0_78}  AuxVars[]  AssignedVars[~i~0] 2055#L24-2_accept_S1 
[2021-04-24 13:51:05,391 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:05,391 INFO  L82        PathProgramCache]: Analyzing trace with hash -885063522, now seen corresponding path program 1 times
[2021-04-24 13:51:05,391 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:05,391 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [1092765904]
[2021-04-24 13:51:05,392 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:05,395 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2021-04-24 13:51:05,398 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:05,399 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:05,399 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:05,399 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:05,400 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:05,400 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:05,401 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:05,401 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:05,402 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:05,402 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:05,402 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2021-04-24 13:51:05,402 INFO  L353   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModulePreferences [1092765904]
[2021-04-24 13:51:05,402 INFO  L219   FreeRefinementEngine]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences.
[2021-04-24 13:51:05,402 INFO  L232   FreeRefinementEngine]: Number of different interpolants: perfect sequences [5] imperfect sequences [] total 5
[2021-04-24 13:51:05,403 INFO  L155   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [770285358]
[2021-04-24 13:51:05,403 INFO  L799   eck$LassoCheckResult]: stem already infeasible
[2021-04-24 13:51:05,403 INFO  L142   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy FIXED_PREFERENCES
[2021-04-24 13:51:05,403 INFO  L142   InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants.
[2021-04-24 13:51:05,403 INFO  L144   InterpolantAutomaton]: CoverageRelationStatistics Valid=7, Invalid=13, Unknown=0, NotChecked=0, Total=20
[2021-04-24 13:51:05,404 INFO  L87              Difference]: Start difference. First operand 323 states and 1721 transitions. cyclomatic complexity: 1400 Second operand  has 5 states, 5 states have (on average 4.6) internal successors, (23), 5 states have internal predecessors, (23), 1 states have call successors, (3), 1 states have call predecessors, (3), 2 states have return successors, (2), 2 states have call predecessors, (2), 1 states have call successors, (2)
[2021-04-24 13:51:05,614 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2021-04-24 13:51:05,614 INFO  L93              Difference]: Finished difference Result 453 states and 2234 transitions.
[2021-04-24 13:51:05,614 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 7 states. 
[2021-04-24 13:51:05,615 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 453 states and 2234 transitions.
[2021-04-24 13:51:05,619 INFO  L131   ngComponentsAnalysis]: Automaton has 3 accepting balls. 136
[2021-04-24 13:51:05,624 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 453 states to 453 states and 2234 transitions.
[2021-04-24 13:51:05,624 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 90
[2021-04-24 13:51:05,624 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 90
[2021-04-24 13:51:05,624 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 453 states and 2234 transitions.
[2021-04-24 13:51:05,626 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2021-04-24 13:51:05,626 INFO  L692         BuchiCegarLoop]: Abstraction has 453 states and 2234 transitions.
[2021-04-24 13:51:05,626 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 453 states and 2234 transitions.
[2021-04-24 13:51:05,634 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 453 to 353.
[2021-04-24 13:51:05,635 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 353 states, 306 states have (on average 5.601307189542483) internal successors, (1714), 316 states have internal predecessors, (1714), 23 states have call successors, (23), 23 states have call predecessors, (23), 24 states have return successors, (89), 14 states have call predecessors, (89), 23 states have call successors, (89)
[2021-04-24 13:51:05,636 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 353 states to 353 states and 1826 transitions.
[2021-04-24 13:51:05,636 INFO  L715         BuchiCegarLoop]: Abstraction has 353 states and 1826 transitions.
[2021-04-24 13:51:05,637 INFO  L595         BuchiCegarLoop]: Abstraction has 353 states and 1826 transitions.
[2021-04-24 13:51:05,637 INFO  L427         BuchiCegarLoop]: ======== Iteration 5============
[2021-04-24 13:51:05,637 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 353 states and 1826 transitions.
[2021-04-24 13:51:05,639 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 132
[2021-04-24 13:51:05,639 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:51:05,639 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:51:05,640 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:05,640 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:05,640 INFO  L794   eck$LassoCheckResult]: Stem: 2750#ULTIMATE.startENTRY_NONWA [386] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2751#ULTIMATE.initENTRY_NONWA [469] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~inc_i~0_9 0)  InVars {}  OutVars{~inc_i~0=v_~inc_i~0_9}  AuxVars[]  AssignedVars[~inc_i~0] 2841#L11_NONWA [645] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_inc_i~0_9 0)  InVars {}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_9}  AuxVars[]  AssignedVars[~_x_inc_i~0] 2875#L12_NONWA [542] L12_NONWA-->L12-1_NONWA: Formula: (= v_~l~0_10 0.0)  InVars {}  OutVars{~l~0=v_~l~0_10}  AuxVars[]  AssignedVars[~l~0] 2866#L12-1_NONWA [520] L12-1_NONWA-->L13_NONWA: Formula: (= v_~_x_l~0_9 0.0)  InVars {}  OutVars{~_x_l~0=v_~_x_l~0_9}  AuxVars[]  AssignedVars[~_x_l~0] 2845#L13_NONWA [477] L13_NONWA-->L13-1_NONWA: Formula: (= v_~r~0_10 0.0)  InVars {}  OutVars{~r~0=v_~r~0_10}  AuxVars[]  AssignedVars[~r~0] 2833#L13-1_NONWA [458] L13-1_NONWA-->L14_NONWA: Formula: (= v_~_x_r~0_9 0.0)  InVars {}  OutVars{~_x_r~0=v_~_x_r~0_9}  AuxVars[]  AssignedVars[~_x_r~0] 2793#L14_NONWA [416] L14_NONWA-->L14-1_NONWA: Formula: (= v_~i~0_10 0.0)  InVars {}  OutVars{~i~0=v_~i~0_10}  AuxVars[]  AssignedVars[~i~0] 2756#L14-1_NONWA [390] L14-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_i~0_9 0.0)  InVars {}  OutVars{~_x_i~0=v_~_x_i~0_9}  AuxVars[]  AssignedVars[~_x_i~0] 2757#ULTIMATE.initFINAL_NONWA [561] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2891#ULTIMATE.initEXIT_NONWA >[665] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2747#L-1_NONWA [634] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2897#mainENTRY_T0_init [601] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2896#mainENTRY_T0_init-D5 [573] mainENTRY_T0_init-D5-->__VERIFIER_nondet_boolENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2898#__VERIFIER_nondet_boolENTRY_T0_init [838] __VERIFIER_nondet_boolENTRY_T0_init-->L7_T0_init: Formula: (and (= |v___VERIFIER_nondet_bool_#res_5| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_6| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_6|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_6|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_5|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 3016#L7_T0_init [391] L7_T0_init-->__VERIFIER_nondet_boolFINAL_T0_init: Formula: true  InVars {}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_14|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 3047#__VERIFIER_nondet_boolFINAL_T0_init [544] __VERIFIER_nondet_boolFINAL_T0_init-->__VERIFIER_nondet_boolEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3045#__VERIFIER_nondet_boolEXIT_T0_init >[654] __VERIFIER_nondet_boolEXIT_T0_init-->L18-D11: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2903#L18-D11 [603] L18-D11-->L18_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2899#L18_T0_init [585] L18_T0_init-->L18-1_T0_init: Formula: (= v_~inc_i~0_106 |v_main_#t~ret1_18|)  InVars {main_#t~ret1=|v_main_#t~ret1_18|}  OutVars{main_#t~ret1=|v_main_#t~ret1_18|, ~inc_i~0=v_~inc_i~0_106}  AuxVars[]  AssignedVars[~inc_i~0] 2900#L18-1_T0_init [622] L18-1_T0_init-->L19_T0_init: Formula: true  InVars {}  OutVars{main_#t~ret1=|v_main_#t~ret1_5|}  AuxVars[]  AssignedVars[main_#t~ret1] 2814#L19_T0_init [436] L19_T0_init-->L19-1_T0_init: Formula: (= v_~l~0_27 |v_main_#t~nondet2_16|)  InVars {main_#t~nondet2=|v_main_#t~nondet2_16|}  OutVars{~l~0=v_~l~0_27, main_#t~nondet2=|v_main_#t~nondet2_16|}  AuxVars[]  AssignedVars[~l~0] 2797#L19-1_T0_init [417] L19-1_T0_init-->L20_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet2=|v_main_#t~nondet2_8|}  AuxVars[]  AssignedVars[main_#t~nondet2] 2798#L20_T0_init [930] L20_T0_init-->L20-1_accept_S1: Formula: (and (> v_~r~0_144 v_~i~0_146) (> v_~inc_i~0_112 0) (= v_~r~0_144 |v_main_#t~nondet3_18|))  InVars {~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|}  OutVars{~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|, ~r~0=v_~r~0_144}  AuxVars[]  AssignedVars[~r~0] 2857#L20-1_accept_S1 [945] L20-1_accept_S1-->L21_accept_S1: Formula: (and (> v_~inc_i~0_102 0) (> v_~r~0_134 v_~i~0_138))  InVars {~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, ~r~0=v_~r~0_134}  OutVars{~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, main_#t~nondet3=|v_main_#t~nondet3_15|, ~r~0=v_~r~0_134}  AuxVars[]  AssignedVars[main_#t~nondet3] 2782#L21_accept_S1 [758] L21_accept_S1-->L21-1_T1_S1: Formula: (and (> v_~r~0_61 v_~i~0_62) (= v_~i~0_62 |v_main_#t~nondet4_9|))  InVars {main_#t~nondet4=|v_main_#t~nondet4_9|, ~r~0=v_~r~0_61}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_9|, ~i~0=v_~i~0_62, ~r~0=v_~r~0_61}  AuxVars[]  AssignedVars[~i~0] 2821#L21-1_T1_S1 [432] L21-1_T1_S1-->L23_T1_S1: Formula: true  InVars {}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_3|}  AuxVars[]  AssignedVars[main_#t~nondet4] 2834#L23_T1_S1 [1022] L23_T1_S1-->L24-2_accept_S1: Formula: (and (> v_~inc_i~0_92 0) (= v_main_~__ok~0_32 0) (<= v_~l~0_42 0.0))  InVars {~inc_i~0=v_~inc_i~0_92, ~l~0=v_~l~0_42}  OutVars{~l~0=v_~l~0_42, main_~__ok~0=v_main_~__ok~0_32, ~inc_i~0=v_~inc_i~0_92}  AuxVars[]  AssignedVars[main_~__ok~0] 2851#L24-2_accept_S1 
[2021-04-24 13:51:05,641 INFO  L796   eck$LassoCheckResult]: Loop: 2851#L24-2_accept_S1 [1401] L24-2_accept_S1-->L25_T0_init: Formula: (< v_main_~__ok~0_13 0)  InVars {main_~__ok~0=v_main_~__ok~0_13}  OutVars{main_~__ok~0=v_main_~__ok~0_13}  AuxVars[]  AssignedVars[] 2806#L25_T0_init [457] L25_T0_init-->L25_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3041#L25_T0_init-D2 [1427] L25_T0_init-D2-->__VERIFIER_nondet_boolENTRY_accept_S1: Formula: (and (> v_~inc_i~0_23 0) (> v_~r~0_30 v_~i~0_30))  InVars {~i~0=v_~i~0_30, ~inc_i~0=v_~inc_i~0_23, ~r~0=v_~r~0_30}  OutVars{~i~0=v_~i~0_30, ~inc_i~0=v_~inc_i~0_23, ~r~0=v_~r~0_30}  AuxVars[]  AssignedVars[] 2788#__VERIFIER_nondet_boolENTRY_accept_S1 [868] __VERIFIER_nondet_boolENTRY_accept_S1-->L7_accept_S1: Formula: (and (< |v___VERIFIER_nondet_bool_#t~nondet0_5| 0) (> v_~r~0_12 v_~i~0_12) (> v_~inc_i~0_10 0) (= |v___VERIFIER_nondet_bool_#res_4| 1))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  OutVars{__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_4|, __VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 2912#L7_accept_S1 [688] L7_accept_S1-->__VERIFIER_nondet_boolFINAL_T1_S1: Formula: (> v_~r~0_19 v_~i~0_19)  InVars {~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_12|, ~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 2908#__VERIFIER_nondet_boolFINAL_T1_S1 [402] __VERIFIER_nondet_boolFINAL_T1_S1-->__VERIFIER_nondet_boolEXIT_T1_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3051#__VERIFIER_nondet_boolEXIT_T1_S1 >[658] __VERIFIER_nondet_boolEXIT_T1_S1-->L25-1-D15: AOR: Formula: (= |v_main_#t~ret5_4| |v___VERIFIER_nondet_bool_#resOutParam_2|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_2|}  OutVars{main_#t~ret5=|v_main_#t~ret5_4|}  AuxVars[]  AssignedVars[main_#t~ret5] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2774#L25-1-D15 [401] L25-1-D15-->L25-1_T1_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2775#L25-1_T1_S1 [885] L25-1_T1_S1-->L25-2_accept_S1: Formula: (and (= v_~_x_inc_i~0_22 |v_main_#t~ret5_14|) (> v_~inc_i~0_62 0))  InVars {main_#t~ret5=|v_main_#t~ret5_14|, ~inc_i~0=v_~inc_i~0_62}  OutVars{main_#t~ret5=|v_main_#t~ret5_14|, ~_x_inc_i~0=v_~_x_inc_i~0_22, ~inc_i~0=v_~inc_i~0_62}  AuxVars[]  AssignedVars[~_x_inc_i~0] 2848#L25-2_accept_S1 [713] L25-2_accept_S1-->L26_T1_S1: Formula: (> v_~r~0_118 v_~i~0_123)  InVars {~i~0=v_~i~0_123, ~r~0=v_~r~0_118}  OutVars{main_#t~ret5=|v_main_#t~ret5_16|, ~i~0=v_~i~0_123, ~r~0=v_~r~0_118}  AuxVars[]  AssignedVars[main_#t~ret5] 2862#L26_T1_S1 [396] L26_T1_S1-->L26-1_T1_S1: Formula: (= v_~_x_l~0_18 |v_main_#t~nondet6_6|)  InVars {main_#t~nondet6=|v_main_#t~nondet6_6|}  OutVars{~_x_l~0=v_~_x_l~0_18, main_#t~nondet6=|v_main_#t~nondet6_6|}  AuxVars[]  AssignedVars[~_x_l~0] 2800#L26-1_T1_S1 [442] L26-1_T1_S1-->L27_T1_S1: Formula: true  InVars {}  OutVars{main_#t~nondet6=|v_main_#t~nondet6_17|}  AuxVars[]  AssignedVars[main_#t~nondet6] 2819#L27_T1_S1 [938] L27_T1_S1-->L27-1_accept_S1: Formula: (and (> v_~inc_i~0_84 0) (= v_~_x_r~0_22 |v_main_#t~nondet7_15|))  InVars {main_#t~nondet7=|v_main_#t~nondet7_15|, ~inc_i~0=v_~inc_i~0_84}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_15|, ~inc_i~0=v_~inc_i~0_84, ~_x_r~0=v_~_x_r~0_22}  AuxVars[]  AssignedVars[~_x_r~0] 2752#L27-1_accept_S1 [753] L27-1_accept_S1-->L28_T1_S1: Formula: (> v_~r~0_37 v_~i~0_37)  InVars {~i~0=v_~i~0_37, ~r~0=v_~r~0_37}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_4|, ~i~0=v_~i~0_37, ~r~0=v_~r~0_37}  AuxVars[]  AssignedVars[main_#t~nondet7] 2753#L28_T1_S1 [962] L28_T1_S1-->L28-1_accept_S1: Formula: (and (= v_~_x_i~0_16 |v_main_#t~nondet8_4|) (> v_~inc_i~0_32 0))  InVars {main_#t~nondet8=|v_main_#t~nondet8_4|, ~inc_i~0=v_~inc_i~0_32}  OutVars{~_x_i~0=v_~_x_i~0_16, main_#t~nondet8=|v_main_#t~nondet8_4|, ~inc_i~0=v_~inc_i~0_32}  AuxVars[]  AssignedVars[~_x_i~0] 2893#L28-1_accept_S1 [976] L28-1_accept_S1-->L30_accept_S1: Formula: (and (> v_~r~0_110 v_~i~0_116) (> v_~inc_i~0_83 0))  InVars {~i~0=v_~i~0_116, ~inc_i~0=v_~inc_i~0_83, ~r~0=v_~r~0_110}  OutVars{~i~0=v_~i~0_116, main_#t~nondet8=|v_main_#t~nondet8_13|, ~inc_i~0=v_~inc_i~0_83, ~r~0=v_~r~0_110}  AuxVars[]  AssignedVars[main_#t~nondet8] 2917#L30_accept_S1 [1323] L30_accept_S1-->L31_accept_S1: Formula: (and (< (- 1.0) (+ (* v_~_x_i~0_33 (- 1.0)) v_~i~0_101)) (> v_~inc_i~0_66 0) (> v_~_x_i~0_33 v_~i~0_101) (> v_~r~0_95 v_~i~0_101) (= v_main_~__ok~0_27 0) (> v_~l~0_35 v_~i~0_101))  InVars {~l~0=v_~l~0_35, ~_x_i~0=v_~_x_i~0_33, ~i~0=v_~i~0_101, ~inc_i~0=v_~inc_i~0_66, ~r~0=v_~r~0_95}  OutVars{~l~0=v_~l~0_35, ~i~0=v_~i~0_101, main_~__ok~0=v_main_~__ok~0_27, ~inc_i~0=v_~inc_i~0_66, ~_x_i~0=v_~_x_i~0_33, ~r~0=v_~r~0_95}  AuxVars[]  AssignedVars[main_~__ok~0] 2769#L31_accept_S1 [1414] L31_accept_S1-->L32_accept_S1: Formula: (and (> v_~inc_i~0_117 0) (= v_~inc_i~0_117 v_~_x_inc_i~0_33) (> v_~r~0_150 v_~i~0_150))  InVars {~_x_inc_i~0=v_~_x_inc_i~0_33, ~i~0=v_~i~0_150, ~r~0=v_~r~0_150}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_33, ~i~0=v_~i~0_150, ~inc_i~0=v_~inc_i~0_117, ~r~0=v_~r~0_150}  AuxVars[]  AssignedVars[~inc_i~0] 2771#L32_accept_S1 [817] L32_accept_S1-->L33_T1_S1: Formula: (and (= v_~l~0_31 v_~_x_l~0_27) (> v_~r~0_91 v_~i~0_97))  InVars {~_x_l~0=v_~_x_l~0_27, ~i~0=v_~i~0_97, ~r~0=v_~r~0_91}  OutVars{~l~0=v_~l~0_31, ~_x_l~0=v_~_x_l~0_27, ~i~0=v_~i~0_97, ~r~0=v_~r~0_91}  AuxVars[]  AssignedVars[~l~0] 2864#L33_T1_S1 [1435] L33_T1_S1-->L34_accept_S1: Formula: (and (> v_~inc_i~0_113 0) (= v_~r~0_146 v_~_x_r~0_33))  InVars {~inc_i~0=v_~inc_i~0_113, ~_x_r~0=v_~_x_r~0_33}  OutVars{~inc_i~0=v_~inc_i~0_113, ~r~0=v_~r~0_146, ~_x_r~0=v_~_x_r~0_33}  AuxVars[]  AssignedVars[~r~0] 2818#L34_accept_S1 [1444] L34_accept_S1-->L24-2_accept_S1: Formula: (and (= v_~i~0_81 v_~_x_i~0_28) (> v_~inc_i~0_55 0) (> v_~r~0_78 v_~i~0_81))  InVars {~_x_i~0=v_~_x_i~0_28, ~inc_i~0=v_~inc_i~0_55, ~r~0=v_~r~0_78}  OutVars{~_x_i~0=v_~_x_i~0_28, ~i~0=v_~i~0_81, ~inc_i~0=v_~inc_i~0_55, ~r~0=v_~r~0_78}  AuxVars[]  AssignedVars[~i~0] 2851#L24-2_accept_S1 
[2021-04-24 13:51:05,641 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:05,641 INFO  L82        PathProgramCache]: Analyzing trace with hash -884169793, now seen corresponding path program 1 times
[2021-04-24 13:51:05,641 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:05,641 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [2020235413]
[2021-04-24 13:51:05,641 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:05,645 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:05,645 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:05,647 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:05,648 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:05,660 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:51:05,661 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:05,661 INFO  L82        PathProgramCache]: Analyzing trace with hash 474060165, now seen corresponding path program 1 times
[2021-04-24 13:51:05,661 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:05,661 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [89788155]
[2021-04-24 13:51:05,661 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:05,663 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:05,664 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:05,665 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:05,665 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:05,667 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:51:05,667 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:05,667 INFO  L82        PathProgramCache]: Analyzing trace with hash -1786162041, now seen corresponding path program 1 times
[2021-04-24 13:51:05,667 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:05,667 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [189526366]
[2021-04-24 13:51:05,668 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:05,671 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2021-04-24 13:51:05,675 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:05,675 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:05,675 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:05,675 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:05,676 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:05,676 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:05,677 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2021-04-24 13:51:05,677 INFO  L353   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModulePreferences [189526366]
[2021-04-24 13:51:05,677 INFO  L219   FreeRefinementEngine]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences.
[2021-04-24 13:51:05,677 INFO  L232   FreeRefinementEngine]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3
[2021-04-24 13:51:05,677 INFO  L155   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [90696342]
[2021-04-24 13:51:05,677 INFO  L142   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy FIXED_PREFERENCES
[2021-04-24 13:51:05,678 INFO  L142   InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants.
[2021-04-24 13:51:05,678 INFO  L144   InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6
[2021-04-24 13:51:05,678 INFO  L87              Difference]: Start difference. First operand 353 states and 1826 transitions. cyclomatic complexity: 1475 Second operand  has 3 states, 3 states have (on average 14.0) internal successors, (42), 3 states have internal predecessors, (42), 2 states have call successors, (4), 1 states have call predecessors, (4), 1 states have return successors, (3), 2 states have call predecessors, (3), 2 states have call successors, (3)
[2021-04-24 13:51:05,759 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2021-04-24 13:51:05,760 INFO  L93              Difference]: Finished difference Result 353 states and 1775 transitions.
[2021-04-24 13:51:05,760 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. 
[2021-04-24 13:51:05,760 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 353 states and 1775 transitions.
[2021-04-24 13:51:05,763 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 132
[2021-04-24 13:51:05,766 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 353 states to 353 states and 1775 transitions.
[2021-04-24 13:51:05,767 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 73
[2021-04-24 13:51:05,767 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 73
[2021-04-24 13:51:05,767 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 353 states and 1775 transitions.
[2021-04-24 13:51:05,768 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2021-04-24 13:51:05,768 INFO  L692         BuchiCegarLoop]: Abstraction has 353 states and 1775 transitions.
[2021-04-24 13:51:05,768 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 353 states and 1775 transitions.
[2021-04-24 13:51:05,773 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 353 to 353.
[2021-04-24 13:51:05,774 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 353 states, 306 states have (on average 5.434640522875817) internal successors, (1663), 316 states have internal predecessors, (1663), 23 states have call successors, (23), 23 states have call predecessors, (23), 24 states have return successors, (89), 14 states have call predecessors, (89), 23 states have call successors, (89)
[2021-04-24 13:51:05,775 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 353 states to 353 states and 1775 transitions.
[2021-04-24 13:51:05,776 INFO  L715         BuchiCegarLoop]: Abstraction has 353 states and 1775 transitions.
[2021-04-24 13:51:05,776 INFO  L595         BuchiCegarLoop]: Abstraction has 353 states and 1775 transitions.
[2021-04-24 13:51:05,776 INFO  L427         BuchiCegarLoop]: ======== Iteration 6============
[2021-04-24 13:51:05,776 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 353 states and 1775 transitions.
[2021-04-24 13:51:05,778 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 132
[2021-04-24 13:51:05,778 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:51:05,778 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:51:05,778 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:05,779 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:05,779 INFO  L794   eck$LassoCheckResult]: Stem: 3464#ULTIMATE.startENTRY_NONWA [386] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3465#ULTIMATE.initENTRY_NONWA [469] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~inc_i~0_9 0)  InVars {}  OutVars{~inc_i~0=v_~inc_i~0_9}  AuxVars[]  AssignedVars[~inc_i~0] 3554#L11_NONWA [645] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_inc_i~0_9 0)  InVars {}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_9}  AuxVars[]  AssignedVars[~_x_inc_i~0] 3592#L12_NONWA [542] L12_NONWA-->L12-1_NONWA: Formula: (= v_~l~0_10 0.0)  InVars {}  OutVars{~l~0=v_~l~0_10}  AuxVars[]  AssignedVars[~l~0] 3584#L12-1_NONWA [520] L12-1_NONWA-->L13_NONWA: Formula: (= v_~_x_l~0_9 0.0)  InVars {}  OutVars{~_x_l~0=v_~_x_l~0_9}  AuxVars[]  AssignedVars[~_x_l~0] 3560#L13_NONWA [477] L13_NONWA-->L13-1_NONWA: Formula: (= v_~r~0_10 0.0)  InVars {}  OutVars{~r~0=v_~r~0_10}  AuxVars[]  AssignedVars[~r~0] 3546#L13-1_NONWA [458] L13-1_NONWA-->L14_NONWA: Formula: (= v_~_x_r~0_9 0.0)  InVars {}  OutVars{~_x_r~0=v_~_x_r~0_9}  AuxVars[]  AssignedVars[~_x_r~0] 3510#L14_NONWA [416] L14_NONWA-->L14-1_NONWA: Formula: (= v_~i~0_10 0.0)  InVars {}  OutVars{~i~0=v_~i~0_10}  AuxVars[]  AssignedVars[~i~0] 3470#L14-1_NONWA [390] L14-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_i~0_9 0.0)  InVars {}  OutVars{~_x_i~0=v_~_x_i~0_9}  AuxVars[]  AssignedVars[~_x_i~0] 3471#ULTIMATE.initFINAL_NONWA [561] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3595#ULTIMATE.initEXIT_NONWA >[665] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3461#L-1_NONWA [634] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3473#mainENTRY_T0_init [601] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3600#mainENTRY_T0_init-D5 [573] mainENTRY_T0_init-D5-->__VERIFIER_nondet_boolENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3601#__VERIFIER_nondet_boolENTRY_T0_init [838] __VERIFIER_nondet_boolENTRY_T0_init-->L7_T0_init: Formula: (and (= |v___VERIFIER_nondet_bool_#res_5| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_6| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_6|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_6|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_5|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 3765#L7_T0_init [391] L7_T0_init-->__VERIFIER_nondet_boolFINAL_T0_init: Formula: true  InVars {}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_14|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 3764#__VERIFIER_nondet_boolFINAL_T0_init [544] __VERIFIER_nondet_boolFINAL_T0_init-->__VERIFIER_nondet_boolEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3763#__VERIFIER_nondet_boolEXIT_T0_init >[654] __VERIFIER_nondet_boolEXIT_T0_init-->L18-D11: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3761#L18-D11 [603] L18-D11-->L18_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3760#L18_T0_init [585] L18_T0_init-->L18-1_T0_init: Formula: (= v_~inc_i~0_106 |v_main_#t~ret1_18|)  InVars {main_#t~ret1=|v_main_#t~ret1_18|}  OutVars{main_#t~ret1=|v_main_#t~ret1_18|, ~inc_i~0=v_~inc_i~0_106}  AuxVars[]  AssignedVars[~inc_i~0] 3758#L18-1_T0_init [622] L18-1_T0_init-->L19_T0_init: Formula: true  InVars {}  OutVars{main_#t~ret1=|v_main_#t~ret1_5|}  AuxVars[]  AssignedVars[main_#t~ret1] 3757#L19_T0_init [436] L19_T0_init-->L19-1_T0_init: Formula: (= v_~l~0_27 |v_main_#t~nondet2_16|)  InVars {main_#t~nondet2=|v_main_#t~nondet2_16|}  OutVars{~l~0=v_~l~0_27, main_#t~nondet2=|v_main_#t~nondet2_16|}  AuxVars[]  AssignedVars[~l~0] 3755#L19-1_T0_init [417] L19-1_T0_init-->L20_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet2=|v_main_#t~nondet2_8|}  AuxVars[]  AssignedVars[main_#t~nondet2] 3754#L20_T0_init [930] L20_T0_init-->L20-1_accept_S1: Formula: (and (> v_~r~0_144 v_~i~0_146) (> v_~inc_i~0_112 0) (= v_~r~0_144 |v_main_#t~nondet3_18|))  InVars {~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|}  OutVars{~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|, ~r~0=v_~r~0_144}  AuxVars[]  AssignedVars[~r~0] 3573#L20-1_accept_S1 [945] L20-1_accept_S1-->L21_accept_S1: Formula: (and (> v_~inc_i~0_102 0) (> v_~r~0_134 v_~i~0_138))  InVars {~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, ~r~0=v_~r~0_134}  OutVars{~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, main_#t~nondet3=|v_main_#t~nondet3_15|, ~r~0=v_~r~0_134}  AuxVars[]  AssignedVars[main_#t~nondet3] 3497#L21_accept_S1 [758] L21_accept_S1-->L21-1_T1_S1: Formula: (and (> v_~r~0_61 v_~i~0_62) (= v_~i~0_62 |v_main_#t~nondet4_9|))  InVars {main_#t~nondet4=|v_main_#t~nondet4_9|, ~r~0=v_~r~0_61}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_9|, ~i~0=v_~i~0_62, ~r~0=v_~r~0_61}  AuxVars[]  AssignedVars[~i~0] 3768#L21-1_T1_S1 [432] L21-1_T1_S1-->L23_T1_S1: Formula: true  InVars {}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_3|}  AuxVars[]  AssignedVars[main_#t~nondet4] 3548#L23_T1_S1 [1022] L23_T1_S1-->L24-2_accept_S1: Formula: (and (> v_~inc_i~0_92 0) (= v_main_~__ok~0_32 0) (<= v_~l~0_42 0.0))  InVars {~inc_i~0=v_~inc_i~0_92, ~l~0=v_~l~0_42}  OutVars{~l~0=v_~l~0_42, main_~__ok~0=v_main_~__ok~0_32, ~inc_i~0=v_~inc_i~0_92}  AuxVars[]  AssignedVars[main_~__ok~0] 3566#L24-2_accept_S1 
[2021-04-24 13:51:05,779 INFO  L796   eck$LassoCheckResult]: Loop: 3566#L24-2_accept_S1 [1403] L24-2_accept_S1-->L25_T1_S1: Formula: (and (> v_~r~0_54 v_~i~0_54) (> v_main_~__ok~0_14 0))  InVars {~i~0=v_~i~0_54, main_~__ok~0=v_main_~__ok~0_14, ~r~0=v_~r~0_54}  OutVars{~i~0=v_~i~0_54, main_~__ok~0=v_main_~__ok~0_14, ~r~0=v_~r~0_54}  AuxVars[]  AssignedVars[] 3621#L25_T1_S1 [612] L25_T1_S1-->L25_T1_S1-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3680#L25_T1_S1-D3 [1429] L25_T1_S1-D3-->__VERIFIER_nondet_boolENTRY_accept_S1: Formula: (> v_~inc_i~0_19 0)  InVars {~inc_i~0=v_~inc_i~0_19}  OutVars{~inc_i~0=v_~inc_i~0_19}  AuxVars[]  AssignedVars[] 3774#__VERIFIER_nondet_boolENTRY_accept_S1 [868] __VERIFIER_nondet_boolENTRY_accept_S1-->L7_accept_S1: Formula: (and (< |v___VERIFIER_nondet_bool_#t~nondet0_5| 0) (> v_~r~0_12 v_~i~0_12) (> v_~inc_i~0_10 0) (= |v___VERIFIER_nondet_bool_#res_4| 1))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  OutVars{__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_4|, __VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 3620#L7_accept_S1 [628] L7_accept_S1-->__VERIFIER_nondet_boolFINAL_T0_init: Formula: true  InVars {}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_11|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 3629#__VERIFIER_nondet_boolFINAL_T0_init [544] __VERIFIER_nondet_boolFINAL_T0_init-->__VERIFIER_nondet_boolEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3735#__VERIFIER_nondet_boolEXIT_T0_init >[674] __VERIFIER_nondet_boolEXIT_T0_init-->L25-1-D14: AOR: Formula: (= |v_main_#t~ret5_4| |v___VERIFIER_nondet_bool_#resOutParam_2|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_2|}  OutVars{main_#t~ret5=|v_main_#t~ret5_4|}  AuxVars[]  AssignedVars[main_#t~ret5] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3734#L25-1-D14 [395] L25-1-D14-->L25-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3672#L25-1_T0_init [474] L25-1_T0_init-->L25-2_T0_init: Formula: (= v_~_x_inc_i~0_15 |v_main_#t~ret5_7|)  InVars {main_#t~ret5=|v_main_#t~ret5_7|}  OutVars{main_#t~ret5=|v_main_#t~ret5_7|, ~_x_inc_i~0=v_~_x_inc_i~0_15}  AuxVars[]  AssignedVars[~_x_inc_i~0] 3668#L25-2_T0_init [900] L25-2_T0_init-->L26_accept_S1: Formula: (and (> v_~inc_i~0_114 0) (> v_~r~0_148 v_~i~0_148))  InVars {~i~0=v_~i~0_148, ~inc_i~0=v_~inc_i~0_114, ~r~0=v_~r~0_148}  OutVars{main_#t~ret5=|v_main_#t~ret5_20|, ~i~0=v_~i~0_148, ~inc_i~0=v_~inc_i~0_114, ~r~0=v_~r~0_148}  AuxVars[]  AssignedVars[main_#t~ret5] 3666#L26_accept_S1 [420] L26_accept_S1-->L26-1_T0_init: Formula: (= v_~_x_l~0_23 |v_main_#t~nondet6_8|)  InVars {main_#t~nondet6=|v_main_#t~nondet6_8|}  OutVars{~_x_l~0=v_~_x_l~0_23, main_#t~nondet6=|v_main_#t~nondet6_8|}  AuxVars[]  AssignedVars[~_x_l~0] 3664#L26-1_T0_init [539] L26-1_T0_init-->L27_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet6=|v_main_#t~nondet6_14|}  AuxVars[]  AssignedVars[main_#t~nondet6] 3655#L27_T0_init [936] L27_T0_init-->L27-1_accept_S1: Formula: (and (> v_~r~0_104 v_~i~0_110) (> v_~inc_i~0_76 0) (= v_~_x_r~0_20 |v_main_#t~nondet7_13|))  InVars {main_#t~nondet7=|v_main_#t~nondet7_13|, ~i~0=v_~i~0_110, ~inc_i~0=v_~inc_i~0_76, ~r~0=v_~r~0_104}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_13|, ~i~0=v_~i~0_110, ~inc_i~0=v_~inc_i~0_76, ~r~0=v_~r~0_104, ~_x_r~0=v_~_x_r~0_20}  AuxVars[]  AssignedVars[~_x_r~0] 3652#L27-1_accept_S1 [753] L27-1_accept_S1-->L28_T1_S1: Formula: (> v_~r~0_37 v_~i~0_37)  InVars {~i~0=v_~i~0_37, ~r~0=v_~r~0_37}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_4|, ~i~0=v_~i~0_37, ~r~0=v_~r~0_37}  AuxVars[]  AssignedVars[main_#t~nondet7] 3649#L28_T1_S1 [504] L28_T1_S1-->L28-1_T1_S1: Formula: (= v_~_x_i~0_15 |v_main_#t~nondet8_3|)  InVars {main_#t~nondet8=|v_main_#t~nondet8_3|}  OutVars{main_#t~nondet8=|v_main_#t~nondet8_3|, ~_x_i~0=v_~_x_i~0_15}  AuxVars[]  AssignedVars[~_x_i~0] 3648#L28-1_T1_S1 [974] L28-1_T1_S1-->L30_accept_S1: Formula: (> v_~inc_i~0_109 0)  InVars {~inc_i~0=v_~inc_i~0_109}  OutVars{main_#t~nondet8=|v_main_#t~nondet8_18|, ~inc_i~0=v_~inc_i~0_109}  AuxVars[]  AssignedVars[main_#t~nondet8] 3642#L30_accept_S1 [1291] L30_accept_S1-->L31_T1_S1: Formula: (and (= v_main_~__ok~0_26 0) (<= v_~l~0_34 v_~i~0_100) (< v_~_x_i~0_32 0.0) (> v_~r~0_94 v_~i~0_100))  InVars {~l~0=v_~l~0_34, ~_x_i~0=v_~_x_i~0_32, ~i~0=v_~i~0_100, ~r~0=v_~r~0_94}  OutVars{~l~0=v_~l~0_34, ~_x_i~0=v_~_x_i~0_32, ~i~0=v_~i~0_100, main_~__ok~0=v_main_~__ok~0_26, ~r~0=v_~r~0_94}  AuxVars[]  AssignedVars[main_~__ok~0] 3527#L31_T1_S1 [1411] L31_T1_S1-->L32_accept_S1: Formula: (and (= v_~inc_i~0_74 v_~_x_inc_i~0_27) (> v_~inc_i~0_74 0))  InVars {~_x_inc_i~0=v_~_x_inc_i~0_27}  OutVars{~inc_i~0=v_~inc_i~0_74, ~_x_inc_i~0=v_~_x_inc_i~0_27}  AuxVars[]  AssignedVars[~inc_i~0] 3483#L32_accept_S1 [1425] L32_accept_S1-->L33_accept_S1: Formula: (and (> v_~inc_i~0_65 0) (> v_~r~0_92 v_~i~0_98) (= v_~l~0_32 v_~_x_l~0_28))  InVars {~_x_l~0=v_~_x_l~0_28, ~i~0=v_~i~0_98, ~inc_i~0=v_~inc_i~0_65, ~r~0=v_~r~0_92}  OutVars{~l~0=v_~l~0_32, ~_x_l~0=v_~_x_l~0_28, ~i~0=v_~i~0_98, ~inc_i~0=v_~inc_i~0_65, ~r~0=v_~r~0_92}  AuxVars[]  AssignedVars[~l~0] 3553#L33_accept_S1 [536] L33_accept_S1-->L34_T0_init: Formula: (= v_~r~0_139 v_~_x_r~0_29)  InVars {~_x_r~0=v_~_x_r~0_29}  OutVars{~r~0=v_~r~0_139, ~_x_r~0=v_~_x_r~0_29}  AuxVars[]  AssignedVars[~r~0] 3530#L34_T0_init [1439] L34_T0_init-->L24-2_accept_S1: Formula: (and (> v_~inc_i~0_48 0) (= v_~i~0_68 v_~_x_i~0_22) (> v_~r~0_66 v_~i~0_68))  InVars {~_x_i~0=v_~_x_i~0_22, ~inc_i~0=v_~inc_i~0_48, ~r~0=v_~r~0_66}  OutVars{~_x_i~0=v_~_x_i~0_22, ~i~0=v_~i~0_68, ~inc_i~0=v_~inc_i~0_48, ~r~0=v_~r~0_66}  AuxVars[]  AssignedVars[~i~0] 3566#L24-2_accept_S1 
[2021-04-24 13:51:05,780 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:05,780 INFO  L82        PathProgramCache]: Analyzing trace with hash -884169793, now seen corresponding path program 2 times
[2021-04-24 13:51:05,780 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:05,780 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [605015446]
[2021-04-24 13:51:05,780 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:05,783 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:05,783 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:05,785 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:05,785 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:05,788 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:51:05,788 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:05,788 INFO  L82        PathProgramCache]: Analyzing trace with hash -8741838, now seen corresponding path program 1 times
[2021-04-24 13:51:05,788 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:05,788 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [1336920594]
[2021-04-24 13:51:05,788 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:05,790 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:05,790 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:05,791 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:05,791 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:05,792 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:51:05,793 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:05,793 INFO  L82        PathProgramCache]: Analyzing trace with hash 2026003252, now seen corresponding path program 1 times
[2021-04-24 13:51:05,793 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:05,793 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [1525337997]
[2021-04-24 13:51:05,793 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:05,796 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2021-04-24 13:51:05,800 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:05,800 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:05,800 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:05,800 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:05,801 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:05,801 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:05,801 INFO  L134       CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked.
[2021-04-24 13:51:05,801 INFO  L353   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModulePreferences [1525337997]
[2021-04-24 13:51:05,802 INFO  L219   FreeRefinementEngine]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences.
[2021-04-24 13:51:05,802 INFO  L232   FreeRefinementEngine]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3
[2021-04-24 13:51:05,802 INFO  L155   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1853026883]
[2021-04-24 13:51:05,802 INFO  L142   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy FIXED_PREFERENCES
[2021-04-24 13:51:05,802 INFO  L142   InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants.
[2021-04-24 13:51:05,802 INFO  L144   InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6
[2021-04-24 13:51:05,802 INFO  L87              Difference]: Start difference. First operand 353 states and 1775 transitions. cyclomatic complexity: 1424 Second operand  has 3 states, 3 states have (on average 13.666666666666666) internal successors, (41), 3 states have internal predecessors, (41), 2 states have call successors, (4), 1 states have call predecessors, (4), 1 states have return successors, (3), 2 states have call predecessors, (3), 2 states have call successors, (3)
[2021-04-24 13:51:05,883 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2021-04-24 13:51:05,883 INFO  L93              Difference]: Finished difference Result 377 states and 1829 transitions.
[2021-04-24 13:51:05,883 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. 
[2021-04-24 13:51:05,883 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 377 states and 1829 transitions.
[2021-04-24 13:51:05,886 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 132
[2021-04-24 13:51:05,890 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 377 states to 377 states and 1829 transitions.
[2021-04-24 13:51:05,890 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 84
[2021-04-24 13:51:05,891 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 147
[2021-04-24 13:51:05,891 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 377 states and 1829 transitions.
[2021-04-24 13:51:05,891 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2021-04-24 13:51:05,892 INFO  L692         BuchiCegarLoop]: Abstraction has 377 states and 1829 transitions.
[2021-04-24 13:51:05,892 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 377 states and 1829 transitions.
[2021-04-24 13:51:05,896 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 377 to 353.
[2021-04-24 13:51:05,897 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 353 states, 310 states have (on average 5.1) internal successors, (1581), 318 states have internal predecessors, (1581), 21 states have call successors, (21), 21 states have call predecessors, (21), 22 states have return successors, (80), 14 states have call predecessors, (80), 21 states have call successors, (80)
[2021-04-24 13:51:05,899 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 353 states to 353 states and 1682 transitions.
[2021-04-24 13:51:05,899 INFO  L715         BuchiCegarLoop]: Abstraction has 353 states and 1682 transitions.
[2021-04-24 13:51:05,899 INFO  L595         BuchiCegarLoop]: Abstraction has 353 states and 1682 transitions.
[2021-04-24 13:51:05,899 INFO  L427         BuchiCegarLoop]: ======== Iteration 7============
[2021-04-24 13:51:05,899 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 353 states and 1682 transitions.
[2021-04-24 13:51:05,901 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 132
[2021-04-24 13:51:05,901 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:51:05,901 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:51:05,901 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:05,902 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1]
[2021-04-24 13:51:05,902 INFO  L794   eck$LassoCheckResult]: Stem: 4205#ULTIMATE.startENTRY_NONWA [386] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4206#ULTIMATE.initENTRY_NONWA [469] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~inc_i~0_9 0)  InVars {}  OutVars{~inc_i~0=v_~inc_i~0_9}  AuxVars[]  AssignedVars[~inc_i~0] 4311#L11_NONWA [645] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_inc_i~0_9 0)  InVars {}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_9}  AuxVars[]  AssignedVars[~_x_inc_i~0] 4356#L12_NONWA [542] L12_NONWA-->L12-1_NONWA: Formula: (= v_~l~0_10 0.0)  InVars {}  OutVars{~l~0=v_~l~0_10}  AuxVars[]  AssignedVars[~l~0] 4348#L12-1_NONWA [520] L12-1_NONWA-->L13_NONWA: Formula: (= v_~_x_l~0_9 0.0)  InVars {}  OutVars{~_x_l~0=v_~_x_l~0_9}  AuxVars[]  AssignedVars[~_x_l~0] 4317#L13_NONWA [477] L13_NONWA-->L13-1_NONWA: Formula: (= v_~r~0_10 0.0)  InVars {}  OutVars{~r~0=v_~r~0_10}  AuxVars[]  AssignedVars[~r~0] 4301#L13-1_NONWA [458] L13-1_NONWA-->L14_NONWA: Formula: (= v_~_x_r~0_9 0.0)  InVars {}  OutVars{~_x_r~0=v_~_x_r~0_9}  AuxVars[]  AssignedVars[~_x_r~0] 4252#L14_NONWA [416] L14_NONWA-->L14-1_NONWA: Formula: (= v_~i~0_10 0.0)  InVars {}  OutVars{~i~0=v_~i~0_10}  AuxVars[]  AssignedVars[~i~0] 4211#L14-1_NONWA [390] L14-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_i~0_9 0.0)  InVars {}  OutVars{~_x_i~0=v_~_x_i~0_9}  AuxVars[]  AssignedVars[~_x_i~0] 4212#ULTIMATE.initFINAL_NONWA [561] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4366#ULTIMATE.initEXIT_NONWA >[665] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4199#L-1_NONWA [634] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4216#mainENTRY_T0_init [601] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4367#mainENTRY_T0_init-D5 [573] mainENTRY_T0_init-D5-->__VERIFIER_nondet_boolENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4368#__VERIFIER_nondet_boolENTRY_T0_init [838] __VERIFIER_nondet_boolENTRY_T0_init-->L7_T0_init: Formula: (and (= |v___VERIFIER_nondet_bool_#res_5| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_6| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_6|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_6|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_5|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 4215#L7_T0_init [391] L7_T0_init-->__VERIFIER_nondet_boolFINAL_T0_init: Formula: true  InVars {}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_14|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 4217#__VERIFIER_nondet_boolFINAL_T0_init [544] __VERIFIER_nondet_boolFINAL_T0_init-->__VERIFIER_nondet_boolEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4338#__VERIFIER_nondet_boolEXIT_T0_init >[654] __VERIFIER_nondet_boolEXIT_T0_init-->L18-D11: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4339#L18-D11 [603] L18-D11-->L18_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4369#L18_T0_init [585] L18_T0_init-->L18-1_T0_init: Formula: (= v_~inc_i~0_106 |v_main_#t~ret1_18|)  InVars {main_#t~ret1=|v_main_#t~ret1_18|}  OutVars{main_#t~ret1=|v_main_#t~ret1_18|, ~inc_i~0=v_~inc_i~0_106}  AuxVars[]  AssignedVars[~inc_i~0] 4370#L18-1_T0_init [622] L18-1_T0_init-->L19_T0_init: Formula: true  InVars {}  OutVars{main_#t~ret1=|v_main_#t~ret1_5|}  AuxVars[]  AssignedVars[main_#t~ret1] 4278#L19_T0_init [436] L19_T0_init-->L19-1_T0_init: Formula: (= v_~l~0_27 |v_main_#t~nondet2_16|)  InVars {main_#t~nondet2=|v_main_#t~nondet2_16|}  OutVars{~l~0=v_~l~0_27, main_#t~nondet2=|v_main_#t~nondet2_16|}  AuxVars[]  AssignedVars[~l~0] 4256#L19-1_T0_init [417] L19-1_T0_init-->L20_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet2=|v_main_#t~nondet2_8|}  AuxVars[]  AssignedVars[main_#t~nondet2] 4257#L20_T0_init [930] L20_T0_init-->L20-1_accept_S1: Formula: (and (> v_~r~0_144 v_~i~0_146) (> v_~inc_i~0_112 0) (= v_~r~0_144 |v_main_#t~nondet3_18|))  InVars {~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|}  OutVars{~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|, ~r~0=v_~r~0_144}  AuxVars[]  AssignedVars[~r~0] 4330#L20-1_accept_S1 [945] L20-1_accept_S1-->L21_accept_S1: Formula: (and (> v_~inc_i~0_102 0) (> v_~r~0_134 v_~i~0_138))  InVars {~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, ~r~0=v_~r~0_134}  OutVars{~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, main_#t~nondet3=|v_main_#t~nondet3_15|, ~r~0=v_~r~0_134}  AuxVars[]  AssignedVars[main_#t~nondet3] 4238#L21_accept_S1 [758] L21_accept_S1-->L21-1_T1_S1: Formula: (and (> v_~r~0_61 v_~i~0_62) (= v_~i~0_62 |v_main_#t~nondet4_9|))  InVars {main_#t~nondet4=|v_main_#t~nondet4_9|, ~r~0=v_~r~0_61}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_9|, ~i~0=v_~i~0_62, ~r~0=v_~r~0_61}  AuxVars[]  AssignedVars[~i~0] 4269#L21-1_T1_S1 [432] L21-1_T1_S1-->L23_T1_S1: Formula: true  InVars {}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_3|}  AuxVars[]  AssignedVars[main_#t~nondet4] 4270#L23_T1_S1 [1010] L23_T1_S1-->L24-2_T1_S1: Formula: (and (= v_main_~__ok~0_31 0) (<= v_~l~0_41 0.0))  InVars {~l~0=v_~l~0_41}  OutVars{main_~__ok~0=v_main_~__ok~0_31, ~l~0=v_~l~0_41}  AuxVars[]  AssignedVars[main_~__ok~0] 4325#L24-2_T1_S1 [557] L24-2_T1_S1-->L24-3_T1_S1: Formula: (= v_main_~__ok~0_33 0)  InVars {main_~__ok~0=v_main_~__ok~0_33}  OutVars{main_~__ok~0=v_main_~__ok~0_33}  AuxVars[]  AssignedVars[] 4266#L24-3_T1_S1 [1417] L24-3_T1_S1-->mainEXIT_accept_S1: Formula: (> v_~inc_i~0_70 0)  InVars {~inc_i~0=v_~inc_i~0_70}  OutVars{~inc_i~0=v_~inc_i~0_70}  AuxVars[]  AssignedVars[] 4351#mainEXIT_accept_S1 >[664] mainEXIT_accept_S1-->ULTIMATE.startFINAL-D7: AOR: Formula: (= |v_ULTIMATE.start_#t~ret9_2| |v_main_#resOutParam_1|)  InVars {main_#res=|v_main_#resOutParam_1|}  OutVars{ULTIMATE.start_#t~ret9=|v_ULTIMATE.start_#t~ret9_2|}  AuxVars[]  AssignedVars[ULTIMATE.start_#t~ret9] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4357#ULTIMATE.startFINAL-D7 
[2021-04-24 13:51:05,902 INFO  L796   eck$LassoCheckResult]: Loop: 4357#ULTIMATE.startFINAL-D7 [543] ULTIMATE.startFINAL-D7-->ULTIMATE.startFINAL-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4357#ULTIMATE.startFINAL-D7 
[2021-04-24 13:51:05,902 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:05,902 INFO  L82        PathProgramCache]: Analyzing trace with hash 732345481, now seen corresponding path program 1 times
[2021-04-24 13:51:05,903 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:05,903 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [415560437]
[2021-04-24 13:51:05,903 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:05,905 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:05,905 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:05,907 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:05,907 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:05,910 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:51:05,910 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:05,910 INFO  L82        PathProgramCache]: Analyzing trace with hash 574, now seen corresponding path program 1 times
[2021-04-24 13:51:05,910 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:05,910 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [1689001031]
[2021-04-24 13:51:05,910 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:05,911 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:05,911 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:05,912 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:05,912 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:05,912 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:51:05,913 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:05,913 INFO  L82        PathProgramCache]: Analyzing trace with hash 1227873974, now seen corresponding path program 1 times
[2021-04-24 13:51:05,913 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:05,913 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [141104660]
[2021-04-24 13:51:05,913 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:05,915 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:05,915 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:05,917 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:05,917 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:05,919 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:51:05,921 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:05,921 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:05,930 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:05,931 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 25
[2021-04-24 13:51:05,943 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:05,954 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 49
[2021-04-24 13:51:05,959 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:05,959 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 7
[2021-04-24 13:51:05,961 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:05,961 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 10
[2021-04-24 13:51:05,970 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:05,977 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 25
[2021-04-24 13:51:05,990 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:05,992 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 64
[2021-04-24 13:51:06,023 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:06,027 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 25
[2021-04-24 13:51:06,039 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 24.04 01:51:06 BasicIcfg
[2021-04-24 13:51:06,039 INFO  L132        PluginConnector]: ------------------------ END BuchiAutomizer----------------------------
[2021-04-24 13:51:06,040 INFO  L168              Benchmark]: Toolchain (without parser) took 3252.61 ms. Allocated memory was 541.1 MB in the beginning and 650.1 MB in the end (delta: 109.1 MB). Free memory was 488.9 MB in the beginning and 335.2 MB in the end (delta: 153.6 MB). Peak memory consumption was 262.5 MB. Max. memory is 12.9 GB.
[2021-04-24 13:51:06,040 INFO  L168              Benchmark]: CDTParser took 0.10 ms. Allocated memory is still 541.1 MB. Free memory is still 508.5 MB. There was no memory consumed. Max. memory is 12.9 GB.
[2021-04-24 13:51:06,041 INFO  L168              Benchmark]: CACSL2BoogieTranslator took 164.35 ms. Allocated memory is still 541.1 MB. Free memory was 488.5 MB in the beginning and 517.3 MB in the end (delta: -28.8 MB). Peak memory consumption was 19.3 MB. Max. memory is 12.9 GB.
[2021-04-24 13:51:06,041 INFO  L168              Benchmark]: Boogie Preprocessor took 16.58 ms. Allocated memory is still 541.1 MB. Free memory was 517.3 MB in the beginning and 515.2 MB in the end (delta: 2.1 MB). Peak memory consumption was 2.1 MB. Max. memory is 12.9 GB.
[2021-04-24 13:51:06,041 INFO  L168              Benchmark]: RCFGBuilder took 209.18 ms. Allocated memory is still 541.1 MB. Free memory was 515.2 MB in the beginning and 505.3 MB in the end (delta: 9.9 MB). Peak memory consumption was 8.4 MB. Max. memory is 12.9 GB.
[2021-04-24 13:51:06,041 INFO  L168              Benchmark]: LTL2Aut took 44.37 ms. Allocated memory is still 541.1 MB. Free memory was 505.3 MB in the beginning and 502.2 MB in the end (delta: 3.1 MB). Peak memory consumption was 4.2 MB. Max. memory is 12.9 GB.
[2021-04-24 13:51:06,042 INFO  L168              Benchmark]: B?chi Program Product took 185.62 ms. Allocated memory is still 541.1 MB. Free memory was 502.2 MB in the beginning and 485.8 MB in the end (delta: 16.4 MB). Peak memory consumption was 16.8 MB. Max. memory is 12.9 GB.
[2021-04-24 13:51:06,042 INFO  L168              Benchmark]: BlockEncodingV2 took 120.15 ms. Allocated memory is still 541.1 MB. Free memory was 485.8 MB in the beginning and 456.9 MB in the end (delta: 28.9 MB). Peak memory consumption was 27.3 MB. Max. memory is 12.9 GB.
[2021-04-24 13:51:06,042 INFO  L168              Benchmark]: BuchiAutomizer took 2505.26 ms. Allocated memory was 541.1 MB in the beginning and 650.1 MB in the end (delta: 109.1 MB). Free memory was 456.8 MB in the beginning and 335.2 MB in the end (delta: 121.6 MB). Peak memory consumption was 232.7 MB. Max. memory is 12.9 GB.
[2021-04-24 13:51:06,044 INFO  L339   ainManager$Toolchain]: #######################  End [Toolchain 1] #######################
 --- Results ---
 * Results from de.uni_freiburg.informatik.ultimate.plugins.blockencoding:
  - StatisticsResult: Initial Icfg
    116 locations, 289 edges
  - StatisticsResult: Encoded RCFG
    116 locations, 784 edges
 * Results from de.uni_freiburg.informatik.ultimate.core:
  - StatisticsResult: Toolchain Benchmarks
    Benchmark results are:
 * CDTParser took 0.10 ms. Allocated memory is still 541.1 MB. Free memory is still 508.5 MB. There was no memory consumed. Max. memory is 12.9 GB.
 * CACSL2BoogieTranslator took 164.35 ms. Allocated memory is still 541.1 MB. Free memory was 488.5 MB in the beginning and 517.3 MB in the end (delta: -28.8 MB). Peak memory consumption was 19.3 MB. Max. memory is 12.9 GB.
 * Boogie Preprocessor took 16.58 ms. Allocated memory is still 541.1 MB. Free memory was 517.3 MB in the beginning and 515.2 MB in the end (delta: 2.1 MB). Peak memory consumption was 2.1 MB. Max. memory is 12.9 GB.
 * RCFGBuilder took 209.18 ms. Allocated memory is still 541.1 MB. Free memory was 515.2 MB in the beginning and 505.3 MB in the end (delta: 9.9 MB). Peak memory consumption was 8.4 MB. Max. memory is 12.9 GB.
 * LTL2Aut took 44.37 ms. Allocated memory is still 541.1 MB. Free memory was 505.3 MB in the beginning and 502.2 MB in the end (delta: 3.1 MB). Peak memory consumption was 4.2 MB. Max. memory is 12.9 GB.
 * B?chi Program Product took 185.62 ms. Allocated memory is still 541.1 MB. Free memory was 502.2 MB in the beginning and 485.8 MB in the end (delta: 16.4 MB). Peak memory consumption was 16.8 MB. Max. memory is 12.9 GB.
 * BlockEncodingV2 took 120.15 ms. Allocated memory is still 541.1 MB. Free memory was 485.8 MB in the beginning and 456.9 MB in the end (delta: 28.9 MB). Peak memory consumption was 27.3 MB. Max. memory is 12.9 GB.
 * BuchiAutomizer took 2505.26 ms. Allocated memory was 541.1 MB in the beginning and 650.1 MB in the end (delta: 109.1 MB). Free memory was 456.8 MB in the beginning and 335.2 MB in the end (delta: 121.6 MB). Peak memory consumption was 232.7 MB. Max. memory is 12.9 GB.
 * Results from de.uni_freiburg.informatik.ultimate.buchiprogramproduct:
  - StatisticsResult: Initial property automaton
    3 locations, 8 edges
  - StatisticsResult: Initial RCFG
    45 locations, 51 edges
  - StatisticsResult: BuchiProgram size
    116 locations, 289 edges
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator:
  - GenericResult: Unfinished Backtranslation
    The program execution was not completely translated back.
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction:
  - StatisticsResult: Constructed decomposition of program
    Your program was decomposed into 6 terminating modules (6 trivial, 0 deterministic, 0 nondeterministic) and one nonterminating remainder module.6 modules have a trivial ranking function, the largest among these consists of 5 locations. The remainder module has 353 locations.
  - StatisticsResult: Timing statistics
    B?chiAutomizer plugin needed 2.4s and 7 iterations.  TraceHistogramMax:1. Analysis of lassos took 0.3s. Construction of modules took 1.2s. B?chi inclusion checks took 0.5s. Highest rank in rank-based complementation 0. Minimization of det autom 6. Minimization of nondet autom 0. Automata minimization 86.4ms AutomataMinimizationTime, 6 MinimizatonAttempts, 547 StatesRemovedByMinimization, 5 NontrivialMinimizations. Non-live state removal took 0.0s Buchi closure took 0.0s. Biggest automaton had 353 states and ocurred in iteration 4.	Nontrivial modules had stage [0, 0, 0, 0, 0].	InterpolantCoveringCapabilityFinite: 0/0	InterpolantCoveringCapabilityBuchi: 0/0	HoareTripleCheckerStatistics: 913 SDtfs, 4076 SDslu, 3445 SDs, 0 SdLazy, 9656 SolverSat, 2539 SolverUnsat, 0 SolverUnknown, 0 SolverNotchecked, 1254.8ms Time	LassoAnalysisResults: nont1 unkn0 SFLI0 SFLT0 conc2 concLT0 SILN0 SILU4 SILI0 SILT0 lasso0 LassoPreprocessingBenchmarks: LassoTerminationAnalysisBenchmarks: not availableLassoTerminationAnalysisBenchmarks: LassoNonterminationAnalysisSatFixpoint: 0	LassoNonterminationAnalysisSatUnbounded: 0	LassoNonterminationAnalysisUnsat: 0	LassoNonterminationAnalysisUnknown: 0	LassoNonterminationAnalysisTime: 0.0s	
  - LTLInfiniteCounterExampleResult [Line: -1]: Violation of LTL property (!(G(F((!(~r~0 <= ~i~0))))) || !(G(F((0 != ~inc_i~0)))))
    Found an infinite, lasso-shaped execution that violates the LTL property (!(G(F((!(~r~0 <= ~i~0))))) || !(G(F((0 != ~inc_i~0))))).
Stem:
[L11]              char inc_i, _x_inc_i;
[L12]              float l, _x_l;
[L13]              float r, _x_r;
[L14]              float i, _x_i;
[L18]  CALL, EXPR  __VERIFIER_nondet_bool()
[L7]               return __VERIFIER_nondet_int() != 0;
[L18]  RET, EXPR   __VERIFIER_nondet_bool()
[L18]              inc_i = __VERIFIER_nondet_bool()
[L19]              l = __VERIFIER_nondet_float()
[L20]              r = __VERIFIER_nondet_float()
[L21]              i = __VERIFIER_nondet_float()
[L23]              int __ok = (((( !(r <= 0.0)) && ( !(l <= r))) && ((0.0 <= i) && ( !(inc_i != 0)))) && ( !(l <= 0.0)));
[L24]  COND FALSE  !(\read(__ok))
Loop:
End of lasso representation.
RESULT: Ultimate proved your program to be incorrect!
Received shutdown request...
