vhdl xil_defaultlib  \
"../../../bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_led_ctl_0_0/sim/UART_LED_Subsystem_led_ctl_0_0.vhd" \
"../../../bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_meta_harden_1_0/sim/UART_LED_Subsystem_meta_harden_1_0.vhd" \
"../../../bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_meta_harden_2_0/sim/UART_LED_Subsystem_meta_harden_2_0.vhd" \
"../../../bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_util_ds_buf_0_0/util_ds_buf.vhd" \
"../../../bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_util_ds_buf_0_0/sim/UART_LED_Subsystem_util_ds_buf_0_0.vhd" \
"../../../bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_uart_baud_gen_0_0/sim/UART_LED_Subsystem_uart_baud_gen_0_0.vhd" \
"../../../bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_meta_harden_0_0/sim/UART_LED_Subsystem_meta_harden_0_0.vhd" \
"../../../bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_uart_rx_ctl_0_0/sim/UART_LED_Subsystem_uart_rx_ctl_0_0.vhd" \
"../../../bd/UART_LED_Subsystem/sim/UART_LED_Subsystem.vhd" \

nosort
