strict digraph "" {
	node [label="\N"];
	"3386:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b1f810>",
		fillcolor=springgreen,
		label="3386:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3387:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b1fed0>",
		fillcolor=firebrick,
		label="3387:NS
delayed_dominant_cnt <= #Tp 3'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b1fed0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3386:IF" -> "3387:NS"	 [cond="['enable_error_cnt2', 'go_error_frame', 'enable_overload_cnt2', 'go_overload_frame']",
		label="(enable_error_cnt2 | go_error_frame | enable_overload_cnt2 | go_overload_frame)",
		lineno=3386];
	"3388:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b1f850>",
		fillcolor=springgreen,
		label="3388:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3386:IF" -> "3388:IF"	 [cond="['enable_error_cnt2', 'go_error_frame', 'enable_overload_cnt2', 'go_overload_frame']",
		label="!((enable_error_cnt2 | go_error_frame | enable_overload_cnt2 | go_overload_frame))",
		lineno=3386];
	"3383:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6b2c5d0>",
		fillcolor=turquoise,
		label="3383:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3384:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b2c610>",
		fillcolor=springgreen,
		label="3384:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3383:BL" -> "3384:IF"	 [cond="[]",
		lineno=None];
	"3382:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6b2c450>",
		clk_sens=True,
		fillcolor=gold,
		label="3382:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['enable_overload_cnt2', 'enable_error_cnt2', 'sample_point', 'overload_cnt1', 'go_overload_frame', 'go_error_frame', 'sampled_bit', '\
error_cnt1', 'rst', 'delayed_dominant_cnt']"];
	"3382:AL" -> "3383:BL"	 [cond="[]",
		lineno=None];
	"Leaf_3382:AL"	 [def_var="['delayed_dominant_cnt']",
		label="Leaf_3382:AL"];
	"3387:NS" -> "Leaf_3382:AL"	 [cond="[]",
		lineno=None];
	"3389:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b1f890>",
		fillcolor=firebrick,
		label="3389:NS
delayed_dominant_cnt <= #Tp delayed_dominant_cnt + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b1f890>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3389:NS" -> "Leaf_3382:AL"	 [cond="[]",
		lineno=None];
	"3388:IF" -> "3389:NS"	 [cond="['sample_point', 'sampled_bit', 'error_cnt1', 'overload_cnt1']",
		label="(sample_point & ~sampled_bit & ((error_cnt1 == 3'd7) | (overload_cnt1 == 3'd7)))",
		lineno=3388];
	"3384:IF" -> "3386:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=3384];
	"3385:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b2c650>",
		fillcolor=firebrick,
		label="3385:NS
delayed_dominant_cnt <= 3'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b2c650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3384:IF" -> "3385:NS"	 [cond="['rst']",
		label=rst,
		lineno=3384];
	"3385:NS" -> "Leaf_3382:AL"	 [cond="[]",
		lineno=None];
}
