// Seed: 2502133888
`define pp_5 0
`define pp_6 0
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4
);
  assign id_1 = (1 == id_0);
  assign id_1 = id_3;
endmodule
;
