Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date             : Wed Dec 17 01:06:53 2025
| Host             : SimiBook running 64-bit major release  (build 9200)
| Command          : report_power -file tbs_core_board_power_routed.rpt -pb tbs_core_board_power_summary_routed.pb -rpx tbs_core_board_power_routed.rpx
| Design           : tbs_core_board
| Device           : xc7s25ftgb196-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 22.073 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 21.925                           |
| Device Static (W)        | 0.148                            |
| Effective TJA (C/W)      | 3.3                              |
| Max Ambient (C)          | 11.3                             |
| Junction Temperature (C) | 98.7                             |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     6.377 |     6241 |       --- |             --- |
|   LUT as Logic |     5.473 |     1860 |     14600 |           12.74 |
|   F7/F8 Muxes  |     0.545 |      476 |     14600 |            3.26 |
|   CARRY4       |     0.237 |      198 |      3650 |            5.42 |
|   Register     |     0.117 |     3303 |     29200 |           11.31 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       51 |       --- |             --- |
| Signals        |     6.289 |     4335 |       --- |             --- |
| I/O            |     9.259 |       49 |       100 |           49.00 |
| Static Power   |     0.148 |          |           |                 |
| Total          |    22.073 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    12.787 |      12.710 |      0.077 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.354 |       0.338 |      0.016 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     2.609 |       2.608 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 15.4                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| tbs_core_board            |    21.925 |
|   tbs_core_0              |    12.470 |
|     adaptive_ctrl_0       |     1.263 |
|       spike_shift_reg_0   |     0.609 |
|       weyls_discrepancy_0 |     0.072 |
|     analog_trigger_0      |     0.090 |
|     dac_control_0         |     0.381 |
|       sync_chain_0        |     0.001 |
|     dac_control_1         |     0.347 |
|       sync_chain_0        |     0.033 |
|     debouncer_0           |     0.140 |
|       sync_chain_0        |     0.080 |
|     debouncer_1           |     0.135 |
|       sync_chain_0        |     0.080 |
|     debouncer_2           |     0.148 |
|       sync_chain_0        |     0.080 |
|     debouncer_3           |     0.074 |
|     debouncer_4           |     0.077 |
|       sync_chain_0        |     0.037 |
|     debouncer_5           |     0.141 |
|       sync_chain_0        |     0.078 |
|     memory2uart_0         |     0.015 |
|     pwm_0                 |     0.080 |
|     pwm_1                 |     0.068 |
|     sc_noc_generator_0    |     0.157 |
|     spike_encoder_0       |     0.003 |
|     spike_memory_0        |     7.896 |
|     sync_chain_1          |     0.025 |
|     sync_chain_2          |     0.004 |
|     time_measurement_0    |     0.898 |
|     uart_0                |     0.339 |
|       uart_rx_0           |     0.147 |
|       uart_tx_0           |     0.192 |
+---------------------------+-----------+


