Violated 1301: no Escape should be used on < clk >.
Violated 1127: signal name "clk" does not match to regular expression s_.
Violated 1301: no Escape should be used on < clk1 >.
Violated 1127: signal name "clk1" does not match to regular expression s_.
Violated 1301: no Escape should be used on < clk2 >.
Violated 1127: signal name "clk2" does not match to regular expression s_.
Violated 1301: no Escape should be used on < d1 >.
Violated 1127: signal name "d1" does not match to regular expression s_.
Violated 1301: no Escape should be used on < d2 >.
Violated 1127: signal name "d2" does not match to regular expression s_.
Violated 1301: no Escape should be used on < q >.
Violated 1127: signal name "q" does not match to regular expression s_.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1284: The input of register "q" comes from more than one clock source.
Violated 1284: The input of register "q" comes from more than one clock source.
Violated 1301: no Escape should be used on < q1 >.
Violated 1127: signal name "q1" does not match to regular expression s_.
Violated 1187: wire "q1" should be explicitly declared.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1301: no Escape should be used on < q2 >.
Violated 1004: Signals test.q2 is driven by 2 devices.
Violated 1127: signal name "q2" does not match to regular expression s_.
Violated 1187: wire "q2" should be explicitly declared.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1301: no Escape should be used on < qq >.
Violated 1127: signal name "qq" does not match to regular expression s_.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1284: The input of register "qq" comes from more than one clock source.
Violated 1284: The input of register "qq" comes from more than one clock source.
Violated 1301: no Escape should be used on < qqq >.
Violated 1127: signal name "qqq" does not match to regular expression s_.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1284: The input of register "qqq" comes from more than one clock source.
Violated 1284: The input of register "qqq" comes from more than one clock source.
Violated 1301: no Escape should be used on < temp >.
Violated 1004: Signals test.temp is driven by 6 devices.
Violated 1005: Bit mismatched Signal is "test._s12".
Violated 1127: signal name "temp" does not match to regular expression s_.
Violated 1187: wire "temp" should be explicitly declared.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1237: the fan-out number of signal < temp > is < 7 > whereas the limitation is 5.
Violated 1301: no Escape should be used on < temp1 >.
Violated 1004: Signals test.temp1 is driven by 6 devices.
Violated 1127: signal name "temp1" does not match to regular expression s_.
Violated 1187: wire "temp1" should be explicitly declared.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1237: the fan-out number of signal < temp1 > is < 7 > whereas the limitation is 5.
Violated 1301: no Escape should be used on < temp2 >.
Violated 1004: Signals test.temp2 is driven by 6 devices.
Violated 1127: signal name "temp2" does not match to regular expression s_.
Violated 1187: wire "temp2" should be explicitly declared.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1237: the fan-out number of signal < temp2 > is < 7 > whereas the limitation is 5.
Violated 1301: no Escape should be used on < _s12 >.
Violated 1004: Signals test._s12 is driven by 6 devices.
Violated 1004: Signals test._s12 is driven by 3 devices.
Violated 1127: signal name "_s12" does not match to regular expression s_.
Violated 1187: wire "_s12" should be explicitly declared.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1237: the fan-out number of signal < _s12 > is < 7 > whereas the limitation is 5.
Violated 1301: no Escape should be used on < _s15 >.
Violated 1004: Signals test._s15 is driven by 3 devices.
Violated 1005: Bit mismatched Signal is "test._s12".
Violated 1127: signal name "_s15" does not match to regular expression s_.
Violated 1187: wire "_s15" should be explicitly declared.
Violated 1188: 'tri' declaration "_s15" is detected.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1139: Combinational Logic Found in Sequential "clk" Block.
Violated 1139: Combinational Logic Found in Sequential "q2" Block.
Violated 1175: gate name "_s1" does not match to regular expression gate_.
Violated 1176: Implicit and Confusing Operator Precedence on "q1".
Violated 1139: Combinational Logic Found in Sequential "clk" Block.
Violated 1175: gate name "_s16" does not match to regular expression gate_.
Violated 1176: Implicit and Confusing Operator Precedence on "q1".
Violated 1003: Clock signals "test.clk" doesn't follow name conventinon "clk_[_a-zA-Z0-9]*".
Violated 1168: register ouput name "qq" does not match to regular expression .*_r.
Violated 1168: register ouput name "q" does not match to regular expression .*_r.
Violated 1149: No Set or Reset Signal only Clock "clk".
Violated 1147: State register name "qq" does not match to regular expression .*_cs.
Violated 1191: register inferred on signal "_s12<0>" not in library.
Violated 1199: next register name "_s12<0>" does not match to regular expression .*_ns.
Violated 1211: the clock generate circuit should be separated in different module.
Violated 1003: Clock signals "test.clk" doesn't follow name conventinon "clk_[_a-zA-Z0-9]*".
Violated 1102: more than one clock signal in a module.
Violated 1168: register ouput name "qq" does not match to regular expression .*_r.
Violated 1168: register ouput name "q" does not match to regular expression .*_r.
Violated 1149: No Set or Reset Signal only Clock "clk".
Violated 1147: State register name "q" does not match to regular expression .*_cs.
Violated 1191: register inferred on signal "_s12<1>" not in library.
Violated 1199: next register name "_s12<1>" does not match to regular expression .*_ns.
Violated 1209: reconverged clock "test.clk" found.
Violated 1211: the clock generate circuit should be separated in different module.
Violated 1003: Clock signals "test.clk2" doesn't follow name conventinon "clk_[_a-zA-Z0-9]*".
Violated 1102: more than one clock signal in a module.
Violated 1113: Combinational Path Too Long.
Violated 1113: Combinational Path Too Long.
Violated 1145: Mutiple Clock Source Not Recommended.
Violated 1168: register ouput name "q2" does not match to regular expression .*_r.
Violated 1169: register Input name "d2" does not match to regular expression .*_nxt.
Violated 1149: No Set or Reset Signal only Clock "clk2".
Violated 1147: State register name "q2" does not match to regular expression .*_cs.
Violated 1191: register inferred on signal "d2" not in library.
Violated 1199: next register name "d2" does not match to regular expression .*_ns.
Violated 1209: reconverged clock "test.clk2" found.
Violated 1275: "always_ff" is not used to model sequential blocks.
Violated 1003: Clock signals "test.clk1" doesn't follow name conventinon "clk_[_a-zA-Z0-9]*".
Violated 1102: more than one clock signal in a module.
Violated 1113: Combinational Path Too Long.
Violated 1113: Combinational Path Too Long.
Violated 1145: Mutiple Clock Source Not Recommended.
Violated 1168: register ouput name "q1" does not match to regular expression .*_r.
Violated 1169: register Input name "d1" does not match to regular expression .*_nxt.
Violated 1149: No Set or Reset Signal only Clock "clk1".
Violated 1147: State register name "q1" does not match to regular expression .*_cs.
Violated 1191: register inferred on signal "d1" not in library.
Violated 1199: next register name "d1" does not match to regular expression .*_ns.
Violated 1209: reconverged clock "test.clk1" found.
Violated 1275: "always_ff" is not used to model sequential blocks.
Violated 1003: Clock signals "test.q2" doesn't follow name conventinon "clk_[_a-zA-Z0-9]*".
Violated 1094: Clock Signal "q2" Used as Sequential Logic.
Violated 1102: more than one clock signal in a module.
Violated 1113: Combinational Path Too Long.
Violated 1113: Combinational Path Too Long.
Violated 1145: Mutiple Clock Source Not Recommended.
Violated 1168: register ouput name "q2" does not match to regular expression .*_r.
Violated 1168: register ouput name "qqq" does not match to regular expression .*_r.
Violated 1169: register Input name "d2" does not match to regular expression .*_nxt.
Violated 1149: No Set or Reset Signal only Clock "q2".
Violated 1147: State register name "qqq" does not match to regular expression .*_cs.
Violated 1191: register inferred on signal "_s12<0>" not in library.
Violated 1199: next register name "_s12<0>" does not match to regular expression .*_ns.
Violated 1211: the clock generate circuit should be separated in different module.
Violated 1138: module name "test" does not match to regular expression .*_module.
Violated 1255: comment is not found following port declaration input clk1, clk2, clk, d1, d2; 
Violated 1255: comment is not found following port declaration output q, qq, qqq; 
Violated 1257: signals should be declared one per line with a comment at the end clk1. File: 1284_End_Point_Not_Generated_from_a_Single.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end clk2. File: 1284_End_Point_Not_Generated_from_a_Single.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end d1. File: 1284_End_Point_Not_Generated_from_a_Single.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end d2. File: 1284_End_Point_Not_Generated_from_a_Single.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end q. File: 1284_End_Point_Not_Generated_from_a_Single.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end q1. File: 1284_End_Point_Not_Generated_from_a_Single.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end q2. File: 1284_End_Point_Not_Generated_from_a_Single.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end qq. File: 1284_End_Point_Not_Generated_from_a_Single.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end qqq. File: 1284_End_Point_Not_Generated_from_a_Single.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end temp. File: 1284_End_Point_Not_Generated_from_a_Single.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end temp1. File: 1284_End_Point_Not_Generated_from_a_Single.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end temp2. File: 1284_End_Point_Not_Generated_from_a_Single.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end _s12. File: 1284_End_Point_Not_Generated_from_a_Single.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end _s15. File: 1284_End_Point_Not_Generated_from_a_Single.v , Line: 0
Violated 1325: Only one statement is allowed per line.
Violated 1325: Only one statement is allowed per line.
Violated 1325: Only one statement is allowed per line.
Violated 1328: the lines of a source file < 1284_End_Point_Not_Generated_from_a_Single.v > hould not exceed 10 lines.
Violated 1307: no comment is found before always
Violated 1269: comment should be on < end >
Violated 1269: comment should be on < end >
Violated 1269: comment should be on < endmodule >
Violated 1238: 
Violated 1239: 
TOTAL NUMBER OF VIOLATIONS ARE: 169.