Source Block: hdl/library/axi_dmac/axi_dmac_regmap_request.v@250:268@HdlStmProcess
      up_partial_length_valid <= 1'b1;
    end
  end
end

always @(posedge clk) begin
  if (ctrl_enable == 1'b0) begin
    up_measured_transfer_length <= 'h0;
  end else if (response_valid == 1'b1 && response_ready == 1'b1) begin
    up_measured_transfer_length <= up_measured_transfer_length + response_measured_burst_length + 1'b1;
  end else if (up_clear_tl == 1'b1) begin
    up_measured_transfer_length <= 'h0;
  end
end

always @(posedge clk) begin
  if (response_valid == 1'b1 && response_ready == 1'b1) begin
    up_transfer_id_eot_d <= up_transfer_id_eot;
  end

Diff Content:
- 255 always @(posedge clk) begin
- 256   if (ctrl_enable == 1'b0) begin
- 257     up_measured_transfer_length <= 'h0;
- 258   end else if (response_valid == 1'b1 && response_ready == 1'b1) begin
- 259     up_measured_transfer_length <= up_measured_transfer_length + response_measured_burst_length + 1'b1;
- 260   end else if (up_clear_tl == 1'b1) begin
- 261     up_measured_transfer_length <= 'h0;
- 263 end
+ 261   always @(posedge clk) begin
+ 261     if (ctrl_enable == 1'b0) begin
+ 261       up_measured_transfer_length <= 'h0;
+ 261     end else if (response_valid == 1'b1 && response_ready == 1'b1) begin
+ 261       up_measured_transfer_length <= up_measured_transfer_length + response_measured_burst_length + 1'b1;
+ 261     end else if (up_clear_tl == 1'b1) begin
+ 261       up_measured_transfer_length <= 'h0;
+ 261     end

Clone Blocks:
