# Generated by Yosys 0.32 (git sha1 fbab08acf, gcc 11.3.1 -fPIC -Os)

.model picorv32
.inputs clk resetn mem_ready mem_rdata[0] mem_rdata[1] mem_rdata[2] mem_rdata[3] mem_rdata[4] mem_rdata[5] mem_rdata[6] mem_rdata[7] mem_rdata[8] mem_rdata[9] mem_rdata[10] mem_rdata[11] mem_rdata[12] mem_rdata[13] mem_rdata[14] mem_rdata[15] mem_rdata[16] mem_rdata[17] mem_rdata[18] mem_rdata[19] mem_rdata[20] mem_rdata[21] mem_rdata[22] mem_rdata[23] mem_rdata[24] mem_rdata[25] mem_rdata[26] mem_rdata[27] mem_rdata[28] mem_rdata[29] mem_rdata[30] mem_rdata[31] pcpi_wr pcpi_rd[0] pcpi_rd[1] pcpi_rd[2] pcpi_rd[3] pcpi_rd[4] pcpi_rd[5] pcpi_rd[6] pcpi_rd[7] pcpi_rd[8] pcpi_rd[9] pcpi_rd[10] pcpi_rd[11] pcpi_rd[12] pcpi_rd[13] pcpi_rd[14] pcpi_rd[15] pcpi_rd[16] pcpi_rd[17] pcpi_rd[18] pcpi_rd[19] pcpi_rd[20] pcpi_rd[21] pcpi_rd[22] pcpi_rd[23] pcpi_rd[24] pcpi_rd[25] pcpi_rd[26] pcpi_rd[27] pcpi_rd[28] pcpi_rd[29] pcpi_rd[30] pcpi_rd[31] pcpi_wait pcpi_ready irq[0] irq[1] irq[2] irq[3] irq[4] irq[5] irq[6] irq[7] irq[8] irq[9] irq[10] irq[11] irq[12] irq[13] irq[14] irq[15] irq[16] irq[17] irq[18] irq[19] irq[20] irq[21] irq[22] irq[23] irq[24] irq[25] irq[26] irq[27] irq[28] irq[29] irq[30] irq[31]
.outputs trap mem_valid mem_instr mem_addr[0] mem_addr[1] mem_addr[2] mem_addr[3] mem_addr[4] mem_addr[5] mem_addr[6] mem_addr[7] mem_addr[8] mem_addr[9] mem_addr[10] mem_addr[11] mem_addr[12] mem_addr[13] mem_addr[14] mem_addr[15] mem_addr[16] mem_addr[17] mem_addr[18] mem_addr[19] mem_addr[20] mem_addr[21] mem_addr[22] mem_addr[23] mem_addr[24] mem_addr[25] mem_addr[26] mem_addr[27] mem_addr[28] mem_addr[29] mem_addr[30] mem_addr[31] mem_wdata[0] mem_wdata[1] mem_wdata[2] mem_wdata[3] mem_wdata[4] mem_wdata[5] mem_wdata[6] mem_wdata[7] mem_wdata[8] mem_wdata[9] mem_wdata[10] mem_wdata[11] mem_wdata[12] mem_wdata[13] mem_wdata[14] mem_wdata[15] mem_wdata[16] mem_wdata[17] mem_wdata[18] mem_wdata[19] mem_wdata[20] mem_wdata[21] mem_wdata[22] mem_wdata[23] mem_wdata[24] mem_wdata[25] mem_wdata[26] mem_wdata[27] mem_wdata[28] mem_wdata[29] mem_wdata[30] mem_wdata[31] mem_wstrb[0] mem_wstrb[1] mem_wstrb[2] mem_wstrb[3] mem_la_read mem_la_write mem_la_addr[0] mem_la_addr[1] mem_la_addr[2] mem_la_addr[3] mem_la_addr[4] mem_la_addr[5] mem_la_addr[6] mem_la_addr[7] mem_la_addr[8] mem_la_addr[9] mem_la_addr[10] mem_la_addr[11] mem_la_addr[12] mem_la_addr[13] mem_la_addr[14] mem_la_addr[15] mem_la_addr[16] mem_la_addr[17] mem_la_addr[18] mem_la_addr[19] mem_la_addr[20] mem_la_addr[21] mem_la_addr[22] mem_la_addr[23] mem_la_addr[24] mem_la_addr[25] mem_la_addr[26] mem_la_addr[27] mem_la_addr[28] mem_la_addr[29] mem_la_addr[30] mem_la_addr[31] mem_la_wdata[0] mem_la_wdata[1] mem_la_wdata[2] mem_la_wdata[3] mem_la_wdata[4] mem_la_wdata[5] mem_la_wdata[6] mem_la_wdata[7] mem_la_wdata[8] mem_la_wdata[9] mem_la_wdata[10] mem_la_wdata[11] mem_la_wdata[12] mem_la_wdata[13] mem_la_wdata[14] mem_la_wdata[15] mem_la_wdata[16] mem_la_wdata[17] mem_la_wdata[18] mem_la_wdata[19] mem_la_wdata[20] mem_la_wdata[21] mem_la_wdata[22] mem_la_wdata[23] mem_la_wdata[24] mem_la_wdata[25] mem_la_wdata[26] mem_la_wdata[27] mem_la_wdata[28] mem_la_wdata[29] mem_la_wdata[30] mem_la_wdata[31] mem_la_wstrb[0] mem_la_wstrb[1] mem_la_wstrb[2] mem_la_wstrb[3] pcpi_valid pcpi_insn[0] pcpi_insn[1] pcpi_insn[2] pcpi_insn[3] pcpi_insn[4] pcpi_insn[5] pcpi_insn[6] pcpi_insn[7] pcpi_insn[8] pcpi_insn[9] pcpi_insn[10] pcpi_insn[11] pcpi_insn[12] pcpi_insn[13] pcpi_insn[14] pcpi_insn[15] pcpi_insn[16] pcpi_insn[17] pcpi_insn[18] pcpi_insn[19] pcpi_insn[20] pcpi_insn[21] pcpi_insn[22] pcpi_insn[23] pcpi_insn[24] pcpi_insn[25] pcpi_insn[26] pcpi_insn[27] pcpi_insn[28] pcpi_insn[29] pcpi_insn[30] pcpi_insn[31] pcpi_rs1[0] pcpi_rs1[1] pcpi_rs1[2] pcpi_rs1[3] pcpi_rs1[4] pcpi_rs1[5] pcpi_rs1[6] pcpi_rs1[7] pcpi_rs1[8] pcpi_rs1[9] pcpi_rs1[10] pcpi_rs1[11] pcpi_rs1[12] pcpi_rs1[13] pcpi_rs1[14] pcpi_rs1[15] pcpi_rs1[16] pcpi_rs1[17] pcpi_rs1[18] pcpi_rs1[19] pcpi_rs1[20] pcpi_rs1[21] pcpi_rs1[22] pcpi_rs1[23] pcpi_rs1[24] pcpi_rs1[25] pcpi_rs1[26] pcpi_rs1[27] pcpi_rs1[28] pcpi_rs1[29] pcpi_rs1[30] pcpi_rs1[31] pcpi_rs2[0] pcpi_rs2[1] pcpi_rs2[2] pcpi_rs2[3] pcpi_rs2[4] pcpi_rs2[5] pcpi_rs2[6] pcpi_rs2[7] pcpi_rs2[8] pcpi_rs2[9] pcpi_rs2[10] pcpi_rs2[11] pcpi_rs2[12] pcpi_rs2[13] pcpi_rs2[14] pcpi_rs2[15] pcpi_rs2[16] pcpi_rs2[17] pcpi_rs2[18] pcpi_rs2[19] pcpi_rs2[20] pcpi_rs2[21] pcpi_rs2[22] pcpi_rs2[23] pcpi_rs2[24] pcpi_rs2[25] pcpi_rs2[26] pcpi_rs2[27] pcpi_rs2[28] pcpi_rs2[29] pcpi_rs2[30] pcpi_rs2[31] eoi[0] eoi[1] eoi[2] eoi[3] eoi[4] eoi[5] eoi[6] eoi[7] eoi[8] eoi[9] eoi[10] eoi[11] eoi[12] eoi[13] eoi[14] eoi[15] eoi[16] eoi[17] eoi[18] eoi[19] eoi[20] eoi[21] eoi[22] eoi[23] eoi[24] eoi[25] eoi[26] eoi[27] eoi[28] eoi[29] eoi[30] eoi[31] trace_valid trace_data[0] trace_data[1] trace_data[2] trace_data[3] trace_data[4] trace_data[5] trace_data[6] trace_data[7] trace_data[8] trace_data[9] trace_data[10] trace_data[11] trace_data[12] trace_data[13] trace_data[14] trace_data[15] trace_data[16] trace_data[17] trace_data[18] trace_data[19] trace_data[20] trace_data[21] trace_data[22] trace_data[23] trace_data[24] trace_data[25] trace_data[26] trace_data[27] trace_data[28] trace_data[29] trace_data[30] trace_data[31] trace_data[32] trace_data[33] trace_data[34] trace_data[35]
.names $false
.names $true
1
.names $undef
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=cpu_state[3] ZN=$abc$30082$new_n3289_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=is_beq_bne_blt_bge_bltu_bgeu ZN=$abc$30082$new_n3290_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=instr_sub ZN=$abc$30082$new_n3291_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=instr_bge ZN=$abc$30082$new_n3292_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=latched_is_lb ZN=$abc$30082$new_n3293_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=latched_is_lh ZN=$abc$30082$new_n3294_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=latched_store ZN=$abc$30082$new_n3295_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_do_rdata ZN=$abc$30082$new_n3296_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_do_rinst ZN=$abc$30082$new_n3297_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=cpu_state[1] ZN=$abc$30082$new_n3298_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_pc[9] ZN=$abc$30082$new_n3299_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=count_instr[2] ZN=$abc$30082$new_n3300_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_state[1] ZN=$abc$30082$new_n3301_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=resetn ZN=$abc$30082$new_n3302_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=trap ZN=$abc$30082$new_n3303_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=instr_jalr ZN=$abc$30082$new_n3304_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=instr_jal ZN=$abc$30082$new_n3305_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[1] ZN=$abc$30082$new_n3306_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[0] ZN=$abc$30082$new_n3307_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=cpu_state[6] ZN=$abc$30082$new_n3308_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=cpu_state[5] ZN=$abc$30082$new_n3309_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoder_trigger ZN=$abc$30082$new_n3310_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=is_slli_srli_srai ZN=$abc$30082$new_n3311_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=is_lb_lh_lw_lbu_lhu ZN=$abc$30082$new_n3312_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=is_sb_sh_sw ZN=$abc$30082$new_n3313_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_rdata_q[29] ZN=$abc$30082$new_n3314_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_rdata_q[28] ZN=$abc$30082$new_n3315_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_rdata_q[26] ZN=$abc$30082$new_n3316_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_rdata_q[21] ZN=$abc$30082$new_n3317_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_rdata_q[13] ZN=$abc$30082$new_n3318_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_rdata_q[12] ZN=$abc$30082$new_n3319_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_rdata_q[3] ZN=$abc$30082$new_n3320_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_rdata_q[5] ZN=$abc$30082$new_n3321_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=count_cycle[34] ZN=$abc$30082$new_n3322_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=count_cycle[35] ZN=$abc$30082$new_n3323_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[3] ZN=$abc$30082$new_n3324_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[4] ZN=$abc$30082$new_n3325_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[5] ZN=$abc$30082$new_n3326_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[6] ZN=$abc$30082$new_n3327_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[7] ZN=$abc$30082$new_n3328_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[8] ZN=$abc$30082$new_n3329_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[9] ZN=$abc$30082$new_n3330_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[10] ZN=$abc$30082$new_n3331_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[11] ZN=$abc$30082$new_n3332_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[12] ZN=$abc$30082$new_n3333_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[13] ZN=$abc$30082$new_n3334_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[14] ZN=$abc$30082$new_n3335_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[15] ZN=$abc$30082$new_n3336_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[16] ZN=$abc$30082$new_n3337_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[17] ZN=$abc$30082$new_n3338_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[18] ZN=$abc$30082$new_n3339_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[19] ZN=$abc$30082$new_n3340_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[20] ZN=$abc$30082$new_n3341_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[21] ZN=$abc$30082$new_n3342_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=count_cycle[22] ZN=$abc$30082$new_n3343_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[22] ZN=$abc$30082$new_n3344_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=count_cycle[23] ZN=$abc$30082$new_n3345_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[23] ZN=$abc$30082$new_n3346_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=count_cycle[24] ZN=$abc$30082$new_n3347_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[24] ZN=$abc$30082$new_n3348_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[25] ZN=$abc$30082$new_n3349_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[26] ZN=$abc$30082$new_n3350_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[27] ZN=$abc$30082$new_n3351_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=count_cycle[28] ZN=$abc$30082$new_n3352_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[28] ZN=$abc$30082$new_n3353_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=count_cycle[29] ZN=$abc$30082$new_n3354_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[29] ZN=$abc$30082$new_n3355_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=count_cycle[30] ZN=$abc$30082$new_n3356_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[30] ZN=$abc$30082$new_n3357_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[31] ZN=$abc$30082$new_n3358_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[7] ZN=$abc$30082$new_n3359_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[6] ZN=$abc$30082$new_n3360_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[5] ZN=$abc$30082$new_n3361_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[4] ZN=$abc$30082$new_n3362_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[15] ZN=$abc$30082$new_n3363_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[14] ZN=$abc$30082$new_n3364_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[13] ZN=$abc$30082$new_n3365_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[12] ZN=$abc$30082$new_n3366_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[11] ZN=$abc$30082$new_n3367_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[10] ZN=$abc$30082$new_n3368_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[9] ZN=$abc$30082$new_n3369_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[8] ZN=$abc$30082$new_n3370_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[31] ZN=$abc$30082$new_n3371_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[30] ZN=$abc$30082$new_n3372_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[29] ZN=$abc$30082$new_n3373_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[28] ZN=$abc$30082$new_n3374_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[27] ZN=$abc$30082$new_n3375_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[26] ZN=$abc$30082$new_n3376_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[25] ZN=$abc$30082$new_n3377_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[24] ZN=$abc$30082$new_n3378_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[23] ZN=$abc$30082$new_n3379_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[22] ZN=$abc$30082$new_n3380_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[21] ZN=$abc$30082$new_n3381_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[19] ZN=$abc$30082$new_n3382_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[18] ZN=$abc$30082$new_n3383_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[16] ZN=$abc$30082$new_n3384_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30082$new_n3385_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=latched_rd[1] ZN=$abc$30082$new_n3386_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=latched_rd[0] ZN=$abc$30082$new_n3387_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=latched_rd[3] ZN=$abc$30082$new_n3388_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=latched_rd[4] ZN=$abc$30082$new_n3389_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_do_rinst A2=mem_do_prefetch ZN=$abc$30082$new_n3390_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=mem_do_rdata A2=mem_do_rinst A3=mem_do_prefetch ZN=$abc$30082$new_n3391_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_state[1] A2=mem_state[0] ZN=$abc$30082$new_n3392_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n3392_ ZN=$abc$30082$new_n3393_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n3391_ A3=$abc$30082$new_n3393_ ZN=mem_la_read
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=mem_do_wdata A2=resetn A3=$abc$30082$new_n3392_ Z=mem_la_write
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=instr_rdinstrh A2=instr_rdcycleh A3=instr_rdinstr ZN=$abc$30082$new_n3396_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=instr_sw A2=instr_sh A3=instr_sb ZN=$abc$30082$new_n3397_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=instr_lw A2=instr_lh A3=instr_jalr A4=instr_jal ZN=$abc$30082$new_n3398_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3396_ A2=$abc$30082$new_n3397_ A3=$abc$30082$new_n3398_ ZN=$abc$30082$new_n3399_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=instr_andi A2=instr_xori A3=instr_addi A4=instr_bltu ZN=$abc$30082$new_n3400_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=instr_xor A2=instr_sll A3=instr_sub A4=instr_add ZN=$abc$30082$new_n3401_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=instr_srai A2=instr_slli A3=instr_srli A4=instr_lhu ZN=$abc$30082$new_n3402_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=instr_blt A2=instr_bne A3=instr_beq A4=instr_rdcycle ZN=$abc$30082$new_n3403_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n3400_ A2=$abc$30082$new_n3401_ A3=$abc$30082$new_n3402_ A4=$abc$30082$new_n3403_ ZN=$abc$30082$new_n3404_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_sltiu A2=instr_slti ZN=$abc$30082$new_n3405_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=instr_auipc A2=instr_lui Z=$abc$30082$new_n3406_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=instr_sltiu A2=instr_slti A3=$abc$30082$new_n3406_ ZN=$abc$30082$new_n3407_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=instr_or A2=instr_ori Z=$abc$30082$new_n3408_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=instr_sltu A2=instr_slt A3=$abc$30082$new_n3408_ ZN=$abc$30082$new_n3409_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=instr_lbu A2=instr_lb Z=$abc$30082$new_n3410_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=instr_bgeu A2=instr_bge A3=$abc$30082$new_n3410_ ZN=$abc$30082$new_n3411_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=instr_fence A2=instr_and A3=instr_sra A4=instr_srl ZN=$abc$30082$new_n3412_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n3407_ A2=$abc$30082$new_n3409_ A3=$abc$30082$new_n3411_ A4=$abc$30082$new_n3412_ ZN=$abc$30082$new_n3413_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3399_ A2=$abc$30082$new_n3404_ A3=$abc$30082$new_n3413_ ZN=$abc$30082$new_n3414_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n3414_ ZN=$abc$30082$new_n3415_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=mem_do_rinst A2=reg_pc[1] A3=resetn ZN=$abc$30082$new_n3416_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[0] A2=mem_wordsize[2] ZN=$abc$30082$new_n3417_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[1] A2=reg_op1[0] B=mem_wordsize[0] ZN=$abc$30082$new_n3418_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3417_ A2=$abc$30082$new_n3418_ ZN=$abc$30082$new_n3419_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=mem_do_wdata A2=mem_do_rdata B=$abc$30082$new_n3419_ ZN=$abc$30082$new_n3420_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n3420_ Z=$abc$30082$new_n3421_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n3416_ A2=$abc$30082$new_n3421_ Z=$abc$30082$new_n3422_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=resetn A2=cpu_state[2] Z=$abc$30082$new_n3423_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=resetn A2=cpu_state[2] ZN=$abc$30082$new_n3424_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=resetn A2=cpu_state[0] ZN=$abc$30082$new_n3425_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n3425_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27695
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3415_ A2=$abc$30082$new_n3424_ B=$abc$30082$new_n3425_ C=$abc$30082$new_n3422_ ZN=$abc$20123$auto$fsm_map.cc:170:map_fsm$3615[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_state[1] A2=mem_state[0] ZN=$abc$30082$new_n3428_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=mem_do_wdata A2=mem_do_rdata A3=mem_do_rinst ZN=$abc$30082$new_n3429_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_ready A2=mem_valid ZN=$abc$30082$new_n3430_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$30082$new_n3392_ A2=$abc$30082$new_n3429_ A3=$abc$30082$new_n3430_ B1=$abc$30082$new_n3428_ B2=$abc$30082$new_n3297_ ZN=$abc$30082$new_n3431_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=resetn A2=$abc$30082$new_n3431_ ZN=$abc$30082$new_n3432_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=mem_do_prefetch A2=$abc$30082$new_n3432_ Z=$abc$30082$new_n3433_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_do_prefetch A2=$abc$30082$new_n3432_ ZN=$abc$30082$new_n3434_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=mem_do_wdata A2=$abc$30082$new_n3302_ A3=$abc$30082$new_n3309_ ZN=$abc$30082$new_n3435_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n3434_ A2=$abc$30082$new_n3435_ Z=$abc$30082$new_n3436_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=cpu_state[6] A2=cpu_state[5] ZN=$abc$30082$new_n3437_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3308_ A2=$abc$30082$new_n3309_ ZN=$abc$30082$new_n3438_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=cpu_state[1] A2=$abc$30082$new_n3302_ ZN=$abc$30082$new_n3439_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=mem_do_rdata A2=$abc$30082$new_n3302_ A3=$abc$30082$new_n3308_ ZN=$abc$30082$new_n3440_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_lhu A2=instr_lh ZN=$abc$30082$new_n3441_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=instr_lhu A2=instr_lw A3=instr_lh A4=$abc$30082$new_n3410_ ZN=$abc$30082$new_n3442_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=mem_do_rdata A2=cpu_state[6] B1=$abc$30082$new_n3440_ B2=$abc$30082$new_n3442_ C1=cpu_state[5] C2=mem_do_wdata ZN=$abc$30082$new_n3443_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3433_ A2=$abc$30082$new_n3437_ ZN=$abc$30082$new_n3444_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3434_ A2=$abc$30082$new_n3443_ ZN=$abc$30082$new_n3445_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3397_ A2=$abc$30082$new_n3436_ B1=$abc$30082$new_n3444_ B2=$abc$30082$new_n3445_ ZN=$abc$30082$new_n3446_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=cpu_state[1] A2=$abc$30082$new_n3438_ B=$abc$30082$new_n3446_ C=resetn ZN=$abc$30082$new_n3447_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_wordsize[0] A2=$abc$30082$new_n3447_ ZN=$abc$30082$new_n3448_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3298_ A2=$abc$30082$new_n3302_ ZN=$abc$30082$new_n3449_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[1] A2=resetn ZN=$abc$30082$new_n3450_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_sw A2=$abc$30082$new_n3435_ B1=$abc$30082$new_n3440_ B2=instr_lw ZN=$abc$30082$new_n3451_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3433_ A2=$abc$30082$new_n3451_ B=$abc$30082$new_n3450_ C=$abc$30082$new_n3448_ ZN=$abc$20123$auto$fsm_map.cc:170:map_fsm$3816[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_wordsize[1] A2=$abc$30082$new_n3447_ ZN=$abc$30082$new_n3453_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_sb A2=$abc$30082$new_n3436_ ZN=$abc$30082$new_n3454_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3434_ A2=$abc$30082$new_n3440_ ZN=$abc$30082$new_n3455_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3410_ A2=$abc$30082$new_n3434_ A3=$abc$30082$new_n3440_ ZN=$abc$30082$new_n3456_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3453_ A2=$abc$30082$new_n3454_ A3=$abc$30082$new_n3456_ ZN=$abc$20123$auto$fsm_map.cc:170:map_fsm$3816[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=instr_jal A2=$abc$30082$new_n3406_ Z=$0\is_lui_auipc_jal[0:0]
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=instr_slt A2=instr_slti A3=instr_blt Z=$0\is_slti_blt_slt[0:0]
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=instr_sltu A2=instr_sltiu A3=instr_bltu Z=$0\is_sltiu_bltu_sltu[0:0]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_do_prefetch A2=$abc$30082$new_n3432_ ZN=$abc$30082$new_n3461_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=mem_do_prefetch A2=$abc$30082$new_n3432_ A3=$abc$30082$new_n3437_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28483
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=cpu_state[3] A2=is_beq_bne_blt_bge_bltu_bgeu A3=$abc$30082$new_n3431_ Z=$abc$30082$new_n3463_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=instr_rdinstrh A2=instr_rdcycleh A3=instr_rdinstr A4=instr_rdcycle ZN=$abc$30082$new_n3464_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_sh[1] A2=reg_sh[0] ZN=$abc$30082$new_n3465_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=reg_sh[2] A2=reg_sh[3] A3=reg_sh[4] ZN=$abc$30082$new_n3466_
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=reg_sh[2] A2=reg_sh[3] A3=reg_sh[4] Z=$abc$30082$new_n3467_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=cpu_state[4] A2=$abc$30082$new_n3466_ Z=$abc$30082$new_n3468_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[4] A2=$abc$30082$new_n3466_ ZN=$abc$30082$new_n3469_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3465_ A2=$abc$30082$new_n3468_ ZN=$abc$30082$new_n3470_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3305_ A2=$abc$30082$new_n3310_ ZN=$abc$30082$new_n3471_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=decoder_trigger ZN=$abc$30082$new_n3472_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3289_ A2=is_beq_bne_blt_bge_bltu_bgeu ZN=$abc$30082$new_n3473_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=cpu_state[1] A2=$abc$30082$new_n3310_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n3471_ C=$abc$30082$new_n3473_ ZN=$abc$30082$new_n3474_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3424_ A2=$abc$30082$new_n3464_ B=$abc$30082$new_n3470_ C=$abc$30082$new_n3474_ ZN=$abc$30082$new_n3475_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$auto$rtlil.cc:2608:MuxGate$28483 A2=$abc$30082$new_n3463_ A3=$abc$30082$new_n3475_ B=$abc$30082$new_n3422_ ZN=$abc$30082$new_n3476_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=resetn A2=$abc$30082$new_n3476_ ZN=$abc$20123$auto$fsm_map.cc:170:map_fsm$3615[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_jal A2=$abc$30082$new_n3310_ ZN=$abc$30082$new_n3478_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3449_ A2=$abc$30082$new_n3478_ ZN=$abc$30082$new_n3479_
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30082$new_n3422_ A2=$abc$30082$new_n3449_ A3=$abc$30082$new_n3478_ Z=$abc$20123$auto$fsm_map.cc:170:map_fsm$3615[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n3431_ ZN=$abc$30082$new_n3481_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n3431_ Z=$abc$30082$new_n3482_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=cpu_state[3] A2=is_beq_bne_blt_bge_bltu_bgeu A3=$abc$30082$new_n3422_ A4=$abc$30082$new_n3481_ ZN=$abc$30082$new_n3483_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=is_jalr_addi_slti_sltiu_xori_ori_andi A2=is_lui_auipc_jal Z=$abc$30082$new_n3484_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n3416_ A2=$abc$30082$new_n3420_ A3=$abc$30082$new_n3423_ A4=$abc$30082$new_n3484_ ZN=$abc$30082$new_n3485_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3312_ A2=$abc$30082$new_n3414_ ZN=$abc$30082$new_n3486_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3484_ A2=$abc$30082$new_n3486_ ZN=$abc$30082$new_n3487_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3422_ A2=$abc$30082$new_n3464_ A3=$abc$30082$new_n3487_ ZN=$abc$30082$new_n3488_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=resetn A2=$abc$30082$new_n3415_ ZN=$abc$30082$new_n3489_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[2] A2=$abc$30082$new_n3311_ ZN=$abc$30082$new_n3490_
.subckt gf180mcu_fd_sc_mcu9t5v0__or4_1 A1=is_sll_srl_sra A2=is_sb_sh_sw A3=$abc$30082$new_n3489_ A4=$abc$30082$new_n3490_ Z=$abc$30082$new_n3491_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3488_ A2=$abc$30082$new_n3491_ B=$abc$30082$new_n3483_ C=$abc$30082$new_n3485_ ZN=$abc$20123$auto$fsm_map.cc:170:map_fsm$3615[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_sh A2=$abc$30082$new_n3436_ B1=$abc$30082$new_n3447_ B2=mem_wordsize[2] ZN=$abc$30082$new_n3493_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3441_ A2=$abc$30082$new_n3455_ B=$abc$30082$new_n3493_ ZN=$abc$20123$auto$fsm_map.cc:170:map_fsm$3816[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=resetn A2=$abc$30082$new_n3422_ ZN=$abc$30082$new_n3495_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=is_slli_srli_srai A2=$abc$30082$new_n3414_ ZN=$abc$30082$new_n3496_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=resetn A2=is_sll_srl_sra A3=$abc$30082$new_n3496_ ZN=$abc$30082$new_n3497_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n3311_ A2=$abc$30082$new_n3495_ B1=$abc$30082$new_n3497_ B2=$abc$30082$new_n3488_ ZN=$abc$30082$new_n3498_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[2] A2=$abc$30082$new_n3498_ ZN=$abc$30082$new_n3499_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=reg_sh[1] A2=reg_sh[0] A3=$abc$30082$new_n3467_ B=cpu_state[4] ZN=$abc$30082$new_n3500_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n3500_ ZN=$abc$30082$new_n3501_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3495_ A2=$abc$30082$new_n3500_ B=$abc$30082$new_n3499_ ZN=$abc$20123$auto$fsm_map.cc:170:map_fsm$3615[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__or4_1 A1=$abc$30082$new_n3313_ A2=$abc$30082$new_n3488_ A3=$abc$30082$new_n3489_ A4=$abc$30082$new_n3490_ Z=$abc$30082$new_n3503_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n3309_ A2=$abc$30082$new_n3461_ A3=$abc$30082$new_n3495_ B=$abc$30082$new_n3503_ ZN=$abc$20123$auto$fsm_map.cc:170:map_fsm$3615[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3422_ A2=$abc$30082$new_n3423_ A3=$abc$30082$new_n3486_ ZN=$abc$30082$new_n3505_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n3308_ A2=$abc$30082$new_n3461_ A3=$abc$30082$new_n3495_ B=$abc$30082$new_n3505_ ZN=$abc$20123$auto$fsm_map.cc:170:map_fsm$3615[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_wordsize[2] A2=mem_wordsize[1] ZN=$abc$30082$new_n3507_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=mem_wordsize[2] A2=mem_wordsize[1] Z=$abc$30082$new_n3508_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3306_ A2=mem_wordsize[2] B=$abc$30082$new_n3507_ ZN=$abc$30082$new_n3509_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[1] A2=reg_op1[0] B=$abc$30082$new_n3509_ ZN=mem_la_wstrb[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[1] A2=mem_wordsize[2] ZN=$abc$30082$new_n3511_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[1] A2=$abc$30082$new_n3307_ A3=mem_wordsize[1] ZN=$abc$30082$new_n3512_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3511_ A2=$abc$30082$new_n3512_ ZN=$abc$30082$new_n3513_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[8] I1=mem_rdata[24] S=reg_op1[1] Z=$abc$30082$new_n3514_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_op1[0] A2=mem_wordsize[1] Z=$abc$30082$new_n3515_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=mem_rdata[0] A2=mem_la_wstrb[0] B1=$abc$30082$new_n3514_ B2=$abc$30082$new_n3515_ C1=$abc$30082$new_n3513_ C2=mem_rdata[16] ZN=$abc$30082$new_n3516_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=cpu_state[3] A2=cpu_state[6] A3=cpu_state[4] ZN=$abc$30082$new_n3517_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[0] A2=instr_rdinstr ZN=$abc$30082$new_n3518_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[32] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[32] C1=count_cycle[0] C2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3519_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3518_ A2=$abc$30082$new_n3519_ ZN=$abc$30082$new_n3520_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=reg_op1[0] A2=cpu_state[4] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3520_ C1=decoded_imm[0] C2=cpu_state[3] ZN=$abc$30082$new_n3521_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3308_ A2=$abc$30082$new_n3516_ B=$abc$30082$new_n3521_ ZN=$procmux$1296.Y[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[1] A2=mem_la_wstrb[0] ZN=$abc$30082$new_n3523_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[9] I1=mem_rdata[25] S=reg_op1[1] Z=$abc$30082$new_n3524_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[17] A2=$abc$30082$new_n3513_ B1=$abc$30082$new_n3515_ B2=$abc$30082$new_n3524_ ZN=$abc$30082$new_n3525_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3523_ A2=$abc$30082$new_n3525_ ZN=$abc$30082$new_n3526_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=mem_rdata[1] A2=$abc$30082$new_n3508_ B=$abc$30082$new_n3526_ C=cpu_state[6] ZN=$abc$30082$new_n3527_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[1] A2=instr_rdinstr ZN=$abc$30082$new_n3528_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[33] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[33] C1=count_cycle[1] C2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3529_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3528_ A2=$abc$30082$new_n3529_ ZN=$abc$30082$new_n3530_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[1] A2=decoded_imm[1] ZN=$abc$30082$new_n3531_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[1] A2=decoded_imm[1] ZN=$abc$30082$new_n3532_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3289_ A2=$abc$30082$new_n3531_ ZN=$abc$30082$new_n3533_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=reg_op1[1] A2=cpu_state[4] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3530_ C1=$abc$30082$new_n3532_ C2=$abc$30082$new_n3533_ ZN=$abc$30082$new_n3534_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3527_ A2=$abc$30082$new_n3534_ ZN=$procmux$1296.Y[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[2] A2=mem_la_wstrb[0] ZN=$abc$30082$new_n3536_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[10] I1=mem_rdata[26] S=reg_op1[1] Z=$abc$30082$new_n3537_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[18] A2=$abc$30082$new_n3513_ B1=$abc$30082$new_n3515_ B2=$abc$30082$new_n3537_ ZN=$abc$30082$new_n3538_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3536_ A2=$abc$30082$new_n3538_ ZN=$abc$30082$new_n3539_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=mem_rdata[2] A2=$abc$30082$new_n3508_ B=$abc$30082$new_n3539_ C=cpu_state[6] ZN=$abc$30082$new_n3540_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[2] A2=decoded_imm[2] ZN=$abc$30082$new_n3541_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[2] A2=decoded_imm[2] ZN=$abc$30082$new_n3542_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3532_ A2=$abc$30082$new_n3542_ B=cpu_state[3] ZN=$abc$30082$new_n3543_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3532_ A2=$abc$30082$new_n3542_ B=$abc$30082$new_n3543_ ZN=$abc$30082$new_n3544_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[2] A2=instr_rdinstr ZN=$abc$30082$new_n3545_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[34] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[34] C1=count_cycle[2] C2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3546_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3545_ A2=$abc$30082$new_n3546_ ZN=$abc$30082$new_n3547_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=cpu_state[4] A2=reg_op1[2] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3547_ C=$abc$30082$new_n3544_ ZN=$abc$30082$new_n3548_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3540_ A2=$abc$30082$new_n3548_ ZN=$procmux$1296.Y[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3532_ A2=$abc$30082$new_n3542_ B=$abc$30082$new_n3541_ ZN=$abc$30082$new_n3550_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[3] A2=decoded_imm[3] Z=$abc$30082$new_n3551_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_pc[3] A2=decoded_imm[3] Z=$abc$30082$new_n3552_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=reg_pc[3] A2=decoded_imm[3] A3=$abc$30082$new_n3550_ Z=$abc$30082$new_n3553_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[3] A2=mem_la_wstrb[0] ZN=$abc$30082$new_n3554_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[11] I1=mem_rdata[27] S=reg_op1[1] Z=$abc$30082$new_n3555_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[19] A2=$abc$30082$new_n3513_ B1=$abc$30082$new_n3515_ B2=$abc$30082$new_n3555_ ZN=$abc$30082$new_n3556_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3554_ A2=$abc$30082$new_n3556_ ZN=$abc$30082$new_n3557_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=mem_rdata[3] A2=$abc$30082$new_n3508_ B=$abc$30082$new_n3557_ C=cpu_state[6] ZN=$abc$30082$new_n3558_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[35] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[35] ZN=$abc$30082$new_n3559_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[3] A2=instr_rdinstr B1=count_cycle[3] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3560_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3559_ A2=$abc$30082$new_n3560_ ZN=$abc$30082$new_n3561_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[3] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3561_ C1=$abc$30082$new_n3553_ C2=cpu_state[3] ZN=$abc$30082$new_n3562_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3558_ A2=$abc$30082$new_n3562_ ZN=$procmux$1296.Y[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3550_ A2=$abc$30082$new_n3552_ B=$abc$30082$new_n3551_ ZN=$abc$30082$new_n3564_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[4] A2=decoded_imm[4] ZN=$abc$30082$new_n3565_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[4] A2=decoded_imm[4] ZN=$abc$30082$new_n3566_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3564_ A2=$abc$30082$new_n3566_ ZN=$abc$30082$new_n3567_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3564_ A2=$abc$30082$new_n3566_ ZN=$abc$30082$new_n3568_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30082$new_n3567_ ZN=$abc$30082$new_n3569_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[4] A2=mem_la_wstrb[0] ZN=$abc$30082$new_n3570_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[12] I1=mem_rdata[28] S=reg_op1[1] Z=$abc$30082$new_n3571_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[20] A2=$abc$30082$new_n3513_ B1=$abc$30082$new_n3515_ B2=$abc$30082$new_n3571_ ZN=$abc$30082$new_n3572_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3570_ A2=$abc$30082$new_n3572_ ZN=$abc$30082$new_n3573_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=mem_rdata[4] A2=$abc$30082$new_n3508_ B=$abc$30082$new_n3573_ C=cpu_state[6] ZN=$abc$30082$new_n3574_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[36] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[36] ZN=$abc$30082$new_n3575_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[4] A2=instr_rdinstr B1=count_cycle[4] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3576_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3575_ A2=$abc$30082$new_n3576_ ZN=$abc$30082$new_n3577_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[4] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3577_ ZN=$abc$30082$new_n3578_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3568_ A2=$abc$30082$new_n3569_ B=$abc$30082$new_n3574_ C=$abc$30082$new_n3578_ ZN=$procmux$1296.Y[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3564_ A2=$abc$30082$new_n3566_ B=$abc$30082$new_n3565_ ZN=$abc$30082$new_n3580_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[5] A2=decoded_imm[5] ZN=$abc$30082$new_n3581_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n3581_ ZN=$abc$30082$new_n3582_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[5] A2=decoded_imm[5] ZN=$abc$30082$new_n3583_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3582_ A2=$abc$30082$new_n3583_ ZN=$abc$30082$new_n3584_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3580_ A2=$abc$30082$new_n3584_ ZN=$abc$30082$new_n3585_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3580_ A2=$abc$30082$new_n3584_ ZN=$abc$30082$new_n3586_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30082$new_n3585_ ZN=$abc$30082$new_n3587_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[5] A2=mem_la_wstrb[0] ZN=$abc$30082$new_n3588_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[13] I1=mem_rdata[29] S=reg_op1[1] Z=$abc$30082$new_n3589_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[21] A2=$abc$30082$new_n3513_ B1=$abc$30082$new_n3515_ B2=$abc$30082$new_n3589_ ZN=$abc$30082$new_n3590_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3588_ A2=$abc$30082$new_n3590_ ZN=$abc$30082$new_n3591_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=mem_rdata[5] A2=$abc$30082$new_n3508_ B=$abc$30082$new_n3591_ C=cpu_state[6] ZN=$abc$30082$new_n3592_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[37] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[37] ZN=$abc$30082$new_n3593_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[5] A2=instr_rdinstr B1=count_cycle[5] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3594_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3593_ A2=$abc$30082$new_n3594_ ZN=$abc$30082$new_n3595_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[5] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3595_ ZN=$abc$30082$new_n3596_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3586_ A2=$abc$30082$new_n3587_ B=$abc$30082$new_n3592_ C=$abc$30082$new_n3596_ ZN=$procmux$1296.Y[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3580_ A2=$abc$30082$new_n3584_ B=$abc$30082$new_n3582_ ZN=$abc$30082$new_n3598_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[6] A2=decoded_imm[6] ZN=$abc$30082$new_n3599_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[6] A2=decoded_imm[6] ZN=$abc$30082$new_n3600_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3598_ A2=$abc$30082$new_n3600_ ZN=$abc$30082$new_n3601_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3598_ A2=$abc$30082$new_n3600_ ZN=$abc$30082$new_n3602_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30082$new_n3602_ ZN=$abc$30082$new_n3603_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[14] I1=mem_rdata[30] S=reg_op1[1] Z=$abc$30082$new_n3604_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[6] A2=mem_la_wstrb[0] ZN=$abc$30082$new_n3605_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[22] A2=$abc$30082$new_n3513_ B1=$abc$30082$new_n3515_ B2=$abc$30082$new_n3604_ ZN=$abc$30082$new_n3606_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3605_ A2=$abc$30082$new_n3606_ ZN=$abc$30082$new_n3607_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=mem_rdata[6] A2=$abc$30082$new_n3508_ B=$abc$30082$new_n3607_ C=cpu_state[6] ZN=$abc$30082$new_n3608_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[38] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[38] ZN=$abc$30082$new_n3609_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[6] A2=instr_rdinstr B1=count_cycle[6] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3610_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3609_ A2=$abc$30082$new_n3610_ ZN=$abc$30082$new_n3611_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[6] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3611_ ZN=$abc$30082$new_n3612_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3601_ A2=$abc$30082$new_n3603_ B=$abc$30082$new_n3608_ C=$abc$30082$new_n3612_ ZN=$procmux$1296.Y[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3598_ A2=$abc$30082$new_n3600_ B=$abc$30082$new_n3599_ ZN=$abc$30082$new_n3614_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[7] A2=decoded_imm[7] ZN=$abc$30082$new_n3615_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n3615_ ZN=$abc$30082$new_n3616_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[7] A2=decoded_imm[7] ZN=$abc$30082$new_n3617_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n3617_ ZN=$abc$30082$new_n3618_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=reg_pc[7] A2=decoded_imm[7] A3=$abc$30082$new_n3614_ ZN=$abc$30082$new_n3619_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[7] A2=mem_la_wstrb[0] ZN=$abc$30082$new_n3620_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[15] I1=mem_rdata[31] S=reg_op1[1] Z=$abc$30082$new_n3621_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[23] A2=$abc$30082$new_n3513_ B1=$abc$30082$new_n3515_ B2=$abc$30082$new_n3621_ ZN=$abc$30082$new_n3622_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3620_ A2=$abc$30082$new_n3622_ ZN=$abc$30082$new_n3623_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[39] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[39] ZN=$abc$30082$new_n3624_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[7] A2=instr_rdinstr B1=count_cycle[7] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3625_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3624_ A2=$abc$30082$new_n3625_ ZN=$abc$30082$new_n3626_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[7] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3626_ C1=$abc$30082$new_n3623_ C2=cpu_state[6] ZN=$abc$30082$new_n3627_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3289_ A2=$abc$30082$new_n3619_ B=$abc$30082$new_n3627_ ZN=$procmux$1296.Y[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3614_ A2=$abc$30082$new_n3616_ B=$abc$30082$new_n3618_ ZN=$abc$30082$new_n3629_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[8] A2=decoded_imm[8] ZN=$abc$30082$new_n3630_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[8] A2=decoded_imm[8] ZN=$abc$30082$new_n3631_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=reg_pc[8] A2=decoded_imm[8] A3=$abc$30082$new_n3629_ Z=$abc$30082$new_n3632_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[8] A2=$abc$30082$new_n3507_ B1=$abc$30082$new_n3514_ B2=mem_wordsize[2] ZN=$abc$30082$new_n3633_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=latched_is_lb A2=latched_is_lh ZN=$abc$30082$new_n3634_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3293_ A2=latched_is_lh ZN=$abc$30082$new_n3635_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=latched_is_lb A2=$abc$30082$new_n3623_ ZN=$abc$30082$new_n3636_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3633_ A2=$abc$30082$new_n3635_ B=$abc$30082$new_n3636_ ZN=$abc$30082$new_n3637_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[8] A2=instr_rdinstr ZN=$abc$30082$new_n3638_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[40] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[40] C1=count_cycle[8] C2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3639_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3638_ A2=$abc$30082$new_n3639_ ZN=$abc$30082$new_n3640_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[8] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3640_ C1=$abc$30082$new_n3637_ C2=cpu_state[6] ZN=$abc$30082$new_n3641_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3289_ A2=$abc$30082$new_n3632_ B=$abc$30082$new_n3641_ ZN=$procmux$1296.Y[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3629_ A2=$abc$30082$new_n3630_ B=$abc$30082$new_n3631_ ZN=$abc$30082$new_n3643_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[9] A2=decoded_imm[9] Z=$abc$30082$new_n3644_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[9] A2=decoded_imm[9] ZN=$abc$30082$new_n3645_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_pc[9] A2=decoded_imm[9] Z=$abc$30082$new_n3646_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3644_ A2=$abc$30082$new_n3645_ ZN=$abc$30082$new_n3647_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n3643_ A2=$abc$30082$new_n3647_ Z=$abc$30082$new_n3648_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3643_ A2=$abc$30082$new_n3647_ ZN=$abc$30082$new_n3649_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[9] A2=instr_rdinstr ZN=$abc$30082$new_n3650_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[41] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[41] C1=count_cycle[9] C2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3651_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3650_ A2=$abc$30082$new_n3651_ ZN=$abc$30082$new_n3652_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[9] A2=$abc$30082$new_n3507_ B1=$abc$30082$new_n3524_ B2=mem_wordsize[2] ZN=$abc$30082$new_n3653_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3635_ A2=$abc$30082$new_n3653_ B=$abc$30082$new_n3636_ ZN=$abc$30082$new_n3654_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[9] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3652_ C1=$abc$30082$new_n3654_ C2=cpu_state[6] ZN=$abc$30082$new_n3655_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n3289_ A2=$abc$30082$new_n3648_ A3=$abc$30082$new_n3649_ B=$abc$30082$new_n3655_ ZN=$procmux$1296.Y[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3643_ A2=$abc$30082$new_n3646_ B=$abc$30082$new_n3644_ ZN=$abc$30082$new_n3657_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[10] A2=decoded_imm[10] ZN=$abc$30082$new_n3658_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[10] A2=decoded_imm[10] ZN=$abc$30082$new_n3659_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n3657_ A2=$abc$30082$new_n3659_ Z=$abc$30082$new_n3660_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3657_ A2=$abc$30082$new_n3659_ ZN=$abc$30082$new_n3661_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[10] A2=$abc$30082$new_n3507_ B1=$abc$30082$new_n3537_ B2=mem_wordsize[2] ZN=$abc$30082$new_n3662_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3635_ A2=$abc$30082$new_n3662_ B=$abc$30082$new_n3636_ ZN=$abc$30082$new_n3663_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[10] A2=instr_rdinstr ZN=$abc$30082$new_n3664_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[42] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[42] C1=count_cycle[10] C2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3665_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3664_ A2=$abc$30082$new_n3665_ ZN=$abc$30082$new_n3666_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[10] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3666_ C1=$abc$30082$new_n3663_ C2=cpu_state[6] ZN=$abc$30082$new_n3667_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n3289_ A2=$abc$30082$new_n3660_ A3=$abc$30082$new_n3661_ B=$abc$30082$new_n3667_ ZN=$procmux$1296.Y[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3657_ A2=$abc$30082$new_n3659_ B=$abc$30082$new_n3658_ ZN=$abc$30082$new_n3669_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[11] A2=decoded_imm[11] ZN=$abc$30082$new_n3670_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_pc[11] A2=decoded_imm[11] Z=$abc$30082$new_n3671_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[11] A2=decoded_imm[11] Z=$abc$30082$new_n3672_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3670_ A2=$abc$30082$new_n3672_ ZN=$abc$30082$new_n3673_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n3669_ A2=$abc$30082$new_n3673_ Z=$abc$30082$new_n3674_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3669_ A2=$abc$30082$new_n3673_ ZN=$abc$30082$new_n3675_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[11] A2=$abc$30082$new_n3507_ B1=$abc$30082$new_n3555_ B2=mem_wordsize[2] ZN=$abc$30082$new_n3676_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3635_ A2=$abc$30082$new_n3676_ B=$abc$30082$new_n3636_ ZN=$abc$30082$new_n3677_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[11] A2=instr_rdinstr ZN=$abc$30082$new_n3678_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[43] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[43] C1=count_cycle[11] C2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3679_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3678_ A2=$abc$30082$new_n3679_ ZN=$abc$30082$new_n3680_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[11] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3680_ C1=$abc$30082$new_n3677_ C2=cpu_state[6] ZN=$abc$30082$new_n3681_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n3289_ A2=$abc$30082$new_n3674_ A3=$abc$30082$new_n3675_ B=$abc$30082$new_n3681_ ZN=$procmux$1296.Y[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3669_ A2=$abc$30082$new_n3671_ B=$abc$30082$new_n3672_ ZN=$abc$30082$new_n3683_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[12] A2=decoded_imm[12] ZN=$abc$30082$new_n3684_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[12] A2=decoded_imm[12] ZN=$abc$30082$new_n3685_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n3683_ A2=$abc$30082$new_n3685_ Z=$abc$30082$new_n3686_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3683_ A2=$abc$30082$new_n3685_ ZN=$abc$30082$new_n3687_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[12] A2=$abc$30082$new_n3507_ B1=$abc$30082$new_n3571_ B2=mem_wordsize[2] ZN=$abc$30082$new_n3688_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3635_ A2=$abc$30082$new_n3688_ B=$abc$30082$new_n3636_ ZN=$abc$30082$new_n3689_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[12] A2=instr_rdinstr ZN=$abc$30082$new_n3690_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[44] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[44] C1=count_cycle[12] C2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3691_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3690_ A2=$abc$30082$new_n3691_ ZN=$abc$30082$new_n3692_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[12] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3692_ C1=$abc$30082$new_n3689_ C2=cpu_state[6] ZN=$abc$30082$new_n3693_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n3289_ A2=$abc$30082$new_n3686_ A3=$abc$30082$new_n3687_ B=$abc$30082$new_n3693_ ZN=$procmux$1296.Y[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3683_ A2=$abc$30082$new_n3685_ B=$abc$30082$new_n3684_ ZN=$abc$30082$new_n3695_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[13] A2=decoded_imm[13] ZN=$abc$30082$new_n3696_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_pc[13] A2=decoded_imm[13] Z=$abc$30082$new_n3697_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[13] A2=decoded_imm[13] Z=$abc$30082$new_n3698_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3696_ A2=$abc$30082$new_n3698_ ZN=$abc$30082$new_n3699_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n3695_ A2=$abc$30082$new_n3699_ Z=$abc$30082$new_n3700_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3695_ A2=$abc$30082$new_n3699_ ZN=$abc$30082$new_n3701_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[13] A2=$abc$30082$new_n3507_ B1=$abc$30082$new_n3589_ B2=mem_wordsize[2] ZN=$abc$30082$new_n3702_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3635_ A2=$abc$30082$new_n3702_ B=$abc$30082$new_n3636_ ZN=$abc$30082$new_n3703_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[13] A2=instr_rdinstr ZN=$abc$30082$new_n3704_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[45] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[45] C1=count_cycle[13] C2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3705_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3704_ A2=$abc$30082$new_n3705_ ZN=$abc$30082$new_n3706_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[13] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3706_ C1=$abc$30082$new_n3703_ C2=cpu_state[6] ZN=$abc$30082$new_n3707_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n3289_ A2=$abc$30082$new_n3700_ A3=$abc$30082$new_n3701_ B=$abc$30082$new_n3707_ ZN=$procmux$1296.Y[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3695_ A2=$abc$30082$new_n3697_ B=$abc$30082$new_n3698_ ZN=$abc$30082$new_n3709_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[14] A2=decoded_imm[14] ZN=$abc$30082$new_n3710_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[14] A2=decoded_imm[14] ZN=$abc$30082$new_n3711_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n3709_ A2=$abc$30082$new_n3711_ Z=$abc$30082$new_n3712_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3709_ A2=$abc$30082$new_n3711_ ZN=$abc$30082$new_n3713_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[14] A2=$abc$30082$new_n3507_ B1=$abc$30082$new_n3604_ B2=mem_wordsize[2] ZN=$abc$30082$new_n3714_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3635_ A2=$abc$30082$new_n3714_ B=$abc$30082$new_n3636_ ZN=$abc$30082$new_n3715_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[14] A2=instr_rdinstr ZN=$abc$30082$new_n3716_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[46] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[46] C1=count_cycle[14] C2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3717_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3716_ A2=$abc$30082$new_n3717_ ZN=$abc$30082$new_n3718_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[14] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3718_ C1=$abc$30082$new_n3715_ C2=cpu_state[6] ZN=$abc$30082$new_n3719_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n3289_ A2=$abc$30082$new_n3712_ A3=$abc$30082$new_n3713_ B=$abc$30082$new_n3719_ ZN=$procmux$1296.Y[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3709_ A2=$abc$30082$new_n3711_ B=$abc$30082$new_n3710_ ZN=$abc$30082$new_n3721_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[15] A2=decoded_imm[15] ZN=$abc$30082$new_n3722_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_pc[15] A2=decoded_imm[15] Z=$abc$30082$new_n3723_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[15] A2=decoded_imm[15] Z=$abc$30082$new_n3724_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3722_ A2=$abc$30082$new_n3724_ ZN=$abc$30082$new_n3725_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3721_ A2=$abc$30082$new_n3725_ ZN=$abc$30082$new_n3726_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3721_ A2=$abc$30082$new_n3725_ ZN=$abc$30082$new_n3727_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30082$new_n3726_ ZN=$abc$30082$new_n3728_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[15] A2=$abc$30082$new_n3507_ B1=$abc$30082$new_n3621_ B2=mem_wordsize[2] ZN=$abc$30082$new_n3729_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=latched_is_lb A2=$abc$30082$new_n3623_ B=$abc$30082$new_n3634_ ZN=$abc$30082$new_n3730_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3294_ A2=$abc$30082$new_n3729_ B=$abc$30082$new_n3730_ ZN=$abc$30082$new_n3731_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3634_ A2=$abc$30082$new_n3729_ ZN=$abc$30082$new_n3732_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[6] A2=$abc$30082$new_n3731_ A3=$abc$30082$new_n3732_ ZN=$abc$30082$new_n3733_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[47] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[47] ZN=$abc$30082$new_n3734_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[15] A2=instr_rdinstr B1=count_cycle[15] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3735_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3734_ A2=$abc$30082$new_n3735_ ZN=$abc$30082$new_n3736_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[15] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3736_ ZN=$abc$30082$new_n3737_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3727_ A2=$abc$30082$new_n3728_ B=$abc$30082$new_n3733_ C=$abc$30082$new_n3737_ ZN=$procmux$1296.Y[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3721_ A2=$abc$30082$new_n3723_ B=$abc$30082$new_n3724_ ZN=$abc$30082$new_n3739_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[16] A2=decoded_imm[16] ZN=$abc$30082$new_n3740_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[16] A2=decoded_imm[16] ZN=$abc$30082$new_n3741_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3739_ A2=$abc$30082$new_n3741_ ZN=$abc$30082$new_n3742_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3739_ A2=$abc$30082$new_n3741_ ZN=$abc$30082$new_n3743_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30082$new_n3742_ ZN=$abc$30082$new_n3744_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[16] A2=$abc$30082$new_n3507_ ZN=$abc$30082$new_n3745_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3634_ A2=$abc$30082$new_n3745_ ZN=$abc$30082$new_n3746_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[6] A2=$abc$30082$new_n3731_ A3=$abc$30082$new_n3746_ ZN=$abc$30082$new_n3747_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[48] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[48] ZN=$abc$30082$new_n3748_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[16] A2=instr_rdinstr B1=count_cycle[16] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3749_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3748_ A2=$abc$30082$new_n3749_ ZN=$abc$30082$new_n3750_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[16] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3750_ ZN=$abc$30082$new_n3751_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3743_ A2=$abc$30082$new_n3744_ B=$abc$30082$new_n3747_ C=$abc$30082$new_n3751_ ZN=$procmux$1296.Y[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3739_ A2=$abc$30082$new_n3741_ B=$abc$30082$new_n3740_ ZN=$abc$30082$new_n3753_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_pc[17] A2=decoded_imm[17] Z=$abc$30082$new_n3754_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[17] A2=decoded_imm[17] ZN=$abc$30082$new_n3755_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n3755_ ZN=$abc$30082$new_n3756_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3753_ A2=$abc$30082$new_n3754_ A3=$abc$30082$new_n3755_ ZN=$abc$30082$new_n3757_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3754_ A2=$abc$30082$new_n3755_ B=$abc$30082$new_n3753_ ZN=$abc$30082$new_n3758_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30082$new_n3757_ ZN=$abc$30082$new_n3759_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[17] A2=$abc$30082$new_n3507_ ZN=$abc$30082$new_n3760_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3634_ A2=$abc$30082$new_n3760_ ZN=$abc$30082$new_n3761_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[6] A2=$abc$30082$new_n3731_ A3=$abc$30082$new_n3761_ ZN=$abc$30082$new_n3762_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[49] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[49] ZN=$abc$30082$new_n3763_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[17] A2=instr_rdinstr B1=count_cycle[17] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3764_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3763_ A2=$abc$30082$new_n3764_ ZN=$abc$30082$new_n3765_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[17] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3765_ ZN=$abc$30082$new_n3766_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3758_ A2=$abc$30082$new_n3759_ B=$abc$30082$new_n3762_ C=$abc$30082$new_n3766_ ZN=$procmux$1296.Y[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3753_ A2=$abc$30082$new_n3754_ B=$abc$30082$new_n3756_ ZN=$abc$30082$new_n3768_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[18] A2=decoded_imm[18] ZN=$abc$30082$new_n3769_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[18] A2=decoded_imm[18] ZN=$abc$30082$new_n3770_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3768_ A2=$abc$30082$new_n3770_ ZN=$abc$30082$new_n3771_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3768_ A2=$abc$30082$new_n3770_ ZN=$abc$30082$new_n3772_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30082$new_n3771_ ZN=$abc$30082$new_n3773_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[18] A2=$abc$30082$new_n3507_ ZN=$abc$30082$new_n3774_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3634_ A2=$abc$30082$new_n3774_ ZN=$abc$30082$new_n3775_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[6] A2=$abc$30082$new_n3731_ A3=$abc$30082$new_n3775_ ZN=$abc$30082$new_n3776_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[50] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[50] ZN=$abc$30082$new_n3777_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[18] A2=instr_rdinstr B1=count_cycle[18] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3778_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3777_ A2=$abc$30082$new_n3778_ ZN=$abc$30082$new_n3779_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[18] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3779_ ZN=$abc$30082$new_n3780_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3772_ A2=$abc$30082$new_n3773_ B=$abc$30082$new_n3776_ C=$abc$30082$new_n3780_ ZN=$procmux$1296.Y[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3768_ A2=$abc$30082$new_n3770_ B=$abc$30082$new_n3769_ ZN=$abc$30082$new_n3782_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_pc[19] A2=decoded_imm[19] Z=$abc$30082$new_n3783_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[19] A2=decoded_imm[19] ZN=$abc$30082$new_n3784_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n3784_ ZN=$abc$30082$new_n3785_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3782_ A2=$abc$30082$new_n3783_ A3=$abc$30082$new_n3784_ ZN=$abc$30082$new_n3786_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3783_ A2=$abc$30082$new_n3784_ B=$abc$30082$new_n3782_ ZN=$abc$30082$new_n3787_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30082$new_n3786_ ZN=$abc$30082$new_n3788_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[19] A2=$abc$30082$new_n3507_ ZN=$abc$30082$new_n3789_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3634_ A2=$abc$30082$new_n3789_ ZN=$abc$30082$new_n3790_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[6] A2=$abc$30082$new_n3731_ A3=$abc$30082$new_n3790_ ZN=$abc$30082$new_n3791_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[51] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[51] ZN=$abc$30082$new_n3792_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[19] A2=instr_rdinstr B1=count_cycle[19] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3793_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3792_ A2=$abc$30082$new_n3793_ ZN=$abc$30082$new_n3794_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[19] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3794_ ZN=$abc$30082$new_n3795_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3787_ A2=$abc$30082$new_n3788_ B=$abc$30082$new_n3791_ C=$abc$30082$new_n3795_ ZN=$procmux$1296.Y[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3782_ A2=$abc$30082$new_n3783_ B=$abc$30082$new_n3785_ ZN=$abc$30082$new_n3797_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[20] A2=decoded_imm[20] ZN=$abc$30082$new_n3798_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[20] A2=decoded_imm[20] ZN=$abc$30082$new_n3799_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3797_ A2=$abc$30082$new_n3799_ ZN=$abc$30082$new_n3800_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3797_ A2=$abc$30082$new_n3799_ ZN=$abc$30082$new_n3801_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30082$new_n3800_ ZN=$abc$30082$new_n3802_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[20] A2=$abc$30082$new_n3507_ ZN=$abc$30082$new_n3803_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3634_ A2=$abc$30082$new_n3803_ ZN=$abc$30082$new_n3804_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[6] A2=$abc$30082$new_n3731_ A3=$abc$30082$new_n3804_ ZN=$abc$30082$new_n3805_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[52] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[52] ZN=$abc$30082$new_n3806_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[20] A2=instr_rdinstr B1=count_cycle[20] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3807_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3806_ A2=$abc$30082$new_n3807_ ZN=$abc$30082$new_n3808_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[20] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3808_ ZN=$abc$30082$new_n3809_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3801_ A2=$abc$30082$new_n3802_ B=$abc$30082$new_n3805_ C=$abc$30082$new_n3809_ ZN=$procmux$1296.Y[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3797_ A2=$abc$30082$new_n3799_ B=$abc$30082$new_n3798_ ZN=$abc$30082$new_n3811_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_pc[21] A2=decoded_imm[21] Z=$abc$30082$new_n3812_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[21] A2=decoded_imm[21] ZN=$abc$30082$new_n3813_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n3813_ ZN=$abc$30082$new_n3814_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3811_ A2=$abc$30082$new_n3812_ A3=$abc$30082$new_n3813_ ZN=$abc$30082$new_n3815_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3812_ A2=$abc$30082$new_n3813_ B=$abc$30082$new_n3811_ ZN=$abc$30082$new_n3816_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30082$new_n3815_ ZN=$abc$30082$new_n3817_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[21] A2=$abc$30082$new_n3507_ ZN=$abc$30082$new_n3818_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3634_ A2=$abc$30082$new_n3818_ ZN=$abc$30082$new_n3819_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[6] A2=$abc$30082$new_n3731_ A3=$abc$30082$new_n3819_ ZN=$abc$30082$new_n3820_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[53] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[53] ZN=$abc$30082$new_n3821_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[21] A2=instr_rdinstr B1=count_cycle[21] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3822_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3821_ A2=$abc$30082$new_n3822_ ZN=$abc$30082$new_n3823_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[21] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3823_ ZN=$abc$30082$new_n3824_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3816_ A2=$abc$30082$new_n3817_ B=$abc$30082$new_n3820_ C=$abc$30082$new_n3824_ ZN=$procmux$1296.Y[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3811_ A2=$abc$30082$new_n3812_ B=$abc$30082$new_n3814_ ZN=$abc$30082$new_n3826_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[22] A2=decoded_imm[22] ZN=$abc$30082$new_n3827_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[22] A2=decoded_imm[22] ZN=$abc$30082$new_n3828_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3826_ A2=$abc$30082$new_n3828_ ZN=$abc$30082$new_n3829_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3826_ A2=$abc$30082$new_n3828_ ZN=$abc$30082$new_n3830_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30082$new_n3829_ ZN=$abc$30082$new_n3831_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[22] A2=$abc$30082$new_n3507_ ZN=$abc$30082$new_n3832_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3634_ A2=$abc$30082$new_n3832_ ZN=$abc$30082$new_n3833_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[6] A2=$abc$30082$new_n3731_ A3=$abc$30082$new_n3833_ ZN=$abc$30082$new_n3834_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[54] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[54] ZN=$abc$30082$new_n3835_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[22] A2=instr_rdinstr B1=count_cycle[22] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3836_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3835_ A2=$abc$30082$new_n3836_ ZN=$abc$30082$new_n3837_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[22] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3837_ ZN=$abc$30082$new_n3838_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3830_ A2=$abc$30082$new_n3831_ B=$abc$30082$new_n3834_ C=$abc$30082$new_n3838_ ZN=$procmux$1296.Y[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3826_ A2=$abc$30082$new_n3828_ B=$abc$30082$new_n3827_ ZN=$abc$30082$new_n3840_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_pc[23] A2=decoded_imm[23] Z=$abc$30082$new_n3841_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[23] A2=decoded_imm[23] ZN=$abc$30082$new_n3842_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n3842_ ZN=$abc$30082$new_n3843_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3840_ A2=$abc$30082$new_n3841_ A3=$abc$30082$new_n3842_ ZN=$abc$30082$new_n3844_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3841_ A2=$abc$30082$new_n3842_ B=$abc$30082$new_n3840_ ZN=$abc$30082$new_n3845_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30082$new_n3844_ ZN=$abc$30082$new_n3846_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[23] A2=$abc$30082$new_n3507_ ZN=$abc$30082$new_n3847_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3634_ A2=$abc$30082$new_n3847_ ZN=$abc$30082$new_n3848_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[6] A2=$abc$30082$new_n3731_ A3=$abc$30082$new_n3848_ ZN=$abc$30082$new_n3849_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[55] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[55] ZN=$abc$30082$new_n3850_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[23] A2=instr_rdinstr B1=count_cycle[23] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3851_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3850_ A2=$abc$30082$new_n3851_ ZN=$abc$30082$new_n3852_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[23] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3852_ ZN=$abc$30082$new_n3853_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3845_ A2=$abc$30082$new_n3846_ B=$abc$30082$new_n3849_ C=$abc$30082$new_n3853_ ZN=$procmux$1296.Y[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3840_ A2=$abc$30082$new_n3841_ B=$abc$30082$new_n3843_ ZN=$abc$30082$new_n3855_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[24] A2=decoded_imm[24] ZN=$abc$30082$new_n3856_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[24] A2=decoded_imm[24] ZN=$abc$30082$new_n3857_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3855_ A2=$abc$30082$new_n3857_ ZN=$abc$30082$new_n3858_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3855_ A2=$abc$30082$new_n3857_ ZN=$abc$30082$new_n3859_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30082$new_n3858_ ZN=$abc$30082$new_n3860_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[24] A2=$abc$30082$new_n3507_ ZN=$abc$30082$new_n3861_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3634_ A2=$abc$30082$new_n3861_ ZN=$abc$30082$new_n3862_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[6] A2=$abc$30082$new_n3731_ A3=$abc$30082$new_n3862_ ZN=$abc$30082$new_n3863_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[56] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[56] ZN=$abc$30082$new_n3864_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[24] A2=instr_rdinstr B1=count_cycle[24] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3865_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3864_ A2=$abc$30082$new_n3865_ ZN=$abc$30082$new_n3866_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[24] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3866_ ZN=$abc$30082$new_n3867_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3859_ A2=$abc$30082$new_n3860_ B=$abc$30082$new_n3863_ C=$abc$30082$new_n3867_ ZN=$procmux$1296.Y[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3855_ A2=$abc$30082$new_n3857_ B=$abc$30082$new_n3856_ ZN=$abc$30082$new_n3869_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_pc[25] A2=decoded_imm[25] Z=$abc$30082$new_n3870_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[25] A2=decoded_imm[25] ZN=$abc$30082$new_n3871_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n3871_ ZN=$abc$30082$new_n3872_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3869_ A2=$abc$30082$new_n3870_ A3=$abc$30082$new_n3871_ ZN=$abc$30082$new_n3873_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3870_ A2=$abc$30082$new_n3871_ B=$abc$30082$new_n3869_ ZN=$abc$30082$new_n3874_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30082$new_n3873_ ZN=$abc$30082$new_n3875_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[25] A2=$abc$30082$new_n3507_ ZN=$abc$30082$new_n3876_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3634_ A2=$abc$30082$new_n3876_ ZN=$abc$30082$new_n3877_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[6] A2=$abc$30082$new_n3731_ A3=$abc$30082$new_n3877_ ZN=$abc$30082$new_n3878_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[57] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[57] ZN=$abc$30082$new_n3879_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[25] A2=instr_rdinstr B1=count_cycle[25] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3880_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3879_ A2=$abc$30082$new_n3880_ ZN=$abc$30082$new_n3881_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[25] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3881_ ZN=$abc$30082$new_n3882_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3874_ A2=$abc$30082$new_n3875_ B=$abc$30082$new_n3878_ C=$abc$30082$new_n3882_ ZN=$procmux$1296.Y[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3869_ A2=$abc$30082$new_n3870_ B=$abc$30082$new_n3872_ ZN=$abc$30082$new_n3884_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[26] A2=decoded_imm[26] ZN=$abc$30082$new_n3885_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[26] A2=decoded_imm[26] ZN=$abc$30082$new_n3886_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3884_ A2=$abc$30082$new_n3886_ ZN=$abc$30082$new_n3887_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3884_ A2=$abc$30082$new_n3886_ ZN=$abc$30082$new_n3888_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30082$new_n3887_ ZN=$abc$30082$new_n3889_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[26] A2=$abc$30082$new_n3507_ ZN=$abc$30082$new_n3890_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3634_ A2=$abc$30082$new_n3890_ ZN=$abc$30082$new_n3891_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[6] A2=$abc$30082$new_n3731_ A3=$abc$30082$new_n3891_ ZN=$abc$30082$new_n3892_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[58] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[58] ZN=$abc$30082$new_n3893_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[26] A2=instr_rdinstr B1=count_cycle[26] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3894_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3893_ A2=$abc$30082$new_n3894_ ZN=$abc$30082$new_n3895_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[26] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3895_ ZN=$abc$30082$new_n3896_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3888_ A2=$abc$30082$new_n3889_ B=$abc$30082$new_n3892_ C=$abc$30082$new_n3896_ ZN=$procmux$1296.Y[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3884_ A2=$abc$30082$new_n3886_ B=$abc$30082$new_n3885_ ZN=$abc$30082$new_n3898_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_pc[27] A2=decoded_imm[27] Z=$abc$30082$new_n3899_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[27] A2=decoded_imm[27] ZN=$abc$30082$new_n3900_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n3900_ ZN=$abc$30082$new_n3901_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3898_ A2=$abc$30082$new_n3899_ A3=$abc$30082$new_n3900_ ZN=$abc$30082$new_n3902_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3899_ A2=$abc$30082$new_n3900_ B=$abc$30082$new_n3898_ ZN=$abc$30082$new_n3903_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30082$new_n3902_ ZN=$abc$30082$new_n3904_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[27] A2=$abc$30082$new_n3507_ ZN=$abc$30082$new_n3905_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3634_ A2=$abc$30082$new_n3905_ ZN=$abc$30082$new_n3906_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[6] A2=$abc$30082$new_n3731_ A3=$abc$30082$new_n3906_ ZN=$abc$30082$new_n3907_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[59] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[59] ZN=$abc$30082$new_n3908_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[27] A2=instr_rdinstr B1=count_cycle[27] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3909_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3908_ A2=$abc$30082$new_n3909_ ZN=$abc$30082$new_n3910_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[27] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3910_ ZN=$abc$30082$new_n3911_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3903_ A2=$abc$30082$new_n3904_ B=$abc$30082$new_n3907_ C=$abc$30082$new_n3911_ ZN=$procmux$1296.Y[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3898_ A2=$abc$30082$new_n3899_ B=$abc$30082$new_n3901_ ZN=$abc$30082$new_n3913_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[28] A2=decoded_imm[28] ZN=$abc$30082$new_n3914_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[28] A2=decoded_imm[28] ZN=$abc$30082$new_n3915_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3913_ A2=$abc$30082$new_n3915_ ZN=$abc$30082$new_n3916_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n3913_ A2=$abc$30082$new_n3915_ Z=$abc$30082$new_n3917_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[3] A2=$abc$30082$new_n3916_ A3=$abc$30082$new_n3917_ ZN=$abc$30082$new_n3918_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[28] A2=$abc$30082$new_n3507_ ZN=$abc$30082$new_n3919_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3634_ A2=$abc$30082$new_n3919_ ZN=$abc$30082$new_n3920_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[6] A2=$abc$30082$new_n3731_ A3=$abc$30082$new_n3920_ ZN=$abc$30082$new_n3921_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[60] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[60] ZN=$abc$30082$new_n3922_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[28] A2=instr_rdinstr B1=count_cycle[28] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3923_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3922_ A2=$abc$30082$new_n3923_ ZN=$abc$30082$new_n3924_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[28] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3924_ ZN=$abc$30082$new_n3925_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3918_ A2=$abc$30082$new_n3921_ A3=$abc$30082$new_n3925_ ZN=$procmux$1296.Y[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3914_ A2=$abc$30082$new_n3917_ ZN=$abc$30082$new_n3927_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_pc[29] A2=decoded_imm[29] Z=$abc$30082$new_n3928_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[29] A2=decoded_imm[29] ZN=$abc$30082$new_n3929_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n3929_ ZN=$abc$30082$new_n3930_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3927_ A2=$abc$30082$new_n3928_ A3=$abc$30082$new_n3929_ ZN=$abc$30082$new_n3931_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3928_ A2=$abc$30082$new_n3929_ B=$abc$30082$new_n3927_ ZN=$abc$30082$new_n3932_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30082$new_n3931_ ZN=$abc$30082$new_n3933_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[29] A2=$abc$30082$new_n3507_ ZN=$abc$30082$new_n3934_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3634_ A2=$abc$30082$new_n3934_ ZN=$abc$30082$new_n3935_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[6] A2=$abc$30082$new_n3731_ A3=$abc$30082$new_n3935_ ZN=$abc$30082$new_n3936_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[61] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[61] ZN=$abc$30082$new_n3937_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[29] A2=instr_rdinstr B1=count_cycle[29] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3938_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3937_ A2=$abc$30082$new_n3938_ ZN=$abc$30082$new_n3939_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[29] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3939_ ZN=$abc$30082$new_n3940_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3932_ A2=$abc$30082$new_n3933_ B=$abc$30082$new_n3936_ C=$abc$30082$new_n3940_ ZN=$procmux$1296.Y[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3927_ A2=$abc$30082$new_n3928_ B=$abc$30082$new_n3930_ ZN=$abc$30082$new_n3942_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[30] A2=decoded_imm[30] ZN=$abc$30082$new_n3943_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[30] A2=decoded_imm[30] ZN=$abc$30082$new_n3944_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3942_ A2=$abc$30082$new_n3944_ ZN=$abc$30082$new_n3945_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n3942_ A2=$abc$30082$new_n3944_ Z=$abc$30082$new_n3946_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[3] A2=$abc$30082$new_n3945_ A3=$abc$30082$new_n3946_ ZN=$abc$30082$new_n3947_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[30] A2=$abc$30082$new_n3507_ ZN=$abc$30082$new_n3948_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3634_ A2=$abc$30082$new_n3948_ ZN=$abc$30082$new_n3949_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[6] A2=$abc$30082$new_n3731_ A3=$abc$30082$new_n3949_ ZN=$abc$30082$new_n3950_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[62] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[62] ZN=$abc$30082$new_n3951_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[30] A2=instr_rdinstr B1=count_cycle[30] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3952_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3951_ A2=$abc$30082$new_n3952_ ZN=$abc$30082$new_n3953_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[30] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3953_ ZN=$abc$30082$new_n3954_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3947_ A2=$abc$30082$new_n3950_ A3=$abc$30082$new_n3954_ ZN=$procmux$1296.Y[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[31] A2=decoded_imm[31] ZN=$abc$30082$new_n3956_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3943_ A2=$abc$30082$new_n3946_ A3=$abc$30082$new_n3956_ ZN=$abc$30082$new_n3957_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3943_ A2=$abc$30082$new_n3946_ B=$abc$30082$new_n3956_ ZN=$abc$30082$new_n3958_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30082$new_n3957_ ZN=$abc$30082$new_n3959_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[31] A2=$abc$30082$new_n3507_ ZN=$abc$30082$new_n3960_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3634_ A2=$abc$30082$new_n3960_ ZN=$abc$30082$new_n3961_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[6] A2=$abc$30082$new_n3731_ A3=$abc$30082$new_n3961_ ZN=$abc$30082$new_n3962_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[63] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[63] ZN=$abc$30082$new_n3963_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=count_instr[31] A2=instr_rdinstr B1=count_cycle[31] B2=$abc$30082$new_n3396_ ZN=$abc$30082$new_n3964_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3963_ A2=$abc$30082$new_n3964_ ZN=$abc$30082$new_n3965_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[31] B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n3965_ ZN=$abc$30082$new_n3966_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3958_ A2=$abc$30082$new_n3959_ B=$abc$30082$new_n3962_ C=$abc$30082$new_n3966_ ZN=$procmux$1296.Y[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3358_ A2=$abc$30082$new_n3371_ ZN=$abc$30082$new_n3968_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[31] A2=reg_op2[31] Z=$abc$30082$new_n3969_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[30] A2=reg_op2[30] Z=$abc$30082$new_n3970_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n3969_ A2=$abc$30082$new_n3970_ Z=$abc$30082$new_n3971_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[29] A2=reg_op2[29] ZN=$abc$30082$new_n3972_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[28] A2=reg_op2[28] ZN=$abc$30082$new_n3973_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3972_ A2=$abc$30082$new_n3973_ ZN=$abc$30082$new_n3974_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3971_ A2=$abc$30082$new_n3974_ ZN=$abc$30082$new_n3975_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[27] A2=reg_op2[27] Z=$abc$30082$new_n3976_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[26] A2=reg_op2[26] Z=$abc$30082$new_n3977_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3976_ A2=$abc$30082$new_n3977_ ZN=$abc$30082$new_n3978_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[24] A2=reg_op2[24] ZN=$abc$30082$new_n3979_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[25] A2=reg_op2[25] ZN=$abc$30082$new_n3980_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n3975_ A2=$abc$30082$new_n3978_ A3=$abc$30082$new_n3979_ A4=$abc$30082$new_n3980_ ZN=$abc$30082$new_n3981_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n3981_ ZN=$abc$30082$new_n3982_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3346_ A2=$abc$30082$new_n3379_ ZN=$abc$30082$new_n3983_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[23] A2=reg_op2[23] Z=$abc$30082$new_n3984_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[22] A2=reg_op2[22] Z=$abc$30082$new_n3985_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3984_ A2=$abc$30082$new_n3985_ ZN=$abc$30082$new_n3986_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[21] A2=reg_op2[21] ZN=$abc$30082$new_n3987_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[20] A2=reg_op2[20] ZN=$abc$30082$new_n3988_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3986_ A2=$abc$30082$new_n3987_ A3=$abc$30082$new_n3988_ ZN=$abc$30082$new_n3989_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3340_ A2=$abc$30082$new_n3382_ ZN=$abc$30082$new_n3990_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[19] A2=reg_op2[19] Z=$abc$30082$new_n3991_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[18] A2=reg_op2[18] Z=$abc$30082$new_n3992_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n3991_ A2=$abc$30082$new_n3992_ Z=$abc$30082$new_n3993_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[16] A2=reg_op2[16] ZN=$abc$30082$new_n3994_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[17] A2=reg_op2[17] ZN=$abc$30082$new_n3995_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3994_ A2=$abc$30082$new_n3995_ ZN=$abc$30082$new_n3996_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$30082$new_n3981_ A2=$abc$30082$new_n3989_ A3=$abc$30082$new_n3993_ A4=$abc$30082$new_n3996_ ZN=$abc$30082$new_n3997_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n3997_ ZN=$abc$30082$new_n3998_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[15] A2=reg_op2[15] Z=$abc$30082$new_n3999_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[14] A2=reg_op2[14] ZN=$abc$30082$new_n4000_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n4000_ ZN=$abc$30082$new_n4001_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3999_ A2=$abc$30082$new_n4001_ ZN=$abc$30082$new_n4002_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3334_ A2=$abc$30082$new_n3365_ ZN=$abc$30082$new_n4003_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[13] A2=reg_op2[13] Z=$abc$30082$new_n4004_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[12] A2=reg_op2[12] Z=$abc$30082$new_n4005_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4004_ A2=$abc$30082$new_n4005_ ZN=$abc$30082$new_n4006_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4002_ A2=$abc$30082$new_n4006_ ZN=$abc$30082$new_n4007_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[11] A2=reg_op2[11] Z=$abc$30082$new_n4008_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[10] A2=reg_op2[10] Z=$abc$30082$new_n4009_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4008_ A2=$abc$30082$new_n4009_ ZN=$abc$30082$new_n4010_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[8] A2=reg_op2[8] ZN=$abc$30082$new_n4011_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[9] A2=reg_op2[9] ZN=$abc$30082$new_n4012_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n4010_ A2=$abc$30082$new_n4011_ A3=$abc$30082$new_n4012_ ZN=$abc$30082$new_n4013_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n4007_ A2=$abc$30082$new_n4013_ Z=$abc$30082$new_n4014_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[7] A2=reg_op2[7] Z=$abc$30082$new_n4015_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3327_ A2=$abc$30082$new_n3360_ ZN=$abc$30082$new_n4016_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[6] A2=reg_op2[6] Z=$abc$30082$new_n4017_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4015_ A2=$abc$30082$new_n4017_ ZN=$abc$30082$new_n4018_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[5] A2=reg_op2[5] Z=$abc$30082$new_n4019_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[4] A2=reg_op2[4] Z=$abc$30082$new_n4020_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$30082$new_n4015_ A2=$abc$30082$new_n4017_ A3=$abc$30082$new_n4019_ A4=$abc$30082$new_n4020_ ZN=$abc$30082$new_n4021_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[2] A2=reg_op2[2] Z=$abc$30082$new_n4022_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_op1[3] A2=reg_op2[3] Z=$abc$30082$new_n4023_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[3] A2=reg_op2[3] Z=$abc$30082$new_n4024_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4022_ A2=$abc$30082$new_n4024_ ZN=$abc$30082$new_n4025_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3306_ A2=reg_op2[1] ZN=$abc$30082$new_n4026_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[1] A2=reg_op2[1] ZN=$abc$30082$new_n4027_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3307_ A2=reg_op2[0] B=$abc$30082$new_n4027_ ZN=$abc$30082$new_n4028_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4026_ A2=$abc$30082$new_n4028_ ZN=$abc$30082$new_n4029_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4025_ A2=$abc$30082$new_n4029_ ZN=$abc$30082$new_n4030_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[2] A2=$abc$30082$new_n4024_ ZN=$abc$30082$new_n4031_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3324_ A2=reg_op2[3] B1=reg_op2[2] B2=$abc$30082$new_n4031_ ZN=$abc$30082$new_n4032_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4030_ A2=$abc$30082$new_n4032_ ZN=$abc$30082$new_n4033_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3326_ A2=reg_op2[5] ZN=$abc$30082$new_n4034_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=reg_op1[4] A2=$abc$30082$new_n3362_ A3=$abc$30082$new_n4019_ B=$abc$30082$new_n4034_ ZN=$abc$30082$new_n4035_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4018_ A2=$abc$30082$new_n4035_ ZN=$abc$30082$new_n4036_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=reg_op1[6] A2=$abc$30082$new_n3360_ A3=$abc$30082$new_n4015_ B=$abc$30082$new_n4036_ ZN=$abc$30082$new_n4037_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30082$new_n3328_ A2=reg_op2[7] B1=$abc$30082$new_n4021_ B2=$abc$30082$new_n4033_ C=$abc$30082$new_n4037_ ZN=$abc$30082$new_n4038_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3329_ A2=reg_op2[8] A3=$abc$30082$new_n4012_ ZN=$abc$30082$new_n4039_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[9] A2=$abc$30082$new_n3369_ B=$abc$30082$new_n4039_ ZN=$abc$30082$new_n4040_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=reg_op1[10] A2=$abc$30082$new_n3368_ A3=$abc$30082$new_n4008_ ZN=$abc$30082$new_n4041_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30082$new_n3332_ A2=reg_op2[11] B1=$abc$30082$new_n4010_ B2=$abc$30082$new_n4040_ C=$abc$30082$new_n4041_ ZN=$abc$30082$new_n4042_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3334_ A2=reg_op2[13] ZN=$abc$30082$new_n4043_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=reg_op1[12] A2=$abc$30082$new_n3366_ A3=$abc$30082$new_n4004_ B=$abc$30082$new_n4043_ ZN=$abc$30082$new_n4044_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=reg_op1[14] A2=$abc$30082$new_n3364_ A3=$abc$30082$new_n3999_ ZN=$abc$30082$new_n4045_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30082$new_n3336_ A2=reg_op2[15] B1=$abc$30082$new_n4002_ B2=$abc$30082$new_n4044_ C=$abc$30082$new_n4045_ ZN=$abc$30082$new_n4046_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30082$new_n4014_ A2=$abc$30082$new_n4038_ B1=$abc$30082$new_n4042_ B2=$abc$30082$new_n4007_ C=$abc$30082$new_n4046_ ZN=$abc$30082$new_n4047_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3997_ A2=$abc$30082$new_n4047_ ZN=$abc$30082$new_n4048_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3338_ A2=reg_op2[17] ZN=$abc$30082$new_n4049_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3337_ A2=reg_op2[16] A3=$abc$30082$new_n3995_ ZN=$abc$30082$new_n4050_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4049_ A2=$abc$30082$new_n4050_ B=$abc$30082$new_n3993_ ZN=$abc$30082$new_n4051_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[18] A2=$abc$30082$new_n3991_ ZN=$abc$30082$new_n4052_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30082$new_n3340_ A2=reg_op2[19] B1=reg_op2[18] B2=$abc$30082$new_n4052_ C=$abc$30082$new_n4051_ ZN=$abc$30082$new_n4053_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3341_ A2=reg_op2[20] A3=$abc$30082$new_n3987_ ZN=$abc$30082$new_n4054_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[21] A2=$abc$30082$new_n3381_ B=$abc$30082$new_n4054_ ZN=$abc$30082$new_n4055_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=reg_op1[22] A2=$abc$30082$new_n3380_ A3=$abc$30082$new_n3984_ ZN=$abc$30082$new_n4056_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30082$new_n3346_ A2=reg_op2[23] B1=$abc$30082$new_n3986_ B2=$abc$30082$new_n4055_ C=$abc$30082$new_n4056_ ZN=$abc$30082$new_n4057_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3989_ A2=$abc$30082$new_n4053_ B=$abc$30082$new_n4057_ ZN=$abc$30082$new_n4058_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3982_ A2=$abc$30082$new_n4058_ ZN=$abc$30082$new_n4059_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3349_ A2=reg_op2[25] ZN=$abc$30082$new_n4060_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3348_ A2=reg_op2[24] A3=$abc$30082$new_n3980_ ZN=$abc$30082$new_n4061_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30082$new_n4060_ A2=$abc$30082$new_n4061_ B=$abc$30082$new_n3976_ C=$abc$30082$new_n3977_ ZN=$abc$30082$new_n4062_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[27] A2=$abc$30082$new_n3375_ ZN=$abc$30082$new_n4063_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=reg_op1[26] A2=$abc$30082$new_n3376_ A3=$abc$30082$new_n3976_ ZN=$abc$30082$new_n4064_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4062_ A2=$abc$30082$new_n4063_ A3=$abc$30082$new_n4064_ B=$abc$30082$new_n3975_ ZN=$abc$30082$new_n4065_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3355_ A2=reg_op2[29] ZN=$abc$30082$new_n4066_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3353_ A2=reg_op2[28] A3=$abc$30082$new_n3972_ ZN=$abc$30082$new_n4067_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4066_ A2=$abc$30082$new_n4067_ B=$abc$30082$new_n3971_ ZN=$abc$30082$new_n4068_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[31] A2=$abc$30082$new_n3371_ ZN=$abc$30082$new_n4069_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[30] A2=$abc$30082$new_n3969_ ZN=$abc$30082$new_n4070_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=reg_op2[30] A2=$abc$30082$new_n4070_ B=$abc$30082$new_n4069_ C=$abc$30082$new_n4068_ ZN=$abc$30082$new_n4071_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n4048_ A2=$abc$30082$new_n4059_ A3=$abc$30082$new_n4065_ A4=$abc$30082$new_n4071_ ZN=$abc$30082$new_n4072_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[0] A2=reg_op2[0] ZN=$abc$30082$new_n4073_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n4021_ A2=$abc$30082$new_n4025_ A3=$abc$30082$new_n4027_ A4=$abc$30082$new_n4073_ ZN=$abc$30082$new_n4074_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3998_ A2=$abc$30082$new_n4014_ A3=$abc$30082$new_n4074_ ZN=$abc$30082$new_n4075_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4069_ A2=$abc$30082$new_n4075_ ZN=$abc$30082$new_n4076_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3969_ A2=$abc$30082$new_n4072_ B=$abc$30082$new_n4076_ ZN=$abc$30082$new_n4077_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=instr_bne A2=is_slti_blt_slt A3=is_sltiu_bltu_sltu ZN=$abc$30082$new_n4078_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3292_ A2=$abc$30082$new_n4078_ B=instr_bgeu ZN=$abc$30082$new_n4079_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=instr_bgeu I1=is_sltiu_bltu_sltu S=$abc$30082$new_n4072_ Z=$abc$30082$new_n4080_
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=instr_bne A2=$abc$30082$new_n4075_ A3=$abc$30082$new_n4080_ Z=$abc$30082$new_n4081_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4075_ A2=$abc$30082$new_n4079_ ZN=$abc$30082$new_n4082_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=is_slti_blt_slt I1=instr_bge S=$abc$30082$new_n4077_ Z=$abc$30082$new_n4083_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4081_ A2=$abc$30082$new_n4082_ B=$abc$30082$new_n4083_ ZN=$abc$30082$new_n4084_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n4084_ ZN=$abc$30082$new_n4085_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_compare A2=$abc$30082$new_n4085_ ZN=$abc$30082$new_n4086_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_xor A2=instr_xori ZN=$abc$30082$new_n4087_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=instr_xor A2=instr_xori Z=$abc$30082$new_n4088_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=instr_and A2=instr_andi Z=$abc$30082$new_n4089_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=is_compare A2=$abc$30082$new_n3408_ A3=$abc$30082$new_n4088_ A4=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4090_
.subckt gf180mcu_fd_sc_mcu9t5v0__or4_1 A1=is_compare A2=$abc$30082$new_n3408_ A3=$abc$30082$new_n4088_ A4=$abc$30082$new_n4089_ Z=$abc$30082$new_n4091_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4088_ A2=$abc$30082$new_n4090_ ZN=$abc$30082$new_n4092_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[0] A2=reg_op2[0] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4093_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[0] A2=reg_op2[0] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4094_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n4093_ A2=$abc$30082$new_n4094_ Z=$abc$30082$new_n4095_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n4073_ A2=$abc$30082$new_n4092_ B=$abc$30082$new_n4095_ C=$abc$30082$new_n4086_ ZN=alu_out[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[1] A2=reg_op2[1] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4097_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[1] A2=reg_op2[1] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4098_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n4027_ A2=$abc$30082$new_n4087_ B=$abc$30082$new_n4097_ C=$abc$30082$new_n4098_ ZN=$abc$30082$new_n4099_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3307_ A2=reg_op2[0] ZN=$abc$30082$new_n4100_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_op2[0] A2=reg_op2[1] Z=$abc$30082$new_n4101_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op2[0] A2=reg_op2[1] ZN=$abc$30082$new_n4102_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_sub A2=$abc$30082$new_n4102_ ZN=$abc$30082$new_n4103_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_sub A2=reg_op2[1] ZN=$abc$30082$new_n4104_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=instr_sub A2=$abc$30082$new_n4101_ A3=$abc$30082$new_n4102_ B=$abc$30082$new_n4104_ ZN=$abc$30082$new_n4105_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3306_ A2=$abc$30082$new_n4105_ ZN=$abc$30082$new_n4106_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[1] A2=$abc$30082$new_n4105_ ZN=$abc$30082$new_n4107_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30082$new_n4100_ A2=$abc$30082$new_n4107_ Z=$abc$30082$new_n4108_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4090_ A2=$abc$30082$new_n4108_ B=$abc$30082$new_n4099_ ZN=$abc$30082$new_n4109_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n4109_ ZN=alu_out[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4100_ A2=$abc$30082$new_n4107_ B=$abc$30082$new_n4106_ ZN=$abc$30082$new_n4111_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op2[2] A2=$abc$30082$new_n4103_ ZN=$abc$30082$new_n4112_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[2] A2=$abc$30082$new_n4112_ ZN=$abc$30082$new_n4113_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[2] A2=$abc$30082$new_n4112_ ZN=$abc$30082$new_n4114_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=reg_op1[2] A2=$abc$30082$new_n4111_ A3=$abc$30082$new_n4112_ ZN=$abc$30082$new_n4115_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4090_ A2=$abc$30082$new_n4115_ ZN=$abc$30082$new_n4116_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4022_ A2=$abc$30082$new_n4088_ ZN=$abc$30082$new_n4117_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[2] A2=reg_op2[2] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4118_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[2] A2=reg_op2[2] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4119_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n4116_ A2=$abc$30082$new_n4117_ A3=$abc$30082$new_n4118_ A4=$abc$30082$new_n4119_ ZN=alu_out[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n4111_ A2=$abc$30082$new_n4114_ B=$abc$30082$new_n4113_ ZN=$abc$30082$new_n4121_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=reg_op2[0] A2=reg_op2[1] A3=reg_op2[2] B=$abc$30082$new_n3291_ ZN=$abc$30082$new_n4122_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op2[3] A2=$abc$30082$new_n4122_ Z=$abc$30082$new_n4123_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_op1[3] A2=$abc$30082$new_n4123_ Z=$abc$30082$new_n4124_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_op1[3] A2=$abc$30082$new_n4123_ Z=$abc$30082$new_n4125_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=reg_op1[3] A2=$abc$30082$new_n4121_ A3=$abc$30082$new_n4123_ ZN=$abc$30082$new_n4126_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[3] A2=reg_op2[3] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4127_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3408_ A2=$abc$30082$new_n4023_ B1=$abc$30082$new_n4024_ B2=$abc$30082$new_n4088_ ZN=$abc$30082$new_n4128_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n4091_ A2=$abc$30082$new_n4126_ B=$abc$30082$new_n4127_ C=$abc$30082$new_n4128_ ZN=alu_out[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4121_ A2=$abc$30082$new_n4125_ B=$abc$30082$new_n4124_ ZN=$abc$30082$new_n4130_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=reg_op2[0] A2=reg_op2[1] A3=reg_op2[3] A4=reg_op2[2] ZN=$abc$30082$new_n4131_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_sub A2=$abc$30082$new_n4131_ ZN=$abc$30082$new_n4132_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op2[4] A2=$abc$30082$new_n4132_ ZN=$abc$30082$new_n4133_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[4] A2=$abc$30082$new_n4133_ ZN=$abc$30082$new_n4134_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[4] A2=$abc$30082$new_n4133_ ZN=$abc$30082$new_n4135_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4130_ A2=$abc$30082$new_n4135_ B=$abc$30082$new_n4091_ ZN=$abc$30082$new_n4136_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n4130_ A2=$abc$30082$new_n4135_ B=$abc$30082$new_n4136_ ZN=$abc$30082$new_n4137_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4020_ A2=$abc$30082$new_n4088_ ZN=$abc$30082$new_n4138_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[4] A2=reg_op2[4] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4139_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[4] A2=reg_op2[4] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4140_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n4137_ A2=$abc$30082$new_n4138_ A3=$abc$30082$new_n4139_ A4=$abc$30082$new_n4140_ ZN=alu_out[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n4130_ A2=$abc$30082$new_n4135_ B=$abc$30082$new_n4134_ ZN=$abc$30082$new_n4142_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3362_ A2=$abc$30082$new_n4131_ ZN=$abc$30082$new_n4143_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3291_ A2=$abc$30082$new_n4143_ ZN=$abc$30082$new_n4144_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3361_ A2=$abc$30082$new_n4144_ ZN=$abc$30082$new_n4145_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[5] A2=$abc$30082$new_n4145_ ZN=$abc$30082$new_n4146_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n4146_ ZN=$abc$30082$new_n4147_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[5] A2=$abc$30082$new_n4145_ ZN=$abc$30082$new_n4148_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4147_ A2=$abc$30082$new_n4148_ ZN=$abc$30082$new_n4149_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4142_ A2=$abc$30082$new_n4149_ B=$abc$30082$new_n4091_ ZN=$abc$30082$new_n4150_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n4142_ A2=$abc$30082$new_n4149_ B=$abc$30082$new_n4150_ ZN=$abc$30082$new_n4151_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4019_ A2=$abc$30082$new_n4088_ ZN=$abc$30082$new_n4152_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[5] A2=reg_op2[5] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4153_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[5] A2=reg_op2[5] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4154_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n4151_ A2=$abc$30082$new_n4152_ A3=$abc$30082$new_n4153_ A4=$abc$30082$new_n4154_ ZN=alu_out[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4142_ A2=$abc$30082$new_n4149_ B=$abc$30082$new_n4147_ ZN=$abc$30082$new_n4156_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op2[5] A2=$abc$30082$new_n4143_ ZN=$abc$30082$new_n4157_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_sub A2=$abc$30082$new_n4157_ ZN=$abc$30082$new_n4158_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op2[6] A2=$abc$30082$new_n4158_ ZN=$abc$30082$new_n4159_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[6] A2=$abc$30082$new_n4159_ ZN=$abc$30082$new_n4160_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[6] A2=$abc$30082$new_n4159_ ZN=$abc$30082$new_n4161_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4156_ A2=$abc$30082$new_n4161_ ZN=$abc$30082$new_n4162_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4156_ A2=$abc$30082$new_n4161_ ZN=$abc$30082$new_n4163_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4090_ A2=$abc$30082$new_n4162_ ZN=$abc$30082$new_n4164_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[6] A2=reg_op2[6] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4165_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3408_ A2=$abc$30082$new_n4016_ B1=$abc$30082$new_n4017_ B2=$abc$30082$new_n4088_ ZN=$abc$30082$new_n4166_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n4163_ A2=$abc$30082$new_n4164_ B=$abc$30082$new_n4165_ C=$abc$30082$new_n4166_ ZN=alu_out[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n4156_ A2=$abc$30082$new_n4161_ B=$abc$30082$new_n4160_ ZN=$abc$30082$new_n4168_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=reg_op2[6] A2=reg_op2[5] A3=$abc$30082$new_n4143_ ZN=$abc$30082$new_n4169_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_sub A2=$abc$30082$new_n4169_ ZN=$abc$30082$new_n4170_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op2[7] A2=$abc$30082$new_n4170_ ZN=$abc$30082$new_n4171_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_op1[7] A2=$abc$30082$new_n4171_ Z=$abc$30082$new_n4172_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[7] A2=$abc$30082$new_n4171_ ZN=$abc$30082$new_n4173_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4172_ A2=$abc$30082$new_n4173_ ZN=$abc$30082$new_n4174_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4168_ A2=$abc$30082$new_n4174_ B=$abc$30082$new_n4091_ ZN=$abc$30082$new_n4175_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n4168_ A2=$abc$30082$new_n4174_ B=$abc$30082$new_n4175_ ZN=$abc$30082$new_n4176_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4015_ A2=$abc$30082$new_n4088_ ZN=$abc$30082$new_n4177_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[7] A2=reg_op2[7] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4178_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[7] A2=reg_op2[7] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4179_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n4176_ A2=$abc$30082$new_n4177_ A3=$abc$30082$new_n4178_ A4=$abc$30082$new_n4179_ ZN=alu_out[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4168_ A2=$abc$30082$new_n4174_ B=$abc$30082$new_n4172_ ZN=$abc$30082$new_n4181_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3359_ A2=$abc$30082$new_n4169_ ZN=$abc$30082$new_n4182_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3291_ A2=$abc$30082$new_n4182_ ZN=$abc$30082$new_n4183_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3370_ A2=$abc$30082$new_n4183_ ZN=$abc$30082$new_n4184_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[8] A2=$abc$30082$new_n4184_ ZN=$abc$30082$new_n4185_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3329_ A2=$abc$30082$new_n4184_ ZN=$abc$30082$new_n4186_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n4186_ ZN=$abc$30082$new_n4187_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4181_ A2=$abc$30082$new_n4187_ ZN=$abc$30082$new_n4188_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4181_ A2=$abc$30082$new_n4187_ ZN=$abc$30082$new_n4189_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4090_ A2=$abc$30082$new_n4188_ ZN=$abc$30082$new_n4190_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[8] A2=reg_op2[8] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4191_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[8] A2=reg_op2[8] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4192_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n4191_ A2=$abc$30082$new_n4192_ Z=$abc$30082$new_n4193_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30082$new_n4011_ A2=$abc$30082$new_n4087_ B1=$abc$30082$new_n4189_ B2=$abc$30082$new_n4190_ C=$abc$30082$new_n4193_ ZN=alu_out[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[9] A2=reg_op2[9] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4195_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[9] A2=reg_op2[9] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4196_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n4012_ A2=$abc$30082$new_n4087_ B=$abc$30082$new_n4195_ C=$abc$30082$new_n4196_ ZN=$abc$30082$new_n4197_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n4181_ A2=$abc$30082$new_n4187_ B=$abc$30082$new_n4185_ ZN=$abc$30082$new_n4198_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op2[8] A2=$abc$30082$new_n4182_ B=$abc$30082$new_n3291_ ZN=$abc$30082$new_n4199_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op2[9] A2=$abc$30082$new_n4199_ ZN=$abc$30082$new_n4200_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3330_ A2=$abc$30082$new_n4200_ ZN=$abc$30082$new_n4201_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[9] A2=$abc$30082$new_n4200_ ZN=$abc$30082$new_n4202_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30082$new_n4198_ A2=$abc$30082$new_n4202_ Z=$abc$30082$new_n4203_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4090_ A2=$abc$30082$new_n4203_ B=$abc$30082$new_n4197_ ZN=$abc$30082$new_n4204_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n4204_ ZN=alu_out[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4198_ A2=$abc$30082$new_n4202_ B=$abc$30082$new_n4201_ ZN=$abc$30082$new_n4206_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=reg_op2[9] A2=reg_op2[8] A3=$abc$30082$new_n4182_ ZN=$abc$30082$new_n4207_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_sub A2=$abc$30082$new_n4207_ ZN=$abc$30082$new_n4208_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op2[10] A2=$abc$30082$new_n4208_ ZN=$abc$30082$new_n4209_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[10] A2=$abc$30082$new_n4209_ ZN=$abc$30082$new_n4210_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[10] A2=$abc$30082$new_n4209_ ZN=$abc$30082$new_n4211_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4206_ A2=$abc$30082$new_n4211_ B=$abc$30082$new_n4091_ ZN=$abc$30082$new_n4212_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n4206_ A2=$abc$30082$new_n4211_ B=$abc$30082$new_n4212_ ZN=$abc$30082$new_n4213_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4009_ A2=$abc$30082$new_n4088_ ZN=$abc$30082$new_n4214_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[10] A2=reg_op2[10] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4215_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[10] A2=reg_op2[10] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4216_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n4213_ A2=$abc$30082$new_n4214_ A3=$abc$30082$new_n4215_ A4=$abc$30082$new_n4216_ ZN=alu_out[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n4206_ A2=$abc$30082$new_n4211_ B=$abc$30082$new_n4210_ ZN=$abc$30082$new_n4218_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3368_ A2=$abc$30082$new_n4207_ ZN=$abc$30082$new_n4219_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3291_ A2=$abc$30082$new_n4219_ ZN=$abc$30082$new_n4220_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3367_ A2=$abc$30082$new_n4220_ ZN=$abc$30082$new_n4221_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[11] A2=$abc$30082$new_n4221_ ZN=$abc$30082$new_n4222_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n4222_ ZN=$abc$30082$new_n4223_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[11] A2=$abc$30082$new_n4221_ ZN=$abc$30082$new_n4224_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4223_ A2=$abc$30082$new_n4224_ ZN=$abc$30082$new_n4225_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n4218_ A2=$abc$30082$new_n4225_ Z=$abc$30082$new_n4226_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4218_ A2=$abc$30082$new_n4225_ ZN=$abc$30082$new_n4227_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n4090_ A2=$abc$30082$new_n4226_ A3=$abc$30082$new_n4227_ ZN=$abc$30082$new_n4228_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4008_ A2=$abc$30082$new_n4088_ ZN=$abc$30082$new_n4229_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[11] A2=reg_op2[11] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4230_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[11] A2=reg_op2[11] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4231_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n4228_ A2=$abc$30082$new_n4229_ A3=$abc$30082$new_n4230_ A4=$abc$30082$new_n4231_ ZN=alu_out[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4218_ A2=$abc$30082$new_n4225_ B=$abc$30082$new_n4223_ ZN=$abc$30082$new_n4233_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op2[11] A2=$abc$30082$new_n4219_ B=$abc$30082$new_n3291_ ZN=$abc$30082$new_n4234_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3366_ A2=$abc$30082$new_n4234_ ZN=$abc$30082$new_n4235_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[12] A2=$abc$30082$new_n4235_ ZN=$abc$30082$new_n4236_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[12] A2=$abc$30082$new_n4235_ ZN=$abc$30082$new_n4237_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4233_ A2=$abc$30082$new_n4237_ ZN=$abc$30082$new_n4238_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n4233_ A2=$abc$30082$new_n4237_ Z=$abc$30082$new_n4239_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n4090_ A2=$abc$30082$new_n4238_ A3=$abc$30082$new_n4239_ ZN=$abc$30082$new_n4240_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4005_ A2=$abc$30082$new_n4088_ ZN=$abc$30082$new_n4241_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[12] A2=reg_op2[12] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4242_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[12] A2=reg_op2[12] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4243_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n4240_ A2=$abc$30082$new_n4241_ A3=$abc$30082$new_n4242_ A4=$abc$30082$new_n4243_ ZN=alu_out[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4236_ A2=$abc$30082$new_n4239_ ZN=$abc$30082$new_n4245_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=reg_op2[12] A2=reg_op2[11] A3=$abc$30082$new_n4219_ ZN=$abc$30082$new_n4246_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_sub A2=$abc$30082$new_n4246_ ZN=$abc$30082$new_n4247_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op2[13] A2=$abc$30082$new_n4247_ ZN=$abc$30082$new_n4248_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3334_ A2=$abc$30082$new_n4248_ ZN=$abc$30082$new_n4249_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n4249_ ZN=$abc$30082$new_n4250_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n4245_ A2=$abc$30082$new_n4249_ ZN=$abc$30082$new_n4251_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[13] A2=reg_op2[13] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4252_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3408_ A2=$abc$30082$new_n4003_ B1=$abc$30082$new_n4004_ B2=$abc$30082$new_n4088_ ZN=$abc$30082$new_n4253_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n4091_ A2=$abc$30082$new_n4251_ B=$abc$30082$new_n4252_ C=$abc$30082$new_n4253_ ZN=alu_out[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4001_ A2=$abc$30082$new_n4088_ ZN=$abc$30082$new_n4255_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[14] A2=reg_op2[14] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4256_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[14] A2=reg_op2[14] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4257_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4236_ A2=$abc$30082$new_n4250_ ZN=$abc$30082$new_n4258_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_op1[13] A2=$abc$30082$new_n4248_ B=$abc$30082$new_n4258_ ZN=$abc$30082$new_n4259_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4233_ A2=$abc$30082$new_n4237_ A3=$abc$30082$new_n4250_ B=$abc$30082$new_n4259_ ZN=$abc$30082$new_n4260_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3365_ A2=$abc$30082$new_n4246_ ZN=$abc$30082$new_n4261_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3291_ A2=$abc$30082$new_n4261_ ZN=$abc$30082$new_n4262_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3364_ A2=$abc$30082$new_n4262_ ZN=$abc$30082$new_n4263_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_op1[14] A2=$abc$30082$new_n4263_ Z=$abc$30082$new_n4264_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[14] A2=$abc$30082$new_n4263_ ZN=$abc$30082$new_n4265_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4264_ A2=$abc$30082$new_n4265_ ZN=$abc$30082$new_n4266_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4260_ A2=$abc$30082$new_n4266_ B=$abc$30082$new_n4091_ ZN=$abc$30082$new_n4267_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n4260_ A2=$abc$30082$new_n4266_ B=$abc$30082$new_n4267_ ZN=$abc$30082$new_n4268_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n4255_ A2=$abc$30082$new_n4256_ A3=$abc$30082$new_n4257_ A4=$abc$30082$new_n4268_ ZN=alu_out[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4260_ A2=$abc$30082$new_n4266_ B=$abc$30082$new_n4264_ ZN=$abc$30082$new_n4270_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op2[14] A2=$abc$30082$new_n4261_ B=$abc$30082$new_n3291_ ZN=$abc$30082$new_n4271_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3363_ A2=$abc$30082$new_n4271_ ZN=$abc$30082$new_n4272_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[15] A2=$abc$30082$new_n4272_ ZN=$abc$30082$new_n4273_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3336_ A2=$abc$30082$new_n4272_ ZN=$abc$30082$new_n4274_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n4274_ ZN=$abc$30082$new_n4275_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4270_ A2=$abc$30082$new_n4275_ ZN=$abc$30082$new_n4276_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n4270_ A2=$abc$30082$new_n4275_ Z=$abc$30082$new_n4277_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n4090_ A2=$abc$30082$new_n4276_ A3=$abc$30082$new_n4277_ ZN=$abc$30082$new_n4278_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3999_ A2=$abc$30082$new_n4088_ ZN=$abc$30082$new_n4279_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[15] A2=reg_op2[15] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4280_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[15] A2=reg_op2[15] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4281_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n4278_ A2=$abc$30082$new_n4279_ A3=$abc$30082$new_n4280_ A4=$abc$30082$new_n4281_ ZN=alu_out[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n4270_ A2=$abc$30082$new_n4275_ B=$abc$30082$new_n4273_ ZN=$abc$30082$new_n4283_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=reg_op2[15] A2=reg_op2[14] A3=$abc$30082$new_n4261_ ZN=$abc$30082$new_n4284_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_sub A2=$abc$30082$new_n4284_ ZN=$abc$30082$new_n4285_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op2[16] A2=$abc$30082$new_n4285_ ZN=$abc$30082$new_n4286_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[16] A2=$abc$30082$new_n4286_ ZN=$abc$30082$new_n4287_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[16] A2=$abc$30082$new_n4286_ ZN=$abc$30082$new_n4288_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n4288_ ZN=$abc$30082$new_n4289_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n4273_ A2=$abc$30082$new_n4277_ A3=$abc$30082$new_n4288_ ZN=$abc$30082$new_n4290_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4283_ A2=$abc$30082$new_n4289_ ZN=$abc$30082$new_n4291_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n4090_ A2=$abc$30082$new_n4290_ A3=$abc$30082$new_n4291_ ZN=$abc$30082$new_n4292_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[16] A2=reg_op2[16] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4293_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[16] A2=reg_op2[16] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4294_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n4293_ A2=$abc$30082$new_n4294_ Z=$abc$30082$new_n4295_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3994_ A2=$abc$30082$new_n4087_ B=$abc$30082$new_n4292_ C=$abc$30082$new_n4295_ ZN=alu_out[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4287_ A2=$abc$30082$new_n4291_ ZN=$abc$30082$new_n4297_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3384_ A2=$abc$30082$new_n4284_ ZN=$abc$30082$new_n4298_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3384_ A2=$abc$30082$new_n4284_ B=instr_sub ZN=$abc$30082$new_n4299_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op2[17] A2=$abc$30082$new_n4299_ ZN=$abc$30082$new_n4300_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[17] A2=$abc$30082$new_n4300_ ZN=$abc$30082$new_n4301_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[17] A2=$abc$30082$new_n4300_ ZN=$abc$30082$new_n4302_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3338_ A2=$abc$30082$new_n4300_ ZN=$abc$30082$new_n4303_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n4297_ A2=$abc$30082$new_n4303_ ZN=$abc$30082$new_n4304_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[17] A2=reg_op2[17] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4305_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[17] A2=reg_op2[17] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4306_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n4305_ A2=$abc$30082$new_n4306_ Z=$abc$30082$new_n4307_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30082$new_n3995_ A2=$abc$30082$new_n4087_ B1=$abc$30082$new_n4091_ B2=$abc$30082$new_n4304_ C=$abc$30082$new_n4307_ ZN=alu_out[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30082$new_n4283_ A2=$abc$30082$new_n4289_ A3=$abc$30082$new_n4303_ Z=$abc$30082$new_n4309_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n4287_ A2=$abc$30082$new_n4302_ B=$abc$30082$new_n4301_ ZN=$abc$30082$new_n4310_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n4309_ A2=$abc$30082$new_n4310_ Z=$abc$30082$new_n4311_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op2[17] A2=$abc$30082$new_n4298_ B=$abc$30082$new_n3291_ ZN=$abc$30082$new_n4312_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3383_ A2=$abc$30082$new_n4312_ ZN=$abc$30082$new_n4313_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_op1[18] A2=$abc$30082$new_n4313_ Z=$abc$30082$new_n4314_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n4314_ ZN=$abc$30082$new_n4315_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[18] A2=$abc$30082$new_n4313_ ZN=$abc$30082$new_n4316_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4314_ A2=$abc$30082$new_n4316_ ZN=$abc$30082$new_n4317_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n4311_ A2=$abc$30082$new_n4317_ Z=$abc$30082$new_n4318_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4311_ A2=$abc$30082$new_n4317_ ZN=$abc$30082$new_n4319_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n4090_ A2=$abc$30082$new_n4318_ A3=$abc$30082$new_n4319_ ZN=$abc$30082$new_n4320_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3992_ A2=$abc$30082$new_n4088_ ZN=$abc$30082$new_n4321_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[18] A2=reg_op2[18] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4322_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[18] A2=reg_op2[18] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4323_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n4320_ A2=$abc$30082$new_n4321_ A3=$abc$30082$new_n4322_ A4=$abc$30082$new_n4323_ ZN=alu_out[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4315_ A2=$abc$30082$new_n4319_ ZN=$abc$30082$new_n4325_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=reg_op2[18] A2=reg_op2[17] A3=$abc$30082$new_n4298_ ZN=$abc$30082$new_n4326_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_sub A2=$abc$30082$new_n4326_ ZN=$abc$30082$new_n4327_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op2[19] A2=$abc$30082$new_n4327_ ZN=$abc$30082$new_n4328_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_op1[19] A2=$abc$30082$new_n4328_ Z=$abc$30082$new_n4329_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[19] A2=$abc$30082$new_n4328_ ZN=$abc$30082$new_n4330_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4329_ A2=$abc$30082$new_n4330_ ZN=$abc$30082$new_n4331_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n4325_ A2=$abc$30082$new_n4331_ ZN=$abc$30082$new_n4332_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[19] A2=reg_op2[19] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4333_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3408_ A2=$abc$30082$new_n3990_ B1=$abc$30082$new_n3991_ B2=$abc$30082$new_n4088_ ZN=$abc$30082$new_n4334_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n4091_ A2=$abc$30082$new_n4332_ B=$abc$30082$new_n4333_ C=$abc$30082$new_n4334_ ZN=alu_out[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n4309_ A2=$abc$30082$new_n4310_ B=$abc$30082$new_n4317_ C=$abc$30082$new_n4331_ ZN=$abc$30082$new_n4336_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4314_ A2=$abc$30082$new_n4331_ B=$abc$30082$new_n4329_ ZN=$abc$30082$new_n4337_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4336_ A2=$abc$30082$new_n4337_ ZN=$abc$30082$new_n4338_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3382_ A2=$abc$30082$new_n4326_ ZN=$abc$30082$new_n4339_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3382_ A2=$abc$30082$new_n4326_ B=instr_sub ZN=$abc$30082$new_n4340_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op2[20] A2=$abc$30082$new_n4340_ ZN=$abc$30082$new_n4341_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[20] A2=$abc$30082$new_n4341_ ZN=$abc$30082$new_n4342_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3341_ A2=$abc$30082$new_n4341_ ZN=$abc$30082$new_n4343_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n4343_ ZN=$abc$30082$new_n4344_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4338_ A2=$abc$30082$new_n4343_ ZN=$abc$30082$new_n4345_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4338_ A2=$abc$30082$new_n4343_ ZN=$abc$30082$new_n4346_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4090_ A2=$abc$30082$new_n4346_ ZN=$abc$30082$new_n4347_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[20] A2=reg_op2[20] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4348_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[20] A2=reg_op2[20] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4349_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3988_ A2=$abc$30082$new_n4087_ B=$abc$30082$new_n4348_ C=$abc$30082$new_n4349_ ZN=$abc$30082$new_n4350_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n4350_ ZN=$abc$30082$new_n4351_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n4345_ A2=$abc$30082$new_n4347_ B=$abc$30082$new_n4351_ ZN=alu_out[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4342_ A2=$abc$30082$new_n4346_ ZN=$abc$30082$new_n4353_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op2[20] A2=$abc$30082$new_n4339_ B=$abc$30082$new_n3291_ ZN=$abc$30082$new_n4354_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3381_ A2=$abc$30082$new_n4354_ ZN=$abc$30082$new_n4355_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3342_ A2=$abc$30082$new_n4355_ ZN=$abc$30082$new_n4356_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n4356_ ZN=$abc$30082$new_n4357_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n4353_ A2=$abc$30082$new_n4356_ ZN=$abc$30082$new_n4358_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[21] A2=reg_op2[21] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4359_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[21] A2=reg_op2[21] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4360_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n4359_ A2=$abc$30082$new_n4360_ Z=$abc$30082$new_n4361_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30082$new_n3987_ A2=$abc$30082$new_n4087_ B1=$abc$30082$new_n4091_ B2=$abc$30082$new_n4358_ C=$abc$30082$new_n4361_ ZN=alu_out[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30082$new_n4336_ A2=$abc$30082$new_n4337_ B=$abc$30082$new_n4344_ C=$abc$30082$new_n4357_ ZN=$abc$30082$new_n4363_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4342_ A2=$abc$30082$new_n4357_ ZN=$abc$30082$new_n4364_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=reg_op1[21] A2=$abc$30082$new_n4355_ B=$abc$30082$new_n4363_ C=$abc$30082$new_n4364_ ZN=$abc$30082$new_n4365_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=reg_op2[21] A2=reg_op2[20] A3=$abc$30082$new_n4339_ ZN=$abc$30082$new_n4366_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_sub A2=$abc$30082$new_n4366_ ZN=$abc$30082$new_n4367_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op2[22] A2=$abc$30082$new_n4367_ ZN=$abc$30082$new_n4368_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[22] A2=$abc$30082$new_n4368_ ZN=$abc$30082$new_n4369_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[22] A2=$abc$30082$new_n4368_ ZN=$abc$30082$new_n4370_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4365_ A2=$abc$30082$new_n4370_ ZN=$abc$30082$new_n4371_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n4365_ A2=$abc$30082$new_n4370_ Z=$abc$30082$new_n4372_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n4090_ A2=$abc$30082$new_n4371_ A3=$abc$30082$new_n4372_ ZN=$abc$30082$new_n4373_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3985_ A2=$abc$30082$new_n4088_ ZN=$abc$30082$new_n4374_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[22] A2=reg_op2[22] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4375_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[22] A2=reg_op2[22] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4376_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n4373_ A2=$abc$30082$new_n4374_ A3=$abc$30082$new_n4375_ A4=$abc$30082$new_n4376_ ZN=alu_out[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4369_ A2=$abc$30082$new_n4372_ ZN=$abc$30082$new_n4378_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3380_ A2=$abc$30082$new_n4366_ ZN=$abc$30082$new_n4379_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3380_ A2=$abc$30082$new_n4366_ B=instr_sub ZN=$abc$30082$new_n4380_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op2[23] A2=$abc$30082$new_n4380_ ZN=$abc$30082$new_n4381_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[23] A2=$abc$30082$new_n4381_ ZN=$abc$30082$new_n4382_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3346_ A2=$abc$30082$new_n4381_ ZN=$abc$30082$new_n4383_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n4383_ ZN=$abc$30082$new_n4384_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n4378_ A2=$abc$30082$new_n4383_ ZN=$abc$30082$new_n4385_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[23] A2=reg_op2[23] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4386_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3408_ A2=$abc$30082$new_n3983_ B1=$abc$30082$new_n3984_ B2=$abc$30082$new_n4088_ ZN=$abc$30082$new_n4387_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n4091_ A2=$abc$30082$new_n4385_ B=$abc$30082$new_n4386_ C=$abc$30082$new_n4387_ ZN=alu_out[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[22] A2=$abc$30082$new_n4368_ A3=$abc$30082$new_n4383_ ZN=$abc$30082$new_n4389_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n4372_ A2=$abc$30082$new_n4384_ B=$abc$30082$new_n4389_ C=$abc$30082$new_n4382_ ZN=$abc$30082$new_n4390_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op2[23] A2=$abc$30082$new_n4379_ B=$abc$30082$new_n3291_ ZN=$abc$30082$new_n4391_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3378_ A2=$abc$30082$new_n4391_ ZN=$abc$30082$new_n4392_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_op1[24] A2=$abc$30082$new_n4392_ Z=$abc$30082$new_n4393_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[24] A2=$abc$30082$new_n4392_ ZN=$abc$30082$new_n4394_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4393_ A2=$abc$30082$new_n4394_ ZN=$abc$30082$new_n4395_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n4390_ A2=$abc$30082$new_n4395_ Z=$abc$30082$new_n4396_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n4390_ A2=$abc$30082$new_n4395_ B=$abc$30082$new_n4090_ ZN=$abc$30082$new_n4397_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[24] A2=reg_op2[24] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4398_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[24] A2=reg_op2[24] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4399_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n4398_ A2=$abc$30082$new_n4399_ Z=$abc$30082$new_n4400_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30082$new_n3979_ A2=$abc$30082$new_n4087_ B1=$abc$30082$new_n4396_ B2=$abc$30082$new_n4397_ C=$abc$30082$new_n4400_ ZN=alu_out[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4393_ A2=$abc$30082$new_n4396_ ZN=$abc$30082$new_n4402_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=reg_op2[24] A2=reg_op2[23] A3=$abc$30082$new_n4379_ ZN=$abc$30082$new_n4403_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_sub A2=$abc$30082$new_n4403_ ZN=$abc$30082$new_n4404_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3377_ A2=$abc$30082$new_n4404_ ZN=$abc$30082$new_n4405_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[25] A2=$abc$30082$new_n4405_ ZN=$abc$30082$new_n4406_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30082$new_n4402_ A2=$abc$30082$new_n4406_ Z=$abc$30082$new_n4407_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[25] A2=reg_op2[25] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4408_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[25] A2=reg_op2[25] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4409_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n4408_ A2=$abc$30082$new_n4409_ Z=$abc$30082$new_n4410_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30082$new_n3980_ A2=$abc$30082$new_n4087_ B1=$abc$30082$new_n4091_ B2=$abc$30082$new_n4407_ C=$abc$30082$new_n4410_ ZN=alu_out[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4393_ A2=$abc$30082$new_n4406_ ZN=$abc$30082$new_n4412_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3349_ A2=$abc$30082$new_n4405_ B=$abc$30082$new_n4412_ ZN=$abc$30082$new_n4413_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4396_ A2=$abc$30082$new_n4406_ B=$abc$30082$new_n4413_ ZN=$abc$30082$new_n4414_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3377_ A2=$abc$30082$new_n4403_ ZN=$abc$30082$new_n4415_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3377_ A2=$abc$30082$new_n4403_ B=instr_sub ZN=$abc$30082$new_n4416_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3376_ A2=$abc$30082$new_n4416_ ZN=$abc$30082$new_n4417_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3350_ A2=$abc$30082$new_n4417_ ZN=$abc$30082$new_n4418_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4414_ A2=$abc$30082$new_n4418_ ZN=$abc$30082$new_n4419_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n4414_ A2=$abc$30082$new_n4418_ Z=$abc$30082$new_n4420_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n4090_ A2=$abc$30082$new_n4419_ A3=$abc$30082$new_n4420_ ZN=$abc$30082$new_n4421_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3977_ A2=$abc$30082$new_n4088_ ZN=$abc$30082$new_n4422_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[26] A2=reg_op2[26] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4423_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[26] A2=reg_op2[26] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4424_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n4421_ A2=$abc$30082$new_n4422_ A3=$abc$30082$new_n4423_ A4=$abc$30082$new_n4424_ ZN=alu_out[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3976_ A2=$abc$30082$new_n4088_ ZN=$abc$30082$new_n4426_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[27] A2=reg_op2[27] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4427_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[27] A2=reg_op2[27] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4428_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3350_ A2=$abc$30082$new_n4417_ B=$abc$30082$new_n4420_ ZN=$abc$30082$new_n4429_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op2[26] A2=$abc$30082$new_n4415_ B=$abc$30082$new_n3291_ ZN=$abc$30082$new_n4430_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3375_ A2=$abc$30082$new_n4430_ ZN=$abc$30082$new_n4431_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_op1[27] A2=$abc$30082$new_n4431_ Z=$abc$30082$new_n4432_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[27] A2=$abc$30082$new_n4431_ ZN=$abc$30082$new_n4433_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_op1[27] A2=$abc$30082$new_n4431_ Z=$abc$30082$new_n4434_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4432_ A2=$abc$30082$new_n4433_ ZN=$abc$30082$new_n4435_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4429_ A2=$abc$30082$new_n4435_ B=$abc$30082$new_n4091_ ZN=$abc$30082$new_n4436_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n4429_ A2=$abc$30082$new_n4435_ B=$abc$30082$new_n4436_ ZN=$abc$30082$new_n4437_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n4426_ A2=$abc$30082$new_n4427_ A3=$abc$30082$new_n4428_ A4=$abc$30082$new_n4437_ ZN=alu_out[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n3973_ A2=$abc$30082$new_n4087_ Z=$abc$30082$new_n4439_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[28] A2=reg_op2[28] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4440_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[28] A2=reg_op2[28] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4441_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4429_ A2=$abc$30082$new_n4434_ B=$abc$30082$new_n4432_ ZN=$abc$30082$new_n4442_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=reg_op2[27] A2=reg_op2[26] A3=$abc$30082$new_n4415_ ZN=$abc$30082$new_n4443_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_sub A2=$abc$30082$new_n4443_ ZN=$abc$30082$new_n4444_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op2[28] A2=$abc$30082$new_n4444_ ZN=$abc$30082$new_n4445_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[28] A2=$abc$30082$new_n4445_ ZN=$abc$30082$new_n4446_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[28] A2=$abc$30082$new_n4445_ ZN=$abc$30082$new_n4447_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4442_ A2=$abc$30082$new_n4447_ ZN=$abc$30082$new_n4448_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n4442_ A2=$abc$30082$new_n4447_ Z=$abc$30082$new_n4449_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n4090_ A2=$abc$30082$new_n4448_ A3=$abc$30082$new_n4449_ ZN=$abc$30082$new_n4450_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n4439_ A2=$abc$30082$new_n4440_ A3=$abc$30082$new_n4441_ A4=$abc$30082$new_n4450_ ZN=alu_out[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4446_ A2=$abc$30082$new_n4449_ ZN=$abc$30082$new_n4452_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3374_ A2=$abc$30082$new_n4443_ B=instr_sub ZN=$abc$30082$new_n4453_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op2[29] A2=$abc$30082$new_n4453_ ZN=$abc$30082$new_n4454_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[29] A2=$abc$30082$new_n4454_ ZN=$abc$30082$new_n4455_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3355_ A2=$abc$30082$new_n4454_ ZN=$abc$30082$new_n4456_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n4456_ ZN=$abc$30082$new_n4457_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n4452_ A2=$abc$30082$new_n4456_ ZN=$abc$30082$new_n4458_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[29] A2=reg_op2[29] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4459_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[29] A2=reg_op2[29] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4460_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n4459_ A2=$abc$30082$new_n4460_ Z=$abc$30082$new_n4461_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30082$new_n3972_ A2=$abc$30082$new_n4087_ B1=$abc$30082$new_n4091_ B2=$abc$30082$new_n4458_ C=$abc$30082$new_n4461_ ZN=alu_out[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[28] A2=$abc$30082$new_n4445_ A3=$abc$30082$new_n4456_ ZN=$abc$30082$new_n4463_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n4449_ A2=$abc$30082$new_n4457_ B=$abc$30082$new_n4463_ C=$abc$30082$new_n4455_ ZN=$abc$30082$new_n4464_
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30082$new_n3373_ A2=$abc$30082$new_n3374_ A3=$abc$30082$new_n4443_ Z=$abc$30082$new_n4465_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_sub A2=$abc$30082$new_n4465_ ZN=$abc$30082$new_n4466_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3372_ A2=$abc$30082$new_n4466_ ZN=$abc$30082$new_n4467_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[30] A2=$abc$30082$new_n4467_ ZN=$abc$30082$new_n4468_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n4464_ A2=$abc$30082$new_n4468_ Z=$abc$30082$new_n4469_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4464_ A2=$abc$30082$new_n4468_ ZN=$abc$30082$new_n4470_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n4090_ A2=$abc$30082$new_n4469_ A3=$abc$30082$new_n4470_ ZN=$abc$30082$new_n4471_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3970_ A2=$abc$30082$new_n4088_ ZN=$abc$30082$new_n4472_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[30] A2=reg_op2[30] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4473_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[30] A2=reg_op2[30] B=$abc$30082$new_n3408_ ZN=$abc$30082$new_n4474_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n4471_ A2=$abc$30082$new_n4472_ A3=$abc$30082$new_n4473_ A4=$abc$30082$new_n4474_ ZN=alu_out[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3357_ A2=$abc$30082$new_n4467_ B=$abc$30082$new_n4470_ ZN=$abc$30082$new_n4476_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3372_ A2=$abc$30082$new_n4465_ B=instr_sub ZN=$abc$30082$new_n4477_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$30082$new_n3969_ A2=$abc$30082$new_n4476_ A3=$abc$30082$new_n4477_ Z=$abc$30082$new_n4478_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[31] A2=reg_op2[31] A3=$abc$30082$new_n4089_ ZN=$abc$30082$new_n4479_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3408_ A2=$abc$30082$new_n3968_ B1=$abc$30082$new_n3969_ B2=$abc$30082$new_n4088_ ZN=$abc$30082$new_n4480_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n4091_ A2=$abc$30082$new_n4478_ B=$abc$30082$new_n4479_ C=$abc$30082$new_n4480_ ZN=alu_out[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[1] A2=$abc$30082$new_n3307_ B=$abc$30082$new_n3509_ ZN=mem_la_wstrb[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3306_ A2=reg_op1[0] B=$abc$30082$new_n3508_ C=$abc$30082$new_n3511_ ZN=mem_la_wstrb[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3306_ A2=$abc$30082$new_n3307_ B=$abc$30082$new_n3508_ C=$abc$30082$new_n3511_ ZN=mem_la_wstrb[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[0] B1=reg_op2[8] B2=mem_wordsize[2] ZN=$abc$30082$new_n4485_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3370_ A2=$abc$30082$new_n3508_ B=$abc$30082$new_n4485_ ZN=mem_la_wdata[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[1] B1=reg_op2[9] B2=mem_wordsize[2] ZN=$abc$30082$new_n4487_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3369_ A2=$abc$30082$new_n3508_ B=$abc$30082$new_n4487_ ZN=mem_la_wdata[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[2] B1=reg_op2[10] B2=mem_wordsize[2] ZN=$abc$30082$new_n4489_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3368_ A2=$abc$30082$new_n3508_ B=$abc$30082$new_n4489_ ZN=mem_la_wdata[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[3] B1=reg_op2[11] B2=mem_wordsize[2] ZN=$abc$30082$new_n4491_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3367_ A2=$abc$30082$new_n3508_ B=$abc$30082$new_n4491_ ZN=mem_la_wdata[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[4] B1=reg_op2[12] B2=mem_wordsize[2] ZN=$abc$30082$new_n4493_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3366_ A2=$abc$30082$new_n3508_ B=$abc$30082$new_n4493_ ZN=mem_la_wdata[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[5] B1=reg_op2[13] B2=mem_wordsize[2] ZN=$abc$30082$new_n4495_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3365_ A2=$abc$30082$new_n3508_ B=$abc$30082$new_n4495_ ZN=mem_la_wdata[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[6] B1=reg_op2[14] B2=mem_wordsize[2] ZN=$abc$30082$new_n4497_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3364_ A2=$abc$30082$new_n3508_ B=$abc$30082$new_n4497_ ZN=mem_la_wdata[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[7] B1=reg_op2[15] B2=mem_wordsize[2] ZN=$abc$30082$new_n4499_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3363_ A2=$abc$30082$new_n3508_ B=$abc$30082$new_n4499_ ZN=mem_la_wdata[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[0] I1=reg_op2[16] S=$abc$30082$new_n3507_ Z=mem_la_wdata[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[1] I1=reg_op2[17] S=$abc$30082$new_n3507_ Z=mem_la_wdata[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[2] I1=reg_op2[18] S=$abc$30082$new_n3507_ Z=mem_la_wdata[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[3] I1=reg_op2[19] S=$abc$30082$new_n3507_ Z=mem_la_wdata[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[4] I1=reg_op2[20] S=$abc$30082$new_n3507_ Z=mem_la_wdata[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[5] I1=reg_op2[21] S=$abc$30082$new_n3507_ Z=mem_la_wdata[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[6] I1=reg_op2[22] S=$abc$30082$new_n3507_ Z=mem_la_wdata[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[7] I1=reg_op2[23] S=$abc$30082$new_n3507_ Z=mem_la_wdata[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3378_ A2=$abc$30082$new_n3508_ B=$abc$30082$new_n4485_ ZN=mem_la_wdata[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3377_ A2=$abc$30082$new_n3508_ B=$abc$30082$new_n4487_ ZN=mem_la_wdata[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3376_ A2=$abc$30082$new_n3508_ B=$abc$30082$new_n4489_ ZN=mem_la_wdata[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3375_ A2=$abc$30082$new_n3508_ B=$abc$30082$new_n4491_ ZN=mem_la_wdata[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3374_ A2=$abc$30082$new_n3508_ B=$abc$30082$new_n4493_ ZN=mem_la_wdata[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3373_ A2=$abc$30082$new_n3508_ B=$abc$30082$new_n4495_ ZN=mem_la_wdata[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3372_ A2=$abc$30082$new_n3508_ B=$abc$30082$new_n4497_ ZN=mem_la_wdata[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3371_ A2=$abc$30082$new_n3508_ B=$abc$30082$new_n4499_ ZN=mem_la_wdata[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=latched_branch A2=latched_store Z=$abc$30082$new_n4517_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=latched_branch A2=latched_store ZN=$abc$30082$new_n4518_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[2] I1=reg_out[2] S=$abc$30082$new_n4517_ Z=$abc$30082$new_n4519_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4519_ I1=reg_op1[2] S=$abc$30082$new_n3390_ Z=mem_la_addr[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[3] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4521_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[3] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4522_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3324_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4521_ B2=$abc$30082$new_n4522_ ZN=mem_la_addr[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[4] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4524_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[4] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4525_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3325_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4524_ B2=$abc$30082$new_n4525_ ZN=mem_la_addr[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[5] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4527_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[5] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4528_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3326_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4527_ B2=$abc$30082$new_n4528_ ZN=mem_la_addr[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[6] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4530_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[6] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4531_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3327_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4530_ B2=$abc$30082$new_n4531_ ZN=mem_la_addr[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[7] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4533_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[7] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4534_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3328_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4533_ B2=$abc$30082$new_n4534_ ZN=mem_la_addr[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[8] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4536_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[8] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4537_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3329_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4536_ B2=$abc$30082$new_n4537_ ZN=mem_la_addr[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[9] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4539_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[9] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4540_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3330_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4539_ B2=$abc$30082$new_n4540_ ZN=mem_la_addr[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[10] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4542_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[10] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4543_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3331_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4542_ B2=$abc$30082$new_n4543_ ZN=mem_la_addr[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[11] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4545_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[11] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4546_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3332_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4545_ B2=$abc$30082$new_n4546_ ZN=mem_la_addr[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[12] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4548_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[12] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4549_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3333_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4548_ B2=$abc$30082$new_n4549_ ZN=mem_la_addr[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[13] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4551_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[13] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4552_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3334_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4551_ B2=$abc$30082$new_n4552_ ZN=mem_la_addr[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[14] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4554_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[14] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4555_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3335_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4554_ B2=$abc$30082$new_n4555_ ZN=mem_la_addr[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[15] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4557_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[15] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4558_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3336_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4557_ B2=$abc$30082$new_n4558_ ZN=mem_la_addr[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[16] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4560_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[16] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4561_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3337_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4560_ B2=$abc$30082$new_n4561_ ZN=mem_la_addr[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[17] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4563_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[17] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4564_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3338_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4563_ B2=$abc$30082$new_n4564_ ZN=mem_la_addr[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[18] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4566_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[18] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4567_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3339_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4566_ B2=$abc$30082$new_n4567_ ZN=mem_la_addr[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[19] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4569_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[19] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4570_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3340_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4569_ B2=$abc$30082$new_n4570_ ZN=mem_la_addr[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[20] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4572_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[20] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4573_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3341_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4572_ B2=$abc$30082$new_n4573_ ZN=mem_la_addr[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[21] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4575_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[21] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4576_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3342_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4575_ B2=$abc$30082$new_n4576_ ZN=mem_la_addr[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[22] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4578_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[22] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4579_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3344_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4578_ B2=$abc$30082$new_n4579_ ZN=mem_la_addr[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[23] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4581_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[23] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4582_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3346_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4581_ B2=$abc$30082$new_n4582_ ZN=mem_la_addr[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[24] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4584_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[24] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4585_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3348_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4584_ B2=$abc$30082$new_n4585_ ZN=mem_la_addr[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[25] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4587_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[25] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4588_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3349_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4587_ B2=$abc$30082$new_n4588_ ZN=mem_la_addr[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[26] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4590_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[26] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4591_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3350_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4590_ B2=$abc$30082$new_n4591_ ZN=mem_la_addr[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[27] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4593_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[27] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4594_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3351_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4593_ B2=$abc$30082$new_n4594_ ZN=mem_la_addr[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[28] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4596_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[28] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4597_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3353_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4596_ B2=$abc$30082$new_n4597_ ZN=mem_la_addr[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[29] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4599_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[29] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4600_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3355_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4599_ B2=$abc$30082$new_n4600_ ZN=mem_la_addr[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[30] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4602_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[30] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4603_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3357_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4602_ B2=$abc$30082$new_n4603_ ZN=mem_la_addr[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[31] A2=$abc$30082$new_n4518_ ZN=$abc$30082$new_n4605_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[31] A2=$abc$30082$new_n4517_ B=$abc$30082$new_n3390_ ZN=$abc$30082$new_n4606_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3358_ A2=$abc$30082$new_n3390_ B1=$abc$30082$new_n4605_ B2=$abc$30082$new_n4606_ ZN=mem_la_addr[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3297_ A2=$abc$30082$new_n3432_ ZN=$abc$30082$new_n4608_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=mem_do_rinst A2=resetn A3=$abc$30082$new_n3431_ ZN=$abc$30082$new_n4609_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[15] I1=mem_rdata_q[15] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29149
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29149 I1=decoded_rs1[0] S=$abc$30082$new_n4609_ Z=$abc$20123$auto$rtlil.cc:2497:Mux$4295[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[16] I1=mem_rdata_q[16] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29151
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29151 I1=decoded_rs1[1] S=$abc$30082$new_n4609_ Z=$abc$20123$auto$rtlil.cc:2497:Mux$4295[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[17] I1=mem_rdata_q[17] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29153
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29153 I1=decoded_rs1[2] S=$abc$30082$new_n4609_ Z=$abc$20123$auto$rtlil.cc:2497:Mux$4295[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[18] I1=mem_rdata_q[18] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29155
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29155 I1=decoded_rs1[3] S=$abc$30082$new_n4609_ Z=$abc$20123$auto$rtlil.cc:2497:Mux$4295[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[19] I1=mem_rdata_q[19] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29157
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29157 I1=decoded_imm_j[19] S=$abc$30082$new_n4609_ Z=$abc$20123$auto$rtlil.cc:2497:Mux$4295[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_beq_bne_blt_bge_bltu_bgeu A2=$abc$30082$new_n4085_ ZN=$abc$30082$new_n4620_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[3] A2=$abc$30082$new_n4608_ A3=$abc$30082$new_n4620_ ZN=$abc$30082$new_n4621_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30082$new_n3437_ ZN=$abc$30082$new_n4622_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4608_ A2=$abc$30082$new_n4622_ B=$abc$30082$auto$rtlil.cc:2608:MuxGate$28483 ZN=$abc$30082$new_n4623_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4621_ A2=$abc$30082$new_n4623_ ZN=$0\decoder_trigger[0:0]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_rs2[0] A2=decoded_imm_j[4] ZN=$abc$30082$new_n4625_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=decoded_rs2[3] A2=decoded_rs2[2] A3=decoded_rs2[1] ZN=$abc$30082$new_n4626_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4625_ A2=$abc$30082$new_n4626_ ZN=$abc$30082$new_n4627_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][2] I1=cpuregs[25][2] I2=cpuregs[26][2] I3=cpuregs[27][2] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4628_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][2] I1=cpuregs[29][2] I2=cpuregs[30][2] I3=cpuregs[31][2] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4629_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][2] I1=cpuregs[21][2] I2=cpuregs[22][2] I3=cpuregs[23][2] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4630_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][2] I1=cpuregs[17][2] I2=cpuregs[18][2] I3=cpuregs[19][2] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4631_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n4631_ I1=$abc$30082$new_n4630_ I2=$abc$30082$new_n4628_ I3=$abc$30082$new_n4629_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n4632_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][2] I1=cpuregs[13][2] I2=cpuregs[14][2] I3=cpuregs[15][2] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4633_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][2] I1=cpuregs[9][2] I2=cpuregs[10][2] I3=cpuregs[11][2] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4634_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][2] I1=cpuregs[5][2] I2=cpuregs[6][2] I3=cpuregs[7][2] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4635_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][2] I1=cpuregs[1][2] I2=cpuregs[2][2] I3=cpuregs[3][2] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4636_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n4636_ I1=$abc$30082$new_n4635_ I2=$abc$30082$new_n4634_ I3=$abc$30082$new_n4633_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n4637_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4637_ I1=$abc$30082$new_n4632_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n4638_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4627_ A2=$abc$30082$new_n4638_ ZN=$abc$30082$new_n4639_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=is_slli_srli_srai A2=$abc$30082$new_n4639_ ZN=$abc$30082$new_n4640_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=is_slli_srli_srai A2=decoded_rs2[2] B=$abc$30082$new_n4640_ ZN=$abc$30082$new_n4641_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=cpu_state[4] A2=$abc$30082$new_n3467_ Z=$abc$30082$new_n4642_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[4] A2=$abc$30082$new_n3467_ ZN=$abc$30082$new_n4643_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=cpu_state[4] A2=$abc$30082$new_n4641_ B1=$abc$30082$new_n4643_ B2=reg_sh[2] C=$abc$30082$new_n3470_ ZN=$0\reg_sh[4:0][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][3] I1=cpuregs[25][3] I2=cpuregs[26][3] I3=cpuregs[27][3] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4645_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][3] I1=cpuregs[29][3] I2=cpuregs[30][3] I3=cpuregs[31][3] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4646_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][3] I1=cpuregs[21][3] I2=cpuregs[22][3] I3=cpuregs[23][3] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4647_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][3] I1=cpuregs[17][3] I2=cpuregs[18][3] I3=cpuregs[19][3] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4648_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n4648_ I1=$abc$30082$new_n4647_ I2=$abc$30082$new_n4645_ I3=$abc$30082$new_n4646_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n4649_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][3] I1=cpuregs[13][3] I2=cpuregs[14][3] I3=cpuregs[15][3] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4650_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][3] I1=cpuregs[9][3] I2=cpuregs[10][3] I3=cpuregs[11][3] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4651_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][3] I1=cpuregs[5][3] I2=cpuregs[6][3] I3=cpuregs[7][3] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4652_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][3] I1=cpuregs[1][3] I2=cpuregs[2][3] I3=cpuregs[3][3] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4653_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n4653_ I1=$abc$30082$new_n4652_ I2=$abc$30082$new_n4651_ I3=$abc$30082$new_n4650_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n4654_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4654_ I1=$abc$30082$new_n4649_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n4655_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4627_ A2=$abc$30082$new_n4655_ ZN=$abc$30082$new_n4656_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=is_slli_srli_srai A2=$abc$30082$new_n4656_ ZN=$abc$30082$new_n4657_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=is_slli_srli_srai A2=decoded_rs2[3] B=$abc$30082$new_n4657_ ZN=$abc$30082$new_n4658_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_sh[2] A2=reg_sh[3] Z=$abc$30082$new_n4659_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=cpu_state[4] A2=$abc$30082$new_n4658_ B1=$abc$30082$new_n4659_ B2=$abc$30082$new_n4643_ C=$abc$30082$new_n3470_ ZN=$0\reg_sh[4:0][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_sh[2] A2=reg_sh[3] B=reg_sh[4] ZN=$abc$30082$new_n4661_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][4] I1=cpuregs[25][4] I2=cpuregs[26][4] I3=cpuregs[27][4] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4662_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][4] I1=cpuregs[29][4] I2=cpuregs[30][4] I3=cpuregs[31][4] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4663_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][4] I1=cpuregs[21][4] I2=cpuregs[22][4] I3=cpuregs[23][4] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4664_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][4] I1=cpuregs[17][4] I2=cpuregs[18][4] I3=cpuregs[19][4] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4665_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n4665_ I1=$abc$30082$new_n4664_ I2=$abc$30082$new_n4662_ I3=$abc$30082$new_n4663_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n4666_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][4] I1=cpuregs[13][4] I2=cpuregs[14][4] I3=cpuregs[15][4] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4667_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][4] I1=cpuregs[9][4] I2=cpuregs[10][4] I3=cpuregs[11][4] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4668_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][4] I1=cpuregs[5][4] I2=cpuregs[6][4] I3=cpuregs[7][4] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4669_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][4] I1=cpuregs[1][4] I2=cpuregs[2][4] I3=cpuregs[3][4] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n4670_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n4670_ I1=$abc$30082$new_n4669_ I2=$abc$30082$new_n4668_ I3=$abc$30082$new_n4667_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n4671_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4671_ I1=$abc$30082$new_n4666_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n4672_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4627_ A2=$abc$30082$new_n4672_ ZN=$abc$30082$new_n4673_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=is_slli_srli_srai A2=$abc$30082$new_n4673_ ZN=$abc$30082$new_n4674_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=is_slli_srli_srai A2=decoded_imm_j[4] B=$abc$30082$new_n4674_ C=cpu_state[4] ZN=$abc$30082$new_n4675_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3501_ A2=$abc$30082$new_n4661_ B=$abc$30082$new_n4675_ ZN=$0\reg_sh[4:0][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[20] I1=mem_rdata_q[20] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29159
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29159 I1=decoded_rs2[0] S=$abc$30082$new_n4609_ Z=$abc$20123$auto$rtlil.cc:2497:Mux$4292[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[21] I1=mem_rdata_q[21] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29161
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29161 I1=decoded_rs2[1] S=$abc$30082$new_n4609_ Z=$abc$20123$auto$rtlil.cc:2497:Mux$4292[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[22] I1=mem_rdata_q[22] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29163
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29163 I1=decoded_rs2[2] S=$abc$30082$new_n4609_ Z=$abc$20123$auto$rtlil.cc:2497:Mux$4292[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[23] I1=mem_rdata_q[23] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29165
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29165 I1=decoded_rs2[3] S=$abc$30082$new_n4609_ Z=$abc$20123$auto$rtlil.cc:2497:Mux$4292[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[24] I1=mem_rdata_q[24] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29167
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29167 I1=decoded_imm_j[4] S=$abc$30082$new_n4609_ Z=$abc$20123$auto$rtlil.cc:2497:Mux$4292[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=latched_rd[1] A2=latched_rd[0] ZN=$abc$30082$new_n4687_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=latched_rd[1] A2=latched_rd[0] ZN=$abc$30082$new_n4688_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=latched_rd[3] A2=latched_rd[4] ZN=$abc$30082$new_n4689_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=latched_rd[3] A2=latched_rd[4] A3=latched_rd[2] ZN=$abc$30082$new_n4690_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4688_ A2=$abc$30082$new_n4690_ ZN=$abc$30082$new_n4691_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=latched_branch A2=latched_store B=$abc$30082$new_n4691_ ZN=$abc$30082$new_n4692_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3450_ A2=$abc$30082$new_n4692_ ZN=$abc$30082$new_n4693_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n3450_ A2=$abc$30082$new_n4692_ Z=$abc$30082$new_n4694_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3388_ A2=latched_rd[4] A3=latched_rd[2] ZN=$abc$30082$new_n4695_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n4693_ A2=$abc$30082$new_n4695_ Z=$abc$30082$new_n4696_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=latched_rd[1] A2=latched_rd[0] A3=$abc$30082$new_n4696_ ZN=$abc$30082$new_n4697_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=latched_branch A2=$abc$30082$new_n3295_ ZN=$abc$30082$new_n4698_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[0] I1=alu_out_q[0] S=latched_stalu Z=$abc$30082$new_n4699_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4699_ Z=$abc$30082$new_n4700_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[11][0] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26673
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[1] I1=alu_out_q[1] S=latched_stalu Z=$abc$30082$new_n4702_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_pc[1] I1=$abc$30082$new_n4702_ S=$abc$30082$new_n4698_ Z=$abc$30082$new_n4703_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[11][1] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26675
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[2] I1=alu_out_q[2] S=latched_stalu Z=$abc$30082$new_n4705_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4705_ ZN=$abc$30082$new_n4706_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_pc[2] A2=$abc$30082$new_n4698_ B=$abc$30082$new_n4706_ ZN=$abc$30082$new_n4707_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[11][2] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26677
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[3] I1=alu_out_q[3] S=latched_stalu Z=$abc$30082$new_n4709_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_pc[3] A2=reg_pc[2] Z=$abc$30082$new_n4710_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4710_ I1=$abc$30082$new_n4709_ S=$abc$30082$new_n4698_ Z=$abc$30082$new_n4711_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[11][3] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26679
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=reg_pc[4] A2=reg_pc[3] A3=reg_pc[2] Z=$abc$30082$new_n4713_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_pc[3] A2=reg_pc[2] B=reg_pc[4] ZN=$abc$30082$new_n4714_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[4] I1=alu_out_q[4] S=latched_stalu Z=$abc$30082$new_n4715_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4715_ ZN=$abc$30082$new_n4716_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4713_ A3=$abc$30082$new_n4714_ B=$abc$30082$new_n4716_ ZN=$abc$30082$new_n4717_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[11][4] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26681
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[5] A2=$abc$30082$new_n4713_ Z=$abc$30082$new_n4719_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[5] A2=$abc$30082$new_n4713_ ZN=$abc$30082$new_n4720_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[5] I1=alu_out_q[5] S=latched_stalu Z=$abc$30082$new_n4721_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4721_ ZN=$abc$30082$new_n4722_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4719_ A3=$abc$30082$new_n4720_ B=$abc$30082$new_n4722_ ZN=$abc$30082$new_n4723_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[11][5] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26683
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[6] A2=$abc$30082$new_n4719_ Z=$abc$30082$new_n4725_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[6] A2=$abc$30082$new_n4719_ ZN=$abc$30082$new_n4726_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[6] I1=alu_out_q[6] S=latched_stalu Z=$abc$30082$new_n4727_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4727_ ZN=$abc$30082$new_n4728_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4725_ A3=$abc$30082$new_n4726_ B=$abc$30082$new_n4728_ ZN=$abc$30082$new_n4729_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[11][6] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26685
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[7] I1=alu_out_q[7] S=latched_stalu Z=$abc$30082$new_n4731_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_pc[7] A2=$abc$30082$new_n4725_ Z=$abc$30082$new_n4732_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4732_ I1=$abc$30082$new_n4731_ S=$abc$30082$new_n4698_ Z=$abc$30082$new_n4733_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[11][7] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26687
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_pc[8] A2=reg_pc[7] A3=$abc$30082$new_n4725_ ZN=$abc$30082$new_n4735_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_pc[7] A2=$abc$30082$new_n4725_ B=reg_pc[8] ZN=$abc$30082$new_n4736_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4736_ ZN=$abc$30082$new_n4737_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4735_ A2=$abc$30082$new_n4737_ ZN=$abc$30082$new_n4738_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[8] I1=alu_out_q[8] S=latched_stalu Z=$abc$30082$new_n4739_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4739_ ZN=$abc$30082$new_n4740_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4738_ A2=$abc$30082$new_n4740_ ZN=$abc$30082$new_n4741_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[11][8] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26689
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3299_ A2=$abc$30082$new_n4735_ ZN=$abc$30082$new_n4743_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[9] I1=alu_out_q[9] S=latched_stalu Z=$abc$30082$new_n4744_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[9] A2=$abc$30082$new_n4735_ ZN=$abc$30082$new_n4745_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4745_ I1=$abc$30082$new_n4744_ S=$abc$30082$new_n4698_ Z=$abc$30082$new_n4746_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[11][9] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26691
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[10] A2=$abc$30082$new_n4743_ Z=$abc$30082$new_n4748_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[10] A2=$abc$30082$new_n4743_ ZN=$abc$30082$new_n4749_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[10] I1=alu_out_q[10] S=latched_stalu Z=$abc$30082$new_n4750_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4750_ ZN=$abc$30082$new_n4751_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4748_ A3=$abc$30082$new_n4749_ B=$abc$30082$new_n4751_ ZN=$abc$30082$new_n4752_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[11][10] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26693
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[11] A2=$abc$30082$new_n4748_ ZN=$abc$30082$new_n4754_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[11] A2=$abc$30082$new_n4748_ Z=$abc$30082$new_n4755_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[11] I1=alu_out_q[11] S=latched_stalu Z=$abc$30082$new_n4756_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4756_ ZN=$abc$30082$new_n4757_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4754_ A3=$abc$30082$new_n4755_ B=$abc$30082$new_n4757_ ZN=$abc$30082$new_n4758_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[11][11] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26695
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[12] I1=alu_out_q[12] S=latched_stalu Z=$abc$30082$new_n4760_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4760_ ZN=$abc$30082$new_n4761_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[12] A2=$abc$30082$new_n4755_ ZN=$abc$30082$new_n4762_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[12] A2=$abc$30082$new_n4755_ Z=$abc$30082$new_n4763_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4762_ A3=$abc$30082$new_n4763_ B=$abc$30082$new_n4761_ ZN=$abc$30082$new_n4764_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[11][12] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26697
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[13] I1=alu_out_q[13] S=latched_stalu Z=$abc$30082$new_n4766_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4766_ ZN=$abc$30082$new_n4767_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[13] A2=$abc$30082$new_n4763_ ZN=$abc$30082$new_n4768_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[13] A2=$abc$30082$new_n4763_ Z=$abc$30082$new_n4769_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4768_ A3=$abc$30082$new_n4769_ B=$abc$30082$new_n4767_ ZN=$abc$30082$new_n4770_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[11][13] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26699
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[14] I1=alu_out_q[14] S=latched_stalu Z=$abc$30082$new_n4772_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4772_ ZN=$abc$30082$new_n4773_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[14] A2=$abc$30082$new_n4769_ ZN=$abc$30082$new_n4774_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[14] A2=$abc$30082$new_n4769_ Z=$abc$30082$new_n4775_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4774_ A3=$abc$30082$new_n4775_ B=$abc$30082$new_n4773_ ZN=$abc$30082$new_n4776_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[11][14] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26701
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[15] I1=alu_out_q[15] S=latched_stalu Z=$abc$30082$new_n4778_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4778_ ZN=$abc$30082$new_n4779_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[15] A2=$abc$30082$new_n4775_ ZN=$abc$30082$new_n4780_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[15] A2=$abc$30082$new_n4775_ Z=$abc$30082$new_n4781_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4780_ A3=$abc$30082$new_n4781_ B=$abc$30082$new_n4779_ ZN=$abc$30082$new_n4782_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[11][15] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26703
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[16] I1=alu_out_q[16] S=latched_stalu Z=$abc$30082$new_n4784_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4784_ ZN=$abc$30082$new_n4785_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[16] A2=$abc$30082$new_n4781_ ZN=$abc$30082$new_n4786_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[16] A2=$abc$30082$new_n4781_ Z=$abc$30082$new_n4787_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4786_ A3=$abc$30082$new_n4787_ B=$abc$30082$new_n4785_ ZN=$abc$30082$new_n4788_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[11][16] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26705
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[17] I1=alu_out_q[17] S=latched_stalu Z=$abc$30082$new_n4790_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4790_ ZN=$abc$30082$new_n4791_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[17] A2=$abc$30082$new_n4787_ ZN=$abc$30082$new_n4792_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[17] A2=$abc$30082$new_n4787_ Z=$abc$30082$new_n4793_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4792_ A3=$abc$30082$new_n4793_ B=$abc$30082$new_n4791_ ZN=$abc$30082$new_n4794_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[11][17] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26707
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[18] I1=alu_out_q[18] S=latched_stalu Z=$abc$30082$new_n4796_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4796_ ZN=$abc$30082$new_n4797_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[18] A2=$abc$30082$new_n4793_ ZN=$abc$30082$new_n4798_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[18] A2=$abc$30082$new_n4793_ Z=$abc$30082$new_n4799_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4798_ A3=$abc$30082$new_n4799_ B=$abc$30082$new_n4797_ ZN=$abc$30082$new_n4800_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[11][18] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26709
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[19] I1=alu_out_q[19] S=latched_stalu Z=$abc$30082$new_n4802_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4802_ ZN=$abc$30082$new_n4803_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[19] A2=$abc$30082$new_n4799_ ZN=$abc$30082$new_n4804_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[19] A2=$abc$30082$new_n4799_ Z=$abc$30082$new_n4805_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4804_ A3=$abc$30082$new_n4805_ B=$abc$30082$new_n4803_ ZN=$abc$30082$new_n4806_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[11][19] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26711
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[20] I1=alu_out_q[20] S=latched_stalu Z=$abc$30082$new_n4808_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4808_ ZN=$abc$30082$new_n4809_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[20] A2=$abc$30082$new_n4805_ ZN=$abc$30082$new_n4810_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[20] A2=$abc$30082$new_n4805_ Z=$abc$30082$new_n4811_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4810_ A3=$abc$30082$new_n4811_ B=$abc$30082$new_n4809_ ZN=$abc$30082$new_n4812_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[11][20] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26713
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[21] I1=alu_out_q[21] S=latched_stalu Z=$abc$30082$new_n4814_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4814_ ZN=$abc$30082$new_n4815_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[21] A2=$abc$30082$new_n4811_ ZN=$abc$30082$new_n4816_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[21] A2=$abc$30082$new_n4811_ Z=$abc$30082$new_n4817_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4816_ A3=$abc$30082$new_n4817_ B=$abc$30082$new_n4815_ ZN=$abc$30082$new_n4818_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[11][21] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26715
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[22] I1=alu_out_q[22] S=latched_stalu Z=$abc$30082$new_n4820_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4820_ ZN=$abc$30082$new_n4821_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[22] A2=$abc$30082$new_n4817_ ZN=$abc$30082$new_n4822_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[22] A2=$abc$30082$new_n4817_ Z=$abc$30082$new_n4823_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4822_ A3=$abc$30082$new_n4823_ B=$abc$30082$new_n4821_ ZN=$abc$30082$new_n4824_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[11][22] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26717
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[23] I1=alu_out_q[23] S=latched_stalu Z=$abc$30082$new_n4826_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4826_ ZN=$abc$30082$new_n4827_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[23] A2=$abc$30082$new_n4823_ ZN=$abc$30082$new_n4828_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[23] A2=$abc$30082$new_n4823_ Z=$abc$30082$new_n4829_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4828_ A3=$abc$30082$new_n4829_ B=$abc$30082$new_n4827_ ZN=$abc$30082$new_n4830_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[11][23] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26719
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[24] I1=alu_out_q[24] S=latched_stalu Z=$abc$30082$new_n4832_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4832_ ZN=$abc$30082$new_n4833_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[24] A2=$abc$30082$new_n4829_ ZN=$abc$30082$new_n4834_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[24] A2=$abc$30082$new_n4829_ Z=$abc$30082$new_n4835_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4834_ A3=$abc$30082$new_n4835_ B=$abc$30082$new_n4833_ ZN=$abc$30082$new_n4836_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[11][24] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26721
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[25] I1=alu_out_q[25] S=latched_stalu Z=$abc$30082$new_n4838_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4838_ ZN=$abc$30082$new_n4839_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[25] A2=$abc$30082$new_n4835_ ZN=$abc$30082$new_n4840_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[25] A2=$abc$30082$new_n4835_ Z=$abc$30082$new_n4841_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4840_ A3=$abc$30082$new_n4841_ B=$abc$30082$new_n4839_ ZN=$abc$30082$new_n4842_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[11][25] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26723
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[26] I1=alu_out_q[26] S=latched_stalu Z=$abc$30082$new_n4844_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4844_ ZN=$abc$30082$new_n4845_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[26] A2=$abc$30082$new_n4841_ ZN=$abc$30082$new_n4846_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[26] A2=$abc$30082$new_n4841_ Z=$abc$30082$new_n4847_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4846_ A3=$abc$30082$new_n4847_ B=$abc$30082$new_n4845_ ZN=$abc$30082$new_n4848_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[11][26] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26725
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[27] I1=alu_out_q[27] S=latched_stalu Z=$abc$30082$new_n4850_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4850_ ZN=$abc$30082$new_n4851_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[27] A2=$abc$30082$new_n4847_ ZN=$abc$30082$new_n4852_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[27] A2=$abc$30082$new_n4847_ Z=$abc$30082$new_n4853_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4852_ A3=$abc$30082$new_n4853_ B=$abc$30082$new_n4851_ ZN=$abc$30082$new_n4854_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[11][27] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26727
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[28] I1=alu_out_q[28] S=latched_stalu Z=$abc$30082$new_n4856_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4856_ ZN=$abc$30082$new_n4857_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[28] A2=$abc$30082$new_n4853_ ZN=$abc$30082$new_n4858_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[28] A2=$abc$30082$new_n4853_ Z=$abc$30082$new_n4859_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4858_ A3=$abc$30082$new_n4859_ B=$abc$30082$new_n4857_ ZN=$abc$30082$new_n4860_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[11][28] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26729
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[29] I1=alu_out_q[29] S=latched_stalu Z=$abc$30082$new_n4862_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4862_ ZN=$abc$30082$new_n4863_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[29] A2=$abc$30082$new_n4859_ ZN=$abc$30082$new_n4864_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[29] A2=$abc$30082$new_n4859_ Z=$abc$30082$new_n4865_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4864_ A3=$abc$30082$new_n4865_ B=$abc$30082$new_n4863_ ZN=$abc$30082$new_n4866_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[11][29] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26731
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[30] I1=alu_out_q[30] S=latched_stalu Z=$abc$30082$new_n4868_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4868_ ZN=$abc$30082$new_n4869_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[30] A2=$abc$30082$new_n4865_ ZN=$abc$30082$new_n4870_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[30] A2=$abc$30082$new_n4865_ Z=$abc$30082$new_n4871_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4870_ A3=$abc$30082$new_n4871_ B=$abc$30082$new_n4869_ ZN=$abc$30082$new_n4872_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[11][30] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26733
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[31] I1=alu_out_q[31] S=latched_stalu Z=$abc$30082$new_n4874_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4698_ A2=$abc$30082$new_n4874_ ZN=$abc$30082$new_n4875_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_pc[31] A2=$abc$30082$new_n4871_ B=$abc$30082$new_n4698_ ZN=$abc$30082$new_n4876_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_pc[31] A2=$abc$30082$new_n4871_ B=$abc$30082$new_n4876_ ZN=$abc$30082$new_n4877_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4875_ A2=$abc$30082$new_n4877_ ZN=$abc$30082$new_n4878_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[11][31] S=$abc$30082$new_n4697_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26735
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=instr_sra A2=instr_srai Z=$abc$30082$new_n4880_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=instr_srl A2=instr_srli A3=$abc$30082$new_n4880_ ZN=$abc$30082$new_n4881_
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=instr_srl A2=instr_srli A3=$abc$30082$new_n4880_ Z=$abc$30082$new_n4882_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=instr_sll A2=instr_slli A3=$abc$30082$new_n4882_ ZN=$abc$30082$new_n4883_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=cpu_state[2] A2=cpu_state[4] ZN=$abc$30082$new_n4884_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=mem_do_wdata A2=cpu_state[5] B1=$abc$30082$new_n3437_ B2=$abc$30082$new_n4884_ C=$abc$30082$new_n3302_ ZN=$abc$30082$new_n4885_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3470_ A2=$abc$30082$new_n4885_ ZN=$abc$30082$new_n4886_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30082$new_n3433_ A2=$abc$30082$new_n3438_ B1=$abc$30082$new_n3501_ B2=$abc$30082$new_n4883_ C=$abc$30082$new_n4886_ ZN=$abc$30082$new_n4887_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n3296_ A2=$abc$30082$new_n3308_ A3=$abc$30082$new_n3433_ B=$abc$30082$new_n4887_ ZN=$abc$30082$new_n4888_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][0] I1=cpuregs[21][0] I2=cpuregs[22][0] I3=cpuregs[23][0] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4889_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][0] I1=cpuregs[17][0] I2=cpuregs[18][0] I3=cpuregs[19][0] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4890_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4890_ I1=$abc$30082$new_n4889_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n4891_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][0] I1=cpuregs[25][0] I2=cpuregs[26][0] I3=cpuregs[27][0] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4892_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][0] I1=cpuregs[29][0] I2=cpuregs[30][0] I3=cpuregs[31][0] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4893_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4892_ I1=$abc$30082$new_n4893_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n4894_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][0] I1=cpuregs[5][0] I2=cpuregs[6][0] I3=cpuregs[7][0] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4895_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][0] I1=cpuregs[1][0] I2=cpuregs[2][0] I3=cpuregs[3][0] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4896_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4896_ I1=$abc$30082$new_n4895_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n4897_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][0] I1=cpuregs[13][0] I2=cpuregs[14][0] I3=cpuregs[15][0] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4898_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][0] I1=cpuregs[9][0] I2=cpuregs[10][0] I3=cpuregs[11][0] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4899_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4899_ I1=$abc$30082$new_n4898_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n4900_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n4897_ I1=$abc$30082$new_n4900_ I2=$abc$30082$new_n4891_ I3=$abc$30082$new_n4894_ S0=$\cpuregs$rdreg[1]$q[3] S1=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n4901_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=cpu_state[4] A2=$abc$30082$new_n3438_ ZN=$abc$30082$new_n4902_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_imm_j[19] A2=decoded_rs1[3] ZN=$abc$30082$new_n4903_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=decoded_rs1[2] A2=decoded_rs1[1] A3=decoded_rs1[0] ZN=$abc$30082$new_n4904_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4903_ A2=$abc$30082$new_n4904_ B=is_lui_auipc_jal ZN=$abc$30082$new_n4905_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n4901_ A2=$abc$30082$new_n4902_ A3=$abc$30082$new_n4905_ ZN=$abc$30082$new_n4906_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[1] A2=$abc$30082$new_n3468_ A3=$abc$30082$new_n4882_ ZN=$abc$30082$new_n4907_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_op1[0] A2=decoded_imm[0] Z=$abc$30082$new_n4908_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3437_ A2=$abc$30082$new_n4908_ ZN=$abc$30082$new_n4909_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[0] A2=decoded_imm[0] B=$abc$30082$new_n4909_ ZN=$abc$30082$new_n4910_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[4] A2=$abc$30082$new_n4642_ A3=$abc$30082$new_n4882_ ZN=$abc$30082$new_n4911_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n4906_ A2=$abc$30082$new_n4907_ A3=$abc$30082$new_n4910_ A4=$abc$30082$new_n4911_ ZN=$abc$30082$new_n4912_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4912_ I1=reg_op1[0] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26737
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[1] A2=is_lui_auipc_jal ZN=$abc$30082$new_n4914_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_lui A2=$abc$30082$new_n4914_ ZN=$abc$30082$new_n4915_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][1] I1=cpuregs[9][1] I2=cpuregs[10][1] I3=cpuregs[11][1] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4916_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][1] I1=cpuregs[13][1] I2=cpuregs[14][1] I3=cpuregs[15][1] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4917_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][1] I1=cpuregs[1][1] I2=cpuregs[2][1] I3=cpuregs[3][1] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4918_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][1] I1=cpuregs[5][1] I2=cpuregs[6][1] I3=cpuregs[7][1] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4919_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n4916_ I1=$abc$30082$new_n4917_ I2=$abc$30082$new_n4918_ I3=$abc$30082$new_n4919_ S0=$\cpuregs$rdreg[1]$q[2] S1=$abc$30082$new_n3385_ Z=$abc$30082$new_n4920_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][1] I1=cpuregs[25][1] I2=cpuregs[26][1] I3=cpuregs[27][1] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4921_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][1] I1=cpuregs[29][1] I2=cpuregs[30][1] I3=cpuregs[31][1] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4922_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][1] I1=cpuregs[17][1] I2=cpuregs[18][1] I3=cpuregs[19][1] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4923_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][1] I1=cpuregs[21][1] I2=cpuregs[22][1] I3=cpuregs[23][1] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4924_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n4921_ I1=$abc$30082$new_n4922_ I2=$abc$30082$new_n4923_ I3=$abc$30082$new_n4924_ S0=$\cpuregs$rdreg[1]$q[2] S1=$abc$30082$new_n3385_ Z=$abc$30082$new_n4925_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4920_ I1=$abc$30082$new_n4925_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n4926_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4905_ A2=$abc$30082$new_n4926_ B=$abc$30082$new_n4915_ ZN=$abc$30082$new_n4927_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_op1[1] A2=decoded_imm[1] Z=$abc$30082$new_n4928_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[1] A2=decoded_imm[1] Z=$abc$30082$new_n4929_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n4908_ A2=$abc$30082$new_n4929_ B=$abc$30082$new_n3438_ ZN=$abc$30082$new_n4930_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4908_ A2=$abc$30082$new_n4929_ B=$abc$30082$new_n4930_ ZN=$abc$30082$new_n4931_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3307_ A2=$abc$30082$new_n4881_ ZN=$abc$30082$new_n4932_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[2] A2=$abc$30082$new_n4881_ B=$abc$30082$new_n4932_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n4933_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n3326_ A2=$abc$30082$new_n4643_ A3=$abc$30082$new_n4881_ B=$abc$30082$new_n4933_ ZN=$abc$30082$new_n4934_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4931_ A2=$abc$30082$new_n4934_ ZN=$abc$30082$new_n4935_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=cpu_state[4] A2=$abc$30082$new_n3438_ A3=$abc$30082$new_n4927_ B=$abc$30082$new_n4935_ ZN=$abc$30082$new_n4936_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4936_ I1=reg_op1[1] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26739
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[2] A2=is_lui_auipc_jal ZN=$abc$30082$new_n4938_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][2] I1=cpuregs[9][2] I2=cpuregs[10][2] I3=cpuregs[11][2] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4939_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][2] I1=cpuregs[13][2] I2=cpuregs[14][2] I3=cpuregs[15][2] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4940_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][2] I1=cpuregs[1][2] I2=cpuregs[2][2] I3=cpuregs[3][2] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4941_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][2] I1=cpuregs[5][2] I2=cpuregs[6][2] I3=cpuregs[7][2] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4942_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][2] I1=cpuregs[25][2] I2=cpuregs[26][2] I3=cpuregs[27][2] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4943_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][2] I1=cpuregs[29][2] I2=cpuregs[30][2] I3=cpuregs[31][2] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4944_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][2] I1=cpuregs[17][2] I2=cpuregs[18][2] I3=cpuregs[19][2] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4945_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][2] I1=cpuregs[21][2] I2=cpuregs[22][2] I3=cpuregs[23][2] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4946_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n4941_ I1=$abc$30082$new_n4942_ I2=$abc$30082$new_n4945_ I3=$abc$30082$new_n4946_ S0=$\cpuregs$rdreg[1]$q[2] S1=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n4947_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n4947_ ZN=$abc$30082$new_n4948_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n4939_ I1=$abc$30082$new_n4940_ I2=$abc$30082$new_n4943_ I3=$abc$30082$new_n4944_ S0=$\cpuregs$rdreg[1]$q[2] S1=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n4949_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n4949_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n4950_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n4938_ B1=$abc$30082$new_n4948_ B2=$abc$30082$new_n4950_ ZN=$abc$30082$new_n4951_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n4951_ ZN=$abc$30082$new_n4952_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4908_ A2=$abc$30082$new_n4929_ B=$abc$30082$new_n4928_ ZN=$abc$30082$new_n4953_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_imm[2] A2=reg_op1[2] ZN=$abc$30082$new_n4954_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[2] A2=reg_op1[2] ZN=$abc$30082$new_n4955_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=decoded_imm[2] A2=reg_op1[2] A3=$abc$30082$new_n4953_ Z=$abc$30082$new_n4956_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3306_ A2=$abc$30082$new_n4881_ ZN=$abc$30082$new_n4957_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[3] A2=$abc$30082$new_n4881_ B=$abc$30082$new_n4957_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n4958_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[6] A2=$abc$30082$new_n4642_ A3=$abc$30082$new_n4882_ ZN=$abc$30082$new_n4959_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n4958_ A2=$abc$30082$new_n4959_ Z=$abc$30082$new_n4960_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3437_ A2=$abc$30082$new_n4956_ B=$abc$30082$new_n4960_ C=$abc$30082$new_n4952_ ZN=$abc$30082$new_n4961_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4961_ I1=reg_op1[2] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26741
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[3] A2=is_lui_auipc_jal ZN=$abc$30082$new_n4963_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][3] I1=cpuregs[13][3] I2=cpuregs[14][3] I3=cpuregs[15][3] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4964_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][3] I1=cpuregs[9][3] I2=cpuregs[10][3] I3=cpuregs[11][3] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4965_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][3] I1=cpuregs[5][3] I2=cpuregs[6][3] I3=cpuregs[7][3] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4966_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][3] I1=cpuregs[1][3] I2=cpuregs[2][3] I3=cpuregs[3][3] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4967_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n4965_ I1=$abc$30082$new_n4967_ I2=$abc$30082$new_n4964_ I3=$abc$30082$new_n4966_ S0=$abc$30082$new_n3385_ S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n4968_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][3] I1=cpuregs[29][3] I2=cpuregs[30][3] I3=cpuregs[31][3] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4969_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][3] I1=cpuregs[25][3] I2=cpuregs[26][3] I3=cpuregs[27][3] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4970_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][3] I1=cpuregs[17][3] I2=cpuregs[18][3] I3=cpuregs[19][3] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4971_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][3] I1=cpuregs[21][3] I2=cpuregs[22][3] I3=cpuregs[23][3] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4972_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n4970_ I1=$abc$30082$new_n4971_ I2=$abc$30082$new_n4969_ I3=$abc$30082$new_n4972_ S0=$abc$30082$new_n3385_ S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n4973_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4968_ I1=$abc$30082$new_n4973_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n4974_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4905_ A2=$abc$30082$new_n4974_ ZN=$abc$30082$new_n4975_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=instr_lui A2=$abc$30082$new_n4963_ B=$abc$30082$new_n4975_ ZN=$abc$30082$new_n4976_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n4976_ ZN=$abc$30082$new_n4977_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n4953_ A2=$abc$30082$new_n4954_ B=$abc$30082$new_n4955_ ZN=$abc$30082$new_n4978_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[3] A2=reg_op1[3] ZN=$abc$30082$new_n4979_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n4979_ ZN=$abc$30082$new_n4980_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_imm[3] A2=reg_op1[3] Z=$abc$30082$new_n4981_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n4979_ A2=$abc$30082$new_n4981_ Z=$abc$30082$new_n4982_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n4978_ A2=$abc$30082$new_n4982_ Z=$abc$30082$new_n4983_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n4978_ A2=$abc$30082$new_n4982_ B=$abc$30082$new_n3438_ ZN=$abc$30082$new_n4984_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_op1[2] A2=$abc$30082$new_n4882_ Z=$abc$30082$new_n4985_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[4] A2=$abc$30082$new_n4881_ B=$abc$30082$new_n4985_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n4986_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[7] A2=$abc$30082$new_n4642_ A3=$abc$30082$new_n4882_ ZN=$abc$30082$new_n4987_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n4986_ A2=$abc$30082$new_n4987_ Z=$abc$30082$new_n4988_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n4983_ A2=$abc$30082$new_n4984_ B=$abc$30082$new_n4988_ C=$abc$30082$new_n4977_ ZN=$abc$30082$new_n4989_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4989_ I1=reg_op1[3] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26743
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[4] A2=$abc$30082$new_n4888_ ZN=$abc$30082$new_n4991_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[4] A2=is_lui_auipc_jal ZN=$abc$30082$new_n4992_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][4] I1=cpuregs[13][4] I2=cpuregs[14][4] I3=cpuregs[15][4] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4993_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][4] I1=cpuregs[9][4] I2=cpuregs[10][4] I3=cpuregs[11][4] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4994_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][4] I1=cpuregs[5][4] I2=cpuregs[6][4] I3=cpuregs[7][4] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4995_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][4] I1=cpuregs[1][4] I2=cpuregs[2][4] I3=cpuregs[3][4] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4996_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n4994_ I1=$abc$30082$new_n4996_ I2=$abc$30082$new_n4993_ I3=$abc$30082$new_n4995_ S0=$abc$30082$new_n3385_ S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n4997_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][4] I1=cpuregs[29][4] I2=cpuregs[30][4] I3=cpuregs[31][4] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4998_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][4] I1=cpuregs[25][4] I2=cpuregs[26][4] I3=cpuregs[27][4] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n4999_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][4] I1=cpuregs[17][4] I2=cpuregs[18][4] I3=cpuregs[19][4] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5000_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][4] I1=cpuregs[21][4] I2=cpuregs[22][4] I3=cpuregs[23][4] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5001_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n4999_ I1=$abc$30082$new_n5000_ I2=$abc$30082$new_n4998_ I3=$abc$30082$new_n5001_ S0=$abc$30082$new_n3385_ S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5002_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4997_ I1=$abc$30082$new_n5002_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5003_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4905_ A2=$abc$30082$new_n5003_ ZN=$abc$30082$new_n5004_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=instr_lui A2=$abc$30082$new_n4992_ B=$abc$30082$new_n5004_ ZN=$abc$30082$new_n5005_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4978_ A2=$abc$30082$new_n4981_ B=$abc$30082$new_n4980_ ZN=$abc$30082$new_n5006_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_imm[4] A2=reg_op1[4] ZN=$abc$30082$new_n5007_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n5007_ ZN=$abc$30082$new_n5008_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[4] A2=reg_op1[4] ZN=$abc$30082$new_n5009_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5008_ A2=$abc$30082$new_n5009_ ZN=$abc$30082$new_n5010_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n5006_ A2=$abc$30082$new_n5010_ Z=$abc$30082$new_n5011_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5006_ A2=$abc$30082$new_n5010_ B=$abc$30082$new_n3437_ ZN=$abc$30082$new_n5012_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[8] A2=$abc$30082$new_n4881_ ZN=$abc$30082$new_n5013_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4642_ A2=$abc$30082$new_n4932_ ZN=$abc$30082$new_n5014_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[5] A2=$abc$30082$new_n4881_ ZN=$abc$30082$new_n5015_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[3] A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5016_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$30082$new_n3469_ A2=$abc$30082$new_n5015_ A3=$abc$30082$new_n5016_ B1=$abc$30082$new_n5013_ B2=$abc$30082$new_n5014_ ZN=$abc$30082$new_n5017_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5005_ B1=$abc$30082$new_n5011_ B2=$abc$30082$new_n5012_ C=$abc$30082$new_n5017_ ZN=$abc$30082$new_n5018_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n4888_ A2=$abc$30082$new_n5018_ B=$abc$30082$new_n4991_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$26745
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5006_ A2=$abc$30082$new_n5007_ B=$abc$30082$new_n5009_ ZN=$abc$30082$new_n5020_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=decoded_imm[5] A2=reg_op1[5] Z=$abc$30082$new_n5021_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_imm[5] A2=reg_op1[5] Z=$abc$30082$new_n5022_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=decoded_imm[5] A2=reg_op1[5] A3=$abc$30082$new_n5020_ ZN=$abc$30082$new_n5023_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[5] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5024_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][5] I1=cpuregs[13][5] I2=cpuregs[14][5] I3=cpuregs[15][5] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5025_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][5] I1=cpuregs[9][5] I2=cpuregs[10][5] I3=cpuregs[11][5] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5026_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][5] I1=cpuregs[5][5] I2=cpuregs[6][5] I3=cpuregs[7][5] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5027_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][5] I1=cpuregs[1][5] I2=cpuregs[2][5] I3=cpuregs[3][5] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5028_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n5026_ I1=$abc$30082$new_n5028_ I2=$abc$30082$new_n5025_ I3=$abc$30082$new_n5027_ S0=$abc$30082$new_n3385_ S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5029_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][5] I1=cpuregs[29][5] I2=cpuregs[30][5] I3=cpuregs[31][5] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5030_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][5] I1=cpuregs[25][5] I2=cpuregs[26][5] I3=cpuregs[27][5] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5031_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][5] I1=cpuregs[17][5] I2=cpuregs[18][5] I3=cpuregs[19][5] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5032_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][5] I1=cpuregs[21][5] I2=cpuregs[22][5] I3=cpuregs[23][5] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5033_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n5031_ I1=$abc$30082$new_n5032_ I2=$abc$30082$new_n5030_ I3=$abc$30082$new_n5033_ S0=$abc$30082$new_n3385_ S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5034_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5029_ I1=$abc$30082$new_n5034_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5035_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4905_ A2=$abc$30082$new_n5035_ ZN=$abc$30082$new_n5036_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=instr_lui A2=$abc$30082$new_n5024_ B=$abc$30082$new_n5036_ ZN=$abc$30082$new_n5037_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5037_ ZN=$abc$30082$new_n5038_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[4] A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5039_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30082$new_n3327_ A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5039_ C=$abc$30082$new_n3469_ ZN=$abc$30082$new_n5040_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[9] A2=$abc$30082$new_n4881_ ZN=$abc$30082$new_n5041_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4643_ A2=$abc$30082$new_n5041_ ZN=$abc$30082$new_n5042_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4957_ A2=$abc$30082$new_n5042_ B=$abc$30082$new_n5040_ ZN=$abc$30082$new_n5043_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n3437_ A2=$abc$30082$new_n5023_ B=$abc$30082$new_n5038_ C=$abc$30082$new_n5043_ ZN=$abc$30082$new_n5044_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5044_ I1=reg_op1[5] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26747
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5020_ A2=$abc$30082$new_n5022_ B=$abc$30082$new_n5021_ ZN=$abc$30082$new_n5046_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[6] A2=reg_op1[6] ZN=$abc$30082$new_n5047_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm[6] A2=reg_op1[6] ZN=$abc$30082$new_n5048_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5046_ A2=$abc$30082$new_n5048_ B=$abc$30082$new_n3437_ ZN=$abc$30082$new_n5049_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5046_ A2=$abc$30082$new_n5048_ B=$abc$30082$new_n5049_ ZN=$abc$30082$new_n5050_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[6] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5051_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][6] I1=cpuregs[5][6] I2=cpuregs[6][6] I3=cpuregs[7][6] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5052_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][6] I1=cpuregs[1][6] I2=cpuregs[2][6] I3=cpuregs[3][6] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5053_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][6] I1=cpuregs[13][6] I2=cpuregs[14][6] I3=cpuregs[15][6] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5054_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][6] I1=cpuregs[9][6] I2=cpuregs[10][6] I3=cpuregs[11][6] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5055_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][6] I1=cpuregs[21][6] I2=cpuregs[22][6] I3=cpuregs[23][6] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5056_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][6] I1=cpuregs[17][6] I2=cpuregs[18][6] I3=cpuregs[19][6] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5057_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][6] I1=cpuregs[29][6] I2=cpuregs[30][6] I3=cpuregs[31][6] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5058_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][6] I1=cpuregs[25][6] I2=cpuregs[26][6] I3=cpuregs[27][6] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5059_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5053_ I1=$abc$30082$new_n5052_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5060_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5057_ I1=$abc$30082$new_n5056_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5061_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5060_ I1=$abc$30082$new_n5061_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5062_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5055_ I1=$abc$30082$new_n5054_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5063_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5059_ I1=$abc$30082$new_n5058_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5064_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5063_ I1=$abc$30082$new_n5064_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5065_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5065_ ZN=$abc$30082$new_n5066_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5062_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5067_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5051_ B1=$abc$30082$new_n5066_ B2=$abc$30082$new_n5067_ ZN=$abc$30082$new_n5068_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5068_ ZN=$abc$30082$new_n5069_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3331_ A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5070_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n4642_ A2=$abc$30082$new_n4985_ A3=$abc$30082$new_n5070_ ZN=$abc$30082$new_n5071_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3326_ A2=$abc$30082$new_n4881_ ZN=$abc$30082$new_n5072_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[7] A2=$abc$30082$new_n4881_ B=$abc$30082$new_n5072_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5073_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5050_ A2=$abc$30082$new_n5069_ A3=$abc$30082$new_n5071_ A4=$abc$30082$new_n5073_ ZN=$abc$30082$new_n5074_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5074_ I1=reg_op1[6] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26749
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5046_ A2=$abc$30082$new_n5048_ B=$abc$30082$new_n5047_ ZN=$abc$30082$new_n5076_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_imm[7] A2=reg_op1[7] Z=$abc$30082$new_n5077_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=decoded_imm[7] A2=reg_op1[7] Z=$abc$30082$new_n5078_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=decoded_imm[7] A2=$abc$30082$new_n3328_ A3=$abc$30082$new_n5076_ ZN=$abc$30082$new_n5079_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[6] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5080_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[11] A2=$abc$30082$new_n4881_ B=$abc$30082$new_n4642_ ZN=$abc$30082$new_n5081_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[7] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5082_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][7] I1=cpuregs[13][7] I2=cpuregs[14][7] I3=cpuregs[15][7] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5083_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][7] I1=cpuregs[9][7] I2=cpuregs[10][7] I3=cpuregs[11][7] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5084_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][7] I1=cpuregs[5][7] I2=cpuregs[6][7] I3=cpuregs[7][7] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5085_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][7] I1=cpuregs[1][7] I2=cpuregs[2][7] I3=cpuregs[3][7] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5086_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][7] I1=cpuregs[29][7] I2=cpuregs[30][7] I3=cpuregs[31][7] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5087_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][7] I1=cpuregs[25][7] I2=cpuregs[26][7] I3=cpuregs[27][7] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5088_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][7] I1=cpuregs[17][7] I2=cpuregs[18][7] I3=cpuregs[19][7] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5089_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][7] I1=cpuregs[21][7] I2=cpuregs[22][7] I3=cpuregs[23][7] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5090_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n5086_ I1=$abc$30082$new_n5089_ I2=$abc$30082$new_n5085_ I3=$abc$30082$new_n5090_ S0=$\cpuregs$rdreg[1]$q[4] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5091_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n5084_ I1=$abc$30082$new_n5088_ I2=$abc$30082$new_n5083_ I3=$abc$30082$new_n5087_ S0=$\cpuregs$rdreg[1]$q[4] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5092_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5091_ I1=$abc$30082$new_n5092_ S=$\cpuregs$rdreg[1]$q[3] Z=$abc$30082$new_n5093_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4905_ A2=$abc$30082$new_n5093_ ZN=$abc$30082$new_n5094_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=instr_lui A2=$abc$30082$new_n5082_ B=$abc$30082$new_n5094_ ZN=$abc$30082$new_n5095_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5095_ ZN=$abc$30082$new_n5096_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30082$new_n5013_ A2=$abc$30082$new_n5080_ B1=$abc$30082$new_n5081_ B2=$abc$30082$new_n5016_ C=$abc$30082$new_n5096_ ZN=$abc$30082$new_n5097_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30082$new_n3438_ A2=$abc$30082$new_n5079_ B=$abc$30082$new_n5097_ C=$abc$30082$new_n4888_ ZN=$abc$30082$new_n5098_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3328_ A2=$abc$30082$new_n4888_ B=$abc$30082$new_n5098_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$26751
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[8] A2=$abc$30082$new_n4888_ ZN=$abc$30082$new_n5100_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5076_ A2=$abc$30082$new_n5077_ B=$abc$30082$new_n5078_ ZN=$abc$30082$new_n5101_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_imm[8] A2=reg_op1[8] ZN=$abc$30082$new_n5102_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[8] A2=reg_op1[8] ZN=$abc$30082$new_n5103_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=decoded_imm[8] A2=reg_op1[8] A3=$abc$30082$new_n5101_ ZN=$abc$30082$new_n5104_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[8] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5105_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][8] I1=cpuregs[5][8] I2=cpuregs[6][8] I3=cpuregs[7][8] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5106_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][8] I1=cpuregs[1][8] I2=cpuregs[2][8] I3=cpuregs[3][8] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5107_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][8] I1=cpuregs[13][8] I2=cpuregs[14][8] I3=cpuregs[15][8] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5108_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][8] I1=cpuregs[9][8] I2=cpuregs[10][8] I3=cpuregs[11][8] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5109_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][8] I1=cpuregs[21][8] I2=cpuregs[22][8] I3=cpuregs[23][8] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5110_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][8] I1=cpuregs[17][8] I2=cpuregs[18][8] I3=cpuregs[19][8] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5111_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][8] I1=cpuregs[29][8] I2=cpuregs[30][8] I3=cpuregs[31][8] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5112_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][8] I1=cpuregs[25][8] I2=cpuregs[26][8] I3=cpuregs[27][8] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5113_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5107_ I1=$abc$30082$new_n5106_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5114_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5111_ I1=$abc$30082$new_n5110_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5115_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5114_ I1=$abc$30082$new_n5115_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5116_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5109_ I1=$abc$30082$new_n5108_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5117_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5113_ I1=$abc$30082$new_n5112_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5118_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5117_ I1=$abc$30082$new_n5118_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5119_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5119_ ZN=$abc$30082$new_n5120_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5116_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5121_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5105_ B1=$abc$30082$new_n5120_ B2=$abc$30082$new_n5121_ ZN=$abc$30082$new_n5122_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[12] A2=$abc$30082$new_n4881_ B=$abc$30082$new_n4642_ ZN=$abc$30082$new_n5123_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[7] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5124_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n5039_ A2=$abc$30082$new_n5123_ B1=$abc$30082$new_n5124_ B2=$abc$30082$new_n5041_ ZN=$abc$30082$new_n5125_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30082$new_n3438_ A2=$abc$30082$new_n5104_ B1=$abc$30082$new_n5122_ B2=$abc$30082$new_n4902_ C=$abc$30082$new_n5125_ ZN=$abc$30082$new_n5126_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n4888_ A2=$abc$30082$new_n5126_ B=$abc$30082$new_n5100_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$26753
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5101_ A2=$abc$30082$new_n5102_ B=$abc$30082$new_n5103_ ZN=$abc$30082$new_n5128_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=decoded_imm[9] A2=reg_op1[9] Z=$abc$30082$new_n5129_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_imm[9] A2=reg_op1[9] Z=$abc$30082$new_n5130_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=decoded_imm[9] A2=$abc$30082$new_n3330_ A3=$abc$30082$new_n5128_ ZN=$abc$30082$new_n5131_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3438_ A2=$abc$30082$new_n5131_ ZN=$abc$30082$new_n5132_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[9] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5133_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][9] I1=cpuregs[5][9] I2=cpuregs[6][9] I3=cpuregs[7][9] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5134_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][9] I1=cpuregs[1][9] I2=cpuregs[2][9] I3=cpuregs[3][9] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5135_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][9] I1=cpuregs[13][9] I2=cpuregs[14][9] I3=cpuregs[15][9] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5136_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][9] I1=cpuregs[9][9] I2=cpuregs[10][9] I3=cpuregs[11][9] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5137_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][9] I1=cpuregs[21][9] I2=cpuregs[22][9] I3=cpuregs[23][9] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5138_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][9] I1=cpuregs[17][9] I2=cpuregs[18][9] I3=cpuregs[19][9] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5139_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][9] I1=cpuregs[29][9] I2=cpuregs[30][9] I3=cpuregs[31][9] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5140_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][9] I1=cpuregs[25][9] I2=cpuregs[26][9] I3=cpuregs[27][9] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5141_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5135_ I1=$abc$30082$new_n5134_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5142_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5139_ I1=$abc$30082$new_n5138_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5143_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5142_ I1=$abc$30082$new_n5143_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5144_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5137_ I1=$abc$30082$new_n5136_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5145_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5141_ I1=$abc$30082$new_n5140_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5146_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5145_ I1=$abc$30082$new_n5146_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5147_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5147_ ZN=$abc$30082$new_n5148_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5144_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5149_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5133_ B1=$abc$30082$new_n5148_ B2=$abc$30082$new_n5149_ ZN=$abc$30082$new_n5150_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5150_ ZN=$abc$30082$new_n5151_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[13] A2=$abc$30082$new_n4881_ B=$abc$30082$new_n5072_ C=$abc$30082$new_n4642_ ZN=$abc$30082$new_n5152_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[8] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5070_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5153_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5132_ A2=$abc$30082$new_n5151_ A3=$abc$30082$new_n5152_ A4=$abc$30082$new_n5153_ ZN=$abc$30082$new_n5154_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5154_ I1=reg_op1[9] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26755
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5128_ A2=$abc$30082$new_n5130_ B=$abc$30082$new_n5129_ ZN=$abc$30082$new_n5156_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[10] A2=reg_op1[10] ZN=$abc$30082$new_n5157_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm[10] A2=reg_op1[10] ZN=$abc$30082$new_n5158_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5156_ A2=$abc$30082$new_n5158_ B=$abc$30082$new_n3437_ ZN=$abc$30082$new_n5159_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5156_ A2=$abc$30082$new_n5158_ B=$abc$30082$new_n5159_ ZN=$abc$30082$new_n5160_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[10] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5161_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][10] I1=cpuregs[5][10] I2=cpuregs[6][10] I3=cpuregs[7][10] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5162_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][10] I1=cpuregs[1][10] I2=cpuregs[2][10] I3=cpuregs[3][10] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5163_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][10] I1=cpuregs[13][10] I2=cpuregs[14][10] I3=cpuregs[15][10] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5164_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][10] I1=cpuregs[9][10] I2=cpuregs[10][10] I3=cpuregs[11][10] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5165_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][10] I1=cpuregs[21][10] I2=cpuregs[22][10] I3=cpuregs[23][10] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5166_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][10] I1=cpuregs[17][10] I2=cpuregs[18][10] I3=cpuregs[19][10] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5167_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][10] I1=cpuregs[29][10] I2=cpuregs[30][10] I3=cpuregs[31][10] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5168_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][10] I1=cpuregs[25][10] I2=cpuregs[26][10] I3=cpuregs[27][10] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5169_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5163_ I1=$abc$30082$new_n5162_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5170_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5167_ I1=$abc$30082$new_n5166_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5171_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5170_ I1=$abc$30082$new_n5171_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5172_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5165_ I1=$abc$30082$new_n5164_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5173_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5169_ I1=$abc$30082$new_n5168_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5174_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5173_ I1=$abc$30082$new_n5174_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5175_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5175_ ZN=$abc$30082$new_n5176_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5172_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5177_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5161_ B1=$abc$30082$new_n5176_ B2=$abc$30082$new_n5177_ ZN=$abc$30082$new_n5178_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5178_ ZN=$abc$30082$new_n5179_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3335_ A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5180_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[6] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5180_ C=$abc$30082$new_n4642_ ZN=$abc$30082$new_n5181_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3330_ A2=$abc$30082$new_n4881_ ZN=$abc$30082$new_n5182_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[11] A2=$abc$30082$new_n4881_ B=$abc$30082$new_n5182_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5183_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5160_ A2=$abc$30082$new_n5179_ A3=$abc$30082$new_n5181_ A4=$abc$30082$new_n5183_ ZN=$abc$30082$new_n5184_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5184_ I1=reg_op1[10] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26757
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5156_ A2=$abc$30082$new_n5158_ B=$abc$30082$new_n5157_ ZN=$abc$30082$new_n5186_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_imm[11] A2=reg_op1[11] Z=$abc$30082$new_n5187_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[11] A2=reg_op1[11] ZN=$abc$30082$new_n5188_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n5188_ ZN=$abc$30082$new_n5189_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n5186_ A2=$abc$30082$new_n5187_ A3=$abc$30082$new_n5188_ ZN=$abc$30082$new_n5190_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5187_ A2=$abc$30082$new_n5188_ B=$abc$30082$new_n5186_ ZN=$abc$30082$new_n5191_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3438_ A2=$abc$30082$new_n5190_ ZN=$abc$30082$new_n5192_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[11] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5193_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][11] I1=cpuregs[5][11] I2=cpuregs[6][11] I3=cpuregs[7][11] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5194_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][11] I1=cpuregs[1][11] I2=cpuregs[2][11] I3=cpuregs[3][11] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5195_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][11] I1=cpuregs[13][11] I2=cpuregs[14][11] I3=cpuregs[15][11] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5196_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][11] I1=cpuregs[9][11] I2=cpuregs[10][11] I3=cpuregs[11][11] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5197_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][11] I1=cpuregs[21][11] I2=cpuregs[22][11] I3=cpuregs[23][11] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5198_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][11] I1=cpuregs[17][11] I2=cpuregs[18][11] I3=cpuregs[19][11] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5199_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][11] I1=cpuregs[29][11] I2=cpuregs[30][11] I3=cpuregs[31][11] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5200_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][11] I1=cpuregs[25][11] I2=cpuregs[26][11] I3=cpuregs[27][11] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5201_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5195_ I1=$abc$30082$new_n5194_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5202_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5199_ I1=$abc$30082$new_n5198_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5203_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5202_ I1=$abc$30082$new_n5203_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5204_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5197_ I1=$abc$30082$new_n5196_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5205_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5201_ I1=$abc$30082$new_n5200_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5206_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5205_ I1=$abc$30082$new_n5206_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5207_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5207_ ZN=$abc$30082$new_n5208_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5204_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5209_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5193_ B1=$abc$30082$new_n5208_ B2=$abc$30082$new_n5209_ ZN=$abc$30082$new_n5210_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3336_ A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5211_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[7] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5211_ C=$abc$30082$new_n4642_ ZN=$abc$30082$new_n5212_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[10] A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5213_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30082$new_n3333_ A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5213_ C=$abc$30082$new_n3469_ ZN=$abc$30082$new_n5214_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5210_ B=$abc$30082$new_n5214_ ZN=$abc$30082$new_n5215_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30082$new_n5191_ A2=$abc$30082$new_n5192_ B=$abc$30082$new_n5212_ C=$abc$30082$new_n5215_ ZN=$abc$30082$new_n5216_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5216_ I1=reg_op1[11] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26759
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5186_ A2=$abc$30082$new_n5187_ B=$abc$30082$new_n5189_ ZN=$abc$30082$new_n5218_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[12] A2=reg_op1[12] ZN=$abc$30082$new_n5219_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm[12] A2=reg_op1[12] ZN=$abc$30082$new_n5220_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5218_ A2=$abc$30082$new_n5220_ B=$abc$30082$new_n3437_ ZN=$abc$30082$new_n5221_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5218_ A2=$abc$30082$new_n5220_ B=$abc$30082$new_n5221_ ZN=$abc$30082$new_n5222_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[12] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5223_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][12] I1=cpuregs[5][12] I2=cpuregs[6][12] I3=cpuregs[7][12] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5224_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][12] I1=cpuregs[1][12] I2=cpuregs[2][12] I3=cpuregs[3][12] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5225_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][12] I1=cpuregs[13][12] I2=cpuregs[14][12] I3=cpuregs[15][12] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5226_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][12] I1=cpuregs[9][12] I2=cpuregs[10][12] I3=cpuregs[11][12] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5227_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][12] I1=cpuregs[21][12] I2=cpuregs[22][12] I3=cpuregs[23][12] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5228_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][12] I1=cpuregs[17][12] I2=cpuregs[18][12] I3=cpuregs[19][12] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5229_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][12] I1=cpuregs[29][12] I2=cpuregs[30][12] I3=cpuregs[31][12] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5230_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][12] I1=cpuregs[25][12] I2=cpuregs[26][12] I3=cpuregs[27][12] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5231_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5225_ I1=$abc$30082$new_n5224_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5232_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5229_ I1=$abc$30082$new_n5228_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5233_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5232_ I1=$abc$30082$new_n5233_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5234_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5227_ I1=$abc$30082$new_n5226_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5235_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5231_ I1=$abc$30082$new_n5230_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5236_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5235_ I1=$abc$30082$new_n5236_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5237_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5237_ ZN=$abc$30082$new_n5238_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5234_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5239_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5223_ B1=$abc$30082$new_n5238_ B2=$abc$30082$new_n5239_ ZN=$abc$30082$new_n5240_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5240_ ZN=$abc$30082$new_n5241_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3337_ A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5242_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[8] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5242_ C=$abc$30082$new_n4642_ ZN=$abc$30082$new_n5243_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3332_ A2=$abc$30082$new_n4881_ ZN=$abc$30082$new_n5244_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[13] A2=$abc$30082$new_n4881_ B=$abc$30082$new_n5244_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5245_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5222_ A2=$abc$30082$new_n5241_ A3=$abc$30082$new_n5243_ A4=$abc$30082$new_n5245_ ZN=$abc$30082$new_n5246_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5246_ I1=reg_op1[12] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26761
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5218_ A2=$abc$30082$new_n5220_ B=$abc$30082$new_n5219_ ZN=$abc$30082$new_n5248_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_imm[13] A2=reg_op1[13] Z=$abc$30082$new_n5249_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[13] A2=reg_op1[13] ZN=$abc$30082$new_n5250_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n5250_ ZN=$abc$30082$new_n5251_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n5248_ A2=$abc$30082$new_n5249_ A3=$abc$30082$new_n5250_ ZN=$abc$30082$new_n5252_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5249_ A2=$abc$30082$new_n5250_ B=$abc$30082$new_n5248_ ZN=$abc$30082$new_n5253_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3437_ A2=$abc$30082$new_n5253_ ZN=$abc$30082$new_n5254_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5252_ A2=$abc$30082$new_n5254_ ZN=$abc$30082$new_n5255_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[13] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5256_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][13] I1=cpuregs[5][13] I2=cpuregs[6][13] I3=cpuregs[7][13] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5257_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][13] I1=cpuregs[1][13] I2=cpuregs[2][13] I3=cpuregs[3][13] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5258_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][13] I1=cpuregs[13][13] I2=cpuregs[14][13] I3=cpuregs[15][13] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5259_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][13] I1=cpuregs[9][13] I2=cpuregs[10][13] I3=cpuregs[11][13] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5260_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][13] I1=cpuregs[21][13] I2=cpuregs[22][13] I3=cpuregs[23][13] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5261_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][13] I1=cpuregs[17][13] I2=cpuregs[18][13] I3=cpuregs[19][13] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5262_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][13] I1=cpuregs[29][13] I2=cpuregs[30][13] I3=cpuregs[31][13] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5263_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][13] I1=cpuregs[25][13] I2=cpuregs[26][13] I3=cpuregs[27][13] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5264_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5258_ I1=$abc$30082$new_n5257_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5265_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5262_ I1=$abc$30082$new_n5261_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5266_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5265_ I1=$abc$30082$new_n5266_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5267_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5260_ I1=$abc$30082$new_n5259_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5268_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5264_ I1=$abc$30082$new_n5263_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5269_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5268_ I1=$abc$30082$new_n5269_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5270_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5270_ ZN=$abc$30082$new_n5271_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5267_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5272_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5256_ B1=$abc$30082$new_n5271_ B2=$abc$30082$new_n5272_ ZN=$abc$30082$new_n5273_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5273_ ZN=$abc$30082$new_n5274_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3338_ A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5275_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n4642_ A2=$abc$30082$new_n5182_ A3=$abc$30082$new_n5275_ ZN=$abc$30082$new_n5276_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[12] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5180_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5277_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5255_ A2=$abc$30082$new_n5274_ A3=$abc$30082$new_n5276_ A4=$abc$30082$new_n5277_ ZN=$abc$30082$new_n5278_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5278_ I1=reg_op1[13] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26763
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5248_ A2=$abc$30082$new_n5249_ B=$abc$30082$new_n5251_ ZN=$abc$30082$new_n5280_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[14] A2=reg_op1[14] ZN=$abc$30082$new_n5281_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm[14] A2=reg_op1[14] ZN=$abc$30082$new_n5282_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5280_ A2=$abc$30082$new_n5282_ B=$abc$30082$new_n3437_ ZN=$abc$30082$new_n5283_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5280_ A2=$abc$30082$new_n5282_ B=$abc$30082$new_n5283_ ZN=$abc$30082$new_n5284_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[14] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5285_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][14] I1=cpuregs[5][14] I2=cpuregs[6][14] I3=cpuregs[7][14] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5286_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][14] I1=cpuregs[1][14] I2=cpuregs[2][14] I3=cpuregs[3][14] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5287_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][14] I1=cpuregs[13][14] I2=cpuregs[14][14] I3=cpuregs[15][14] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5288_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][14] I1=cpuregs[9][14] I2=cpuregs[10][14] I3=cpuregs[11][14] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5289_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][14] I1=cpuregs[21][14] I2=cpuregs[22][14] I3=cpuregs[23][14] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5290_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][14] I1=cpuregs[17][14] I2=cpuregs[18][14] I3=cpuregs[19][14] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5291_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][14] I1=cpuregs[29][14] I2=cpuregs[30][14] I3=cpuregs[31][14] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5292_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][14] I1=cpuregs[25][14] I2=cpuregs[26][14] I3=cpuregs[27][14] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5293_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5287_ I1=$abc$30082$new_n5286_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5294_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5291_ I1=$abc$30082$new_n5290_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5295_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5294_ I1=$abc$30082$new_n5295_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5296_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5289_ I1=$abc$30082$new_n5288_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5297_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5293_ I1=$abc$30082$new_n5292_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5298_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5297_ I1=$abc$30082$new_n5298_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5299_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5299_ ZN=$abc$30082$new_n5300_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5296_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5301_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5285_ B1=$abc$30082$new_n5300_ B2=$abc$30082$new_n5301_ ZN=$abc$30082$new_n5302_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5302_ ZN=$abc$30082$new_n5303_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3339_ A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5304_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[10] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5304_ C=$abc$30082$new_n4642_ ZN=$abc$30082$new_n5305_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[13] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5211_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5306_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5284_ A2=$abc$30082$new_n5303_ A3=$abc$30082$new_n5305_ A4=$abc$30082$new_n5306_ ZN=$abc$30082$new_n5307_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5307_ I1=reg_op1[14] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26765
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5280_ A2=$abc$30082$new_n5282_ B=$abc$30082$new_n5281_ ZN=$abc$30082$new_n5309_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_imm[15] A2=reg_op1[15] Z=$abc$30082$new_n5310_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[15] A2=reg_op1[15] ZN=$abc$30082$new_n5311_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n5311_ ZN=$abc$30082$new_n5312_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n5309_ A2=$abc$30082$new_n5310_ A3=$abc$30082$new_n5311_ ZN=$abc$30082$new_n5313_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5310_ A2=$abc$30082$new_n5311_ B=$abc$30082$new_n5309_ ZN=$abc$30082$new_n5314_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3437_ A2=$abc$30082$new_n5314_ ZN=$abc$30082$new_n5315_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5313_ A2=$abc$30082$new_n5315_ ZN=$abc$30082$new_n5316_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[15] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5317_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][15] I1=cpuregs[5][15] I2=cpuregs[6][15] I3=cpuregs[7][15] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5318_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][15] I1=cpuregs[1][15] I2=cpuregs[2][15] I3=cpuregs[3][15] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5319_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][15] I1=cpuregs[13][15] I2=cpuregs[14][15] I3=cpuregs[15][15] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5320_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][15] I1=cpuregs[9][15] I2=cpuregs[10][15] I3=cpuregs[11][15] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5321_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][15] I1=cpuregs[21][15] I2=cpuregs[22][15] I3=cpuregs[23][15] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5322_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][15] I1=cpuregs[17][15] I2=cpuregs[18][15] I3=cpuregs[19][15] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5323_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][15] I1=cpuregs[29][15] I2=cpuregs[30][15] I3=cpuregs[31][15] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5324_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][15] I1=cpuregs[25][15] I2=cpuregs[26][15] I3=cpuregs[27][15] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5325_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5319_ I1=$abc$30082$new_n5318_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5326_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5323_ I1=$abc$30082$new_n5322_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5327_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5326_ I1=$abc$30082$new_n5327_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5328_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5321_ I1=$abc$30082$new_n5320_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5329_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5325_ I1=$abc$30082$new_n5324_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5330_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5329_ I1=$abc$30082$new_n5330_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5331_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5331_ ZN=$abc$30082$new_n5332_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5328_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5333_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5317_ B1=$abc$30082$new_n5332_ B2=$abc$30082$new_n5333_ ZN=$abc$30082$new_n5334_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5334_ ZN=$abc$30082$new_n5335_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3340_ A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5336_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n4642_ A2=$abc$30082$new_n5244_ A3=$abc$30082$new_n5336_ ZN=$abc$30082$new_n5337_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[14] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5242_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5338_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5316_ A2=$abc$30082$new_n5335_ A3=$abc$30082$new_n5337_ A4=$abc$30082$new_n5338_ ZN=$abc$30082$new_n5339_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5339_ I1=reg_op1[15] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26767
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5309_ A2=$abc$30082$new_n5310_ B=$abc$30082$new_n5312_ ZN=$abc$30082$new_n5341_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[16] A2=reg_op1[16] ZN=$abc$30082$new_n5342_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm[16] A2=reg_op1[16] ZN=$abc$30082$new_n5343_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5341_ A2=$abc$30082$new_n5343_ B=$abc$30082$new_n3437_ ZN=$abc$30082$new_n5344_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5341_ A2=$abc$30082$new_n5343_ B=$abc$30082$new_n5344_ ZN=$abc$30082$new_n5345_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[16] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5346_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][16] I1=cpuregs[5][16] I2=cpuregs[6][16] I3=cpuregs[7][16] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5347_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][16] I1=cpuregs[1][16] I2=cpuregs[2][16] I3=cpuregs[3][16] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5348_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][16] I1=cpuregs[13][16] I2=cpuregs[14][16] I3=cpuregs[15][16] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5349_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][16] I1=cpuregs[9][16] I2=cpuregs[10][16] I3=cpuregs[11][16] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5350_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][16] I1=cpuregs[21][16] I2=cpuregs[22][16] I3=cpuregs[23][16] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5351_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][16] I1=cpuregs[17][16] I2=cpuregs[18][16] I3=cpuregs[19][16] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5352_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][16] I1=cpuregs[29][16] I2=cpuregs[30][16] I3=cpuregs[31][16] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5353_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][16] I1=cpuregs[25][16] I2=cpuregs[26][16] I3=cpuregs[27][16] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5354_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5348_ I1=$abc$30082$new_n5347_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5355_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5352_ I1=$abc$30082$new_n5351_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5356_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5355_ I1=$abc$30082$new_n5356_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5357_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5350_ I1=$abc$30082$new_n5349_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5358_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5354_ I1=$abc$30082$new_n5353_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5359_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5358_ I1=$abc$30082$new_n5359_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5360_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5360_ ZN=$abc$30082$new_n5361_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5357_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5362_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5346_ B1=$abc$30082$new_n5361_ B2=$abc$30082$new_n5362_ ZN=$abc$30082$new_n5363_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5363_ ZN=$abc$30082$new_n5364_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3341_ A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5365_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[12] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5365_ C=$abc$30082$new_n4642_ ZN=$abc$30082$new_n5366_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[15] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5275_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5367_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5345_ A2=$abc$30082$new_n5364_ A3=$abc$30082$new_n5366_ A4=$abc$30082$new_n5367_ ZN=$abc$30082$new_n5368_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5368_ I1=reg_op1[16] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26769
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5341_ A2=$abc$30082$new_n5343_ B=$abc$30082$new_n5342_ ZN=$abc$30082$new_n5370_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_imm[17] A2=reg_op1[17] Z=$abc$30082$new_n5371_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[17] A2=reg_op1[17] ZN=$abc$30082$new_n5372_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n5372_ ZN=$abc$30082$new_n5373_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n5370_ A2=$abc$30082$new_n5371_ A3=$abc$30082$new_n5372_ ZN=$abc$30082$new_n5374_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5371_ A2=$abc$30082$new_n5372_ B=$abc$30082$new_n5370_ ZN=$abc$30082$new_n5375_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3437_ A2=$abc$30082$new_n5375_ ZN=$abc$30082$new_n5376_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5374_ A2=$abc$30082$new_n5376_ ZN=$abc$30082$new_n5377_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[17] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5378_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][17] I1=cpuregs[5][17] I2=cpuregs[6][17] I3=cpuregs[7][17] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5379_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][17] I1=cpuregs[1][17] I2=cpuregs[2][17] I3=cpuregs[3][17] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5380_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][17] I1=cpuregs[13][17] I2=cpuregs[14][17] I3=cpuregs[15][17] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5381_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][17] I1=cpuregs[9][17] I2=cpuregs[10][17] I3=cpuregs[11][17] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5382_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][17] I1=cpuregs[21][17] I2=cpuregs[22][17] I3=cpuregs[23][17] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5383_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][17] I1=cpuregs[17][17] I2=cpuregs[18][17] I3=cpuregs[19][17] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5384_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][17] I1=cpuregs[29][17] I2=cpuregs[30][17] I3=cpuregs[31][17] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5385_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][17] I1=cpuregs[25][17] I2=cpuregs[26][17] I3=cpuregs[27][17] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5386_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5380_ I1=$abc$30082$new_n5379_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5387_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5384_ I1=$abc$30082$new_n5383_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5388_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5387_ I1=$abc$30082$new_n5388_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5389_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5382_ I1=$abc$30082$new_n5381_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5390_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5386_ I1=$abc$30082$new_n5385_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5391_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5390_ I1=$abc$30082$new_n5391_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5392_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5392_ ZN=$abc$30082$new_n5393_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5389_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5394_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5378_ B1=$abc$30082$new_n5393_ B2=$abc$30082$new_n5394_ ZN=$abc$30082$new_n5395_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5395_ ZN=$abc$30082$new_n5396_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3342_ A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5397_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[13] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5397_ C=$abc$30082$new_n4642_ ZN=$abc$30082$new_n5398_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[16] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5304_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5399_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5377_ A2=$abc$30082$new_n5396_ A3=$abc$30082$new_n5398_ A4=$abc$30082$new_n5399_ ZN=$abc$30082$new_n5400_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5400_ I1=reg_op1[17] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26771
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5370_ A2=$abc$30082$new_n5371_ B=$abc$30082$new_n5373_ ZN=$abc$30082$new_n5402_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[18] A2=reg_op1[18] ZN=$abc$30082$new_n5403_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm[18] A2=reg_op1[18] ZN=$abc$30082$new_n5404_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5402_ A2=$abc$30082$new_n5404_ B=$abc$30082$new_n3437_ ZN=$abc$30082$new_n5405_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5402_ A2=$abc$30082$new_n5404_ B=$abc$30082$new_n5405_ ZN=$abc$30082$new_n5406_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[18] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5407_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][18] I1=cpuregs[5][18] I2=cpuregs[6][18] I3=cpuregs[7][18] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5408_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][18] I1=cpuregs[1][18] I2=cpuregs[2][18] I3=cpuregs[3][18] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5409_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][18] I1=cpuregs[13][18] I2=cpuregs[14][18] I3=cpuregs[15][18] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5410_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][18] I1=cpuregs[9][18] I2=cpuregs[10][18] I3=cpuregs[11][18] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5411_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][18] I1=cpuregs[21][18] I2=cpuregs[22][18] I3=cpuregs[23][18] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5412_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][18] I1=cpuregs[17][18] I2=cpuregs[18][18] I3=cpuregs[19][18] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5413_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][18] I1=cpuregs[29][18] I2=cpuregs[30][18] I3=cpuregs[31][18] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5414_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][18] I1=cpuregs[25][18] I2=cpuregs[26][18] I3=cpuregs[27][18] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5415_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5409_ I1=$abc$30082$new_n5408_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5416_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5413_ I1=$abc$30082$new_n5412_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5417_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5416_ I1=$abc$30082$new_n5417_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5418_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5411_ I1=$abc$30082$new_n5410_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5419_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5415_ I1=$abc$30082$new_n5414_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5420_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5419_ I1=$abc$30082$new_n5420_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5421_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5421_ ZN=$abc$30082$new_n5422_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5418_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5423_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5407_ B1=$abc$30082$new_n5422_ B2=$abc$30082$new_n5423_ ZN=$abc$30082$new_n5424_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5424_ ZN=$abc$30082$new_n5425_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3344_ A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5426_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[14] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5426_ C=$abc$30082$new_n4642_ ZN=$abc$30082$new_n5427_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[17] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5336_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5428_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5406_ A2=$abc$30082$new_n5425_ A3=$abc$30082$new_n5427_ A4=$abc$30082$new_n5428_ ZN=$abc$30082$new_n5429_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5429_ I1=reg_op1[18] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26773
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5402_ A2=$abc$30082$new_n5404_ B=$abc$30082$new_n5403_ ZN=$abc$30082$new_n5431_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_imm[19] A2=reg_op1[19] Z=$abc$30082$new_n5432_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[19] A2=reg_op1[19] ZN=$abc$30082$new_n5433_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n5433_ ZN=$abc$30082$new_n5434_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n5431_ A2=$abc$30082$new_n5432_ A3=$abc$30082$new_n5433_ ZN=$abc$30082$new_n5435_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5432_ A2=$abc$30082$new_n5433_ B=$abc$30082$new_n5431_ ZN=$abc$30082$new_n5436_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3437_ A2=$abc$30082$new_n5436_ ZN=$abc$30082$new_n5437_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5435_ A2=$abc$30082$new_n5437_ ZN=$abc$30082$new_n5438_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[19] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5439_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][19] I1=cpuregs[5][19] I2=cpuregs[6][19] I3=cpuregs[7][19] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5440_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][19] I1=cpuregs[1][19] I2=cpuregs[2][19] I3=cpuregs[3][19] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5441_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][19] I1=cpuregs[13][19] I2=cpuregs[14][19] I3=cpuregs[15][19] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5442_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][19] I1=cpuregs[9][19] I2=cpuregs[10][19] I3=cpuregs[11][19] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5443_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][19] I1=cpuregs[21][19] I2=cpuregs[22][19] I3=cpuregs[23][19] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5444_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][19] I1=cpuregs[17][19] I2=cpuregs[18][19] I3=cpuregs[19][19] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5445_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][19] I1=cpuregs[29][19] I2=cpuregs[30][19] I3=cpuregs[31][19] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5446_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][19] I1=cpuregs[25][19] I2=cpuregs[26][19] I3=cpuregs[27][19] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5447_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5441_ I1=$abc$30082$new_n5440_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5448_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5445_ I1=$abc$30082$new_n5444_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5449_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5448_ I1=$abc$30082$new_n5449_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5450_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5443_ I1=$abc$30082$new_n5442_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5451_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5447_ I1=$abc$30082$new_n5446_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5452_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5451_ I1=$abc$30082$new_n5452_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5453_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5453_ ZN=$abc$30082$new_n5454_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5450_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5455_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5439_ B1=$abc$30082$new_n5454_ B2=$abc$30082$new_n5455_ ZN=$abc$30082$new_n5456_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5456_ ZN=$abc$30082$new_n5457_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3346_ A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5458_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[15] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5458_ C=$abc$30082$new_n4642_ ZN=$abc$30082$new_n5459_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[18] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5365_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5460_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5438_ A2=$abc$30082$new_n5457_ A3=$abc$30082$new_n5459_ A4=$abc$30082$new_n5460_ ZN=$abc$30082$new_n5461_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5461_ I1=reg_op1[19] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26775
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5431_ A2=$abc$30082$new_n5432_ B=$abc$30082$new_n5434_ ZN=$abc$30082$new_n5463_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[20] A2=reg_op1[20] ZN=$abc$30082$new_n5464_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm[20] A2=reg_op1[20] ZN=$abc$30082$new_n5465_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5463_ A2=$abc$30082$new_n5465_ B=$abc$30082$new_n3437_ ZN=$abc$30082$new_n5466_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5463_ A2=$abc$30082$new_n5465_ B=$abc$30082$new_n5466_ ZN=$abc$30082$new_n5467_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[20] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5468_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][20] I1=cpuregs[5][20] I2=cpuregs[6][20] I3=cpuregs[7][20] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5469_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][20] I1=cpuregs[1][20] I2=cpuregs[2][20] I3=cpuregs[3][20] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5470_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][20] I1=cpuregs[13][20] I2=cpuregs[14][20] I3=cpuregs[15][20] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5471_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][20] I1=cpuregs[9][20] I2=cpuregs[10][20] I3=cpuregs[11][20] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5472_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][20] I1=cpuregs[21][20] I2=cpuregs[22][20] I3=cpuregs[23][20] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5473_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][20] I1=cpuregs[17][20] I2=cpuregs[18][20] I3=cpuregs[19][20] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5474_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][20] I1=cpuregs[29][20] I2=cpuregs[30][20] I3=cpuregs[31][20] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5475_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][20] I1=cpuregs[25][20] I2=cpuregs[26][20] I3=cpuregs[27][20] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5476_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5470_ I1=$abc$30082$new_n5469_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5477_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5474_ I1=$abc$30082$new_n5473_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5478_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5477_ I1=$abc$30082$new_n5478_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5479_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5472_ I1=$abc$30082$new_n5471_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5480_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5476_ I1=$abc$30082$new_n5475_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5481_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5480_ I1=$abc$30082$new_n5481_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5482_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5482_ ZN=$abc$30082$new_n5483_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5479_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5484_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5468_ B1=$abc$30082$new_n5483_ B2=$abc$30082$new_n5484_ ZN=$abc$30082$new_n5485_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5485_ ZN=$abc$30082$new_n5486_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3348_ A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5487_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[16] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5487_ C=$abc$30082$new_n4642_ ZN=$abc$30082$new_n5488_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[19] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5397_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5489_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5467_ A2=$abc$30082$new_n5486_ A3=$abc$30082$new_n5488_ A4=$abc$30082$new_n5489_ ZN=$abc$30082$new_n5490_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5490_ I1=reg_op1[20] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26777
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5463_ A2=$abc$30082$new_n5465_ B=$abc$30082$new_n5464_ ZN=$abc$30082$new_n5492_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_imm[21] A2=reg_op1[21] Z=$abc$30082$new_n5493_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[21] A2=reg_op1[21] ZN=$abc$30082$new_n5494_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n5494_ ZN=$abc$30082$new_n5495_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n5492_ A2=$abc$30082$new_n5493_ A3=$abc$30082$new_n5494_ ZN=$abc$30082$new_n5496_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5493_ A2=$abc$30082$new_n5494_ B=$abc$30082$new_n5492_ ZN=$abc$30082$new_n5497_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3437_ A2=$abc$30082$new_n5497_ ZN=$abc$30082$new_n5498_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5496_ A2=$abc$30082$new_n5498_ ZN=$abc$30082$new_n5499_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[21] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5500_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][21] I1=cpuregs[5][21] I2=cpuregs[6][21] I3=cpuregs[7][21] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5501_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][21] I1=cpuregs[1][21] I2=cpuregs[2][21] I3=cpuregs[3][21] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5502_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][21] I1=cpuregs[13][21] I2=cpuregs[14][21] I3=cpuregs[15][21] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5503_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][21] I1=cpuregs[9][21] I2=cpuregs[10][21] I3=cpuregs[11][21] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5504_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][21] I1=cpuregs[21][21] I2=cpuregs[22][21] I3=cpuregs[23][21] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5505_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][21] I1=cpuregs[17][21] I2=cpuregs[18][21] I3=cpuregs[19][21] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5506_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][21] I1=cpuregs[29][21] I2=cpuregs[30][21] I3=cpuregs[31][21] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5507_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][21] I1=cpuregs[25][21] I2=cpuregs[26][21] I3=cpuregs[27][21] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5508_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5502_ I1=$abc$30082$new_n5501_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5509_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5506_ I1=$abc$30082$new_n5505_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5510_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5509_ I1=$abc$30082$new_n5510_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5511_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5504_ I1=$abc$30082$new_n5503_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5512_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5508_ I1=$abc$30082$new_n5507_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5513_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5512_ I1=$abc$30082$new_n5513_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5514_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5514_ ZN=$abc$30082$new_n5515_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5511_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5516_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5500_ B1=$abc$30082$new_n5515_ B2=$abc$30082$new_n5516_ ZN=$abc$30082$new_n5517_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5517_ ZN=$abc$30082$new_n5518_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3349_ A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5519_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[17] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5519_ C=$abc$30082$new_n4642_ ZN=$abc$30082$new_n5520_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[20] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5426_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5521_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5499_ A2=$abc$30082$new_n5518_ A3=$abc$30082$new_n5520_ A4=$abc$30082$new_n5521_ ZN=$abc$30082$new_n5522_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5522_ I1=reg_op1[21] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26779
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5492_ A2=$abc$30082$new_n5493_ B=$abc$30082$new_n5495_ ZN=$abc$30082$new_n5524_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[22] A2=reg_op1[22] ZN=$abc$30082$new_n5525_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm[22] A2=reg_op1[22] ZN=$abc$30082$new_n5526_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5524_ A2=$abc$30082$new_n5526_ B=$abc$30082$new_n3437_ ZN=$abc$30082$new_n5527_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5524_ A2=$abc$30082$new_n5526_ B=$abc$30082$new_n5527_ ZN=$abc$30082$new_n5528_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[22] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5529_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][22] I1=cpuregs[5][22] I2=cpuregs[6][22] I3=cpuregs[7][22] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5530_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][22] I1=cpuregs[1][22] I2=cpuregs[2][22] I3=cpuregs[3][22] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5531_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][22] I1=cpuregs[13][22] I2=cpuregs[14][22] I3=cpuregs[15][22] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5532_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][22] I1=cpuregs[9][22] I2=cpuregs[10][22] I3=cpuregs[11][22] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5533_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][22] I1=cpuregs[21][22] I2=cpuregs[22][22] I3=cpuregs[23][22] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5534_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][22] I1=cpuregs[17][22] I2=cpuregs[18][22] I3=cpuregs[19][22] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5535_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][22] I1=cpuregs[29][22] I2=cpuregs[30][22] I3=cpuregs[31][22] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5536_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][22] I1=cpuregs[25][22] I2=cpuregs[26][22] I3=cpuregs[27][22] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5537_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5531_ I1=$abc$30082$new_n5530_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5538_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5535_ I1=$abc$30082$new_n5534_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5539_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5538_ I1=$abc$30082$new_n5539_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5540_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5533_ I1=$abc$30082$new_n5532_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5541_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5537_ I1=$abc$30082$new_n5536_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5542_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5541_ I1=$abc$30082$new_n5542_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5543_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5543_ ZN=$abc$30082$new_n5544_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5540_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5545_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5529_ B1=$abc$30082$new_n5544_ B2=$abc$30082$new_n5545_ ZN=$abc$30082$new_n5546_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5546_ ZN=$abc$30082$new_n5547_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3350_ A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5548_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[18] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5548_ C=$abc$30082$new_n4642_ ZN=$abc$30082$new_n5549_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[21] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5458_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5550_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5528_ A2=$abc$30082$new_n5547_ A3=$abc$30082$new_n5549_ A4=$abc$30082$new_n5550_ ZN=$abc$30082$new_n5551_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5551_ I1=reg_op1[22] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26781
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5524_ A2=$abc$30082$new_n5526_ B=$abc$30082$new_n5525_ ZN=$abc$30082$new_n5553_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_imm[23] A2=reg_op1[23] Z=$abc$30082$new_n5554_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[23] A2=reg_op1[23] ZN=$abc$30082$new_n5555_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n5555_ ZN=$abc$30082$new_n5556_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n5553_ A2=$abc$30082$new_n5554_ A3=$abc$30082$new_n5555_ ZN=$abc$30082$new_n5557_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5554_ A2=$abc$30082$new_n5555_ B=$abc$30082$new_n5553_ ZN=$abc$30082$new_n5558_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3437_ A2=$abc$30082$new_n5558_ ZN=$abc$30082$new_n5559_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5557_ A2=$abc$30082$new_n5559_ ZN=$abc$30082$new_n5560_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[23] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5561_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][23] I1=cpuregs[5][23] I2=cpuregs[6][23] I3=cpuregs[7][23] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5562_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][23] I1=cpuregs[1][23] I2=cpuregs[2][23] I3=cpuregs[3][23] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5563_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][23] I1=cpuregs[13][23] I2=cpuregs[14][23] I3=cpuregs[15][23] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5564_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][23] I1=cpuregs[9][23] I2=cpuregs[10][23] I3=cpuregs[11][23] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5565_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][23] I1=cpuregs[21][23] I2=cpuregs[22][23] I3=cpuregs[23][23] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5566_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][23] I1=cpuregs[17][23] I2=cpuregs[18][23] I3=cpuregs[19][23] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5567_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][23] I1=cpuregs[29][23] I2=cpuregs[30][23] I3=cpuregs[31][23] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5568_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][23] I1=cpuregs[25][23] I2=cpuregs[26][23] I3=cpuregs[27][23] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5569_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5563_ I1=$abc$30082$new_n5562_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5570_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5567_ I1=$abc$30082$new_n5566_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5571_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5570_ I1=$abc$30082$new_n5571_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5572_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5565_ I1=$abc$30082$new_n5564_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5573_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5569_ I1=$abc$30082$new_n5568_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5574_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5573_ I1=$abc$30082$new_n5574_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5575_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5575_ ZN=$abc$30082$new_n5576_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5572_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5577_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5561_ B1=$abc$30082$new_n5576_ B2=$abc$30082$new_n5577_ ZN=$abc$30082$new_n5578_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5578_ ZN=$abc$30082$new_n5579_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3351_ A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5580_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[19] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5580_ C=$abc$30082$new_n4642_ ZN=$abc$30082$new_n5581_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[22] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5487_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5582_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5560_ A2=$abc$30082$new_n5579_ A3=$abc$30082$new_n5581_ A4=$abc$30082$new_n5582_ ZN=$abc$30082$new_n5583_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5583_ I1=reg_op1[23] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26783
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5553_ A2=$abc$30082$new_n5554_ B=$abc$30082$new_n5556_ ZN=$abc$30082$new_n5585_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[24] A2=reg_op1[24] ZN=$abc$30082$new_n5586_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm[24] A2=reg_op1[24] ZN=$abc$30082$new_n5587_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5585_ A2=$abc$30082$new_n5587_ B=$abc$30082$new_n3437_ ZN=$abc$30082$new_n5588_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5585_ A2=$abc$30082$new_n5587_ B=$abc$30082$new_n5588_ ZN=$abc$30082$new_n5589_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[24] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5590_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][24] I1=cpuregs[5][24] I2=cpuregs[6][24] I3=cpuregs[7][24] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5591_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][24] I1=cpuregs[1][24] I2=cpuregs[2][24] I3=cpuregs[3][24] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5592_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][24] I1=cpuregs[13][24] I2=cpuregs[14][24] I3=cpuregs[15][24] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5593_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][24] I1=cpuregs[9][24] I2=cpuregs[10][24] I3=cpuregs[11][24] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5594_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][24] I1=cpuregs[21][24] I2=cpuregs[22][24] I3=cpuregs[23][24] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5595_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][24] I1=cpuregs[17][24] I2=cpuregs[18][24] I3=cpuregs[19][24] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5596_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][24] I1=cpuregs[29][24] I2=cpuregs[30][24] I3=cpuregs[31][24] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5597_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][24] I1=cpuregs[25][24] I2=cpuregs[26][24] I3=cpuregs[27][24] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5598_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5592_ I1=$abc$30082$new_n5591_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5599_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5596_ I1=$abc$30082$new_n5595_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5600_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5599_ I1=$abc$30082$new_n5600_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5601_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5594_ I1=$abc$30082$new_n5593_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5602_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5598_ I1=$abc$30082$new_n5597_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5603_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5602_ I1=$abc$30082$new_n5603_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5604_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5604_ ZN=$abc$30082$new_n5605_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5601_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5606_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5590_ B1=$abc$30082$new_n5605_ B2=$abc$30082$new_n5606_ ZN=$abc$30082$new_n5607_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5607_ ZN=$abc$30082$new_n5608_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3353_ A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5609_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[20] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5609_ C=$abc$30082$new_n4642_ ZN=$abc$30082$new_n5610_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[23] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5519_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5611_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5589_ A2=$abc$30082$new_n5608_ A3=$abc$30082$new_n5610_ A4=$abc$30082$new_n5611_ ZN=$abc$30082$new_n5612_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5612_ I1=reg_op1[24] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26785
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5585_ A2=$abc$30082$new_n5587_ B=$abc$30082$new_n5586_ ZN=$abc$30082$new_n5614_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_imm[25] A2=reg_op1[25] Z=$abc$30082$new_n5615_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[25] A2=reg_op1[25] ZN=$abc$30082$new_n5616_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n5616_ ZN=$abc$30082$new_n5617_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n5614_ A2=$abc$30082$new_n5615_ A3=$abc$30082$new_n5616_ ZN=$abc$30082$new_n5618_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5615_ A2=$abc$30082$new_n5616_ B=$abc$30082$new_n5614_ ZN=$abc$30082$new_n5619_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3437_ A2=$abc$30082$new_n5619_ ZN=$abc$30082$new_n5620_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5618_ A2=$abc$30082$new_n5620_ ZN=$abc$30082$new_n5621_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[25] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5622_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][25] I1=cpuregs[5][25] I2=cpuregs[6][25] I3=cpuregs[7][25] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5623_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][25] I1=cpuregs[1][25] I2=cpuregs[2][25] I3=cpuregs[3][25] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5624_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][25] I1=cpuregs[13][25] I2=cpuregs[14][25] I3=cpuregs[15][25] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5625_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][25] I1=cpuregs[9][25] I2=cpuregs[10][25] I3=cpuregs[11][25] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5626_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][25] I1=cpuregs[21][25] I2=cpuregs[22][25] I3=cpuregs[23][25] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5627_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][25] I1=cpuregs[17][25] I2=cpuregs[18][25] I3=cpuregs[19][25] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5628_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][25] I1=cpuregs[29][25] I2=cpuregs[30][25] I3=cpuregs[31][25] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5629_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][25] I1=cpuregs[25][25] I2=cpuregs[26][25] I3=cpuregs[27][25] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5630_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5624_ I1=$abc$30082$new_n5623_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5631_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5628_ I1=$abc$30082$new_n5627_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5632_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5631_ I1=$abc$30082$new_n5632_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5633_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5626_ I1=$abc$30082$new_n5625_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5634_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5630_ I1=$abc$30082$new_n5629_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5635_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5634_ I1=$abc$30082$new_n5635_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5636_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5636_ ZN=$abc$30082$new_n5637_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5633_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5638_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5622_ B1=$abc$30082$new_n5637_ B2=$abc$30082$new_n5638_ ZN=$abc$30082$new_n5639_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5639_ ZN=$abc$30082$new_n5640_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3355_ A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5641_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[21] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5641_ C=$abc$30082$new_n4642_ ZN=$abc$30082$new_n5642_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[24] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5548_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5643_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5621_ A2=$abc$30082$new_n5640_ A3=$abc$30082$new_n5642_ A4=$abc$30082$new_n5643_ ZN=$abc$30082$new_n5644_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5644_ I1=reg_op1[25] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26787
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5614_ A2=$abc$30082$new_n5615_ B=$abc$30082$new_n5617_ ZN=$abc$30082$new_n5646_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[26] A2=reg_op1[26] ZN=$abc$30082$new_n5647_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm[26] A2=reg_op1[26] ZN=$abc$30082$new_n5648_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5646_ A2=$abc$30082$new_n5648_ B=$abc$30082$new_n3437_ ZN=$abc$30082$new_n5649_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5646_ A2=$abc$30082$new_n5648_ B=$abc$30082$new_n5649_ ZN=$abc$30082$new_n5650_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[26] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5651_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][26] I1=cpuregs[5][26] I2=cpuregs[6][26] I3=cpuregs[7][26] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5652_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][26] I1=cpuregs[1][26] I2=cpuregs[2][26] I3=cpuregs[3][26] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5653_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][26] I1=cpuregs[13][26] I2=cpuregs[14][26] I3=cpuregs[15][26] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5654_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][26] I1=cpuregs[9][26] I2=cpuregs[10][26] I3=cpuregs[11][26] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5655_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][26] I1=cpuregs[21][26] I2=cpuregs[22][26] I3=cpuregs[23][26] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5656_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][26] I1=cpuregs[17][26] I2=cpuregs[18][26] I3=cpuregs[19][26] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5657_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][26] I1=cpuregs[29][26] I2=cpuregs[30][26] I3=cpuregs[31][26] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5658_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][26] I1=cpuregs[25][26] I2=cpuregs[26][26] I3=cpuregs[27][26] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5659_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5653_ I1=$abc$30082$new_n5652_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5660_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5657_ I1=$abc$30082$new_n5656_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5661_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5660_ I1=$abc$30082$new_n5661_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5662_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5655_ I1=$abc$30082$new_n5654_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5663_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5659_ I1=$abc$30082$new_n5658_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5664_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5663_ I1=$abc$30082$new_n5664_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5665_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5665_ ZN=$abc$30082$new_n5666_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5662_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5667_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5651_ B1=$abc$30082$new_n5666_ B2=$abc$30082$new_n5667_ ZN=$abc$30082$new_n5668_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5668_ ZN=$abc$30082$new_n5669_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3357_ A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5670_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[22] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5670_ C=$abc$30082$new_n4642_ ZN=$abc$30082$new_n5671_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[25] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5580_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5672_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5650_ A2=$abc$30082$new_n5669_ A3=$abc$30082$new_n5671_ A4=$abc$30082$new_n5672_ ZN=$abc$30082$new_n5673_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5673_ I1=reg_op1[26] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26789
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5646_ A2=$abc$30082$new_n5648_ B=$abc$30082$new_n5647_ ZN=$abc$30082$new_n5675_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_imm[27] A2=reg_op1[27] Z=$abc$30082$new_n5676_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[27] A2=reg_op1[27] ZN=$abc$30082$new_n5677_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n5677_ ZN=$abc$30082$new_n5678_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n5675_ A2=$abc$30082$new_n5676_ A3=$abc$30082$new_n5677_ ZN=$abc$30082$new_n5679_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5676_ A2=$abc$30082$new_n5677_ B=$abc$30082$new_n5675_ ZN=$abc$30082$new_n5680_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3437_ A2=$abc$30082$new_n5680_ ZN=$abc$30082$new_n5681_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5679_ A2=$abc$30082$new_n5681_ ZN=$abc$30082$new_n5682_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[27] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5683_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][27] I1=cpuregs[5][27] I2=cpuregs[6][27] I3=cpuregs[7][27] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5684_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][27] I1=cpuregs[1][27] I2=cpuregs[2][27] I3=cpuregs[3][27] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5685_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][27] I1=cpuregs[13][27] I2=cpuregs[14][27] I3=cpuregs[15][27] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5686_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][27] I1=cpuregs[9][27] I2=cpuregs[10][27] I3=cpuregs[11][27] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5687_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][27] I1=cpuregs[21][27] I2=cpuregs[22][27] I3=cpuregs[23][27] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5688_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][27] I1=cpuregs[17][27] I2=cpuregs[18][27] I3=cpuregs[19][27] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5689_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][27] I1=cpuregs[29][27] I2=cpuregs[30][27] I3=cpuregs[31][27] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5690_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][27] I1=cpuregs[25][27] I2=cpuregs[26][27] I3=cpuregs[27][27] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5691_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5685_ I1=$abc$30082$new_n5684_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5692_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5689_ I1=$abc$30082$new_n5688_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5693_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5692_ I1=$abc$30082$new_n5693_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5694_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5687_ I1=$abc$30082$new_n5686_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5695_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5691_ I1=$abc$30082$new_n5690_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5696_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5695_ I1=$abc$30082$new_n5696_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5697_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5697_ ZN=$abc$30082$new_n5698_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5694_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5699_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5683_ B1=$abc$30082$new_n5698_ B2=$abc$30082$new_n5699_ ZN=$abc$30082$new_n5700_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5700_ ZN=$abc$30082$new_n5701_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3358_ A2=$abc$30082$new_n4882_ ZN=$abc$30082$new_n5702_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[23] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5702_ C=$abc$30082$new_n4642_ ZN=$abc$30082$new_n5703_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[26] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5609_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5704_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5682_ A2=$abc$30082$new_n5701_ A3=$abc$30082$new_n5703_ A4=$abc$30082$new_n5704_ ZN=$abc$30082$new_n5705_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5705_ I1=reg_op1[27] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26791
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5675_ A2=$abc$30082$new_n5676_ B=$abc$30082$new_n5678_ ZN=$abc$30082$new_n5707_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[28] A2=reg_op1[28] ZN=$abc$30082$new_n5708_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm[28] A2=reg_op1[28] ZN=$abc$30082$new_n5709_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5707_ A2=$abc$30082$new_n5709_ B=$abc$30082$new_n3437_ ZN=$abc$30082$new_n5710_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5707_ A2=$abc$30082$new_n5709_ B=$abc$30082$new_n5710_ ZN=$abc$30082$new_n5711_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[28] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5712_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][28] I1=cpuregs[5][28] I2=cpuregs[6][28] I3=cpuregs[7][28] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5713_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][28] I1=cpuregs[1][28] I2=cpuregs[2][28] I3=cpuregs[3][28] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5714_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][28] I1=cpuregs[13][28] I2=cpuregs[14][28] I3=cpuregs[15][28] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5715_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][28] I1=cpuregs[9][28] I2=cpuregs[10][28] I3=cpuregs[11][28] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5716_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][28] I1=cpuregs[21][28] I2=cpuregs[22][28] I3=cpuregs[23][28] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5717_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][28] I1=cpuregs[17][28] I2=cpuregs[18][28] I3=cpuregs[19][28] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5718_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][28] I1=cpuregs[29][28] I2=cpuregs[30][28] I3=cpuregs[31][28] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5719_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][28] I1=cpuregs[25][28] I2=cpuregs[26][28] I3=cpuregs[27][28] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5720_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5714_ I1=$abc$30082$new_n5713_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5721_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5718_ I1=$abc$30082$new_n5717_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5722_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5721_ I1=$abc$30082$new_n5722_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5723_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5716_ I1=$abc$30082$new_n5715_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5724_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5720_ I1=$abc$30082$new_n5719_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5725_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5724_ I1=$abc$30082$new_n5725_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5726_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5726_ ZN=$abc$30082$new_n5727_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5723_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5728_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5712_ B1=$abc$30082$new_n5727_ B2=$abc$30082$new_n5728_ ZN=$abc$30082$new_n5729_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5729_ ZN=$abc$30082$new_n5730_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[31] A2=$abc$30082$new_n4880_ ZN=$abc$30082$new_n5731_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4882_ A2=$abc$30082$new_n5731_ B=$abc$30082$new_n4643_ ZN=$abc$30082$new_n5732_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[24] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5732_ ZN=$abc$30082$new_n5733_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[27] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5641_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5734_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5711_ A2=$abc$30082$new_n5730_ A3=$abc$30082$new_n5733_ A4=$abc$30082$new_n5734_ ZN=$abc$30082$new_n5735_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5735_ I1=reg_op1[28] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26793
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5707_ A2=$abc$30082$new_n5709_ B=$abc$30082$new_n5708_ ZN=$abc$30082$new_n5737_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_imm[29] A2=reg_op1[29] ZN=$abc$30082$new_n5738_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_imm[29] A2=reg_op1[29] Z=$abc$30082$new_n5739_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=decoded_imm[29] A2=reg_op1[29] Z=$abc$30082$new_n5740_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n5738_ A2=$abc$30082$new_n5740_ ZN=$abc$30082$new_n5741_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5737_ A2=$abc$30082$new_n5741_ B=$abc$30082$new_n3437_ ZN=$abc$30082$new_n5742_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n5737_ A2=$abc$30082$new_n5741_ B=$abc$30082$new_n5742_ ZN=$abc$30082$new_n5743_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[29] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5744_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][29] I1=cpuregs[5][29] I2=cpuregs[6][29] I3=cpuregs[7][29] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5745_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][29] I1=cpuregs[1][29] I2=cpuregs[2][29] I3=cpuregs[3][29] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5746_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][29] I1=cpuregs[13][29] I2=cpuregs[14][29] I3=cpuregs[15][29] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5747_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][29] I1=cpuregs[9][29] I2=cpuregs[10][29] I3=cpuregs[11][29] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5748_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][29] I1=cpuregs[21][29] I2=cpuregs[22][29] I3=cpuregs[23][29] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5749_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][29] I1=cpuregs[17][29] I2=cpuregs[18][29] I3=cpuregs[19][29] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5750_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][29] I1=cpuregs[29][29] I2=cpuregs[30][29] I3=cpuregs[31][29] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5751_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][29] I1=cpuregs[25][29] I2=cpuregs[26][29] I3=cpuregs[27][29] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5752_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5746_ I1=$abc$30082$new_n5745_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5753_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5750_ I1=$abc$30082$new_n5749_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5754_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5753_ I1=$abc$30082$new_n5754_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5755_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5748_ I1=$abc$30082$new_n5747_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5756_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5752_ I1=$abc$30082$new_n5751_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5757_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5756_ I1=$abc$30082$new_n5757_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5758_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5758_ ZN=$abc$30082$new_n5759_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5755_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5760_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5744_ B1=$abc$30082$new_n5759_ B2=$abc$30082$new_n5760_ ZN=$abc$30082$new_n5761_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5761_ ZN=$abc$30082$new_n5762_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[25] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5732_ ZN=$abc$30082$new_n5763_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[28] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5670_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5764_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5743_ A2=$abc$30082$new_n5762_ A3=$abc$30082$new_n5763_ A4=$abc$30082$new_n5764_ ZN=$abc$30082$new_n5765_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5765_ I1=reg_op1[29] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26795
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5737_ A2=$abc$30082$new_n5739_ B=$abc$30082$new_n5740_ ZN=$abc$30082$new_n5767_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[30] A2=reg_op1[30] ZN=$abc$30082$new_n5768_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm[30] A2=reg_op1[30] ZN=$abc$30082$new_n5769_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5767_ A2=$abc$30082$new_n5769_ ZN=$abc$30082$new_n5770_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n5767_ A2=$abc$30082$new_n5769_ Z=$abc$30082$new_n5771_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3438_ A2=$abc$30082$new_n5770_ A3=$abc$30082$new_n5771_ ZN=$abc$30082$new_n5772_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[30] A2=is_lui_auipc_jal ZN=$abc$30082$new_n5773_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][30] I1=cpuregs[5][30] I2=cpuregs[6][30] I3=cpuregs[7][30] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5774_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][30] I1=cpuregs[1][30] I2=cpuregs[2][30] I3=cpuregs[3][30] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5775_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][30] I1=cpuregs[13][30] I2=cpuregs[14][30] I3=cpuregs[15][30] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5776_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][30] I1=cpuregs[9][30] I2=cpuregs[10][30] I3=cpuregs[11][30] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5777_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][30] I1=cpuregs[21][30] I2=cpuregs[22][30] I3=cpuregs[23][30] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5778_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][30] I1=cpuregs[17][30] I2=cpuregs[18][30] I3=cpuregs[19][30] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5779_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][30] I1=cpuregs[29][30] I2=cpuregs[30][30] I3=cpuregs[31][30] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5780_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][30] I1=cpuregs[25][30] I2=cpuregs[26][30] I3=cpuregs[27][30] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n5781_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5775_ I1=$abc$30082$new_n5774_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5782_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5779_ I1=$abc$30082$new_n5778_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5783_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5782_ I1=$abc$30082$new_n5783_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5784_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5777_ I1=$abc$30082$new_n5776_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5785_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5781_ I1=$abc$30082$new_n5780_ S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n5786_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5785_ I1=$abc$30082$new_n5786_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n5787_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3385_ A2=$abc$30082$new_n5787_ ZN=$abc$30082$new_n5788_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30082$new_n5784_ B=$abc$30082$new_n4905_ ZN=$abc$30082$new_n5789_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_lui A2=$abc$30082$new_n5773_ B1=$abc$30082$new_n5788_ B2=$abc$30082$new_n5789_ ZN=$abc$30082$new_n5790_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4902_ A2=$abc$30082$new_n5790_ ZN=$abc$30082$new_n5791_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[26] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5732_ ZN=$abc$30082$new_n5792_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[29] A2=$abc$30082$new_n4882_ B=$abc$30082$new_n5702_ C=$abc$30082$new_n3468_ ZN=$abc$30082$new_n5793_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n5772_ A2=$abc$30082$new_n5791_ A3=$abc$30082$new_n5792_ A4=$abc$30082$new_n5793_ ZN=$abc$30082$new_n5794_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n5794_ I1=reg_op1[30] S=$abc$30082$new_n4888_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26797
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=latched_rd[3] A2=$abc$30082$new_n3389_ A3=latched_rd[2] ZN=$abc$30082$new_n5796_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n4688_ A2=$abc$30082$new_n4693_ Z=$abc$30082$new_n5797_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4688_ A2=$abc$30082$new_n4693_ ZN=$abc$30082$new_n5798_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n5796_ A2=$abc$30082$new_n5798_ ZN=$abc$30082$new_n5799_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][0] I1=$abc$30082$new_n4700_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26799
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][1] I1=$abc$30082$new_n4703_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26801
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][2] I1=$abc$30082$new_n4707_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26803
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][3] I1=$abc$30082$new_n4711_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26805
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][4] I1=$abc$30082$new_n4717_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26807
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][5] I1=$abc$30082$new_n4723_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26809
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][6] I1=$abc$30082$new_n4729_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26811
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][7] I1=$abc$30082$new_n4733_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26813
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][8] I1=$abc$30082$new_n4741_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26815
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][9] I1=$abc$30082$new_n4746_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26817
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][10] I1=$abc$30082$new_n4752_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26819
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][11] I1=$abc$30082$new_n4758_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26821
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][12] I1=$abc$30082$new_n4764_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26823
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][13] I1=$abc$30082$new_n4770_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26825
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][14] I1=$abc$30082$new_n4776_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26827
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][15] I1=$abc$30082$new_n4782_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26829
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][16] I1=$abc$30082$new_n4788_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26831
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][17] I1=$abc$30082$new_n4794_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26833
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][18] I1=$abc$30082$new_n4800_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26835
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][19] I1=$abc$30082$new_n4806_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26837
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][20] I1=$abc$30082$new_n4812_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26839
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][21] I1=$abc$30082$new_n4818_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26841
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][22] I1=$abc$30082$new_n4824_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26843
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][23] I1=$abc$30082$new_n4830_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26845
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][24] I1=$abc$30082$new_n4836_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26847
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][25] I1=$abc$30082$new_n4842_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26849
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][26] I1=$abc$30082$new_n4848_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26851
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][27] I1=$abc$30082$new_n4854_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26853
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][28] I1=$abc$30082$new_n4860_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26855
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][29] I1=$abc$30082$new_n4866_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26857
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][30] I1=$abc$30082$new_n4872_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26859
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[12][31] I1=$abc$30082$new_n4878_ S=$abc$30082$new_n5799_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26861
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3386_ A2=latched_rd[0] ZN=$abc$30082$new_n5832_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=latched_rd[1] A2=$abc$30082$new_n3387_ ZN=$abc$30082$new_n5833_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=latched_rd[3] A2=latched_rd[4] A3=latched_rd[2] ZN=$abc$30082$new_n5834_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4694_ A2=$abc$30082$new_n5834_ ZN=$abc$30082$new_n5835_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5832_ A2=$abc$30082$new_n5835_ ZN=$abc$30082$new_n5836_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[30][0] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26863
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[30][1] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26865
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[30][2] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26867
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[30][3] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26869
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[30][4] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26871
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[30][5] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26873
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[30][6] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26875
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[30][7] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26877
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[30][8] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26879
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[30][9] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26881
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[30][10] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26883
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[30][11] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26885
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[30][12] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26887
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[30][13] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26889
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[30][14] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26891
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[30][15] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26893
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[30][16] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26895
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[30][17] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26897
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[30][18] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26899
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[30][19] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26901
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[30][20] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26903
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[30][21] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26905
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[30][22] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26907
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[30][23] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26909
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[30][24] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26911
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[30][25] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26913
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[30][26] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26915
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[30][27] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26917
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[30][28] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26919
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[30][29] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26921
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[30][30] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26923
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[30][31] S=$abc$30082$new_n5836_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26925
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=latched_rd[1] A2=$abc$30082$new_n3387_ ZN=$abc$30082$new_n5869_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3386_ A2=latched_rd[0] ZN=$abc$30082$new_n5870_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4694_ A2=$abc$30082$new_n5796_ ZN=$abc$30082$new_n5871_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5869_ A2=$abc$30082$new_n5871_ ZN=$abc$30082$new_n5872_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[13][0] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26927
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[13][1] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26929
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[13][2] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26931
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[13][3] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26933
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[13][4] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26935
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[13][5] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26937
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[13][6] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26939
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[13][7] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26941
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[13][8] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26943
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[13][9] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26945
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[13][10] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26947
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[13][11] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26949
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[13][12] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26951
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[13][13] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26953
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[13][14] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26955
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[13][15] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26957
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[13][16] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26959
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[13][17] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26961
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[13][18] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26963
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[13][19] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26965
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[13][20] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26967
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[13][21] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26969
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[13][22] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26971
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[13][23] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26973
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[13][24] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26975
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[13][25] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26977
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[13][26] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26979
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[13][27] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26981
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[13][28] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26983
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[13][29] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26985
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[13][30] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26987
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[13][31] S=$abc$30082$new_n5872_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26989
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4690_ A2=$abc$30082$new_n4693_ ZN=$abc$30082$new_n5905_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n5833_ A2=$abc$30082$new_n5905_ ZN=$abc$30082$new_n5906_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][0] I1=$abc$30082$new_n4700_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26991
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][1] I1=$abc$30082$new_n4703_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26993
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][2] I1=$abc$30082$new_n4707_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26995
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][3] I1=$abc$30082$new_n4711_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26997
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][4] I1=$abc$30082$new_n4717_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$26999
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][5] I1=$abc$30082$new_n4723_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27001
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][6] I1=$abc$30082$new_n4729_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27003
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][7] I1=$abc$30082$new_n4733_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27005
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][8] I1=$abc$30082$new_n4741_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27007
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][9] I1=$abc$30082$new_n4746_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27009
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][10] I1=$abc$30082$new_n4752_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27011
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][11] I1=$abc$30082$new_n4758_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27013
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][12] I1=$abc$30082$new_n4764_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27015
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][13] I1=$abc$30082$new_n4770_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27017
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][14] I1=$abc$30082$new_n4776_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27019
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][15] I1=$abc$30082$new_n4782_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27021
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][16] I1=$abc$30082$new_n4788_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27023
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][17] I1=$abc$30082$new_n4794_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27025
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][18] I1=$abc$30082$new_n4800_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27027
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][19] I1=$abc$30082$new_n4806_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27029
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][20] I1=$abc$30082$new_n4812_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27031
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][21] I1=$abc$30082$new_n4818_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27033
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][22] I1=$abc$30082$new_n4824_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27035
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][23] I1=$abc$30082$new_n4830_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27037
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][24] I1=$abc$30082$new_n4836_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27039
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][25] I1=$abc$30082$new_n4842_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27041
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][26] I1=$abc$30082$new_n4848_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27043
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][27] I1=$abc$30082$new_n4854_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27045
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][28] I1=$abc$30082$new_n4860_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27047
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][29] I1=$abc$30082$new_n4866_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27049
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][30] I1=$abc$30082$new_n4872_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27051
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][31] I1=$abc$30082$new_n4878_ S=$abc$30082$new_n5906_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27053
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n5798_ A2=$abc$30082$new_n5834_ ZN=$abc$30082$new_n5939_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][0] I1=$abc$30082$new_n4700_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27055
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][1] I1=$abc$30082$new_n4703_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27057
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][2] I1=$abc$30082$new_n4707_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27059
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][3] I1=$abc$30082$new_n4711_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27061
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][4] I1=$abc$30082$new_n4717_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27063
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][5] I1=$abc$30082$new_n4723_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27065
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][6] I1=$abc$30082$new_n4729_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27067
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][7] I1=$abc$30082$new_n4733_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27069
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][8] I1=$abc$30082$new_n4741_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27071
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][9] I1=$abc$30082$new_n4746_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27073
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][10] I1=$abc$30082$new_n4752_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27075
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][11] I1=$abc$30082$new_n4758_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27077
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][12] I1=$abc$30082$new_n4764_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27079
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][13] I1=$abc$30082$new_n4770_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27081
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][14] I1=$abc$30082$new_n4776_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27083
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][15] I1=$abc$30082$new_n4782_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27085
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][16] I1=$abc$30082$new_n4788_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27087
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][17] I1=$abc$30082$new_n4794_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27089
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][18] I1=$abc$30082$new_n4800_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27091
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][19] I1=$abc$30082$new_n4806_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27093
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][20] I1=$abc$30082$new_n4812_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27095
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][21] I1=$abc$30082$new_n4818_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27097
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][22] I1=$abc$30082$new_n4824_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27099
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][23] I1=$abc$30082$new_n4830_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27101
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][24] I1=$abc$30082$new_n4836_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27103
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][25] I1=$abc$30082$new_n4842_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27105
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][26] I1=$abc$30082$new_n4848_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27107
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][27] I1=$abc$30082$new_n4854_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27109
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][28] I1=$abc$30082$new_n4860_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27111
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][29] I1=$abc$30082$new_n4866_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27113
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][30] I1=$abc$30082$new_n4872_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27115
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][31] I1=$abc$30082$new_n4878_ S=$abc$30082$new_n5939_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27117
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30082$new_n3388_ A2=latched_rd[4] A3=latched_rd[2] Z=$abc$30082$new_n5972_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4694_ A2=$abc$30082$new_n5870_ ZN=$abc$30082$new_n5973_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5972_ A2=$abc$30082$new_n5973_ ZN=$abc$30082$new_n5974_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[21][0] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27119
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[21][1] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27121
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[21][2] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27123
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[21][3] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27125
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[21][4] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27127
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[21][5] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27129
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[21][6] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27131
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[21][7] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27133
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[21][8] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27135
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[21][9] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27137
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[21][10] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27139
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[21][11] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27141
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[21][12] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27143
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[21][13] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27145
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[21][14] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27147
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[21][15] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27149
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[21][16] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27151
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[21][17] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27153
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[21][18] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27155
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[21][19] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27157
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[21][20] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27159
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[21][21] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27161
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[21][22] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27163
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[21][23] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27165
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[21][24] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27167
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[21][25] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27169
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[21][26] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27171
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[21][27] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27173
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[21][28] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27175
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[21][29] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27177
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[21][30] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27179
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[21][31] S=$abc$30082$new_n5974_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27181
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5832_ A2=$abc$30082$new_n5871_ ZN=$abc$30082$new_n6007_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[14][0] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27183
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[14][1] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27185
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[14][2] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27187
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[14][3] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27189
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[14][4] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27191
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[14][5] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27193
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[14][6] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27195
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[14][7] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27197
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[14][8] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27199
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[14][9] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27201
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[14][10] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27203
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[14][11] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27205
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[14][12] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27207
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[14][13] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27209
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[14][14] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27211
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[14][15] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27213
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[14][16] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27215
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[14][17] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27217
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[14][18] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27219
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[14][19] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27221
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[14][20] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27223
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[14][21] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27225
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[14][22] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27227
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[14][23] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27229
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[14][24] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27231
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[14][25] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27233
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[14][26] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27235
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[14][27] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27237
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[14][28] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27239
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[14][29] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27241
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[14][30] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27243
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[14][31] S=$abc$30082$new_n6007_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27245
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3388_ A2=$abc$30082$new_n3389_ A3=latched_rd[2] ZN=$abc$30082$new_n6040_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4687_ A2=$abc$30082$new_n4694_ ZN=$abc$30082$new_n6041_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=latched_rd[1] A2=latched_rd[0] A3=$abc$30082$new_n4693_ ZN=$abc$30082$new_n6042_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6040_ A2=$abc$30082$new_n6041_ ZN=$abc$30082$new_n6043_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[27][0] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27247
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[27][1] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27249
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[27][2] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27251
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[27][3] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27253
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[27][4] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27255
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[27][5] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27257
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[27][6] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27259
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[27][7] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27261
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[27][8] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27263
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[27][9] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27265
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[27][10] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27267
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[27][11] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27269
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[27][12] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27271
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[27][13] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27273
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[27][14] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27275
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[27][15] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27277
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[27][16] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27279
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[27][17] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27281
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[27][18] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27283
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[27][19] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27285
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[27][20] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27287
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[27][21] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27289
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[27][22] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27291
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[27][23] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27293
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[27][24] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27295
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[27][25] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27297
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[27][26] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27299
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[27][27] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27301
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[27][28] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27303
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[27][29] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27305
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[27][30] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27307
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[27][31] S=$abc$30082$new_n6043_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27309
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n5796_ A2=$abc$30082$new_n6042_ ZN=$abc$30082$new_n6076_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][0] I1=$abc$30082$new_n4700_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27311
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][1] I1=$abc$30082$new_n4703_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27313
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][2] I1=$abc$30082$new_n4707_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27315
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][3] I1=$abc$30082$new_n4711_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27317
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][4] I1=$abc$30082$new_n4717_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27319
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][5] I1=$abc$30082$new_n4723_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27321
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][6] I1=$abc$30082$new_n4729_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27323
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][7] I1=$abc$30082$new_n4733_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27325
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][8] I1=$abc$30082$new_n4741_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27327
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][9] I1=$abc$30082$new_n4746_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27329
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][10] I1=$abc$30082$new_n4752_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27331
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][11] I1=$abc$30082$new_n4758_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27333
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][12] I1=$abc$30082$new_n4764_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27335
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][13] I1=$abc$30082$new_n4770_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27337
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][14] I1=$abc$30082$new_n4776_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27339
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][15] I1=$abc$30082$new_n4782_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27341
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][16] I1=$abc$30082$new_n4788_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27343
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][17] I1=$abc$30082$new_n4794_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27345
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][18] I1=$abc$30082$new_n4800_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27347
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][19] I1=$abc$30082$new_n4806_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27349
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][20] I1=$abc$30082$new_n4812_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27351
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][21] I1=$abc$30082$new_n4818_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27353
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][22] I1=$abc$30082$new_n4824_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27355
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][23] I1=$abc$30082$new_n4830_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27357
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][24] I1=$abc$30082$new_n4836_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27359
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][25] I1=$abc$30082$new_n4842_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27361
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][26] I1=$abc$30082$new_n4848_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27363
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][27] I1=$abc$30082$new_n4854_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27365
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][28] I1=$abc$30082$new_n4860_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27367
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][29] I1=$abc$30082$new_n4866_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27369
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][30] I1=$abc$30082$new_n4872_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27371
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[15][31] I1=$abc$30082$new_n4878_ S=$abc$30082$new_n6076_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27373
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4694_ A2=$abc$30082$new_n5833_ ZN=$abc$30082$new_n6109_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6040_ A2=$abc$30082$new_n6109_ ZN=$abc$30082$new_n6110_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[26][0] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27375
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[26][1] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27377
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[26][2] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27379
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[26][3] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27381
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[26][4] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27383
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[26][5] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27385
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[26][6] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27387
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[26][7] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27389
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[26][8] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27391
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[26][9] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27393
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[26][10] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27395
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[26][11] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27397
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[26][12] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27399
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[26][13] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27401
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[26][14] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27403
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[26][15] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27405
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[26][16] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27407
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[26][17] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27409
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[26][18] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27411
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[26][19] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27413
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[26][20] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27415
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[26][21] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27417
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[26][22] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27419
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[26][23] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27421
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[26][24] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27423
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[26][25] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27425
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[26][26] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27427
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[26][27] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27429
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[26][28] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27431
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[26][29] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27433
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[26][30] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27435
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[26][31] S=$abc$30082$new_n6110_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27437
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=latched_rd[3] A2=$abc$30082$new_n3389_ A3=latched_rd[2] ZN=$abc$30082$new_n6143_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5797_ A2=$abc$30082$new_n6143_ ZN=$abc$30082$new_n6144_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[16][0] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27439
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[16][1] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27441
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[16][2] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27443
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[16][3] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27445
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[16][4] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27447
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[16][5] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27449
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[16][6] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27451
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[16][7] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27453
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[16][8] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27455
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[16][9] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27457
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[16][10] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27459
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[16][11] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27461
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[16][12] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27463
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[16][13] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27465
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[16][14] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27467
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[16][15] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27469
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[16][16] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27471
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[16][17] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27473
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[16][18] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27475
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[16][19] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27477
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[16][20] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27479
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[16][21] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27481
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[16][22] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27483
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[16][23] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27485
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[16][24] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27487
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[16][25] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27489
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[16][26] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27491
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[16][27] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27493
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[16][28] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27495
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[16][29] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27497
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[16][30] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27499
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[16][31] S=$abc$30082$new_n6144_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27501
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5973_ A2=$abc$30082$new_n6040_ ZN=$abc$30082$new_n6177_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[25][0] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27503
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[25][1] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27505
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[25][2] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27507
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[25][3] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27509
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[25][4] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27511
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[25][5] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27513
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[25][6] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27515
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[25][7] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27517
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[25][8] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27519
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[25][9] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27521
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[25][10] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27523
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[25][11] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27525
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[25][12] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27527
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[25][13] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27529
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[25][14] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27531
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[25][15] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27533
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[25][16] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27535
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[25][17] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27537
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[25][18] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27539
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[25][19] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27541
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[25][20] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27543
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[25][21] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27545
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[25][22] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27547
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[25][23] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27549
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[25][24] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27551
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[25][25] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27553
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[25][26] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27555
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[25][27] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27557
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[25][28] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27559
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[25][29] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27561
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[25][30] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27563
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[25][31] S=$abc$30082$new_n6177_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27565
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5797_ A2=$abc$30082$new_n5972_ ZN=$abc$30082$new_n6210_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[20][0] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27567
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[20][1] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27569
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[20][2] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27571
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[20][3] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27573
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[20][4] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27575
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[20][5] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27577
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[20][6] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27579
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[20][7] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27581
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[20][8] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27583
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[20][9] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27585
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[20][10] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27587
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[20][11] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27589
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[20][12] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27591
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[20][13] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27593
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[20][14] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27595
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[20][15] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27597
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[20][16] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27599
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[20][17] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27601
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[20][18] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27603
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[20][19] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27605
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[20][20] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27607
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[20][21] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27609
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[20][22] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27611
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[20][23] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27613
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[20][24] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27615
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[20][25] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27617
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[20][26] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27619
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[20][27] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27621
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[20][28] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27623
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[20][29] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27625
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[20][30] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27627
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[20][31] S=$abc$30082$new_n6210_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27629
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5973_ A2=$abc$30082$new_n6143_ ZN=$abc$30082$new_n6243_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[17][0] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27631
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[17][1] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27633
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[17][2] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27635
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[17][3] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27637
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[17][4] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27639
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[17][5] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27641
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[17][6] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27643
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[17][7] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27645
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[17][8] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27647
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[17][9] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27649
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[17][10] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27651
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[17][11] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27653
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[17][12] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27655
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[17][13] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27657
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[17][14] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27659
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[17][15] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27661
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[17][16] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27663
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[17][17] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27665
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[17][18] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27667
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[17][19] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27669
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[17][20] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27671
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[17][21] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27673
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[17][22] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27675
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[17][23] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27677
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[17][24] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27679
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[17][25] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27681
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[17][26] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27683
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[17][27] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27685
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[17][28] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27687
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[17][29] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27689
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[17][30] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27691
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[17][31] S=$abc$30082$new_n6243_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27693
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3298_ A2=$abc$30082$new_n3310_ ZN=$abc$30082$new_n6276_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[1] A2=decoder_trigger ZN=$abc$30082$new_n6277_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[0] A2=$abc$30082$new_n6276_ ZN=$abc$30082$new_n6278_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[0] A2=$abc$30082$new_n6276_ B=resetn ZN=$abc$30082$new_n6279_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[0] A2=$abc$30082$new_n6276_ B=$abc$30082$new_n6279_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27699
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[1] A2=$abc$30082$new_n6278_ Z=$abc$30082$new_n6281_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6281_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27703
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=count_instr[1] A2=count_instr[0] A3=$abc$30082$new_n6276_ ZN=$abc$30082$new_n6283_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n3300_ A2=$abc$30082$new_n6283_ Z=$abc$30082$new_n6284_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3300_ A2=$abc$30082$new_n6283_ ZN=$abc$30082$new_n6285_
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=resetn A2=$abc$30082$new_n6284_ A3=$abc$30082$new_n6285_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27707
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[3] A2=$abc$30082$new_n6284_ Z=$abc$30082$new_n6287_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6287_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27711
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_instr[3] A2=count_instr[2] A3=count_instr[1] A4=count_instr[0] Z=$abc$30082$new_n6289_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=count_instr[4] A2=$abc$30082$new_n6276_ A3=$abc$30082$new_n6289_ ZN=$abc$30082$new_n6290_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6276_ A2=$abc$30082$new_n6289_ B=count_instr[4] ZN=$abc$30082$new_n6291_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6291_ ZN=$abc$30082$new_n6292_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6290_ A2=$abc$30082$new_n6292_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27715
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[5] A2=$abc$30082$new_n6290_ Z=$abc$30082$new_n6294_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6294_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27719
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[5] A2=count_instr[4] A3=$abc$30082$new_n6289_ Z=$abc$30082$new_n6296_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=count_instr[6] A2=$abc$30082$new_n6276_ A3=$abc$30082$new_n6296_ ZN=$abc$30082$new_n6297_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6276_ A2=$abc$30082$new_n6296_ B=count_instr[6] ZN=$abc$30082$new_n6298_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6298_ ZN=$abc$30082$new_n6299_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6297_ A2=$abc$30082$new_n6299_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27723
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[7] A2=$abc$30082$new_n6297_ Z=$abc$30082$new_n6301_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6301_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27727
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[7] A2=count_instr[6] A3=$abc$30082$new_n6296_ Z=$abc$30082$new_n6303_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6276_ A2=$abc$30082$new_n6303_ Z=$abc$30082$new_n6304_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[8] A2=$abc$30082$new_n6304_ ZN=$abc$30082$new_n6305_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[8] A2=$abc$30082$new_n6304_ B=resetn ZN=$abc$30082$new_n6306_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[8] A2=$abc$30082$new_n6304_ B=$abc$30082$new_n6306_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27731
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[9] A2=$abc$30082$new_n6305_ Z=$abc$30082$new_n6308_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6308_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27735
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[9] A2=count_instr[8] Z=$abc$30082$new_n6310_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=count_instr[10] A2=$abc$30082$new_n6304_ A3=$abc$30082$new_n6310_ ZN=$abc$30082$new_n6311_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6304_ A2=$abc$30082$new_n6310_ B=count_instr[10] ZN=$abc$30082$new_n6312_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6312_ ZN=$abc$30082$new_n6313_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6311_ A2=$abc$30082$new_n6313_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27739
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[11] A2=$abc$30082$new_n6311_ Z=$abc$30082$new_n6315_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6315_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27743
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_instr[11] A2=count_instr[10] A3=$abc$30082$new_n6303_ A4=$abc$30082$new_n6310_ Z=$abc$30082$new_n6317_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=count_instr[12] A2=$abc$30082$new_n6276_ A3=$abc$30082$new_n6317_ ZN=$abc$30082$new_n6318_
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_instr[11] A2=count_instr[10] A3=$abc$30082$new_n6303_ A4=$abc$30082$new_n6310_ Z=$abc$30082$new_n6319_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6276_ A2=$abc$30082$new_n6317_ B=count_instr[12] ZN=$abc$30082$new_n6320_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6320_ ZN=$abc$30082$new_n6321_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6318_ A2=$abc$30082$new_n6321_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27747
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[13] A2=$abc$30082$new_n6318_ Z=$abc$30082$new_n6323_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6323_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27751
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=count_instr[13] A2=count_instr[12] A3=$abc$30082$new_n6317_ ZN=$abc$30082$new_n6325_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=count_instr[13] A2=count_instr[12] A3=$abc$30082$new_n6319_ ZN=$abc$30082$new_n6326_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6277_ A2=$abc$30082$new_n6326_ ZN=$abc$30082$new_n6327_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[14] A2=$abc$30082$new_n6327_ ZN=$abc$30082$new_n6328_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=count_instr[14] A2=$abc$30082$new_n6327_ ZN=$abc$30082$new_n6329_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6329_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27755
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[15] A2=$abc$30082$new_n6328_ Z=$abc$30082$new_n6331_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6331_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27759
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[15] A2=count_instr[14] ZN=$abc$30082$new_n6333_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n6277_ A2=$abc$30082$new_n6326_ A3=$abc$30082$new_n6333_ ZN=$abc$30082$new_n6334_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[16] A2=$abc$30082$new_n6334_ ZN=$abc$30082$new_n6335_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=count_instr[16] A2=$abc$30082$new_n6334_ ZN=$abc$30082$new_n6336_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6336_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27763
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[17] A2=$abc$30082$new_n6335_ Z=$abc$30082$new_n6338_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6338_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27767
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=count_instr[17] A2=count_instr[16] A3=$abc$30082$new_n6334_ ZN=$abc$30082$new_n6340_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[18] A2=count_instr[17] A3=count_instr[16] A4=$abc$30082$new_n6334_ ZN=$abc$30082$new_n6341_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[18] A2=$abc$30082$new_n6340_ Z=$abc$30082$new_n6342_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6342_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27771
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[19] A2=$abc$30082$new_n6341_ Z=$abc$30082$new_n6344_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6344_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27775
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[19] A2=count_instr[18] A3=count_instr[17] A4=count_instr[16] ZN=$abc$30082$new_n6346_
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$30082$new_n6325_ A2=$abc$30082$new_n6333_ A3=$abc$30082$new_n6346_ Z=$abc$30082$new_n6347_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6277_ A2=$abc$30082$new_n6347_ ZN=$abc$30082$new_n6348_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[20] A2=$abc$30082$new_n6348_ ZN=$abc$30082$new_n6349_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[20] A2=$abc$30082$new_n6348_ B=resetn ZN=$abc$30082$new_n6350_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[20] A2=$abc$30082$new_n6348_ B=$abc$30082$new_n6350_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27779
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[21] A2=$abc$30082$new_n6349_ Z=$abc$30082$new_n6352_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6352_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27783
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=count_instr[21] A2=count_instr[20] A3=$abc$30082$new_n6348_ ZN=$abc$30082$new_n6354_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[22] A2=count_instr[21] A3=count_instr[20] A4=$abc$30082$new_n6348_ ZN=$abc$30082$new_n6355_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[22] A2=$abc$30082$new_n6354_ Z=$abc$30082$new_n6356_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6356_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27787
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[23] A2=$abc$30082$new_n6355_ Z=$abc$30082$new_n6358_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6358_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27791
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[23] A2=count_instr[22] A3=count_instr[21] A4=count_instr[20] ZN=$abc$30082$new_n6360_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n6277_ A2=$abc$30082$new_n6347_ A3=$abc$30082$new_n6360_ ZN=$abc$30082$new_n6361_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[24] A2=$abc$30082$new_n6361_ ZN=$abc$30082$new_n6362_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[24] A2=$abc$30082$new_n6361_ B=resetn ZN=$abc$30082$new_n6363_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[24] A2=$abc$30082$new_n6361_ B=$abc$30082$new_n6363_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27795
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[25] A2=$abc$30082$new_n6362_ Z=$abc$30082$new_n6365_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6365_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27799
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=count_instr[25] A2=count_instr[24] A3=$abc$30082$new_n6361_ ZN=$abc$30082$new_n6367_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[26] A2=count_instr[25] A3=count_instr[24] A4=$abc$30082$new_n6361_ ZN=$abc$30082$new_n6368_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[26] A2=$abc$30082$new_n6367_ Z=$abc$30082$new_n6369_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6369_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27803
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[27] A2=$abc$30082$new_n6368_ Z=$abc$30082$new_n6371_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6371_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27807
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[27] A2=count_instr[26] A3=count_instr[25] A4=count_instr[24] ZN=$abc$30082$new_n6373_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n6347_ A2=$abc$30082$new_n6360_ A3=$abc$30082$new_n6373_ ZN=$abc$30082$new_n6374_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6276_ A2=$abc$30082$new_n6374_ Z=$abc$30082$new_n6375_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[28] A2=$abc$30082$new_n6375_ ZN=$abc$30082$new_n6376_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[28] A2=$abc$30082$new_n6375_ B=resetn ZN=$abc$30082$new_n6377_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[28] A2=$abc$30082$new_n6375_ B=$abc$30082$new_n6377_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27811
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[29] A2=$abc$30082$new_n6376_ Z=$abc$30082$new_n6379_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6379_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27815
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=count_instr[29] A2=count_instr[28] A3=$abc$30082$new_n6375_ ZN=$abc$30082$new_n6381_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[30] A2=count_instr[29] A3=count_instr[28] A4=$abc$30082$new_n6375_ ZN=$abc$30082$new_n6382_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[30] A2=$abc$30082$new_n6381_ Z=$abc$30082$new_n6383_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6383_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27819
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[31] A2=$abc$30082$new_n6382_ Z=$abc$30082$new_n6385_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6385_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27823
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_instr[31] A2=count_instr[30] A3=count_instr[29] A4=count_instr[28] Z=$abc$30082$new_n6387_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6374_ A2=$abc$30082$new_n6387_ ZN=$abc$30082$new_n6388_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6277_ A2=$abc$30082$new_n6388_ ZN=$abc$30082$new_n6389_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[32] A2=$abc$30082$new_n6389_ ZN=$abc$30082$new_n6390_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[32] A2=$abc$30082$new_n6389_ B=resetn ZN=$abc$30082$new_n6391_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[32] A2=$abc$30082$new_n6389_ B=$abc$30082$new_n6391_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27827
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[33] A2=$abc$30082$new_n6390_ Z=$abc$30082$new_n6393_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6393_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27831
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=count_instr[33] A2=count_instr[32] A3=$abc$30082$new_n6389_ ZN=$abc$30082$new_n6395_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[34] A2=count_instr[33] A3=count_instr[32] A4=$abc$30082$new_n6389_ ZN=$abc$30082$new_n6396_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[34] A2=$abc$30082$new_n6395_ Z=$abc$30082$new_n6397_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6397_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27835
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[35] A2=$abc$30082$new_n6396_ Z=$abc$30082$new_n6399_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6399_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27839
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[35] A2=count_instr[34] A3=count_instr[33] A4=count_instr[32] ZN=$abc$30082$new_n6401_
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$30082$new_n6277_ A2=$abc$30082$new_n6388_ A3=$abc$30082$new_n6401_ Z=$abc$30082$new_n6402_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6402_ ZN=$abc$30082$new_n6403_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[36] A2=$abc$30082$new_n6403_ ZN=$abc$30082$new_n6404_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[36] A2=$abc$30082$new_n6403_ B=resetn ZN=$abc$30082$new_n6405_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[36] A2=$abc$30082$new_n6403_ B=$abc$30082$new_n6405_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27843
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[37] A2=$abc$30082$new_n6404_ Z=$abc$30082$new_n6407_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6407_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27847
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[37] A2=count_instr[36] A3=$abc$30082$new_n6403_ Z=$abc$30082$new_n6409_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[38] A2=$abc$30082$new_n6409_ ZN=$abc$30082$new_n6410_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[38] A2=$abc$30082$new_n6409_ B=resetn ZN=$abc$30082$new_n6411_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[38] A2=$abc$30082$new_n6409_ B=$abc$30082$new_n6411_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27851
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[39] A2=$abc$30082$new_n6410_ Z=$abc$30082$new_n6413_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6413_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27855
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[39] A2=count_instr[38] A3=count_instr[37] A4=count_instr[36] ZN=$abc$30082$new_n6415_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$30082$new_n6277_ A2=$abc$30082$new_n6388_ A3=$abc$30082$new_n6401_ A4=$abc$30082$new_n6415_ ZN=$abc$30082$new_n6416_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[40] A2=$abc$30082$new_n6416_ B=resetn ZN=$abc$30082$new_n6417_
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_instr[40] A2=count_instr[39] A3=count_instr[38] A4=$abc$30082$new_n6409_ Z=$abc$30082$new_n6418_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6417_ A2=$abc$30082$new_n6418_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27859
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[41] A2=$abc$30082$new_n6418_ B=resetn ZN=$abc$30082$new_n6420_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[41] A2=$abc$30082$new_n6418_ B=$abc$30082$new_n6420_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27863
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[41] A2=count_instr[40] A3=$abc$30082$new_n6416_ Z=$abc$30082$new_n6422_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[42] A2=$abc$30082$new_n6422_ B=resetn ZN=$abc$30082$new_n6423_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[42] A2=$abc$30082$new_n6422_ ZN=$abc$30082$new_n6424_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[42] A2=$abc$30082$new_n6422_ B=$abc$30082$new_n6423_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27867
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[43] A2=count_instr[42] A3=count_instr[41] A4=$abc$30082$new_n6418_ ZN=$abc$30082$new_n6426_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6426_ ZN=$abc$30082$new_n6427_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[43] A2=$abc$30082$new_n6424_ Z=$abc$30082$new_n6428_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6428_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27871
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[44] A2=$abc$30082$new_n6427_ B=resetn ZN=$abc$30082$new_n6430_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[44] A2=$abc$30082$new_n6427_ Z=$abc$30082$new_n6431_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6430_ A2=$abc$30082$new_n6431_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27875
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[45] A2=$abc$30082$new_n6431_ Z=$abc$30082$new_n6433_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[45] A2=$abc$30082$new_n6431_ B=resetn ZN=$abc$30082$new_n6434_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6433_ A2=$abc$30082$new_n6434_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27879
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[46] A2=$abc$30082$new_n6433_ B=resetn ZN=$abc$30082$new_n6436_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[46] A2=$abc$30082$new_n6433_ Z=$abc$30082$new_n6437_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6436_ A2=$abc$30082$new_n6437_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27883
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[47] A2=$abc$30082$new_n6437_ Z=$abc$30082$new_n6439_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[47] A2=$abc$30082$new_n6437_ B=resetn ZN=$abc$30082$new_n6440_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6439_ A2=$abc$30082$new_n6440_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27887
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[48] A2=$abc$30082$new_n6439_ B=resetn ZN=$abc$30082$new_n6442_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[48] A2=$abc$30082$new_n6439_ Z=$abc$30082$new_n6443_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6442_ A2=$abc$30082$new_n6443_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27891
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[49] A2=$abc$30082$new_n6443_ Z=$abc$30082$new_n6445_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[49] A2=$abc$30082$new_n6443_ B=resetn ZN=$abc$30082$new_n6446_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6445_ A2=$abc$30082$new_n6446_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27895
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[50] A2=$abc$30082$new_n6445_ B=resetn ZN=$abc$30082$new_n6448_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[50] A2=$abc$30082$new_n6445_ B=$abc$30082$new_n6448_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27899
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[51] A2=count_instr[50] A3=$abc$30082$new_n6445_ Z=$abc$30082$new_n6450_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[50] A2=$abc$30082$new_n6445_ B=count_instr[51] ZN=$abc$30082$new_n6451_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6450_ A3=$abc$30082$new_n6451_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27903
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[52] A2=$abc$30082$new_n6450_ B=resetn ZN=$abc$30082$new_n6453_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[52] A2=$abc$30082$new_n6450_ Z=$abc$30082$new_n6454_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6453_ A2=$abc$30082$new_n6454_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27907
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[53] A2=$abc$30082$new_n6454_ B=resetn ZN=$abc$30082$new_n6456_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[53] A2=$abc$30082$new_n6454_ B=$abc$30082$new_n6456_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27911
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[53] A2=$abc$30082$new_n6454_ B=count_instr[54] ZN=$abc$30082$new_n6458_
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[54] A2=count_instr[53] A3=$abc$30082$new_n6454_ Z=$abc$30082$new_n6459_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6458_ A3=$abc$30082$new_n6459_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27915
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[55] A2=$abc$30082$new_n6459_ Z=$abc$30082$new_n6461_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[55] A2=$abc$30082$new_n6459_ B=resetn ZN=$abc$30082$new_n6462_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6461_ A2=$abc$30082$new_n6462_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27919
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[56] A2=$abc$30082$new_n6461_ B=resetn ZN=$abc$30082$new_n6464_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[56] A2=$abc$30082$new_n6461_ B=$abc$30082$new_n6464_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27923
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[56] A2=$abc$30082$new_n6461_ B=count_instr[57] ZN=$abc$30082$new_n6466_
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[57] A2=count_instr[56] A3=$abc$30082$new_n6461_ Z=$abc$30082$new_n6467_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6466_ A3=$abc$30082$new_n6467_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27927
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[58] A2=$abc$30082$new_n6467_ B=resetn ZN=$abc$30082$new_n6469_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[58] A2=$abc$30082$new_n6467_ Z=$abc$30082$new_n6470_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6469_ A2=$abc$30082$new_n6470_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27931
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[59] A2=$abc$30082$new_n6470_ B=resetn ZN=$abc$30082$new_n6472_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[59] A2=$abc$30082$new_n6470_ B=$abc$30082$new_n6472_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27935
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[59] A2=$abc$30082$new_n6470_ B=count_instr[60] ZN=$abc$30082$new_n6474_
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[60] A2=count_instr[59] A3=$abc$30082$new_n6470_ Z=$abc$30082$new_n6475_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6474_ A3=$abc$30082$new_n6475_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27939
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[61] A2=$abc$30082$new_n6475_ B=resetn ZN=$abc$30082$new_n6477_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[61] A2=$abc$30082$new_n6475_ B=$abc$30082$new_n6477_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27943
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[61] A2=$abc$30082$new_n6475_ B=count_instr[62] ZN=$abc$30082$new_n6479_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6479_ ZN=$abc$30082$new_n6480_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=count_instr[62] A2=count_instr[61] A3=$abc$30082$new_n6475_ ZN=$abc$30082$new_n6481_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6480_ A2=$abc$30082$new_n6481_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$27947
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[63] A2=$abc$30082$new_n6481_ Z=$abc$30082$new_n6483_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6483_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27951
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[1] I1=$abc$30082$new_n4702_ S=$abc$30082$new_n4517_ Z=$abc$30082$new_n6485_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[1] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6485_ ZN=$abc$30082$new_n6486_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6486_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27955
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[2] I1=$abc$30082$new_n4705_ S=$abc$30082$new_n4517_ Z=$abc$30082$new_n6488_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[2] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6488_ ZN=$abc$30082$new_n6489_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6489_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27959
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[3] I1=$abc$30082$new_n4709_ S=$abc$30082$new_n4517_ Z=$abc$30082$new_n6491_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6491_ ZN=$abc$30082$new_n6492_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[3] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6491_ ZN=$abc$30082$new_n6493_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6493_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27963
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4715_ ZN=$abc$30082$new_n6495_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4524_ A2=$abc$30082$new_n6495_ ZN=$abc$30082$new_n6496_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[4] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6496_ ZN=$abc$30082$new_n6497_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6497_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27967
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4721_ ZN=$abc$30082$new_n6499_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4527_ A2=$abc$30082$new_n6499_ ZN=$abc$30082$new_n6500_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[5] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6500_ ZN=$abc$30082$new_n6501_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6501_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27971
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4727_ ZN=$abc$30082$new_n6503_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4530_ A2=$abc$30082$new_n6503_ ZN=$abc$30082$new_n6504_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[6] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6504_ ZN=$abc$30082$new_n6505_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6505_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27975
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4731_ ZN=$abc$30082$new_n6507_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4533_ A2=$abc$30082$new_n6507_ ZN=$abc$30082$new_n6508_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[7] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6508_ ZN=$abc$30082$new_n6509_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6509_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27979
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4739_ ZN=$abc$30082$new_n6511_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4536_ A2=$abc$30082$new_n6511_ ZN=$abc$30082$new_n6512_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[8] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6512_ ZN=$abc$30082$new_n6513_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6513_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27983
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4744_ ZN=$abc$30082$new_n6515_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4539_ A2=$abc$30082$new_n6515_ ZN=$abc$30082$new_n6516_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[9] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6516_ ZN=$abc$30082$new_n6517_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6517_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27987
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4750_ ZN=$abc$30082$new_n6519_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4542_ A2=$abc$30082$new_n6519_ ZN=$abc$30082$new_n6520_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[10] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6520_ ZN=$abc$30082$new_n6521_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6521_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27991
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4756_ ZN=$abc$30082$new_n6523_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4545_ A2=$abc$30082$new_n6523_ ZN=$abc$30082$new_n6524_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[11] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6524_ ZN=$abc$30082$new_n6525_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6525_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27995
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4760_ ZN=$abc$30082$new_n6527_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4548_ A2=$abc$30082$new_n6527_ ZN=$abc$30082$new_n6528_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[12] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6528_ ZN=$abc$30082$new_n6529_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6529_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$27999
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4766_ ZN=$abc$30082$new_n6531_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4551_ A2=$abc$30082$new_n6531_ ZN=$abc$30082$new_n6532_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[13] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6532_ ZN=$abc$30082$new_n6533_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6533_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28003
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4772_ ZN=$abc$30082$new_n6535_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4554_ A2=$abc$30082$new_n6535_ ZN=$abc$30082$new_n6536_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[14] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6536_ ZN=$abc$30082$new_n6537_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6537_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28007
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4778_ ZN=$abc$30082$new_n6539_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4557_ A2=$abc$30082$new_n6539_ ZN=$abc$30082$new_n6540_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[15] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6540_ ZN=$abc$30082$new_n6541_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6541_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28011
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4784_ ZN=$abc$30082$new_n6543_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4560_ A2=$abc$30082$new_n6543_ ZN=$abc$30082$new_n6544_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[16] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6544_ ZN=$abc$30082$new_n6545_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6545_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28015
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4790_ ZN=$abc$30082$new_n6547_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4563_ A2=$abc$30082$new_n6547_ ZN=$abc$30082$new_n6548_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[17] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6548_ ZN=$abc$30082$new_n6549_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6549_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28019
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4796_ ZN=$abc$30082$new_n6551_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4566_ A2=$abc$30082$new_n6551_ ZN=$abc$30082$new_n6552_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[18] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6552_ ZN=$abc$30082$new_n6553_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6553_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28023
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4802_ ZN=$abc$30082$new_n6555_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4569_ A2=$abc$30082$new_n6555_ ZN=$abc$30082$new_n6556_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[19] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6556_ ZN=$abc$30082$new_n6557_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6557_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28027
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4808_ ZN=$abc$30082$new_n6559_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4572_ A2=$abc$30082$new_n6559_ ZN=$abc$30082$new_n6560_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[20] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6560_ ZN=$abc$30082$new_n6561_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6561_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28031
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4814_ ZN=$abc$30082$new_n6563_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4575_ A2=$abc$30082$new_n6563_ ZN=$abc$30082$new_n6564_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[21] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6564_ ZN=$abc$30082$new_n6565_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6565_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28035
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4820_ ZN=$abc$30082$new_n6567_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4578_ A2=$abc$30082$new_n6567_ ZN=$abc$30082$new_n6568_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[22] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6568_ ZN=$abc$30082$new_n6569_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6569_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28039
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4826_ ZN=$abc$30082$new_n6571_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4581_ A2=$abc$30082$new_n6571_ ZN=$abc$30082$new_n6572_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[23] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6572_ ZN=$abc$30082$new_n6573_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6573_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28043
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4832_ ZN=$abc$30082$new_n6575_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4584_ A2=$abc$30082$new_n6575_ ZN=$abc$30082$new_n6576_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[24] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6576_ ZN=$abc$30082$new_n6577_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6577_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28047
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4838_ ZN=$abc$30082$new_n6579_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4587_ A2=$abc$30082$new_n6579_ ZN=$abc$30082$new_n6580_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[25] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6580_ ZN=$abc$30082$new_n6581_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6581_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28051
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4844_ ZN=$abc$30082$new_n6583_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4590_ A2=$abc$30082$new_n6583_ ZN=$abc$30082$new_n6584_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[26] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6584_ ZN=$abc$30082$new_n6585_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6585_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28055
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4850_ ZN=$abc$30082$new_n6587_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4593_ A2=$abc$30082$new_n6587_ ZN=$abc$30082$new_n6588_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[27] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6588_ ZN=$abc$30082$new_n6589_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6589_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28059
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4856_ ZN=$abc$30082$new_n6591_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4596_ A2=$abc$30082$new_n6591_ ZN=$abc$30082$new_n6592_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[28] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6592_ ZN=$abc$30082$new_n6593_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6593_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28063
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4862_ ZN=$abc$30082$new_n6595_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4599_ A2=$abc$30082$new_n6595_ ZN=$abc$30082$new_n6596_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[29] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6596_ ZN=$abc$30082$new_n6597_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6597_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28067
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4868_ ZN=$abc$30082$new_n6599_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4602_ A2=$abc$30082$new_n6599_ ZN=$abc$30082$new_n6600_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[30] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6600_ ZN=$abc$30082$new_n6601_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6601_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28071
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4517_ A2=$abc$30082$new_n4874_ ZN=$abc$30082$new_n6603_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4605_ A2=$abc$30082$new_n6603_ ZN=$abc$30082$new_n6604_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6604_ ZN=$abc$30082$new_n6605_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[31] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6604_ ZN=$abc$30082$new_n6606_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6606_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28075
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[1] A2=$abc$30082$new_n3439_ ZN=$abc$30082$new_n6608_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_rs2[1] A2=$abc$30082$new_n3471_ B=$abc$30082$new_n6485_ ZN=$abc$30082$new_n6609_
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=decoded_rs2[1] A2=$abc$30082$new_n3471_ A3=$abc$30082$new_n6485_ Z=$abc$30082$new_n6610_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n3450_ A2=$abc$30082$new_n6609_ A3=$abc$30082$new_n6610_ B=$abc$30082$new_n6608_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28079
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=instr_jal A2=$abc$30082$new_n6488_ B=decoder_trigger ZN=$abc$30082$new_n6612_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=decoder_trigger A2=$abc$30082$new_n6488_ B=$abc$30082$new_n6612_ ZN=$abc$30082$new_n6613_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_rs2[1] A2=$abc$30082$new_n6485_ ZN=$abc$30082$new_n6614_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_rs2[2] A2=$abc$30082$new_n6488_ ZN=$abc$30082$new_n6615_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_rs2[2] A2=$abc$30082$new_n6488_ ZN=$abc$30082$new_n6616_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6614_ A2=$abc$30082$new_n6616_ B=$abc$30082$new_n3472_ ZN=$abc$30082$new_n6617_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6614_ A2=$abc$30082$new_n6616_ B=$abc$30082$new_n6617_ ZN=$abc$30082$new_n6618_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6613_ A2=$abc$30082$new_n6618_ ZN=$abc$30082$new_n6619_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[2] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6619_ ZN=$abc$30082$new_n6620_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6620_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28083
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6614_ A2=$abc$30082$new_n6616_ B=$abc$30082$new_n6615_ ZN=$abc$30082$new_n6622_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_rs2[3] A2=$abc$30082$new_n6491_ Z=$abc$30082$new_n6623_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_rs2[3] A2=$abc$30082$new_n6491_ ZN=$abc$30082$new_n6624_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6624_ ZN=$abc$30082$new_n6625_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=decoded_rs2[3] A2=$abc$30082$new_n6491_ A3=$abc$30082$new_n6622_ ZN=$abc$30082$new_n6626_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30082$new_n6626_ ZN=$abc$30082$new_n6627_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6488_ A2=$abc$30082$new_n6491_ ZN=$abc$30082$new_n6628_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=instr_jal A2=$abc$30082$new_n6628_ B=$abc$30082$new_n6627_ ZN=$abc$30082$new_n6629_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30082$new_n6492_ A2=$abc$30082$new_n6612_ B1=$abc$30082$new_n6629_ B2=decoder_trigger C=$abc$30082$new_n3450_ ZN=$abc$30082$new_n6630_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_next_pc[3] A2=$abc$30082$new_n3439_ B=$abc$30082$new_n6630_ ZN=$abc$30082$new_n6631_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6631_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28087
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4524_ A2=$abc$30082$new_n6495_ B=$abc$30082$new_n6628_ ZN=$abc$30082$new_n6633_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6488_ A2=$abc$30082$new_n6491_ B=$abc$30082$new_n6496_ ZN=$abc$30082$new_n6634_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6622_ A2=$abc$30082$new_n6623_ B=$abc$30082$new_n6625_ ZN=$abc$30082$new_n6635_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[4] A2=$abc$30082$new_n6496_ ZN=$abc$30082$new_n6636_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_imm_j[4] A2=$abc$30082$new_n6496_ ZN=$abc$30082$new_n6637_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[4] A2=$abc$30082$new_n6496_ ZN=$abc$30082$new_n6638_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6635_ A2=$abc$30082$new_n6638_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6639_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6635_ A2=$abc$30082$new_n6638_ B=$abc$30082$new_n6639_ ZN=$abc$30082$new_n6640_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=instr_jal A2=$abc$30082$new_n6633_ A3=$abc$30082$new_n6634_ B=$abc$30082$new_n6640_ ZN=$abc$30082$new_n6641_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6496_ I1=$abc$30082$new_n6641_ S=decoder_trigger Z=$abc$30082$new_n6642_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[4] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6642_ ZN=$abc$30082$new_n6643_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6643_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28091
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6500_ A2=$abc$30082$new_n6633_ Z=$abc$30082$new_n6645_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6500_ A2=$abc$30082$new_n6633_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6646_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6635_ A2=$abc$30082$new_n6637_ B=$abc$30082$new_n6636_ ZN=$abc$30082$new_n6647_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_imm_j[5] A2=$abc$30082$new_n6500_ ZN=$abc$30082$new_n6648_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[5] A2=$abc$30082$new_n6500_ ZN=$abc$30082$new_n6649_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6649_ ZN=$abc$30082$new_n6650_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6648_ A2=$abc$30082$new_n6650_ ZN=$abc$30082$new_n6651_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6647_ A2=$abc$30082$new_n6651_ ZN=$abc$30082$new_n6652_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6647_ A2=$abc$30082$new_n6651_ ZN=$abc$30082$new_n6653_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30082$new_n6652_ ZN=$abc$30082$new_n6654_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n6645_ A2=$abc$30082$new_n6646_ B1=$abc$30082$new_n6653_ B2=$abc$30082$new_n6654_ ZN=$abc$30082$new_n6655_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6500_ I1=$abc$30082$new_n6655_ S=decoder_trigger Z=$abc$30082$new_n6656_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[5] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6656_ ZN=$abc$30082$new_n6657_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6657_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28095
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6504_ A2=$abc$30082$new_n6645_ Z=$abc$30082$new_n6659_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6504_ A2=$abc$30082$new_n6645_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6660_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6647_ A2=$abc$30082$new_n6651_ B=$abc$30082$new_n6650_ ZN=$abc$30082$new_n6661_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[6] A2=$abc$30082$new_n6504_ ZN=$abc$30082$new_n6662_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[6] A2=$abc$30082$new_n6504_ ZN=$abc$30082$new_n6663_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6661_ A2=$abc$30082$new_n6663_ ZN=$abc$30082$new_n6664_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6661_ A2=$abc$30082$new_n6663_ ZN=$abc$30082$new_n6665_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30082$new_n6664_ ZN=$abc$30082$new_n6666_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n6659_ A2=$abc$30082$new_n6660_ B1=$abc$30082$new_n6665_ B2=$abc$30082$new_n6666_ ZN=$abc$30082$new_n6667_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6504_ I1=$abc$30082$new_n6667_ S=decoder_trigger Z=$abc$30082$new_n6668_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[6] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6668_ ZN=$abc$30082$new_n6669_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6669_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28099
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6661_ A2=$abc$30082$new_n6663_ B=$abc$30082$new_n6662_ ZN=$abc$30082$new_n6671_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_imm_j[7] A2=$abc$30082$new_n6508_ Z=$abc$30082$new_n6672_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[7] A2=$abc$30082$new_n6508_ ZN=$abc$30082$new_n6673_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6673_ ZN=$abc$30082$new_n6674_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6672_ A2=$abc$30082$new_n6673_ B=$abc$30082$new_n6671_ ZN=$abc$30082$new_n6675_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n6671_ A2=$abc$30082$new_n6672_ A3=$abc$30082$new_n6673_ ZN=$abc$30082$new_n6676_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3471_ A2=$abc$30082$new_n6676_ ZN=$abc$30082$new_n6677_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6508_ A2=$abc$30082$new_n6659_ ZN=$abc$30082$new_n6678_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6508_ A2=$abc$30082$new_n6659_ Z=$abc$30082$new_n6679_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6678_ A2=$abc$30082$new_n6679_ ZN=$abc$30082$new_n6680_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3310_ A2=$abc$30082$new_n6508_ B1=$abc$30082$new_n6680_ B2=$abc$30082$new_n3478_ ZN=$abc$30082$new_n6681_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6675_ A2=$abc$30082$new_n6677_ B=$abc$30082$new_n6681_ ZN=$abc$30082$new_n6682_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[7] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6682_ ZN=$abc$30082$new_n6683_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6683_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28103
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6512_ A2=$abc$30082$new_n6679_ Z=$abc$30082$new_n6685_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6512_ A2=$abc$30082$new_n6679_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6686_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6671_ A2=$abc$30082$new_n6672_ B=$abc$30082$new_n6674_ ZN=$abc$30082$new_n6687_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6673_ A2=$abc$30082$new_n6676_ ZN=$abc$30082$new_n6688_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[8] A2=$abc$30082$new_n6512_ ZN=$abc$30082$new_n6689_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_imm_j[8] A2=$abc$30082$new_n6512_ ZN=$abc$30082$new_n6690_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=decoded_imm_j[8] A2=$abc$30082$new_n6512_ Z=$abc$30082$new_n6691_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6688_ A2=$abc$30082$new_n6691_ ZN=$abc$30082$new_n6692_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6688_ A2=$abc$30082$new_n6691_ ZN=$abc$30082$new_n6693_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30082$new_n6692_ ZN=$abc$30082$new_n6694_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n6685_ A2=$abc$30082$new_n6686_ B1=$abc$30082$new_n6693_ B2=$abc$30082$new_n6694_ ZN=$abc$30082$new_n6695_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6512_ I1=$abc$30082$new_n6695_ S=decoder_trigger Z=$abc$30082$new_n6696_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[8] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6696_ ZN=$abc$30082$new_n6697_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6697_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28107
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6516_ A2=$abc$30082$new_n6685_ Z=$abc$30082$new_n6699_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6516_ A2=$abc$30082$new_n6685_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6700_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6687_ A2=$abc$30082$new_n6690_ B=$abc$30082$new_n6689_ ZN=$abc$30082$new_n6701_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=decoded_imm_j[9] A2=$abc$30082$new_n6516_ Z=$abc$30082$new_n6702_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[9] A2=$abc$30082$new_n6516_ ZN=$abc$30082$new_n6703_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6703_ ZN=$abc$30082$new_n6704_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6701_ A2=$abc$30082$new_n6704_ Z=$abc$30082$new_n6705_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6701_ A2=$abc$30082$new_n6704_ B=instr_jal ZN=$abc$30082$new_n6706_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n6699_ A2=$abc$30082$new_n6700_ B1=$abc$30082$new_n6705_ B2=$abc$30082$new_n6706_ ZN=$abc$30082$new_n6707_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6516_ I1=$abc$30082$new_n6707_ S=decoder_trigger Z=$abc$30082$new_n6708_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[9] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6708_ ZN=$abc$30082$new_n6709_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6709_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28111
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6520_ A2=$abc$30082$new_n6699_ Z=$abc$30082$new_n6711_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6520_ A2=$abc$30082$new_n6699_ ZN=$abc$30082$new_n6712_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6701_ A2=$abc$30082$new_n6704_ B=$abc$30082$new_n6702_ ZN=$abc$30082$new_n6713_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n6702_ A2=$abc$30082$new_n6705_ Z=$abc$30082$new_n6714_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[10] A2=$abc$30082$new_n6520_ ZN=$abc$30082$new_n6715_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_imm_j[10] A2=$abc$30082$new_n6520_ ZN=$abc$30082$new_n6716_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=decoded_imm_j[10] A2=$abc$30082$new_n6520_ Z=$abc$30082$new_n6717_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6714_ A2=$abc$30082$new_n6717_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6718_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6714_ A2=$abc$30082$new_n6717_ B=$abc$30082$new_n6718_ ZN=$abc$30082$new_n6719_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=instr_jal A2=$abc$30082$new_n6711_ A3=$abc$30082$new_n6712_ B=$abc$30082$new_n6719_ ZN=$abc$30082$new_n6720_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6520_ I1=$abc$30082$new_n6720_ S=decoder_trigger Z=$abc$30082$new_n6721_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[10] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6721_ ZN=$abc$30082$new_n6722_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6722_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28115
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6524_ A2=$abc$30082$new_n6711_ Z=$abc$30082$new_n6724_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6524_ A2=$abc$30082$new_n6711_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6725_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6713_ A2=$abc$30082$new_n6716_ B=$abc$30082$new_n6715_ ZN=$abc$30082$new_n6726_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=decoded_rs2[0] A2=$abc$30082$new_n6524_ Z=$abc$30082$new_n6727_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_rs2[0] A2=$abc$30082$new_n6524_ ZN=$abc$30082$new_n6728_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6728_ ZN=$abc$30082$new_n6729_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6726_ A2=$abc$30082$new_n6729_ Z=$abc$30082$new_n6730_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6726_ A2=$abc$30082$new_n6729_ B=instr_jal ZN=$abc$30082$new_n6731_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n6724_ A2=$abc$30082$new_n6725_ B1=$abc$30082$new_n6730_ B2=$abc$30082$new_n6731_ ZN=$abc$30082$new_n6732_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6524_ I1=$abc$30082$new_n6732_ S=decoder_trigger Z=$abc$30082$new_n6733_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[11] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6733_ ZN=$abc$30082$new_n6734_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6734_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28119
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6528_ A2=$abc$30082$new_n6724_ Z=$abc$30082$new_n6736_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6528_ A2=$abc$30082$new_n6724_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6737_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6726_ A2=$abc$30082$new_n6729_ B=$abc$30082$new_n6727_ ZN=$abc$30082$new_n6738_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[12] A2=$abc$30082$new_n6528_ ZN=$abc$30082$new_n6739_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_imm_j[12] A2=$abc$30082$new_n6528_ ZN=$abc$30082$new_n6740_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[12] A2=$abc$30082$new_n6528_ ZN=$abc$30082$new_n6741_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6738_ A2=$abc$30082$new_n6741_ ZN=$abc$30082$new_n6742_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6738_ A2=$abc$30082$new_n6741_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6743_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6743_ ZN=$abc$30082$new_n6744_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n6736_ A2=$abc$30082$new_n6737_ B1=$abc$30082$new_n6742_ B2=$abc$30082$new_n6744_ ZN=$abc$30082$new_n6745_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6528_ I1=$abc$30082$new_n6745_ S=decoder_trigger Z=$abc$30082$new_n6746_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[12] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6746_ ZN=$abc$30082$new_n6747_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6747_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28123
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6532_ A2=$abc$30082$new_n6736_ Z=$abc$30082$new_n6749_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6532_ A2=$abc$30082$new_n6736_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6750_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6738_ A2=$abc$30082$new_n6740_ B=$abc$30082$new_n6739_ ZN=$abc$30082$new_n6751_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_imm_j[13] A2=$abc$30082$new_n6532_ ZN=$abc$30082$new_n6752_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=decoded_imm_j[13] A2=$abc$30082$new_n6532_ Z=$abc$30082$new_n6753_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6752_ A2=$abc$30082$new_n6753_ ZN=$abc$30082$new_n6754_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6751_ A2=$abc$30082$new_n6754_ Z=$abc$30082$new_n6755_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6751_ A2=$abc$30082$new_n6754_ B=instr_jal ZN=$abc$30082$new_n6756_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n6749_ A2=$abc$30082$new_n6750_ B1=$abc$30082$new_n6755_ B2=$abc$30082$new_n6756_ ZN=$abc$30082$new_n6757_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6532_ I1=$abc$30082$new_n6757_ S=decoder_trigger Z=$abc$30082$new_n6758_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[13] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6758_ ZN=$abc$30082$new_n6759_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6759_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28127
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6536_ A2=$abc$30082$new_n6749_ Z=$abc$30082$new_n6761_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6536_ A2=$abc$30082$new_n6749_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6762_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6751_ A2=$abc$30082$new_n6754_ B=$abc$30082$new_n6753_ ZN=$abc$30082$new_n6763_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[14] A2=$abc$30082$new_n6536_ ZN=$abc$30082$new_n6764_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_imm_j[14] A2=$abc$30082$new_n6536_ ZN=$abc$30082$new_n6765_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[14] A2=$abc$30082$new_n6536_ ZN=$abc$30082$new_n6766_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6763_ A2=$abc$30082$new_n6766_ ZN=$abc$30082$new_n6767_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6763_ A2=$abc$30082$new_n6766_ ZN=$abc$30082$new_n6768_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30082$new_n6768_ ZN=$abc$30082$new_n6769_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n6761_ A2=$abc$30082$new_n6762_ B1=$abc$30082$new_n6767_ B2=$abc$30082$new_n6769_ ZN=$abc$30082$new_n6770_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6536_ I1=$abc$30082$new_n6770_ S=decoder_trigger Z=$abc$30082$new_n6771_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[14] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6771_ ZN=$abc$30082$new_n6772_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6772_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28131
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6540_ A2=$abc$30082$new_n6761_ Z=$abc$30082$new_n6774_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6540_ A2=$abc$30082$new_n6761_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6775_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6763_ A2=$abc$30082$new_n6765_ B=$abc$30082$new_n6764_ ZN=$abc$30082$new_n6776_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_rs1[0] A2=$abc$30082$new_n6540_ ZN=$abc$30082$new_n6777_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=decoded_rs1[0] A2=$abc$30082$new_n6540_ Z=$abc$30082$new_n6778_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6777_ A2=$abc$30082$new_n6778_ ZN=$abc$30082$new_n6779_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6776_ A2=$abc$30082$new_n6779_ ZN=$abc$30082$new_n6780_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6776_ A2=$abc$30082$new_n6779_ ZN=$abc$30082$new_n6781_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30082$new_n6781_ ZN=$abc$30082$new_n6782_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n6774_ A2=$abc$30082$new_n6775_ B1=$abc$30082$new_n6780_ B2=$abc$30082$new_n6782_ ZN=$abc$30082$new_n6783_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6540_ I1=$abc$30082$new_n6783_ S=decoder_trigger Z=$abc$30082$new_n6784_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[15] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6784_ ZN=$abc$30082$new_n6785_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6785_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28135
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6544_ A2=$abc$30082$new_n6774_ Z=$abc$30082$new_n6787_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6544_ A2=$abc$30082$new_n6774_ ZN=$abc$30082$new_n6788_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6776_ A2=$abc$30082$new_n6779_ B=$abc$30082$new_n6778_ ZN=$abc$30082$new_n6789_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_rs1[1] A2=$abc$30082$new_n6544_ ZN=$abc$30082$new_n6790_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_rs1[1] A2=$abc$30082$new_n6544_ ZN=$abc$30082$new_n6791_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_rs1[1] A2=$abc$30082$new_n6544_ ZN=$abc$30082$new_n6792_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6789_ A2=$abc$30082$new_n6792_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6793_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6789_ A2=$abc$30082$new_n6792_ B=$abc$30082$new_n6793_ ZN=$abc$30082$new_n6794_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=instr_jal A2=$abc$30082$new_n6787_ A3=$abc$30082$new_n6788_ B=$abc$30082$new_n6794_ ZN=$abc$30082$new_n6795_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6544_ I1=$abc$30082$new_n6795_ S=decoder_trigger Z=$abc$30082$new_n6796_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[16] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6796_ ZN=$abc$30082$new_n6797_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6797_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28139
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6548_ A2=$abc$30082$new_n6787_ Z=$abc$30082$new_n6799_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6548_ A2=$abc$30082$new_n6787_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6800_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6789_ A2=$abc$30082$new_n6791_ B=$abc$30082$new_n6790_ ZN=$abc$30082$new_n6801_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_rs1[2] A2=$abc$30082$new_n6548_ ZN=$abc$30082$new_n6802_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=decoded_rs1[2] A2=$abc$30082$new_n6548_ Z=$abc$30082$new_n6803_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_rs1[2] A2=$abc$30082$new_n6548_ ZN=$abc$30082$new_n6804_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6802_ A2=$abc$30082$new_n6803_ ZN=$abc$30082$new_n6805_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6801_ A2=$abc$30082$new_n6805_ ZN=$abc$30082$new_n6806_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6801_ A2=$abc$30082$new_n6805_ ZN=$abc$30082$new_n6807_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30082$new_n6807_ ZN=$abc$30082$new_n6808_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n6799_ A2=$abc$30082$new_n6800_ B1=$abc$30082$new_n6806_ B2=$abc$30082$new_n6808_ ZN=$abc$30082$new_n6809_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6548_ I1=$abc$30082$new_n6809_ S=decoder_trigger Z=$abc$30082$new_n6810_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[17] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6810_ ZN=$abc$30082$new_n6811_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6811_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28143
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6552_ A2=$abc$30082$new_n6799_ Z=$abc$30082$new_n6813_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6552_ A2=$abc$30082$new_n6799_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6814_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6801_ A2=$abc$30082$new_n6805_ B=$abc$30082$new_n6803_ ZN=$abc$30082$new_n6815_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6804_ A2=$abc$30082$new_n6807_ ZN=$abc$30082$new_n6816_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_rs1[3] A2=$abc$30082$new_n6552_ ZN=$abc$30082$new_n6817_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_rs1[3] A2=$abc$30082$new_n6552_ ZN=$abc$30082$new_n6818_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=decoded_rs1[3] A2=$abc$30082$new_n6552_ Z=$abc$30082$new_n6819_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6816_ A2=$abc$30082$new_n6819_ ZN=$abc$30082$new_n6820_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6816_ A2=$abc$30082$new_n6819_ ZN=$abc$30082$new_n6821_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30082$new_n6820_ ZN=$abc$30082$new_n6822_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n6813_ A2=$abc$30082$new_n6814_ B1=$abc$30082$new_n6821_ B2=$abc$30082$new_n6822_ ZN=$abc$30082$new_n6823_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6552_ I1=$abc$30082$new_n6823_ S=decoder_trigger Z=$abc$30082$new_n6824_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[18] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6824_ ZN=$abc$30082$new_n6825_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6825_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28147
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6556_ A2=$abc$30082$new_n6813_ Z=$abc$30082$new_n6827_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6556_ A2=$abc$30082$new_n6813_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6828_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6815_ A2=$abc$30082$new_n6818_ B=$abc$30082$new_n6817_ ZN=$abc$30082$new_n6829_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=decoded_imm_j[19] A2=$abc$30082$new_n6556_ Z=$abc$30082$new_n6830_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[19] A2=$abc$30082$new_n6556_ ZN=$abc$30082$new_n6831_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6831_ ZN=$abc$30082$new_n6832_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6829_ A2=$abc$30082$new_n6832_ ZN=$abc$30082$new_n6833_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6829_ A2=$abc$30082$new_n6832_ ZN=$abc$30082$new_n6834_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30082$new_n6834_ ZN=$abc$30082$new_n6835_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n6827_ A2=$abc$30082$new_n6828_ B1=$abc$30082$new_n6833_ B2=$abc$30082$new_n6835_ ZN=$abc$30082$new_n6836_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6556_ I1=$abc$30082$new_n6836_ S=decoder_trigger Z=$abc$30082$new_n6837_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[19] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6837_ ZN=$abc$30082$new_n6838_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6838_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28151
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6560_ A2=$abc$30082$new_n6827_ Z=$abc$30082$new_n6840_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6560_ A2=$abc$30082$new_n6827_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6841_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6829_ A2=$abc$30082$new_n6832_ B=$abc$30082$new_n6830_ ZN=$abc$30082$new_n6842_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6560_ ZN=$abc$30082$new_n6843_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6560_ ZN=$abc$30082$new_n6844_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6560_ ZN=$abc$30082$new_n6845_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6842_ A2=$abc$30082$new_n6845_ ZN=$abc$30082$new_n6846_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6842_ A2=$abc$30082$new_n6845_ ZN=$abc$30082$new_n6847_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30082$new_n6847_ ZN=$abc$30082$new_n6848_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n6840_ A2=$abc$30082$new_n6841_ B1=$abc$30082$new_n6846_ B2=$abc$30082$new_n6848_ ZN=$abc$30082$new_n6849_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6560_ I1=$abc$30082$new_n6849_ S=decoder_trigger Z=$abc$30082$new_n6850_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[20] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6850_ ZN=$abc$30082$new_n6851_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6851_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28155
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6564_ A2=$abc$30082$new_n6840_ ZN=$abc$30082$new_n6853_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6853_ ZN=$abc$30082$new_n6854_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6564_ A2=$abc$30082$new_n6840_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6855_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6842_ A2=$abc$30082$new_n6844_ B=$abc$30082$new_n6843_ ZN=$abc$30082$new_n6856_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6564_ ZN=$abc$30082$new_n6857_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6564_ Z=$abc$30082$new_n6858_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6856_ A2=$abc$30082$new_n6858_ ZN=$abc$30082$new_n6859_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6856_ A2=$abc$30082$new_n6858_ ZN=$abc$30082$new_n6860_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30082$new_n6860_ ZN=$abc$30082$new_n6861_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n6854_ A2=$abc$30082$new_n6855_ B1=$abc$30082$new_n6859_ B2=$abc$30082$new_n6861_ ZN=$abc$30082$new_n6862_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6564_ I1=$abc$30082$new_n6862_ S=decoder_trigger Z=$abc$30082$new_n6863_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[21] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6863_ ZN=$abc$30082$new_n6864_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6864_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28159
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4578_ A2=$abc$30082$new_n6567_ B=$abc$30082$new_n6853_ ZN=$abc$30082$new_n6866_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6568_ A2=$abc$30082$new_n6854_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6867_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6857_ A2=$abc$30082$new_n6860_ ZN=$abc$30082$new_n6868_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6568_ ZN=$abc$30082$new_n6869_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6568_ ZN=$abc$30082$new_n6870_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30082$new_n6868_ A2=$abc$30082$new_n6870_ Z=$abc$30082$new_n6871_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n6866_ A2=$abc$30082$new_n6867_ B1=$abc$30082$new_n6871_ B2=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6872_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6568_ I1=$abc$30082$new_n6872_ S=decoder_trigger Z=$abc$30082$new_n6873_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[22] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6873_ ZN=$abc$30082$new_n6874_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6874_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28163
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6572_ A2=$abc$30082$new_n6866_ Z=$abc$30082$new_n6876_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6572_ A2=$abc$30082$new_n6866_ ZN=$abc$30082$new_n6877_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6857_ A2=$abc$30082$new_n6869_ ZN=$abc$30082$new_n6878_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6860_ A2=$abc$30082$new_n6870_ ZN=$abc$30082$new_n6879_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6878_ A2=$abc$30082$new_n6879_ ZN=$abc$30082$new_n6880_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6572_ ZN=$abc$30082$new_n6881_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6881_ ZN=$abc$30082$new_n6882_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6572_ ZN=$abc$30082$new_n6883_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6880_ A2=$abc$30082$new_n6883_ ZN=$abc$30082$new_n6884_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n6880_ A2=$abc$30082$new_n6883_ Z=$abc$30082$new_n6885_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=instr_jal A2=$abc$30082$new_n6884_ A3=$abc$30082$new_n6885_ ZN=$abc$30082$new_n6886_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=instr_jal A2=$abc$30082$new_n6876_ A3=$abc$30082$new_n6877_ B=$abc$30082$new_n6886_ ZN=$abc$30082$new_n6887_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6572_ I1=$abc$30082$new_n6887_ S=decoder_trigger Z=$abc$30082$new_n6888_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[23] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6888_ ZN=$abc$30082$new_n6889_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6889_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28167
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6576_ A2=$abc$30082$new_n6876_ Z=$abc$30082$new_n6891_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6576_ A2=$abc$30082$new_n6876_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6892_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6881_ A2=$abc$30082$new_n6885_ ZN=$abc$30082$new_n6893_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6576_ ZN=$abc$30082$new_n6894_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30082$new_n6893_ A2=$abc$30082$new_n6894_ Z=$abc$30082$new_n6895_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n6891_ A2=$abc$30082$new_n6892_ B1=$abc$30082$new_n6895_ B2=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6896_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6576_ I1=$abc$30082$new_n6896_ S=decoder_trigger Z=$abc$30082$new_n6897_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[24] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6897_ ZN=$abc$30082$new_n6898_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6898_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28171
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6580_ A2=$abc$30082$new_n6891_ Z=$abc$30082$new_n6900_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6580_ A2=$abc$30082$new_n6891_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6901_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6883_ A2=$abc$30082$new_n6894_ ZN=$abc$30082$new_n6902_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6902_ ZN=$abc$30082$new_n6903_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6576_ B1=$abc$30082$new_n6878_ B2=$abc$30082$new_n6902_ C=$abc$30082$new_n6882_ ZN=$abc$30082$new_n6904_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n6860_ A2=$abc$30082$new_n6870_ A3=$abc$30082$new_n6903_ B=$abc$30082$new_n6904_ ZN=$abc$30082$new_n6905_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6580_ ZN=$abc$30082$new_n6906_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6580_ Z=$abc$30082$new_n6907_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6905_ A2=$abc$30082$new_n6907_ ZN=$abc$30082$new_n6908_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6905_ A2=$abc$30082$new_n6907_ ZN=$abc$30082$new_n6909_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30082$new_n6909_ ZN=$abc$30082$new_n6910_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n6900_ A2=$abc$30082$new_n6901_ B1=$abc$30082$new_n6908_ B2=$abc$30082$new_n6910_ ZN=$abc$30082$new_n6911_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6580_ I1=$abc$30082$new_n6911_ S=decoder_trigger Z=$abc$30082$new_n6912_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[25] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6912_ ZN=$abc$30082$new_n6913_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6913_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28175
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6584_ A2=$abc$30082$new_n6900_ Z=$abc$30082$new_n6915_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6584_ A2=$abc$30082$new_n6900_ ZN=$abc$30082$new_n6916_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6906_ A2=$abc$30082$new_n6909_ ZN=$abc$30082$new_n6917_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6584_ ZN=$abc$30082$new_n6918_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6584_ ZN=$abc$30082$new_n6919_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n6917_ A2=$abc$30082$new_n6919_ ZN=$abc$30082$new_n6920_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30082$new_n6920_ ZN=$abc$30082$new_n6921_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=instr_jal A2=$abc$30082$new_n6915_ A3=$abc$30082$new_n6916_ B=$abc$30082$new_n6921_ ZN=$abc$30082$new_n6922_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6584_ I1=$abc$30082$new_n6922_ S=decoder_trigger Z=$abc$30082$new_n6923_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[26] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6923_ ZN=$abc$30082$new_n6924_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6924_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28179
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6588_ A2=$abc$30082$new_n6915_ Z=$abc$30082$new_n6926_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6588_ A2=$abc$30082$new_n6915_ ZN=$abc$30082$new_n6927_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6906_ A2=$abc$30082$new_n6918_ ZN=$abc$30082$new_n6928_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6909_ A2=$abc$30082$new_n6919_ ZN=$abc$30082$new_n6929_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6928_ A2=$abc$30082$new_n6929_ ZN=$abc$30082$new_n6930_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6588_ ZN=$abc$30082$new_n6931_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6588_ ZN=$abc$30082$new_n6932_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6930_ A2=$abc$30082$new_n6932_ ZN=$abc$30082$new_n6933_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n6930_ A2=$abc$30082$new_n6932_ Z=$abc$30082$new_n6934_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=instr_jal A2=$abc$30082$new_n6933_ A3=$abc$30082$new_n6934_ ZN=$abc$30082$new_n6935_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=instr_jal A2=$abc$30082$new_n6926_ A3=$abc$30082$new_n6927_ B=$abc$30082$new_n6935_ ZN=$abc$30082$new_n6936_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6588_ I1=$abc$30082$new_n6936_ S=decoder_trigger Z=$abc$30082$new_n6937_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[27] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6937_ ZN=$abc$30082$new_n6938_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6938_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28183
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[28] A2=$abc$30082$new_n3439_ ZN=$abc$30082$new_n6940_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6592_ A2=$abc$30082$new_n6926_ Z=$abc$30082$new_n6941_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n6592_ A2=$abc$30082$new_n6926_ ZN=$abc$30082$new_n6942_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6931_ A2=$abc$30082$new_n6934_ ZN=$abc$30082$new_n6943_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6592_ ZN=$abc$30082$new_n6944_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30082$new_n6943_ A2=$abc$30082$new_n6944_ Z=$abc$30082$new_n6945_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6942_ I1=$abc$30082$new_n6945_ S=instr_jal Z=$abc$30082$new_n6946_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3310_ A2=$abc$30082$new_n6946_ ZN=$abc$30082$new_n6947_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3310_ A2=$abc$30082$new_n6592_ B=$abc$30082$new_n6947_ ZN=$abc$30082$new_n6948_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3450_ A2=$abc$30082$new_n6948_ B=$abc$30082$new_n6940_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28187
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n6596_ A2=$abc$30082$new_n6941_ Z=$abc$30082$new_n6950_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6596_ A2=$abc$30082$new_n6941_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6951_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6932_ A2=$abc$30082$new_n6944_ ZN=$abc$30082$new_n6952_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6592_ B1=$abc$30082$new_n6928_ B2=$abc$30082$new_n6952_ ZN=$abc$30082$new_n6953_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6931_ A2=$abc$30082$new_n6953_ ZN=$abc$30082$new_n6954_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6929_ A2=$abc$30082$new_n6952_ B=$abc$30082$new_n6954_ ZN=$abc$30082$new_n6955_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6596_ ZN=$abc$30082$new_n6956_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6955_ A2=$abc$30082$new_n6956_ ZN=$abc$30082$new_n6957_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6955_ A2=$abc$30082$new_n6956_ ZN=$abc$30082$new_n6958_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30082$new_n6957_ ZN=$abc$30082$new_n6959_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n6950_ A2=$abc$30082$new_n6951_ B1=$abc$30082$new_n6958_ B2=$abc$30082$new_n6959_ ZN=$abc$30082$new_n6960_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6596_ I1=$abc$30082$new_n6960_ S=decoder_trigger Z=$abc$30082$new_n6961_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[29] A2=$abc$30082$new_n3439_ B1=$abc$30082$new_n3449_ B2=$abc$30082$new_n6961_ ZN=$abc$30082$new_n6962_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n6962_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28191
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_next_pc[30] A2=$abc$30082$new_n3439_ Z=$abc$30082$new_n6964_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3310_ A2=$abc$30082$new_n6600_ ZN=$abc$30082$new_n6965_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6600_ A2=$abc$30082$new_n6950_ ZN=$abc$30082$new_n6966_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6600_ A2=$abc$30082$new_n6950_ B=$abc$30082$new_n3305_ ZN=$abc$30082$new_n6967_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6600_ A2=$abc$30082$new_n6950_ B=$abc$30082$new_n6967_ ZN=$abc$30082$new_n6968_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6596_ B=$abc$30082$new_n6958_ ZN=$abc$30082$new_n6969_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6600_ ZN=$abc$30082$new_n6970_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6600_ ZN=$abc$30082$new_n6971_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6600_ ZN=$abc$30082$new_n6972_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6969_ A2=$abc$30082$new_n6972_ B=instr_jal ZN=$abc$30082$new_n6973_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6969_ A2=$abc$30082$new_n6972_ B=$abc$30082$new_n6973_ ZN=$abc$30082$new_n6974_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6968_ A2=$abc$30082$new_n6974_ B=decoder_trigger ZN=$abc$30082$new_n6975_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n6965_ A2=$abc$30082$new_n6975_ B=$abc$30082$new_n3450_ ZN=$abc$30082$new_n6976_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n6964_ A2=$abc$30082$new_n6976_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28195
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[31] A2=$abc$30082$new_n3439_ ZN=$abc$30082$new_n6978_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n6605_ A2=$abc$30082$new_n6966_ ZN=$abc$30082$new_n6979_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n6969_ A2=$abc$30082$new_n6971_ B=$abc$30082$new_n6970_ ZN=$abc$30082$new_n6980_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=decoded_imm_j[20] A2=$abc$30082$new_n6604_ A3=$abc$30082$new_n6980_ ZN=$abc$30082$new_n6981_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6979_ I1=$abc$30082$new_n6981_ S=instr_jal Z=$abc$30082$new_n6982_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n6605_ I1=$abc$30082$new_n6982_ S=decoder_trigger Z=$abc$30082$new_n6983_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3450_ A2=$abc$30082$new_n6983_ B=$abc$30082$new_n6978_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28199
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=count_cycle[0] ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28201
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[0] A2=count_cycle[1] B=resetn ZN=$abc$30082$new_n6986_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[0] A2=count_cycle[1] B=$abc$30082$new_n6986_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28203
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_cycle[0] A2=count_cycle[1] A3=count_cycle[2] Z=$abc$30082$new_n6988_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[0] A2=count_cycle[1] B=count_cycle[2] ZN=$abc$30082$new_n6989_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6988_ A3=$abc$30082$new_n6989_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28205
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[0] A2=count_cycle[1] A3=count_cycle[2] A4=count_cycle[3] Z=$abc$30082$new_n6991_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[3] A2=$abc$30082$new_n6988_ B=resetn ZN=$abc$30082$new_n6992_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6991_ A2=$abc$30082$new_n6992_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28207
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[4] A2=$abc$30082$new_n6991_ Z=$abc$30082$new_n6994_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[4] A2=$abc$30082$new_n6991_ B=resetn ZN=$abc$30082$new_n6995_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6994_ A2=$abc$30082$new_n6995_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28209
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[5] A2=$abc$30082$new_n6994_ B=resetn ZN=$abc$30082$new_n6997_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[5] A2=$abc$30082$new_n6994_ B=$abc$30082$new_n6997_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28211
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_cycle[5] A2=count_cycle[6] A3=$abc$30082$new_n6994_ Z=$abc$30082$new_n6999_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[5] A2=$abc$30082$new_n6994_ B=count_cycle[6] ZN=$abc$30082$new_n7000_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n6999_ A3=$abc$30082$new_n7000_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28213
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[7] A2=$abc$30082$new_n6999_ Z=$abc$30082$new_n7002_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[7] A2=$abc$30082$new_n6999_ B=resetn ZN=$abc$30082$new_n7003_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7002_ A2=$abc$30082$new_n7003_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28215
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[8] A2=$abc$30082$new_n7002_ Z=$abc$30082$new_n7005_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[8] A2=$abc$30082$new_n7002_ B=resetn ZN=$abc$30082$new_n7006_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7005_ A2=$abc$30082$new_n7006_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28217
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[9] A2=$abc$30082$new_n7005_ B=resetn ZN=$abc$30082$new_n7008_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[9] A2=$abc$30082$new_n7005_ B=$abc$30082$new_n7008_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28219
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_cycle[9] A2=count_cycle[10] A3=$abc$30082$new_n7005_ Z=$abc$30082$new_n7010_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[9] A2=$abc$30082$new_n7005_ B=count_cycle[10] ZN=$abc$30082$new_n7011_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7010_ A3=$abc$30082$new_n7011_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28221
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[11] A2=$abc$30082$new_n7010_ B=resetn ZN=$abc$30082$new_n7013_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[11] A2=$abc$30082$new_n7010_ B=$abc$30082$new_n7013_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28223
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_cycle[11] A2=count_cycle[12] A3=$abc$30082$new_n7010_ Z=$abc$30082$new_n7015_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[11] A2=$abc$30082$new_n7010_ B=count_cycle[12] ZN=$abc$30082$new_n7016_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7015_ A3=$abc$30082$new_n7016_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28225
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[11] A2=count_cycle[12] A3=count_cycle[13] A4=$abc$30082$new_n7010_ Z=$abc$30082$new_n7018_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[13] A2=$abc$30082$new_n7015_ B=resetn ZN=$abc$30082$new_n7019_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7018_ A2=$abc$30082$new_n7019_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28227
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[14] A2=$abc$30082$new_n7018_ Z=$abc$30082$new_n7021_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[14] A2=$abc$30082$new_n7018_ B=resetn ZN=$abc$30082$new_n7022_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7021_ A2=$abc$30082$new_n7022_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28229
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_cycle[14] A2=count_cycle[15] A3=$abc$30082$new_n7018_ Z=$abc$30082$new_n7024_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[15] A2=$abc$30082$new_n7021_ B=resetn ZN=$abc$30082$new_n7025_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7024_ A2=$abc$30082$new_n7025_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28231
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[16] A2=$abc$30082$new_n7024_ Z=$abc$30082$new_n7027_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[16] A2=$abc$30082$new_n7024_ B=resetn ZN=$abc$30082$new_n7028_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7027_ A2=$abc$30082$new_n7028_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28233
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[17] A2=$abc$30082$new_n7027_ B=resetn ZN=$abc$30082$new_n7030_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[17] A2=$abc$30082$new_n7027_ B=$abc$30082$new_n7030_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28235
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[16] A2=count_cycle[17] A3=count_cycle[18] A4=$abc$30082$new_n7024_ Z=$abc$30082$new_n7032_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[17] A2=$abc$30082$new_n7027_ B=count_cycle[18] ZN=$abc$30082$new_n7033_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7032_ A3=$abc$30082$new_n7033_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28237
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[19] A2=$abc$30082$new_n7032_ Z=$abc$30082$new_n7035_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[19] A2=$abc$30082$new_n7032_ B=resetn ZN=$abc$30082$new_n7036_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7035_ A2=$abc$30082$new_n7036_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28239
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[20] A2=$abc$30082$new_n7035_ Z=$abc$30082$new_n7038_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[20] A2=$abc$30082$new_n7035_ B=resetn ZN=$abc$30082$new_n7039_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7038_ A2=$abc$30082$new_n7039_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28241
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_cycle[21] A2=$abc$30082$new_n7038_ ZN=$abc$30082$new_n7041_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[21] A2=$abc$30082$new_n7038_ B=resetn ZN=$abc$30082$new_n7042_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[21] A2=$abc$30082$new_n7038_ B=$abc$30082$new_n7042_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28243
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3343_ A2=$abc$30082$new_n7041_ ZN=$abc$30082$new_n7044_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3343_ A2=$abc$30082$new_n7041_ ZN=$abc$30082$new_n7045_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=resetn A2=$abc$30082$new_n7045_ ZN=$abc$30082$new_n7046_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7044_ A2=$abc$30082$new_n7046_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28245
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3343_ A2=$abc$30082$new_n3345_ A3=$abc$30082$new_n7041_ ZN=$abc$30082$new_n7048_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[23] A2=$abc$30082$new_n7044_ B=resetn ZN=$abc$30082$new_n7049_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7048_ A2=$abc$30082$new_n7049_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28247
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$30082$new_n3343_ A2=$abc$30082$new_n3345_ A3=$abc$30082$new_n3347_ A4=$abc$30082$new_n7041_ ZN=$abc$30082$new_n7051_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[24] A2=$abc$30082$new_n7048_ B=resetn ZN=$abc$30082$new_n7052_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7051_ A2=$abc$30082$new_n7052_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28249
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[25] A2=$abc$30082$new_n7051_ Z=$abc$30082$new_n7054_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[25] A2=$abc$30082$new_n7051_ B=resetn ZN=$abc$30082$new_n7055_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7054_ A2=$abc$30082$new_n7055_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28251
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[26] A2=$abc$30082$new_n7054_ Z=$abc$30082$new_n7057_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[26] A2=$abc$30082$new_n7054_ B=resetn ZN=$abc$30082$new_n7058_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7057_ A2=$abc$30082$new_n7058_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28253
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_cycle[25] A2=count_cycle[26] A3=count_cycle[27] A4=$abc$30082$new_n7051_ ZN=$abc$30082$new_n7060_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[27] A2=$abc$30082$new_n7057_ B=resetn ZN=$abc$30082$new_n7061_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[27] A2=$abc$30082$new_n7057_ B=$abc$30082$new_n7061_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28255
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3352_ A2=$abc$30082$new_n7060_ ZN=$abc$30082$new_n7063_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3352_ A2=$abc$30082$new_n7060_ ZN=$abc$30082$new_n7064_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=resetn A2=$abc$30082$new_n7064_ ZN=$abc$30082$new_n7065_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7063_ A2=$abc$30082$new_n7065_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28257
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3352_ A2=$abc$30082$new_n3354_ A3=$abc$30082$new_n7060_ ZN=$abc$30082$new_n7067_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[29] A2=$abc$30082$new_n7063_ B=resetn ZN=$abc$30082$new_n7068_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7067_ A2=$abc$30082$new_n7068_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28259
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$30082$new_n3352_ A2=$abc$30082$new_n3354_ A3=$abc$30082$new_n3356_ A4=$abc$30082$new_n7060_ ZN=$abc$30082$new_n7070_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[30] A2=$abc$30082$new_n7067_ B=resetn ZN=$abc$30082$new_n7071_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7070_ A2=$abc$30082$new_n7071_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28261
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[31] A2=$abc$30082$new_n7070_ Z=$abc$30082$new_n7073_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[31] A2=$abc$30082$new_n7070_ B=resetn ZN=$abc$30082$new_n7074_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7073_ A2=$abc$30082$new_n7074_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28263
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[32] A2=$abc$30082$new_n7073_ Z=$abc$30082$new_n7076_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[32] A2=$abc$30082$new_n7073_ B=resetn ZN=$abc$30082$new_n7077_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7076_ A2=$abc$30082$new_n7077_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28265
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_cycle[32] A2=count_cycle[33] A3=count_cycle[31] A4=$abc$30082$new_n7070_ ZN=$abc$30082$new_n7079_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[33] A2=$abc$30082$new_n7076_ B=resetn ZN=$abc$30082$new_n7080_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[33] A2=$abc$30082$new_n7076_ B=$abc$30082$new_n7080_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28267
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30082$new_n3322_ A2=$abc$30082$new_n7079_ ZN=$abc$30082$new_n7082_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7082_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28269
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3322_ A2=$abc$30082$new_n3323_ A3=$abc$30082$new_n7079_ ZN=$abc$30082$new_n7084_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3322_ A2=$abc$30082$new_n7079_ B=$abc$30082$new_n3323_ ZN=$abc$30082$new_n7085_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=resetn A2=$abc$30082$new_n7085_ ZN=$abc$30082$new_n7086_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7084_ A2=$abc$30082$new_n7086_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28271
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[36] A2=$abc$30082$new_n7084_ Z=$abc$30082$new_n7088_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[36] A2=$abc$30082$new_n7084_ B=resetn ZN=$abc$30082$new_n7089_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7088_ A2=$abc$30082$new_n7089_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28273
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[37] A2=$abc$30082$new_n7088_ B=resetn ZN=$abc$30082$new_n7091_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[37] A2=$abc$30082$new_n7088_ B=$abc$30082$new_n7091_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28275
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_cycle[37] A2=count_cycle[38] A3=$abc$30082$new_n7088_ Z=$abc$30082$new_n7093_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[37] A2=$abc$30082$new_n7088_ B=count_cycle[38] ZN=$abc$30082$new_n7094_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7093_ A3=$abc$30082$new_n7094_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28277
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_cycle[39] A2=$abc$30082$new_n7093_ ZN=$abc$30082$new_n7096_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[39] A2=$abc$30082$new_n7093_ B=resetn ZN=$abc$30082$new_n7097_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[39] A2=$abc$30082$new_n7093_ B=$abc$30082$new_n7097_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28279
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_cycle[39] A2=count_cycle[40] A3=$abc$30082$new_n7093_ Z=$abc$30082$new_n7099_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_cycle[40] A2=$abc$30082$new_n7096_ Z=$abc$30082$new_n7100_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7100_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28281
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[41] A2=$abc$30082$new_n7099_ B=resetn ZN=$abc$30082$new_n7102_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[41] A2=$abc$30082$new_n7099_ B=$abc$30082$new_n7102_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28283
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_cycle[41] A2=count_cycle[42] A3=$abc$30082$new_n7099_ Z=$abc$30082$new_n7104_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[41] A2=$abc$30082$new_n7099_ B=count_cycle[42] ZN=$abc$30082$new_n7105_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7104_ A3=$abc$30082$new_n7105_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28285
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[41] A2=count_cycle[42] A3=count_cycle[43] A4=$abc$30082$new_n7099_ Z=$abc$30082$new_n7107_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[43] A2=$abc$30082$new_n7104_ B=resetn ZN=$abc$30082$new_n7108_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7107_ A2=$abc$30082$new_n7108_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28287
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[44] A2=$abc$30082$new_n7107_ Z=$abc$30082$new_n7110_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[44] A2=$abc$30082$new_n7107_ B=resetn ZN=$abc$30082$new_n7111_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7110_ A2=$abc$30082$new_n7111_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28289
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[45] A2=$abc$30082$new_n7110_ B=resetn ZN=$abc$30082$new_n7113_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[45] A2=$abc$30082$new_n7110_ B=$abc$30082$new_n7113_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28291
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_cycle[45] A2=count_cycle[46] A3=$abc$30082$new_n7110_ Z=$abc$30082$new_n7115_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[45] A2=$abc$30082$new_n7110_ B=count_cycle[46] ZN=$abc$30082$new_n7116_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7115_ A3=$abc$30082$new_n7116_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28293
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[47] A2=$abc$30082$new_n7115_ B=resetn ZN=$abc$30082$new_n7118_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[47] A2=$abc$30082$new_n7115_ B=$abc$30082$new_n7118_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28295
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_cycle[47] A2=count_cycle[48] A3=$abc$30082$new_n7115_ Z=$abc$30082$new_n7120_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[47] A2=$abc$30082$new_n7115_ B=count_cycle[48] ZN=$abc$30082$new_n7121_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7120_ A3=$abc$30082$new_n7121_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28297
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[47] A2=count_cycle[48] A3=count_cycle[49] A4=$abc$30082$new_n7115_ Z=$abc$30082$new_n7123_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[49] A2=$abc$30082$new_n7120_ B=resetn ZN=$abc$30082$new_n7124_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7123_ A2=$abc$30082$new_n7124_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28299
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[50] A2=$abc$30082$new_n7123_ Z=$abc$30082$new_n7126_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[50] A2=$abc$30082$new_n7123_ B=resetn ZN=$abc$30082$new_n7127_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7126_ A2=$abc$30082$new_n7127_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28301
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[51] A2=$abc$30082$new_n7126_ B=resetn ZN=$abc$30082$new_n7129_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[51] A2=$abc$30082$new_n7126_ B=$abc$30082$new_n7129_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28303
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_cycle[51] A2=count_cycle[52] A3=$abc$30082$new_n7126_ Z=$abc$30082$new_n7131_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[51] A2=$abc$30082$new_n7126_ B=count_cycle[52] ZN=$abc$30082$new_n7132_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7131_ A3=$abc$30082$new_n7132_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28305
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[53] A2=$abc$30082$new_n7131_ B=resetn ZN=$abc$30082$new_n7134_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[53] A2=$abc$30082$new_n7131_ B=$abc$30082$new_n7134_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28307
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_cycle[53] A2=count_cycle[54] A3=$abc$30082$new_n7131_ Z=$abc$30082$new_n7136_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[53] A2=$abc$30082$new_n7131_ B=count_cycle[54] ZN=$abc$30082$new_n7137_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7136_ A3=$abc$30082$new_n7137_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28309
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[53] A2=count_cycle[54] A3=count_cycle[55] A4=$abc$30082$new_n7131_ Z=$abc$30082$new_n7139_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[55] A2=$abc$30082$new_n7136_ B=resetn ZN=$abc$30082$new_n7140_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7139_ A2=$abc$30082$new_n7140_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28311
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[56] A2=$abc$30082$new_n7139_ Z=$abc$30082$new_n7142_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[56] A2=$abc$30082$new_n7139_ B=resetn ZN=$abc$30082$new_n7143_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7142_ A2=$abc$30082$new_n7143_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28313
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[57] A2=$abc$30082$new_n7142_ B=resetn ZN=$abc$30082$new_n7145_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[57] A2=$abc$30082$new_n7142_ B=$abc$30082$new_n7145_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28315
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_cycle[57] A2=count_cycle[58] A3=$abc$30082$new_n7142_ Z=$abc$30082$new_n7147_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[57] A2=$abc$30082$new_n7142_ B=count_cycle[58] ZN=$abc$30082$new_n7148_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7147_ A3=$abc$30082$new_n7148_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28317
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[59] A2=$abc$30082$new_n7147_ Z=$abc$30082$new_n7150_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[59] A2=$abc$30082$new_n7147_ B=resetn ZN=$abc$30082$new_n7151_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7150_ A2=$abc$30082$new_n7151_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28319
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[60] A2=$abc$30082$new_n7150_ B=resetn ZN=$abc$30082$new_n7153_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[60] A2=$abc$30082$new_n7150_ B=$abc$30082$new_n7153_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28321
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_cycle[60] A2=count_cycle[61] A3=$abc$30082$new_n7150_ Z=$abc$30082$new_n7155_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[60] A2=$abc$30082$new_n7150_ B=count_cycle[61] ZN=$abc$30082$new_n7156_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7155_ A3=$abc$30082$new_n7156_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28323
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_cycle[62] A2=$abc$30082$new_n7155_ ZN=$abc$30082$new_n7158_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[62] A2=$abc$30082$new_n7155_ B=resetn ZN=$abc$30082$new_n7159_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[62] A2=$abc$30082$new_n7155_ B=$abc$30082$new_n7159_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28325
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_cycle[63] A2=$abc$30082$new_n7158_ Z=$abc$30082$new_n7161_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7161_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28327
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3501_ A2=$abc$30082$new_n4880_ B=$abc$30082$new_n4888_ ZN=$abc$30082$new_n7163_
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm[31] A2=reg_op1[31] ZN=$abc$30082$new_n7164_
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30082$new_n5768_ A2=$abc$30082$new_n5771_ A3=$abc$30082$new_n7164_ Z=$abc$30082$new_n7165_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n5768_ A2=$abc$30082$new_n5771_ B=$abc$30082$new_n7164_ ZN=$abc$30082$new_n7166_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[27] A2=$abc$30082$new_n3467_ ZN=$abc$30082$new_n7167_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[30] A2=$abc$30082$new_n3466_ ZN=$abc$30082$new_n7168_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n7167_ A2=$abc$30082$new_n7168_ B=$abc$30082$new_n4882_ ZN=$abc$30082$new_n7169_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[31] A2=is_lui_auipc_jal ZN=$abc$30082$new_n7170_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][31] I1=cpuregs[13][31] I2=cpuregs[14][31] I3=cpuregs[15][31] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n7171_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][31] I1=cpuregs[9][31] I2=cpuregs[10][31] I3=cpuregs[11][31] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n7172_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][31] I1=cpuregs[5][31] I2=cpuregs[6][31] I3=cpuregs[7][31] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n7173_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][31] I1=cpuregs[1][31] I2=cpuregs[2][31] I3=cpuregs[3][31] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n7174_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7172_ I1=$abc$30082$new_n7174_ I2=$abc$30082$new_n7171_ I3=$abc$30082$new_n7173_ S0=$abc$30082$new_n3385_ S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n7175_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][31] I1=cpuregs[29][31] I2=cpuregs[30][31] I3=cpuregs[31][31] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n7176_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][31] I1=cpuregs[25][31] I2=cpuregs[26][31] I3=cpuregs[27][31] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n7177_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][31] I1=cpuregs[17][31] I2=cpuregs[18][31] I3=cpuregs[19][31] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n7178_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][31] I1=cpuregs[21][31] I2=cpuregs[22][31] I3=cpuregs[23][31] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[1] Z=$abc$30082$new_n7179_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7177_ I1=$abc$30082$new_n7178_ I2=$abc$30082$new_n7176_ I3=$abc$30082$new_n7179_ S0=$abc$30082$new_n3385_ S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30082$new_n7180_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7175_ I1=$abc$30082$new_n7180_ S=$\cpuregs$rdreg[1]$q[4] Z=$abc$30082$new_n7181_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4905_ A2=$abc$30082$new_n7181_ ZN=$abc$30082$new_n7182_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=instr_lui A2=$abc$30082$new_n7170_ B=$abc$30082$new_n7182_ ZN=$abc$30082$new_n7183_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=$abc$30082$new_n7169_ B1=$abc$30082$new_n7183_ B2=$abc$30082$new_n4902_ ZN=$abc$30082$new_n7184_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n3437_ A2=$abc$30082$new_n7165_ A3=$abc$30082$new_n7166_ B=$abc$30082$new_n7184_ ZN=$abc$30082$new_n7185_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op1[31] I1=$abc$30082$new_n7185_ S=$abc$30082$new_n7163_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28329
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=trap ZN=$abc$30082$new_n7187_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=resetn A2=$abc$30082$new_n3303_ ZN=$abc$30082$new_n7188_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=mem_la_read A2=mem_la_write B=$abc$30082$new_n7187_ ZN=$abc$30082$new_n7189_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[2] I1=mem_addr[2] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28331
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[3] I1=mem_addr[3] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28333
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[4] I1=mem_addr[4] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28335
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[5] I1=mem_addr[5] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28337
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[6] I1=mem_addr[6] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28339
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[7] I1=mem_addr[7] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28341
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[8] I1=mem_addr[8] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28343
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[9] I1=mem_addr[9] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28345
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[10] I1=mem_addr[10] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28347
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[11] I1=mem_addr[11] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28349
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[12] I1=mem_addr[12] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28351
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[13] I1=mem_addr[13] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28353
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[14] I1=mem_addr[14] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28355
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[15] I1=mem_addr[15] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28357
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[16] I1=mem_addr[16] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28359
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[17] I1=mem_addr[17] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28361
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[18] I1=mem_addr[18] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28363
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[19] I1=mem_addr[19] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28365
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[20] I1=mem_addr[20] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28367
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[21] I1=mem_addr[21] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28369
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[22] I1=mem_addr[22] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28371
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[23] I1=mem_addr[23] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28373
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[24] I1=mem_addr[24] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28375
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[25] I1=mem_addr[25] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28377
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[26] I1=mem_addr[26] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28379
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[27] I1=mem_addr[27] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28381
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[28] I1=mem_addr[28] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28383
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[29] I1=mem_addr[29] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28385
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[30] I1=mem_addr[30] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28387
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[31] I1=mem_addr[31] S=$abc$30082$new_n7189_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28389
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n3304_ I1=mem_do_prefetch S=$abc$30082$new_n3479_ Z=$abc$30082$new_n7220_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n3481_ A2=$abc$30082$new_n7220_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28393
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=cpu_state[1] A2=cpu_state[0] ZN=$abc$30082$new_n7222_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=resetn A2=$abc$30082$new_n3437_ A3=$abc$30082$new_n4884_ A4=$abc$30082$new_n7222_ ZN=$abc$30082$new_n7223_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3464_ A2=$abc$30082$new_n3496_ ZN=$abc$30082$new_n7224_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=resetn A2=cpu_state[2] A3=is_sll_srl_sra A4=$abc$30082$new_n3487_ ZN=$abc$30082$new_n7225_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30082$new_n3439_ A2=$abc$30082$new_n4884_ B1=$abc$30082$new_n7224_ B2=$abc$30082$new_n3423_ C=$abc$30082$new_n3501_ ZN=$abc$30082$new_n7226_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7224_ A2=$abc$30082$new_n7225_ B=$abc$30082$new_n7226_ ZN=$abc$30082$new_n7227_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3481_ A2=$abc$30082$new_n7227_ ZN=$abc$30082$new_n7228_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3313_ A2=$abc$30082$new_n3484_ ZN=$abc$30082$new_n7229_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=mem_do_prefetch A2=$abc$30082$new_n3486_ A3=$abc$30082$new_n7229_ B=cpu_state[2] ZN=$abc$30082$new_n7230_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=mem_do_prefetch A2=cpu_state[4] B=$abc$30082$new_n4884_ ZN=$abc$30082$new_n7231_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30082$new_n3478_ A2=$abc$30082$new_n4884_ B1=$abc$30082$new_n7230_ B2=$abc$30082$new_n7231_ C=$abc$30082$new_n3482_ ZN=$abc$30082$new_n7232_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7228_ A2=$abc$30082$new_n7232_ ZN=$abc$30082$new_n7233_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30082$new_n4620_ A2=$abc$30082$new_n7223_ B1=$abc$30082$new_n7228_ B2=$abc$30082$new_n3297_ C=$abc$30082$new_n7233_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28397
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3296_ A2=$abc$30082$new_n3482_ B=$abc$30082$new_n3455_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28401
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_do_wdata A2=$abc$30082$new_n3481_ ZN=$abc$30082$new_n7236_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=mem_do_wdata A2=$abc$30082$new_n3302_ A3=cpu_state[2] ZN=$abc$30082$new_n7237_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n3434_ A2=$abc$30082$new_n3517_ A3=$abc$30082$new_n7222_ A4=$abc$30082$new_n7237_ ZN=$abc$30082$new_n7238_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7236_ A2=$abc$30082$new_n7238_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28405
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[0] A2=$abc$30082$new_n3484_ ZN=$abc$30082$new_n7240_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][0] I1=cpuregs[25][0] I2=cpuregs[26][0] I3=cpuregs[27][0] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7241_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][0] I1=cpuregs[29][0] I2=cpuregs[30][0] I3=cpuregs[31][0] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7242_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][0] I1=cpuregs[21][0] I2=cpuregs[22][0] I3=cpuregs[23][0] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7243_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][0] I1=cpuregs[17][0] I2=cpuregs[18][0] I3=cpuregs[19][0] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7244_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7244_ I1=$abc$30082$new_n7243_ I2=$abc$30082$new_n7241_ I3=$abc$30082$new_n7242_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7245_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][0] I1=cpuregs[13][0] I2=cpuregs[14][0] I3=cpuregs[15][0] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7246_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][0] I1=cpuregs[9][0] I2=cpuregs[10][0] I3=cpuregs[11][0] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7247_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][0] I1=cpuregs[5][0] I2=cpuregs[6][0] I3=cpuregs[7][0] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7248_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][0] I1=cpuregs[1][0] I2=cpuregs[2][0] I3=cpuregs[3][0] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7249_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7249_ I1=$abc$30082$new_n7248_ I2=$abc$30082$new_n7247_ I3=$abc$30082$new_n7246_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7250_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7250_ I1=$abc$30082$new_n7245_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7251_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4627_ A2=$abc$30082$new_n7251_ ZN=$abc$30082$new_n7252_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3484_ A2=$abc$30082$new_n7252_ B=$abc$30082$new_n7240_ ZN=$abc$30082$new_n7253_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[0] I1=$abc$30082$new_n7253_ S=$abc$30082$new_n3423_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28407
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[1] A2=$abc$30082$new_n3484_ ZN=$abc$30082$new_n7255_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][1] I1=cpuregs[25][1] I2=cpuregs[26][1] I3=cpuregs[27][1] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7256_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][1] I1=cpuregs[29][1] I2=cpuregs[30][1] I3=cpuregs[31][1] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7257_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][1] I1=cpuregs[21][1] I2=cpuregs[22][1] I3=cpuregs[23][1] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7258_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][1] I1=cpuregs[17][1] I2=cpuregs[18][1] I3=cpuregs[19][1] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7259_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7259_ I1=$abc$30082$new_n7258_ I2=$abc$30082$new_n7256_ I3=$abc$30082$new_n7257_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7260_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][1] I1=cpuregs[13][1] I2=cpuregs[14][1] I3=cpuregs[15][1] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7261_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][1] I1=cpuregs[9][1] I2=cpuregs[10][1] I3=cpuregs[11][1] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7262_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][1] I1=cpuregs[5][1] I2=cpuregs[6][1] I3=cpuregs[7][1] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7263_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][1] I1=cpuregs[1][1] I2=cpuregs[2][1] I3=cpuregs[3][1] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7264_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7264_ I1=$abc$30082$new_n7263_ I2=$abc$30082$new_n7262_ I3=$abc$30082$new_n7261_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7265_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7265_ I1=$abc$30082$new_n7260_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7266_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4627_ A2=$abc$30082$new_n7266_ ZN=$abc$30082$new_n7267_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3484_ A2=$abc$30082$new_n7267_ B=$abc$30082$new_n7255_ ZN=$abc$30082$new_n7268_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[1] I1=$abc$30082$new_n7268_ S=$abc$30082$new_n3423_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28409
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[2] A2=$abc$30082$new_n3484_ ZN=$abc$30082$new_n7270_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3484_ A2=$abc$30082$new_n4639_ B=$abc$30082$new_n7270_ ZN=$abc$30082$new_n7271_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[2] I1=$abc$30082$new_n7271_ S=$abc$30082$new_n3423_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28411
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[3] A2=$abc$30082$new_n3484_ ZN=$abc$30082$new_n7273_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3484_ A2=$abc$30082$new_n4656_ B=$abc$30082$new_n7273_ ZN=$abc$30082$new_n7274_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[3] I1=$abc$30082$new_n7274_ S=$abc$30082$new_n3423_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28413
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[4] A2=$abc$30082$new_n3484_ ZN=$abc$30082$new_n7276_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3484_ A2=$abc$30082$new_n4673_ B=$abc$30082$new_n7276_ ZN=$abc$30082$new_n7277_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[4] I1=$abc$30082$new_n7277_ S=$abc$30082$new_n3423_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28415
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n4625_ A2=$abc$30082$new_n4626_ B=$abc$30082$new_n3484_ ZN=$abc$30082$new_n7279_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][5] I1=cpuregs[9][5] I2=cpuregs[10][5] I3=cpuregs[11][5] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7280_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][5] I1=cpuregs[13][5] I2=cpuregs[14][5] I3=cpuregs[15][5] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7281_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][5] I1=cpuregs[1][5] I2=cpuregs[2][5] I3=cpuregs[3][5] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7282_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][5] I1=cpuregs[5][5] I2=cpuregs[6][5] I3=cpuregs[7][5] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7283_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7282_ I1=$abc$30082$new_n7283_ I2=$abc$30082$new_n7280_ I3=$abc$30082$new_n7281_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7284_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][5] I1=cpuregs[25][5] I2=cpuregs[26][5] I3=cpuregs[27][5] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7285_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][5] I1=cpuregs[29][5] I2=cpuregs[30][5] I3=cpuregs[31][5] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7286_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][5] I1=cpuregs[17][5] I2=cpuregs[18][5] I3=cpuregs[19][5] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7287_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][5] I1=cpuregs[21][5] I2=cpuregs[22][5] I3=cpuregs[23][5] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7288_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7287_ I1=$abc$30082$new_n7288_ I2=$abc$30082$new_n7285_ I3=$abc$30082$new_n7286_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7289_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7284_ I1=$abc$30082$new_n7289_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7290_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7290_ ZN=$abc$30082$new_n7291_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[5] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7292_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3361_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7291_ B2=$abc$30082$new_n7292_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28417
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][6] I1=cpuregs[9][6] I2=cpuregs[10][6] I3=cpuregs[11][6] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7294_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][6] I1=cpuregs[13][6] I2=cpuregs[14][6] I3=cpuregs[15][6] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7295_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][6] I1=cpuregs[1][6] I2=cpuregs[2][6] I3=cpuregs[3][6] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7296_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][6] I1=cpuregs[5][6] I2=cpuregs[6][6] I3=cpuregs[7][6] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7297_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7296_ I1=$abc$30082$new_n7297_ I2=$abc$30082$new_n7294_ I3=$abc$30082$new_n7295_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7298_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][6] I1=cpuregs[25][6] I2=cpuregs[26][6] I3=cpuregs[27][6] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7299_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][6] I1=cpuregs[29][6] I2=cpuregs[30][6] I3=cpuregs[31][6] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7300_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][6] I1=cpuregs[17][6] I2=cpuregs[18][6] I3=cpuregs[19][6] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7301_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][6] I1=cpuregs[21][6] I2=cpuregs[22][6] I3=cpuregs[23][6] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7302_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7301_ I1=$abc$30082$new_n7302_ I2=$abc$30082$new_n7299_ I3=$abc$30082$new_n7300_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7303_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7298_ I1=$abc$30082$new_n7303_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7304_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7304_ ZN=$abc$30082$new_n7305_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[6] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7306_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3360_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7305_ B2=$abc$30082$new_n7306_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28419
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][7] I1=cpuregs[9][7] I2=cpuregs[10][7] I3=cpuregs[11][7] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7308_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][7] I1=cpuregs[13][7] I2=cpuregs[14][7] I3=cpuregs[15][7] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7309_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][7] I1=cpuregs[1][7] I2=cpuregs[2][7] I3=cpuregs[3][7] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7310_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][7] I1=cpuregs[5][7] I2=cpuregs[6][7] I3=cpuregs[7][7] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7311_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7310_ I1=$abc$30082$new_n7311_ I2=$abc$30082$new_n7308_ I3=$abc$30082$new_n7309_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7312_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][7] I1=cpuregs[25][7] I2=cpuregs[26][7] I3=cpuregs[27][7] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7313_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][7] I1=cpuregs[29][7] I2=cpuregs[30][7] I3=cpuregs[31][7] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7314_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][7] I1=cpuregs[17][7] I2=cpuregs[18][7] I3=cpuregs[19][7] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7315_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][7] I1=cpuregs[21][7] I2=cpuregs[22][7] I3=cpuregs[23][7] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7316_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7315_ I1=$abc$30082$new_n7316_ I2=$abc$30082$new_n7313_ I3=$abc$30082$new_n7314_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7317_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7312_ I1=$abc$30082$new_n7317_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7318_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7318_ ZN=$abc$30082$new_n7319_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[7] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7320_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3359_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7319_ B2=$abc$30082$new_n7320_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28421
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][8] I1=cpuregs[9][8] I2=cpuregs[10][8] I3=cpuregs[11][8] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7322_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][8] I1=cpuregs[13][8] I2=cpuregs[14][8] I3=cpuregs[15][8] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7323_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][8] I1=cpuregs[1][8] I2=cpuregs[2][8] I3=cpuregs[3][8] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7324_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][8] I1=cpuregs[5][8] I2=cpuregs[6][8] I3=cpuregs[7][8] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7325_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7324_ I1=$abc$30082$new_n7325_ I2=$abc$30082$new_n7322_ I3=$abc$30082$new_n7323_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7326_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][8] I1=cpuregs[25][8] I2=cpuregs[26][8] I3=cpuregs[27][8] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7327_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][8] I1=cpuregs[29][8] I2=cpuregs[30][8] I3=cpuregs[31][8] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7328_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][8] I1=cpuregs[17][8] I2=cpuregs[18][8] I3=cpuregs[19][8] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7329_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][8] I1=cpuregs[21][8] I2=cpuregs[22][8] I3=cpuregs[23][8] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7330_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7329_ I1=$abc$30082$new_n7330_ I2=$abc$30082$new_n7327_ I3=$abc$30082$new_n7328_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7331_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7326_ I1=$abc$30082$new_n7331_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7332_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7332_ ZN=$abc$30082$new_n7333_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[8] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7334_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3370_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7333_ B2=$abc$30082$new_n7334_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28423
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][9] I1=cpuregs[9][9] I2=cpuregs[10][9] I3=cpuregs[11][9] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7336_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][9] I1=cpuregs[13][9] I2=cpuregs[14][9] I3=cpuregs[15][9] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7337_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][9] I1=cpuregs[1][9] I2=cpuregs[2][9] I3=cpuregs[3][9] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7338_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][9] I1=cpuregs[5][9] I2=cpuregs[6][9] I3=cpuregs[7][9] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7339_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7338_ I1=$abc$30082$new_n7339_ I2=$abc$30082$new_n7336_ I3=$abc$30082$new_n7337_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7340_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][9] I1=cpuregs[25][9] I2=cpuregs[26][9] I3=cpuregs[27][9] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7341_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][9] I1=cpuregs[29][9] I2=cpuregs[30][9] I3=cpuregs[31][9] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7342_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][9] I1=cpuregs[17][9] I2=cpuregs[18][9] I3=cpuregs[19][9] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7343_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][9] I1=cpuregs[21][9] I2=cpuregs[22][9] I3=cpuregs[23][9] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7344_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7343_ I1=$abc$30082$new_n7344_ I2=$abc$30082$new_n7341_ I3=$abc$30082$new_n7342_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7345_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7340_ I1=$abc$30082$new_n7345_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7346_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7346_ ZN=$abc$30082$new_n7347_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[9] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7348_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3369_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7347_ B2=$abc$30082$new_n7348_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28425
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][10] I1=cpuregs[9][10] I2=cpuregs[10][10] I3=cpuregs[11][10] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7350_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][10] I1=cpuregs[13][10] I2=cpuregs[14][10] I3=cpuregs[15][10] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7351_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][10] I1=cpuregs[1][10] I2=cpuregs[2][10] I3=cpuregs[3][10] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7352_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][10] I1=cpuregs[5][10] I2=cpuregs[6][10] I3=cpuregs[7][10] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7353_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7352_ I1=$abc$30082$new_n7353_ I2=$abc$30082$new_n7350_ I3=$abc$30082$new_n7351_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7354_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][10] I1=cpuregs[25][10] I2=cpuregs[26][10] I3=cpuregs[27][10] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7355_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][10] I1=cpuregs[29][10] I2=cpuregs[30][10] I3=cpuregs[31][10] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7356_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][10] I1=cpuregs[17][10] I2=cpuregs[18][10] I3=cpuregs[19][10] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7357_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][10] I1=cpuregs[21][10] I2=cpuregs[22][10] I3=cpuregs[23][10] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7358_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7357_ I1=$abc$30082$new_n7358_ I2=$abc$30082$new_n7355_ I3=$abc$30082$new_n7356_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7359_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7354_ I1=$abc$30082$new_n7359_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7360_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7360_ ZN=$abc$30082$new_n7361_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[10] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7362_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3368_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7361_ B2=$abc$30082$new_n7362_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28427
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][11] I1=cpuregs[9][11] I2=cpuregs[10][11] I3=cpuregs[11][11] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7364_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][11] I1=cpuregs[13][11] I2=cpuregs[14][11] I3=cpuregs[15][11] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7365_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][11] I1=cpuregs[1][11] I2=cpuregs[2][11] I3=cpuregs[3][11] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7366_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][11] I1=cpuregs[5][11] I2=cpuregs[6][11] I3=cpuregs[7][11] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7367_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7366_ I1=$abc$30082$new_n7367_ I2=$abc$30082$new_n7364_ I3=$abc$30082$new_n7365_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7368_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][11] I1=cpuregs[25][11] I2=cpuregs[26][11] I3=cpuregs[27][11] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7369_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][11] I1=cpuregs[29][11] I2=cpuregs[30][11] I3=cpuregs[31][11] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7370_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][11] I1=cpuregs[17][11] I2=cpuregs[18][11] I3=cpuregs[19][11] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7371_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][11] I1=cpuregs[21][11] I2=cpuregs[22][11] I3=cpuregs[23][11] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7372_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7371_ I1=$abc$30082$new_n7372_ I2=$abc$30082$new_n7369_ I3=$abc$30082$new_n7370_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7373_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7368_ I1=$abc$30082$new_n7373_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7374_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7374_ ZN=$abc$30082$new_n7375_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[11] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7376_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3367_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7375_ B2=$abc$30082$new_n7376_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28429
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][12] I1=cpuregs[9][12] I2=cpuregs[10][12] I3=cpuregs[11][12] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7378_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][12] I1=cpuregs[13][12] I2=cpuregs[14][12] I3=cpuregs[15][12] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7379_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][12] I1=cpuregs[1][12] I2=cpuregs[2][12] I3=cpuregs[3][12] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7380_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][12] I1=cpuregs[5][12] I2=cpuregs[6][12] I3=cpuregs[7][12] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7381_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7380_ I1=$abc$30082$new_n7381_ I2=$abc$30082$new_n7378_ I3=$abc$30082$new_n7379_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7382_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][12] I1=cpuregs[25][12] I2=cpuregs[26][12] I3=cpuregs[27][12] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7383_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][12] I1=cpuregs[29][12] I2=cpuregs[30][12] I3=cpuregs[31][12] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7384_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][12] I1=cpuregs[17][12] I2=cpuregs[18][12] I3=cpuregs[19][12] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7385_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][12] I1=cpuregs[21][12] I2=cpuregs[22][12] I3=cpuregs[23][12] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7386_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7385_ I1=$abc$30082$new_n7386_ I2=$abc$30082$new_n7383_ I3=$abc$30082$new_n7384_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7387_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7382_ I1=$abc$30082$new_n7387_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7388_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7388_ ZN=$abc$30082$new_n7389_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[12] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7390_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3366_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7389_ B2=$abc$30082$new_n7390_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28431
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][13] I1=cpuregs[9][13] I2=cpuregs[10][13] I3=cpuregs[11][13] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7392_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][13] I1=cpuregs[13][13] I2=cpuregs[14][13] I3=cpuregs[15][13] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7393_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][13] I1=cpuregs[1][13] I2=cpuregs[2][13] I3=cpuregs[3][13] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7394_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][13] I1=cpuregs[5][13] I2=cpuregs[6][13] I3=cpuregs[7][13] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7395_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7394_ I1=$abc$30082$new_n7395_ I2=$abc$30082$new_n7392_ I3=$abc$30082$new_n7393_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7396_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][13] I1=cpuregs[25][13] I2=cpuregs[26][13] I3=cpuregs[27][13] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7397_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][13] I1=cpuregs[29][13] I2=cpuregs[30][13] I3=cpuregs[31][13] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7398_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][13] I1=cpuregs[17][13] I2=cpuregs[18][13] I3=cpuregs[19][13] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7399_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][13] I1=cpuregs[21][13] I2=cpuregs[22][13] I3=cpuregs[23][13] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7400_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7399_ I1=$abc$30082$new_n7400_ I2=$abc$30082$new_n7397_ I3=$abc$30082$new_n7398_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7401_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7396_ I1=$abc$30082$new_n7401_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7402_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7402_ ZN=$abc$30082$new_n7403_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[13] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7404_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3365_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7403_ B2=$abc$30082$new_n7404_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28433
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][14] I1=cpuregs[9][14] I2=cpuregs[10][14] I3=cpuregs[11][14] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7406_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][14] I1=cpuregs[13][14] I2=cpuregs[14][14] I3=cpuregs[15][14] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7407_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][14] I1=cpuregs[1][14] I2=cpuregs[2][14] I3=cpuregs[3][14] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7408_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][14] I1=cpuregs[5][14] I2=cpuregs[6][14] I3=cpuregs[7][14] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7409_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7408_ I1=$abc$30082$new_n7409_ I2=$abc$30082$new_n7406_ I3=$abc$30082$new_n7407_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7410_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][14] I1=cpuregs[25][14] I2=cpuregs[26][14] I3=cpuregs[27][14] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7411_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][14] I1=cpuregs[29][14] I2=cpuregs[30][14] I3=cpuregs[31][14] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7412_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][14] I1=cpuregs[17][14] I2=cpuregs[18][14] I3=cpuregs[19][14] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7413_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][14] I1=cpuregs[21][14] I2=cpuregs[22][14] I3=cpuregs[23][14] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7414_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7413_ I1=$abc$30082$new_n7414_ I2=$abc$30082$new_n7411_ I3=$abc$30082$new_n7412_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7415_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7410_ I1=$abc$30082$new_n7415_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7416_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7416_ ZN=$abc$30082$new_n7417_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[14] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7418_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3364_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7417_ B2=$abc$30082$new_n7418_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28435
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][15] I1=cpuregs[9][15] I2=cpuregs[10][15] I3=cpuregs[11][15] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7420_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][15] I1=cpuregs[13][15] I2=cpuregs[14][15] I3=cpuregs[15][15] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7421_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][15] I1=cpuregs[1][15] I2=cpuregs[2][15] I3=cpuregs[3][15] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7422_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][15] I1=cpuregs[5][15] I2=cpuregs[6][15] I3=cpuregs[7][15] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7423_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7422_ I1=$abc$30082$new_n7423_ I2=$abc$30082$new_n7420_ I3=$abc$30082$new_n7421_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7424_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][15] I1=cpuregs[25][15] I2=cpuregs[26][15] I3=cpuregs[27][15] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7425_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][15] I1=cpuregs[29][15] I2=cpuregs[30][15] I3=cpuregs[31][15] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7426_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][15] I1=cpuregs[17][15] I2=cpuregs[18][15] I3=cpuregs[19][15] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7427_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][15] I1=cpuregs[21][15] I2=cpuregs[22][15] I3=cpuregs[23][15] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7428_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7427_ I1=$abc$30082$new_n7428_ I2=$abc$30082$new_n7425_ I3=$abc$30082$new_n7426_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7429_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7424_ I1=$abc$30082$new_n7429_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7430_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7430_ ZN=$abc$30082$new_n7431_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[15] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7432_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3363_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7431_ B2=$abc$30082$new_n7432_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28437
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][16] I1=cpuregs[9][16] I2=cpuregs[10][16] I3=cpuregs[11][16] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7434_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][16] I1=cpuregs[13][16] I2=cpuregs[14][16] I3=cpuregs[15][16] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7435_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][16] I1=cpuregs[1][16] I2=cpuregs[2][16] I3=cpuregs[3][16] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7436_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][16] I1=cpuregs[5][16] I2=cpuregs[6][16] I3=cpuregs[7][16] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7437_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7436_ I1=$abc$30082$new_n7437_ I2=$abc$30082$new_n7434_ I3=$abc$30082$new_n7435_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7438_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][16] I1=cpuregs[25][16] I2=cpuregs[26][16] I3=cpuregs[27][16] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7439_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][16] I1=cpuregs[29][16] I2=cpuregs[30][16] I3=cpuregs[31][16] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7440_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][16] I1=cpuregs[17][16] I2=cpuregs[18][16] I3=cpuregs[19][16] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7441_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][16] I1=cpuregs[21][16] I2=cpuregs[22][16] I3=cpuregs[23][16] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7442_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7441_ I1=$abc$30082$new_n7442_ I2=$abc$30082$new_n7439_ I3=$abc$30082$new_n7440_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7443_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7438_ I1=$abc$30082$new_n7443_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7444_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7444_ ZN=$abc$30082$new_n7445_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[16] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7446_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3384_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7445_ B2=$abc$30082$new_n7446_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28439
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op2[17] A2=$abc$30082$new_n3423_ ZN=$abc$30082$new_n7448_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][17] I1=cpuregs[9][17] I2=cpuregs[10][17] I3=cpuregs[11][17] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7449_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][17] I1=cpuregs[13][17] I2=cpuregs[14][17] I3=cpuregs[15][17] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7450_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][17] I1=cpuregs[1][17] I2=cpuregs[2][17] I3=cpuregs[3][17] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7451_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][17] I1=cpuregs[5][17] I2=cpuregs[6][17] I3=cpuregs[7][17] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7452_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7451_ I1=$abc$30082$new_n7452_ I2=$abc$30082$new_n7449_ I3=$abc$30082$new_n7450_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7453_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][17] I1=cpuregs[25][17] I2=cpuregs[26][17] I3=cpuregs[27][17] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7454_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][17] I1=cpuregs[29][17] I2=cpuregs[30][17] I3=cpuregs[31][17] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7455_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][17] I1=cpuregs[17][17] I2=cpuregs[18][17] I3=cpuregs[19][17] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7456_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][17] I1=cpuregs[21][17] I2=cpuregs[22][17] I3=cpuregs[23][17] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7457_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7456_ I1=$abc$30082$new_n7457_ I2=$abc$30082$new_n7454_ I3=$abc$30082$new_n7455_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7458_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7453_ I1=$abc$30082$new_n7458_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7459_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=decoded_imm[17] A2=$abc$30082$new_n3484_ B1=$abc$30082$new_n7279_ B2=$abc$30082$new_n7459_ ZN=$abc$30082$new_n7460_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3423_ A2=$abc$30082$new_n7460_ B=$abc$30082$new_n7448_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28441
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][18] I1=cpuregs[9][18] I2=cpuregs[10][18] I3=cpuregs[11][18] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7462_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][18] I1=cpuregs[13][18] I2=cpuregs[14][18] I3=cpuregs[15][18] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7463_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][18] I1=cpuregs[1][18] I2=cpuregs[2][18] I3=cpuregs[3][18] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7464_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][18] I1=cpuregs[5][18] I2=cpuregs[6][18] I3=cpuregs[7][18] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7465_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7464_ I1=$abc$30082$new_n7465_ I2=$abc$30082$new_n7462_ I3=$abc$30082$new_n7463_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7466_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][18] I1=cpuregs[25][18] I2=cpuregs[26][18] I3=cpuregs[27][18] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7467_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][18] I1=cpuregs[29][18] I2=cpuregs[30][18] I3=cpuregs[31][18] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7468_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][18] I1=cpuregs[17][18] I2=cpuregs[18][18] I3=cpuregs[19][18] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7469_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][18] I1=cpuregs[21][18] I2=cpuregs[22][18] I3=cpuregs[23][18] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7470_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7469_ I1=$abc$30082$new_n7470_ I2=$abc$30082$new_n7467_ I3=$abc$30082$new_n7468_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7471_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7466_ I1=$abc$30082$new_n7471_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7472_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7472_ ZN=$abc$30082$new_n7473_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[18] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7474_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3383_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7473_ B2=$abc$30082$new_n7474_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28443
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][19] I1=cpuregs[9][19] I2=cpuregs[10][19] I3=cpuregs[11][19] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7476_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][19] I1=cpuregs[13][19] I2=cpuregs[14][19] I3=cpuregs[15][19] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7477_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][19] I1=cpuregs[1][19] I2=cpuregs[2][19] I3=cpuregs[3][19] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7478_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][19] I1=cpuregs[5][19] I2=cpuregs[6][19] I3=cpuregs[7][19] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7479_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7478_ I1=$abc$30082$new_n7479_ I2=$abc$30082$new_n7476_ I3=$abc$30082$new_n7477_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7480_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][19] I1=cpuregs[25][19] I2=cpuregs[26][19] I3=cpuregs[27][19] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7481_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][19] I1=cpuregs[29][19] I2=cpuregs[30][19] I3=cpuregs[31][19] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7482_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][19] I1=cpuregs[17][19] I2=cpuregs[18][19] I3=cpuregs[19][19] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7483_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][19] I1=cpuregs[21][19] I2=cpuregs[22][19] I3=cpuregs[23][19] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7484_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7483_ I1=$abc$30082$new_n7484_ I2=$abc$30082$new_n7481_ I3=$abc$30082$new_n7482_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7485_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7480_ I1=$abc$30082$new_n7485_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7486_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7486_ ZN=$abc$30082$new_n7487_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[19] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7488_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3382_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7487_ B2=$abc$30082$new_n7488_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28445
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op2[20] A2=$abc$30082$new_n3423_ ZN=$abc$30082$new_n7490_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][20] I1=cpuregs[9][20] I2=cpuregs[10][20] I3=cpuregs[11][20] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7491_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][20] I1=cpuregs[13][20] I2=cpuregs[14][20] I3=cpuregs[15][20] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7492_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][20] I1=cpuregs[1][20] I2=cpuregs[2][20] I3=cpuregs[3][20] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7493_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][20] I1=cpuregs[5][20] I2=cpuregs[6][20] I3=cpuregs[7][20] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7494_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7493_ I1=$abc$30082$new_n7494_ I2=$abc$30082$new_n7491_ I3=$abc$30082$new_n7492_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7495_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][20] I1=cpuregs[25][20] I2=cpuregs[26][20] I3=cpuregs[27][20] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7496_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][20] I1=cpuregs[29][20] I2=cpuregs[30][20] I3=cpuregs[31][20] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7497_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][20] I1=cpuregs[17][20] I2=cpuregs[18][20] I3=cpuregs[19][20] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7498_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][20] I1=cpuregs[21][20] I2=cpuregs[22][20] I3=cpuregs[23][20] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7499_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7498_ I1=$abc$30082$new_n7499_ I2=$abc$30082$new_n7496_ I3=$abc$30082$new_n7497_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7500_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7495_ I1=$abc$30082$new_n7500_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7501_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=decoded_imm[20] A2=$abc$30082$new_n3484_ B1=$abc$30082$new_n7279_ B2=$abc$30082$new_n7501_ ZN=$abc$30082$new_n7502_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3423_ A2=$abc$30082$new_n7502_ B=$abc$30082$new_n7490_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28447
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][21] I1=cpuregs[9][21] I2=cpuregs[10][21] I3=cpuregs[11][21] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7504_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][21] I1=cpuregs[13][21] I2=cpuregs[14][21] I3=cpuregs[15][21] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7505_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][21] I1=cpuregs[1][21] I2=cpuregs[2][21] I3=cpuregs[3][21] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7506_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][21] I1=cpuregs[5][21] I2=cpuregs[6][21] I3=cpuregs[7][21] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7507_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7506_ I1=$abc$30082$new_n7507_ I2=$abc$30082$new_n7504_ I3=$abc$30082$new_n7505_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7508_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][21] I1=cpuregs[25][21] I2=cpuregs[26][21] I3=cpuregs[27][21] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7509_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][21] I1=cpuregs[29][21] I2=cpuregs[30][21] I3=cpuregs[31][21] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7510_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][21] I1=cpuregs[17][21] I2=cpuregs[18][21] I3=cpuregs[19][21] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7511_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][21] I1=cpuregs[21][21] I2=cpuregs[22][21] I3=cpuregs[23][21] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7512_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7511_ I1=$abc$30082$new_n7512_ I2=$abc$30082$new_n7509_ I3=$abc$30082$new_n7510_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7513_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7508_ I1=$abc$30082$new_n7513_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7514_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7514_ ZN=$abc$30082$new_n7515_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[21] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7516_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3381_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7515_ B2=$abc$30082$new_n7516_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28449
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][22] I1=cpuregs[9][22] I2=cpuregs[10][22] I3=cpuregs[11][22] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7518_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][22] I1=cpuregs[13][22] I2=cpuregs[14][22] I3=cpuregs[15][22] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7519_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][22] I1=cpuregs[1][22] I2=cpuregs[2][22] I3=cpuregs[3][22] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7520_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][22] I1=cpuregs[5][22] I2=cpuregs[6][22] I3=cpuregs[7][22] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7521_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7520_ I1=$abc$30082$new_n7521_ I2=$abc$30082$new_n7518_ I3=$abc$30082$new_n7519_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7522_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][22] I1=cpuregs[25][22] I2=cpuregs[26][22] I3=cpuregs[27][22] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7523_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][22] I1=cpuregs[29][22] I2=cpuregs[30][22] I3=cpuregs[31][22] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7524_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][22] I1=cpuregs[17][22] I2=cpuregs[18][22] I3=cpuregs[19][22] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7525_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][22] I1=cpuregs[21][22] I2=cpuregs[22][22] I3=cpuregs[23][22] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7526_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7525_ I1=$abc$30082$new_n7526_ I2=$abc$30082$new_n7523_ I3=$abc$30082$new_n7524_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7527_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7522_ I1=$abc$30082$new_n7527_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7528_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7528_ ZN=$abc$30082$new_n7529_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[22] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7530_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3380_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7529_ B2=$abc$30082$new_n7530_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28451
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][23] I1=cpuregs[9][23] I2=cpuregs[10][23] I3=cpuregs[11][23] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7532_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][23] I1=cpuregs[13][23] I2=cpuregs[14][23] I3=cpuregs[15][23] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7533_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][23] I1=cpuregs[1][23] I2=cpuregs[2][23] I3=cpuregs[3][23] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7534_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][23] I1=cpuregs[5][23] I2=cpuregs[6][23] I3=cpuregs[7][23] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7535_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7534_ I1=$abc$30082$new_n7535_ I2=$abc$30082$new_n7532_ I3=$abc$30082$new_n7533_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7536_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][23] I1=cpuregs[25][23] I2=cpuregs[26][23] I3=cpuregs[27][23] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7537_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][23] I1=cpuregs[29][23] I2=cpuregs[30][23] I3=cpuregs[31][23] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7538_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][23] I1=cpuregs[17][23] I2=cpuregs[18][23] I3=cpuregs[19][23] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7539_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][23] I1=cpuregs[21][23] I2=cpuregs[22][23] I3=cpuregs[23][23] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7540_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7539_ I1=$abc$30082$new_n7540_ I2=$abc$30082$new_n7537_ I3=$abc$30082$new_n7538_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7541_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7536_ I1=$abc$30082$new_n7541_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7542_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7542_ ZN=$abc$30082$new_n7543_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[23] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7544_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3379_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7543_ B2=$abc$30082$new_n7544_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28453
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][24] I1=cpuregs[9][24] I2=cpuregs[10][24] I3=cpuregs[11][24] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7546_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][24] I1=cpuregs[13][24] I2=cpuregs[14][24] I3=cpuregs[15][24] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7547_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][24] I1=cpuregs[1][24] I2=cpuregs[2][24] I3=cpuregs[3][24] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7548_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][24] I1=cpuregs[5][24] I2=cpuregs[6][24] I3=cpuregs[7][24] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7549_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7548_ I1=$abc$30082$new_n7549_ I2=$abc$30082$new_n7546_ I3=$abc$30082$new_n7547_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7550_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][24] I1=cpuregs[25][24] I2=cpuregs[26][24] I3=cpuregs[27][24] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7551_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][24] I1=cpuregs[29][24] I2=cpuregs[30][24] I3=cpuregs[31][24] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7552_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][24] I1=cpuregs[17][24] I2=cpuregs[18][24] I3=cpuregs[19][24] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7553_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][24] I1=cpuregs[21][24] I2=cpuregs[22][24] I3=cpuregs[23][24] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7554_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7553_ I1=$abc$30082$new_n7554_ I2=$abc$30082$new_n7551_ I3=$abc$30082$new_n7552_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7555_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7550_ I1=$abc$30082$new_n7555_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7556_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7556_ ZN=$abc$30082$new_n7557_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[24] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7558_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3378_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7557_ B2=$abc$30082$new_n7558_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28455
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][25] I1=cpuregs[9][25] I2=cpuregs[10][25] I3=cpuregs[11][25] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7560_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][25] I1=cpuregs[13][25] I2=cpuregs[14][25] I3=cpuregs[15][25] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7561_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][25] I1=cpuregs[1][25] I2=cpuregs[2][25] I3=cpuregs[3][25] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7562_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][25] I1=cpuregs[5][25] I2=cpuregs[6][25] I3=cpuregs[7][25] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7563_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7562_ I1=$abc$30082$new_n7563_ I2=$abc$30082$new_n7560_ I3=$abc$30082$new_n7561_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7564_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][25] I1=cpuregs[25][25] I2=cpuregs[26][25] I3=cpuregs[27][25] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7565_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][25] I1=cpuregs[29][25] I2=cpuregs[30][25] I3=cpuregs[31][25] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7566_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][25] I1=cpuregs[17][25] I2=cpuregs[18][25] I3=cpuregs[19][25] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7567_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][25] I1=cpuregs[21][25] I2=cpuregs[22][25] I3=cpuregs[23][25] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7568_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7567_ I1=$abc$30082$new_n7568_ I2=$abc$30082$new_n7565_ I3=$abc$30082$new_n7566_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7569_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7564_ I1=$abc$30082$new_n7569_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7570_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7570_ ZN=$abc$30082$new_n7571_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[25] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7572_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3377_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7571_ B2=$abc$30082$new_n7572_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28457
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][26] I1=cpuregs[9][26] I2=cpuregs[10][26] I3=cpuregs[11][26] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7574_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][26] I1=cpuregs[13][26] I2=cpuregs[14][26] I3=cpuregs[15][26] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7575_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][26] I1=cpuregs[1][26] I2=cpuregs[2][26] I3=cpuregs[3][26] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7576_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][26] I1=cpuregs[5][26] I2=cpuregs[6][26] I3=cpuregs[7][26] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7577_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7576_ I1=$abc$30082$new_n7577_ I2=$abc$30082$new_n7574_ I3=$abc$30082$new_n7575_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7578_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][26] I1=cpuregs[25][26] I2=cpuregs[26][26] I3=cpuregs[27][26] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7579_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][26] I1=cpuregs[29][26] I2=cpuregs[30][26] I3=cpuregs[31][26] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7580_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][26] I1=cpuregs[17][26] I2=cpuregs[18][26] I3=cpuregs[19][26] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7581_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][26] I1=cpuregs[21][26] I2=cpuregs[22][26] I3=cpuregs[23][26] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7582_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7581_ I1=$abc$30082$new_n7582_ I2=$abc$30082$new_n7579_ I3=$abc$30082$new_n7580_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7583_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7578_ I1=$abc$30082$new_n7583_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7584_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7584_ ZN=$abc$30082$new_n7585_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[26] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7586_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3376_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7585_ B2=$abc$30082$new_n7586_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28459
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][27] I1=cpuregs[9][27] I2=cpuregs[10][27] I3=cpuregs[11][27] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7588_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][27] I1=cpuregs[13][27] I2=cpuregs[14][27] I3=cpuregs[15][27] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7589_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][27] I1=cpuregs[1][27] I2=cpuregs[2][27] I3=cpuregs[3][27] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7590_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][27] I1=cpuregs[5][27] I2=cpuregs[6][27] I3=cpuregs[7][27] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7591_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7590_ I1=$abc$30082$new_n7591_ I2=$abc$30082$new_n7588_ I3=$abc$30082$new_n7589_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7592_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][27] I1=cpuregs[25][27] I2=cpuregs[26][27] I3=cpuregs[27][27] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7593_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][27] I1=cpuregs[29][27] I2=cpuregs[30][27] I3=cpuregs[31][27] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7594_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][27] I1=cpuregs[17][27] I2=cpuregs[18][27] I3=cpuregs[19][27] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7595_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][27] I1=cpuregs[21][27] I2=cpuregs[22][27] I3=cpuregs[23][27] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7596_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7595_ I1=$abc$30082$new_n7596_ I2=$abc$30082$new_n7593_ I3=$abc$30082$new_n7594_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7597_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7592_ I1=$abc$30082$new_n7597_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7598_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7598_ ZN=$abc$30082$new_n7599_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[27] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7600_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3375_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7599_ B2=$abc$30082$new_n7600_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28461
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][28] I1=cpuregs[9][28] I2=cpuregs[10][28] I3=cpuregs[11][28] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7602_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][28] I1=cpuregs[13][28] I2=cpuregs[14][28] I3=cpuregs[15][28] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7603_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][28] I1=cpuregs[1][28] I2=cpuregs[2][28] I3=cpuregs[3][28] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7604_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][28] I1=cpuregs[5][28] I2=cpuregs[6][28] I3=cpuregs[7][28] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7605_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7604_ I1=$abc$30082$new_n7605_ I2=$abc$30082$new_n7602_ I3=$abc$30082$new_n7603_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7606_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][28] I1=cpuregs[25][28] I2=cpuregs[26][28] I3=cpuregs[27][28] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7607_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][28] I1=cpuregs[29][28] I2=cpuregs[30][28] I3=cpuregs[31][28] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7608_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][28] I1=cpuregs[17][28] I2=cpuregs[18][28] I3=cpuregs[19][28] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7609_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][28] I1=cpuregs[21][28] I2=cpuregs[22][28] I3=cpuregs[23][28] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7610_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7609_ I1=$abc$30082$new_n7610_ I2=$abc$30082$new_n7607_ I3=$abc$30082$new_n7608_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7611_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7606_ I1=$abc$30082$new_n7611_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7612_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7612_ ZN=$abc$30082$new_n7613_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[28] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7614_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3374_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7613_ B2=$abc$30082$new_n7614_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28463
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][29] I1=cpuregs[9][29] I2=cpuregs[10][29] I3=cpuregs[11][29] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7616_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][29] I1=cpuregs[13][29] I2=cpuregs[14][29] I3=cpuregs[15][29] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7617_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][29] I1=cpuregs[1][29] I2=cpuregs[2][29] I3=cpuregs[3][29] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7618_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][29] I1=cpuregs[5][29] I2=cpuregs[6][29] I3=cpuregs[7][29] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7619_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7618_ I1=$abc$30082$new_n7619_ I2=$abc$30082$new_n7616_ I3=$abc$30082$new_n7617_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7620_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][29] I1=cpuregs[25][29] I2=cpuregs[26][29] I3=cpuregs[27][29] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7621_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][29] I1=cpuregs[29][29] I2=cpuregs[30][29] I3=cpuregs[31][29] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7622_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][29] I1=cpuregs[17][29] I2=cpuregs[18][29] I3=cpuregs[19][29] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7623_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][29] I1=cpuregs[21][29] I2=cpuregs[22][29] I3=cpuregs[23][29] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7624_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7623_ I1=$abc$30082$new_n7624_ I2=$abc$30082$new_n7621_ I3=$abc$30082$new_n7622_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7625_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7620_ I1=$abc$30082$new_n7625_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7626_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7626_ ZN=$abc$30082$new_n7627_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[29] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7628_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3373_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7627_ B2=$abc$30082$new_n7628_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28465
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][30] I1=cpuregs[9][30] I2=cpuregs[10][30] I3=cpuregs[11][30] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7630_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][30] I1=cpuregs[13][30] I2=cpuregs[14][30] I3=cpuregs[15][30] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7631_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][30] I1=cpuregs[1][30] I2=cpuregs[2][30] I3=cpuregs[3][30] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7632_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][30] I1=cpuregs[5][30] I2=cpuregs[6][30] I3=cpuregs[7][30] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7633_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7632_ I1=$abc$30082$new_n7633_ I2=$abc$30082$new_n7630_ I3=$abc$30082$new_n7631_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7634_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][30] I1=cpuregs[25][30] I2=cpuregs[26][30] I3=cpuregs[27][30] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7635_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][30] I1=cpuregs[29][30] I2=cpuregs[30][30] I3=cpuregs[31][30] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7636_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][30] I1=cpuregs[17][30] I2=cpuregs[18][30] I3=cpuregs[19][30] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7637_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][30] I1=cpuregs[21][30] I2=cpuregs[22][30] I3=cpuregs[23][30] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7638_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7637_ I1=$abc$30082$new_n7638_ I2=$abc$30082$new_n7635_ I3=$abc$30082$new_n7636_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7639_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7634_ I1=$abc$30082$new_n7639_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7640_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7640_ ZN=$abc$30082$new_n7641_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[30] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7642_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3372_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7641_ B2=$abc$30082$new_n7642_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28467
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][31] I1=cpuregs[9][31] I2=cpuregs[10][31] I3=cpuregs[11][31] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7644_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[12][31] I1=cpuregs[13][31] I2=cpuregs[14][31] I3=cpuregs[15][31] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7645_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][31] I1=cpuregs[1][31] I2=cpuregs[2][31] I3=cpuregs[3][31] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7646_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[4][31] I1=cpuregs[5][31] I2=cpuregs[6][31] I3=cpuregs[7][31] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7647_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7646_ I1=$abc$30082$new_n7647_ I2=$abc$30082$new_n7644_ I3=$abc$30082$new_n7645_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7648_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][31] I1=cpuregs[25][31] I2=cpuregs[26][31] I3=cpuregs[27][31] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7649_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[28][31] I1=cpuregs[29][31] I2=cpuregs[30][31] I3=cpuregs[31][31] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7650_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][31] I1=cpuregs[17][31] I2=cpuregs[18][31] I3=cpuregs[19][31] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7651_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[20][31] I1=cpuregs[21][31] I2=cpuregs[22][31] I3=cpuregs[23][31] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30082$new_n7652_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30082$new_n7651_ I1=$abc$30082$new_n7652_ I2=$abc$30082$new_n7649_ I3=$abc$30082$new_n7650_ S0=$\cpuregs$rdreg[0]$q[2] S1=$\cpuregs$rdreg[0]$q[3] Z=$abc$30082$new_n7653_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7648_ I1=$abc$30082$new_n7653_ S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30082$new_n7654_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7279_ A2=$abc$30082$new_n7654_ ZN=$abc$30082$new_n7655_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[31] A2=$abc$30082$new_n3484_ B=$abc$30082$new_n3424_ ZN=$abc$30082$new_n7656_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30082$new_n3371_ A2=$abc$30082$new_n3424_ B1=$abc$30082$new_n7655_ B2=$abc$30082$new_n7656_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28469
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=cpu_state[1] A2=cpu_state[2] ZN=$abc$30082$new_n7658_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[2] A2=$abc$30082$new_n3464_ B1=$abc$30082$new_n3517_ B2=$abc$30082$new_n7658_ ZN=$abc$30082$new_n7659_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=is_beq_bne_blt_bge_bltu_bgeu A2=$abc$30082$new_n4084_ B=$abc$30082$new_n3289_ ZN=$abc$30082$new_n7660_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=cpu_state[2] A2=cpu_state[6] A3=cpu_state[4] A4=$abc$30082$new_n7660_ ZN=$abc$30082$new_n7661_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n3295_ I1=$abc$30082$new_n7661_ S=$abc$30082$new_n7659_ Z=$abc$30082$new_n7662_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7662_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28473
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=cpu_state[3] A2=$abc$30082$new_n3298_ B1=$abc$30082$new_n3473_ B2=latched_stalu C=resetn ZN=$abc$30082$new_n7664_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n7664_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28477
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=is_beq_bne_blt_bge_bltu_bgeu A2=instr_jalr B=$abc$30082$new_n7660_ ZN=$abc$30082$new_n7666_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=cpu_state[3] A2=$abc$30082$new_n3472_ B=$abc$30082$new_n7666_ ZN=$abc$30082$new_n7667_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=cpu_state[3] A2=cpu_state[1] ZN=$abc$30082$new_n7668_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n7667_ I1=latched_branch S=$abc$30082$new_n7668_ Z=$abc$30082$new_n7669_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=resetn A2=$abc$30082$new_n7669_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28481
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3296_ A2=$abc$30082$new_n3434_ B=$abc$30082$new_n3308_ ZN=$abc$30082$new_n7671_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3298_ A2=$abc$30082$new_n3308_ B=$abc$30082$new_n7671_ ZN=$abc$30082$new_n7672_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_lh A2=cpu_state[6] ZN=$abc$30082$new_n7673_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n3294_ I1=$abc$30082$new_n7673_ S=$abc$30082$new_n7672_ Z=$abc$30082$new_n7674_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7674_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28487
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_lb A2=cpu_state[6] ZN=$abc$30082$new_n7676_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n3293_ I1=$abc$30082$new_n7676_ S=$abc$30082$new_n7672_ Z=$abc$30082$new_n7677_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7677_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28491
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_lui A2=$abc$30082$new_n4609_ ZN=$abc$30082$new_n7679_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[1] I1=mem_rdata_q[1] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29121
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[0] I1=mem_rdata_q[0] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29119
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$auto$rtlil.cc:2608:MuxGate$29121 A2=$abc$30082$auto$rtlil.cc:2608:MuxGate$29119 ZN=$abc$30082$new_n7682_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[3] I1=mem_rdata_q[3] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29125
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7682_ A2=$abc$30082$auto$rtlil.cc:2608:MuxGate$29125 ZN=$abc$30082$new_n7684_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[2] I1=mem_rdata_q[2] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29123
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$auto$rtlil.cc:2608:MuxGate$29123 ZN=$abc$30082$new_n7686_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7684_ A2=$abc$30082$auto$rtlil.cc:2608:MuxGate$29123 ZN=$abc$30082$new_n7687_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[6] I1=mem_rdata_q[6] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29131
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$auto$rtlil.cc:2608:MuxGate$29131 ZN=$abc$30082$new_n7689_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[4] I1=mem_rdata_q[4] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29127
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7689_ A2=$abc$30082$auto$rtlil.cc:2608:MuxGate$29127 ZN=$abc$30082$new_n7691_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_rdata[5] A2=$abc$30082$new_n3430_ ZN=$abc$30082$new_n7692_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3321_ A2=$abc$30082$new_n3430_ B=$abc$30082$new_n7692_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$29129
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n4608_ A2=$abc$30082$new_n7689_ A3=$abc$30082$auto$rtlil.cc:2608:MuxGate$29127 A4=$abc$30082$auto$rtlil.cc:2608:MuxGate$29129 ZN=$abc$30082$new_n7694_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7687_ A2=$abc$30082$new_n7694_ B=$abc$30082$new_n7679_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28493
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_auipc A2=$abc$30082$new_n4609_ ZN=$abc$30082$new_n7696_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7691_ A2=$abc$30082$auto$rtlil.cc:2608:MuxGate$29129 ZN=$abc$30082$new_n7697_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4608_ A2=$abc$30082$new_n7697_ ZN=$abc$30082$new_n7698_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7687_ A2=$abc$30082$new_n7698_ B=$abc$30082$new_n7696_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28495
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30082$new_n3321_ A2=$abc$30082$new_n3430_ B=$abc$30082$auto$rtlil.cc:2608:MuxGate$29127 C=$abc$30082$new_n7692_ ZN=$abc$30082$new_n7700_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$auto$rtlil.cc:2608:MuxGate$29131 A2=$abc$30082$new_n7700_ ZN=$abc$30082$new_n7701_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$auto$rtlil.cc:2608:MuxGate$29121 A2=$abc$30082$auto$rtlil.cc:2608:MuxGate$29119 A3=$abc$30082$auto$rtlil.cc:2608:MuxGate$29125 A4=$abc$30082$auto$rtlil.cc:2608:MuxGate$29123 ZN=$abc$30082$new_n7702_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30082$new_n4609_ ZN=$abc$30082$new_n7703_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30082$new_n4609_ A2=$abc$30082$new_n7701_ A3=$abc$30082$new_n7702_ B=$abc$30082$new_n7703_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28497
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3310_ A2=decoder_pseudo_trigger ZN=$abc$30082$new_n7705_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n3310_ A2=decoder_pseudo_trigger Z=$abc$30082$new_n7706_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=mem_rdata_q[14] A2=mem_rdata_q[13] A3=mem_rdata_q[12] ZN=$abc$30082$new_n7707_
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=mem_rdata_q[14] A2=mem_rdata_q[13] A3=mem_rdata_q[12] Z=$abc$30082$new_n7708_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3290_ A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7709_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_beq_bne_blt_bge_bltu_bgeu A2=$abc$30082$new_n7705_ ZN=$abc$30082$new_n7710_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_beq A2=$abc$30082$new_n7706_ B1=$abc$30082$new_n7707_ B2=$abc$30082$new_n7709_ ZN=$abc$30082$new_n7711_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7711_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28501
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3318_ A2=mem_rdata_q[12] ZN=$abc$30082$new_n7713_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=mem_rdata_q[14] A2=$abc$30082$new_n7713_ Z=$abc$30082$new_n7714_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7710_ A2=$abc$30082$new_n7714_ ZN=$abc$30082$new_n7715_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=instr_bne A2=$abc$30082$new_n7706_ B=$abc$30082$new_n7715_ ZN=$abc$30082$new_n7716_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7716_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28505
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=mem_rdata_q[14] A2=$abc$30082$new_n3318_ A3=$abc$30082$new_n3319_ ZN=$abc$30082$new_n7718_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7710_ A2=$abc$30082$new_n7718_ ZN=$abc$30082$new_n7719_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=instr_blt A2=$abc$30082$new_n7706_ B=$abc$30082$new_n7719_ ZN=$abc$30082$new_n7720_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7720_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28509
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=mem_rdata_q[14] A2=$abc$30082$new_n3318_ A3=mem_rdata_q[12] Z=$abc$30082$new_n7722_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_bge A2=$abc$30082$new_n7706_ B1=$abc$30082$new_n7709_ B2=$abc$30082$new_n7722_ ZN=$abc$30082$new_n7723_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7723_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28513
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[13] A2=$abc$30082$new_n3319_ ZN=$abc$30082$new_n7725_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=mem_rdata_q[14] A2=mem_rdata_q[13] A3=$abc$30082$new_n3319_ ZN=$abc$30082$new_n7726_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7710_ A2=$abc$30082$new_n7726_ ZN=$abc$30082$new_n7727_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=instr_bltu A2=$abc$30082$new_n7706_ B=$abc$30082$new_n7727_ ZN=$abc$30082$new_n7728_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7728_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28517
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[13] A2=mem_rdata_q[12] ZN=$abc$30082$new_n7730_
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=mem_rdata_q[14] A2=mem_rdata_q[13] A3=mem_rdata_q[12] Z=$abc$30082$new_n7731_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_bgeu A2=$abc$30082$new_n7706_ B1=$abc$30082$new_n7709_ B2=$abc$30082$new_n7731_ ZN=$abc$30082$new_n7732_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7732_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28521
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[12] I1=mem_rdata_q[12] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29143
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[13] I1=mem_rdata_q[13] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29145
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[14] I1=mem_rdata_q[14] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29147
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$30082$new_n7701_ A2=$abc$30082$auto$rtlil.cc:2608:MuxGate$29143 A3=$abc$30082$auto$rtlil.cc:2608:MuxGate$29145 A4=$abc$30082$auto$rtlil.cc:2608:MuxGate$29147 ZN=$abc$30082$new_n7737_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4608_ A2=$abc$30082$new_n7737_ ZN=$abc$30082$new_n7738_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n3304_ A2=$abc$30082$new_n4608_ B1=$abc$30082$new_n7687_ B2=$abc$30082$new_n7738_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28523
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_lb A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7740_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_lb_lh_lw_lbu_lhu A2=$abc$30082$new_n7705_ ZN=$abc$30082$new_n7741_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7708_ A2=$abc$30082$new_n7741_ B=$abc$30082$new_n7740_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28525
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_lh A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7743_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7714_ A2=$abc$30082$new_n7741_ B=$abc$30082$new_n7743_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28527
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_lw A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7745_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_rdata_q[14] A2=$abc$30082$new_n7725_ ZN=$abc$30082$new_n7746_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=mem_rdata_q[14] A2=$abc$30082$new_n7725_ Z=$abc$30082$new_n7747_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7741_ A2=$abc$30082$new_n7747_ B=$abc$30082$new_n7745_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28529
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_lbu A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7749_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7718_ A2=$abc$30082$new_n7741_ B=$abc$30082$new_n7749_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28531
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_lhu A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7751_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=is_lb_lh_lw_lbu_lhu A2=$abc$30082$new_n7705_ A3=$abc$30082$new_n7722_ ZN=$abc$30082$new_n7752_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7751_ A2=$abc$30082$new_n7752_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28533
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_sb A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7754_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_sb_sh_sw A2=$abc$30082$new_n7705_ ZN=$abc$30082$new_n7755_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7708_ A2=$abc$30082$new_n7755_ B=$abc$30082$new_n7754_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28535
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_sh A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7757_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7714_ A2=$abc$30082$new_n7755_ B=$abc$30082$new_n7757_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28537
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=is_alu_reg_imm A2=$abc$30082$new_n7705_ Z=$abc$30082$new_n7759_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_alu_reg_imm A2=$abc$30082$new_n7705_ ZN=$abc$30082$new_n7760_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_addi A2=$abc$30082$new_n7706_ B1=$abc$30082$new_n7707_ B2=$abc$30082$new_n7759_ ZN=$abc$30082$new_n7761_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7761_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28541
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_slti A2=$abc$30082$new_n7706_ B1=$abc$30082$new_n7746_ B2=$abc$30082$new_n7759_ ZN=$abc$30082$new_n7763_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7763_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28545
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_rdata_q[14] A2=$abc$30082$new_n7730_ ZN=$abc$30082$new_n7765_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_sltiu A2=$abc$30082$new_n7706_ B1=$abc$30082$new_n7759_ B2=$abc$30082$new_n7765_ ZN=$abc$30082$new_n7766_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7766_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28549
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_xori A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7768_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7718_ A2=$abc$30082$new_n7760_ B=$abc$30082$new_n7768_ ZN=$abc$30082$new_n7769_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=resetn A2=$abc$30082$new_n7769_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28553
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_ori A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7771_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7726_ A2=$abc$30082$new_n7760_ B=$abc$30082$new_n7771_ ZN=$abc$30082$new_n7772_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=resetn A2=$abc$30082$new_n7772_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28557
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_andi A2=$abc$30082$new_n7706_ B1=$abc$30082$new_n7731_ B2=$abc$30082$new_n7759_ ZN=$abc$30082$new_n7774_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7774_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28561
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_sw A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7776_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7747_ A2=$abc$30082$new_n7755_ B=$abc$30082$new_n7776_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28563
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_rdata_q[27] A2=mem_rdata_q[26] ZN=$abc$30082$new_n7778_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=mem_rdata_q[31] A2=mem_rdata_q[28] A3=mem_rdata_q[25] ZN=$abc$30082$new_n7779_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7778_ A2=$abc$30082$new_n7779_ ZN=$abc$30082$new_n7780_
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=mem_rdata_q[30] A2=mem_rdata_q[29] A3=$abc$30082$new_n7780_ Z=$abc$30082$new_n7781_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7714_ A2=$abc$30082$new_n7781_ ZN=$abc$30082$new_n7782_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_slli A2=$abc$30082$new_n7706_ B1=$abc$30082$new_n7759_ B2=$abc$30082$new_n7782_ ZN=$abc$30082$new_n7783_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n7783_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28565
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_srli A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7785_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_alu_reg_imm A2=$abc$30082$new_n7722_ ZN=$abc$30082$new_n7786_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n7706_ A2=$abc$30082$new_n7781_ Z=$abc$30082$new_n7787_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7786_ A2=$abc$30082$new_n7787_ B=$abc$30082$new_n7785_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28567
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_alu_reg_reg A2=$abc$30082$new_n7707_ ZN=$abc$30082$new_n7789_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7787_ A2=$abc$30082$new_n7789_ ZN=$abc$30082$new_n7790_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=instr_add A2=$abc$30082$new_n7706_ B=$abc$30082$new_n7790_ ZN=$abc$30082$new_n7791_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7791_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28571
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[30] A2=$abc$30082$new_n3314_ ZN=$abc$30082$new_n7793_
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$30082$new_n7706_ A2=$abc$30082$new_n7780_ A3=$abc$30082$new_n7793_ Z=$abc$30082$new_n7794_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n3291_ A2=$abc$30082$new_n7705_ B1=$abc$30082$new_n7789_ B2=$abc$30082$new_n7794_ ZN=$abc$30082$new_n7795_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=resetn A2=$abc$30082$new_n7795_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28575
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_alu_reg_reg A2=$abc$30082$new_n7705_ ZN=$abc$30082$new_n7797_
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30082$new_n7797_ ZN=$abc$30082$new_n7798_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_sll A2=$abc$30082$new_n7706_ B1=$abc$30082$new_n7782_ B2=$abc$30082$new_n7798_ ZN=$abc$30082$new_n7799_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7799_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28579
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7747_ A2=$abc$30082$new_n7781_ ZN=$abc$30082$new_n7801_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_slt A2=$abc$30082$new_n7706_ B1=$abc$30082$new_n7798_ B2=$abc$30082$new_n7801_ ZN=$abc$30082$new_n7802_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7802_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28583
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=mem_rdata_q[14] A2=$abc$30082$new_n7730_ A3=$abc$30082$new_n7781_ ZN=$abc$30082$new_n7804_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_sltu A2=$abc$30082$new_n7706_ B1=$abc$30082$new_n7798_ B2=$abc$30082$new_n7804_ ZN=$abc$30082$new_n7805_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7805_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28587
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7718_ A2=$abc$30082$new_n7781_ ZN=$abc$30082$new_n7807_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_xor A2=$abc$30082$new_n7706_ B1=$abc$30082$new_n7798_ B2=$abc$30082$new_n7807_ ZN=$abc$30082$new_n7808_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7808_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28591
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_alu_reg_reg A2=$abc$30082$new_n7722_ ZN=$abc$30082$new_n7810_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7787_ A2=$abc$30082$new_n7810_ ZN=$abc$30082$new_n7811_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=instr_srl A2=$abc$30082$new_n7706_ B=$abc$30082$new_n7811_ ZN=$abc$30082$new_n7812_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7812_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28595
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7794_ A2=$abc$30082$new_n7810_ ZN=$abc$30082$new_n7814_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=instr_sra A2=$abc$30082$new_n7706_ B=$abc$30082$new_n7814_ ZN=$abc$30082$new_n7815_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7815_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28599
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n7726_ A2=$abc$30082$new_n7781_ ZN=$abc$30082$new_n7817_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_or A2=$abc$30082$new_n7706_ B1=$abc$30082$new_n7798_ B2=$abc$30082$new_n7817_ ZN=$abc$30082$new_n7818_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7818_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28603
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_and A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7820_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7731_ A2=$abc$30082$new_n7798_ ZN=$abc$30082$new_n7821_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7781_ A2=$abc$30082$new_n7821_ B=$abc$30082$new_n7820_ ZN=$abc$30082$new_n7822_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=resetn A2=$abc$30082$new_n7822_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28607
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_srai A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7824_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7786_ A2=$abc$30082$new_n7794_ B=$abc$30082$new_n7824_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28609
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_rdcycle A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7826_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_rdata_q[25] A2=mem_rdata_q[24] ZN=$abc$30082$new_n7827_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n7705_ A2=$abc$30082$new_n7778_ A3=$abc$30082$new_n7827_ ZN=$abc$30082$new_n7828_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=mem_rdata_q[23] A2=mem_rdata_q[22] A3=mem_rdata_q[21] ZN=$abc$30082$new_n7829_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=mem_rdata_q[30] A2=$abc$30082$new_n3314_ A3=mem_rdata_q[0] A4=mem_rdata_q[1] ZN=$abc$30082$new_n7830_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[31] A2=$abc$30082$new_n3315_ ZN=$abc$30082$new_n7831_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=mem_rdata_q[19] A2=mem_rdata_q[18] A3=$abc$30082$new_n7830_ A4=$abc$30082$new_n7831_ ZN=$abc$30082$new_n7832_
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$30082$new_n3320_ A2=mem_rdata_q[4] A3=mem_rdata_q[5] A4=mem_rdata_q[6] Z=$abc$30082$new_n7833_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=mem_rdata_q[17] A2=mem_rdata_q[16] A3=mem_rdata_q[15] A4=mem_rdata_q[2] ZN=$abc$30082$new_n7834_
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$30082$new_n7746_ A2=$abc$30082$new_n7832_ A3=$abc$30082$new_n7833_ A4=$abc$30082$new_n7834_ Z=$abc$30082$new_n7835_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7829_ A2=$abc$30082$new_n7835_ ZN=$abc$30082$new_n7836_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7828_ A2=$abc$30082$new_n7836_ B=$abc$30082$new_n7826_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28611
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_rdcycleh A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7838_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=mem_rdata_q[27] A2=$abc$30082$new_n3316_ A3=$abc$30082$new_n7705_ A4=$abc$30082$new_n7827_ ZN=$abc$30082$new_n7839_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7836_ A2=$abc$30082$new_n7839_ B=$abc$30082$new_n7838_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28613
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_rdinstr A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7841_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=mem_rdata_q[23] A2=mem_rdata_q[22] A3=$abc$30082$new_n3317_ A4=mem_rdata_q[20] ZN=$abc$30082$new_n7842_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7835_ A2=$abc$30082$new_n7842_ ZN=$abc$30082$new_n7843_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7828_ A2=$abc$30082$new_n7843_ B=$abc$30082$new_n7841_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28615
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_fence A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7845_
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=mem_rdata_q[2] A2=mem_rdata_q[3] A3=$abc$30082$new_n7705_ Z=$abc$30082$new_n7846_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=mem_rdata_q[4] A2=mem_rdata_q[5] A3=mem_rdata_q[6] A4=$abc$30082$new_n7708_ ZN=$abc$30082$new_n7847_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=mem_rdata_q[0] A2=mem_rdata_q[1] A3=$abc$30082$new_n7846_ A4=$abc$30082$new_n7847_ ZN=$abc$30082$new_n7848_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n7845_ A2=$abc$30082$new_n7848_ B=$abc$30082$new_n3302_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28619
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_rdinstrh A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7850_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7839_ A2=$abc$30082$new_n7843_ B=$abc$30082$new_n7850_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28621
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[25] I1=mem_rdata_q[25] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29169
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29169 I1=decoded_imm_j[5] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28625
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[26] I1=mem_rdata_q[26] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29171
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29171 I1=decoded_imm_j[6] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28627
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[27] I1=mem_rdata_q[27] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29173
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29173 I1=decoded_imm_j[7] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28629
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[28] I1=mem_rdata_q[28] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29175
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29175 I1=decoded_imm_j[8] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28631
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[29] I1=mem_rdata_q[29] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29177
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29177 I1=decoded_imm_j[9] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28633
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[30] I1=mem_rdata_q[30] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29179
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29179 I1=decoded_imm_j[10] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28635
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29143 I1=decoded_imm_j[12] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28637
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29145 I1=decoded_imm_j[13] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28639
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29147 I1=decoded_imm_j[14] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28641
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[31] I1=mem_rdata_q[31] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29181
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29181 I1=decoded_imm_j[20] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28645
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[7] I1=mem_rdata_q[7] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29133
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29133 I1=decoded_rd[0] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28647
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[8] I1=mem_rdata_q[8] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29135
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29135 I1=decoded_rd[1] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28649
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[9] I1=mem_rdata_q[9] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29137
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29137 I1=decoded_rd[2] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28651
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[10] I1=mem_rdata_q[10] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29139
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29139 I1=decoded_rd[3] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28653
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[11] I1=mem_rdata_q[11] S=$abc$30082$new_n3430_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29141
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29141 I1=decoded_rd[4] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28655
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_jalr A2=is_alu_reg_imm ZN=$abc$30082$new_n7879_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3312_ A2=$abc$30082$new_n7879_ ZN=$abc$30082$new_n7880_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=is_sb_sh_sw A2=mem_rdata_q[7] B1=$abc$30082$new_n7880_ B2=mem_rdata_q[20] ZN=$abc$30082$new_n7881_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[0] A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7882_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7706_ A2=$abc$30082$new_n7881_ B=$abc$30082$new_n7882_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28673
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7684_ A2=$abc$30082$new_n7686_ ZN=$abc$30082$new_n7884_
.subckt gf180mcu_fd_sc_mcu9t5v0__or4_1 A1=$abc$30082$new_n4609_ A2=$abc$30082$auto$rtlil.cc:2608:MuxGate$29131 A3=$abc$30082$auto$rtlil.cc:2608:MuxGate$29127 A4=$abc$30082$auto$rtlil.cc:2608:MuxGate$29129 Z=$abc$30082$new_n7885_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n3312_ A2=$abc$30082$new_n4608_ B1=$abc$30082$new_n7884_ B2=$abc$30082$new_n7885_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28675
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_rdata_q[29] A2=$abc$30082$new_n7780_ ZN=$abc$30082$new_n7887_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n7722_ A2=$abc$30082$new_n7887_ B=$abc$30082$new_n7782_ ZN=$abc$30082$new_n7888_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n3311_ A2=$abc$30082$new_n7705_ B1=$abc$30082$new_n7760_ B2=$abc$30082$new_n7888_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28677
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=is_alu_reg_imm A2=$abc$30082$new_n7713_ B=instr_jalr ZN=$abc$30082$new_n7890_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_jalr_addi_slti_sltiu_xori_ori_andi A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7891_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7706_ A2=$abc$30082$new_n7890_ B=$abc$30082$new_n7891_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28679
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n4608_ A2=$abc$30082$new_n7689_ A3=$abc$30082$new_n7700_ ZN=$abc$30082$new_n7893_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30082$new_n3313_ A2=$abc$30082$new_n4608_ B1=$abc$30082$new_n7884_ B2=$abc$30082$new_n7893_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28681
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_sll_srl_sra A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n7895_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7797_ A2=$abc$30082$new_n7888_ B=$abc$30082$new_n7895_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28683
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30082$new_n4609_ A2=$abc$30082$new_n7701_ A3=$abc$30082$new_n7884_ ZN=$abc$30082$new_n7897_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=is_beq_bne_blt_bge_bltu_bgeu A2=$abc$30082$new_n4609_ B=$abc$30082$new_n7897_ ZN=$abc$30082$new_n7898_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n7898_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28687
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n5870_ A2=$abc$30082$new_n5905_ ZN=$abc$30082$new_n7900_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][0] I1=$abc$30082$new_n4700_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28689
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][1] I1=$abc$30082$new_n4703_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28691
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][2] I1=$abc$30082$new_n4707_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28693
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][3] I1=$abc$30082$new_n4711_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28695
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][4] I1=$abc$30082$new_n4717_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28697
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][5] I1=$abc$30082$new_n4723_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28699
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][6] I1=$abc$30082$new_n4729_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28701
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][7] I1=$abc$30082$new_n4733_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28703
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][8] I1=$abc$30082$new_n4741_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28705
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][9] I1=$abc$30082$new_n4746_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28707
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][10] I1=$abc$30082$new_n4752_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28709
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][11] I1=$abc$30082$new_n4758_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28711
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][12] I1=$abc$30082$new_n4764_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28713
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][13] I1=$abc$30082$new_n4770_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28715
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][14] I1=$abc$30082$new_n4776_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28717
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][15] I1=$abc$30082$new_n4782_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28719
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][16] I1=$abc$30082$new_n4788_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28721
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][17] I1=$abc$30082$new_n4794_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28723
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][18] I1=$abc$30082$new_n4800_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28725
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][19] I1=$abc$30082$new_n4806_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28727
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][20] I1=$abc$30082$new_n4812_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28729
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][21] I1=$abc$30082$new_n4818_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28731
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][22] I1=$abc$30082$new_n4824_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28733
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][23] I1=$abc$30082$new_n4830_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28735
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][24] I1=$abc$30082$new_n4836_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28737
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][25] I1=$abc$30082$new_n4842_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28739
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][26] I1=$abc$30082$new_n4848_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28741
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][27] I1=$abc$30082$new_n4854_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28743
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][28] I1=$abc$30082$new_n4860_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28745
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][29] I1=$abc$30082$new_n4866_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28747
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][30] I1=$abc$30082$new_n4872_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28749
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][31] I1=$abc$30082$new_n4878_ S=$abc$30082$new_n7900_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28751
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_alu_reg_imm A2=$abc$30082$new_n4609_ ZN=$abc$30082$new_n7933_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7698_ A2=$abc$30082$new_n7884_ B=$abc$30082$new_n7933_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28753
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_alu_reg_reg A2=$abc$30082$new_n4609_ ZN=$abc$30082$new_n7935_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7694_ A2=$abc$30082$new_n7884_ B=$abc$30082$new_n7935_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28755
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=is_beq_bne_blt_bge_bltu_bgeu A2=instr_sltu A3=instr_slt ZN=$abc$30082$new_n7937_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30082$new_n3405_ A2=$abc$30082$new_n7937_ B=$abc$30082$new_n7705_ C=$abc$30082$new_n3302_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28757
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_instr A2=$abc$30082$new_n7189_ ZN=$abc$30082$new_n7939_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=mem_do_wdata A2=$abc$30082$new_n3390_ A3=$abc$30082$new_n7189_ B=$abc$30082$new_n7939_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28761
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=mem_do_rinst A2=$abc$30082$new_n3428_ B=$abc$30082$new_n3303_ ZN=$abc$30082$new_n7941_
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=mem_do_wdata A2=$abc$30082$new_n3393_ Z=$abc$30082$new_n7942_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3391_ A2=$abc$30082$new_n7187_ ZN=$abc$30082$new_n7943_
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=mem_state[1] A2=mem_state[0] Z=$abc$30082$new_n7944_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30082$new_n3430_ A2=$abc$30082$new_n7187_ A3=$abc$30082$new_n7944_ ZN=$abc$30082$new_n7945_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7942_ A2=$abc$30082$new_n7943_ B=$abc$30082$new_n7945_ ZN=$abc$30082$new_n7946_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=resetn A2=$abc$30082$new_n7941_ B=$abc$30082$new_n7946_ ZN=$abc$30082$new_n7947_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30082$new_n3296_ A2=$abc$30082$new_n3297_ A3=$abc$30082$new_n3301_ A4=mem_state[0] ZN=$abc$30082$new_n7948_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n7942_ A2=$abc$30082$new_n7948_ B=$abc$30082$new_n7188_ ZN=$abc$30082$new_n7949_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_state[0] I1=$abc$30082$new_n7949_ S=$abc$30082$new_n7947_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28765
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_do_wdata A2=$abc$30082$new_n3392_ ZN=$abc$30082$new_n7951_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n7948_ A2=$abc$30082$new_n7951_ B=$abc$30082$new_n7188_ ZN=$abc$30082$new_n7952_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_state[1] I1=$abc$30082$new_n7952_ S=$abc$30082$new_n7947_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28769
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_la_write A2=$abc$30082$new_n7187_ ZN=$abc$30082$new_n7954_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[0] I1=mem_wdata[0] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28771
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[1] I1=mem_wdata[1] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28773
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[2] I1=mem_wdata[2] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28775
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[3] I1=mem_wdata[3] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28777
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[4] I1=mem_wdata[4] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28779
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[5] I1=mem_wdata[5] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28781
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[6] I1=mem_wdata[6] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28783
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[7] I1=mem_wdata[7] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28785
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[8] I1=mem_wdata[8] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28787
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[9] I1=mem_wdata[9] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28789
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[10] I1=mem_wdata[10] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28791
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[11] I1=mem_wdata[11] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28793
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[12] I1=mem_wdata[12] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28795
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[13] I1=mem_wdata[13] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28797
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[14] I1=mem_wdata[14] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28799
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[15] I1=mem_wdata[15] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28801
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[16] I1=mem_wdata[16] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28803
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[17] I1=mem_wdata[17] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28805
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[18] I1=mem_wdata[18] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28807
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[19] I1=mem_wdata[19] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28809
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[20] I1=mem_wdata[20] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28811
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[21] I1=mem_wdata[21] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28813
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[22] I1=mem_wdata[22] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28815
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[23] I1=mem_wdata[23] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28817
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[24] I1=mem_wdata[24] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28819
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[25] I1=mem_wdata[25] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28821
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[26] I1=mem_wdata[26] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28823
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[27] I1=mem_wdata[27] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28825
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[28] I1=mem_wdata[28] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28827
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[29] I1=mem_wdata[29] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28829
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[30] I1=mem_wdata[30] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28831
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[31] I1=mem_wdata[31] S=$abc$30082$new_n7954_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28833
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_la_write A2=mem_la_wstrb[0] B1=$abc$30082$new_n7189_ B2=mem_wstrb[0] ZN=$abc$30082$new_n7987_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_wstrb[0] A2=$abc$30082$new_n7188_ ZN=$abc$30082$new_n7988_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n3391_ A2=$abc$30082$new_n3393_ B=$abc$30082$new_n7187_ ZN=$abc$30082$new_n7989_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n7988_ A2=$abc$30082$new_n7989_ B=$abc$30082$new_n7987_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28835
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_wstrb[1] A2=$abc$30082$new_n7188_ ZN=$abc$30082$new_n7991_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_la_write A2=mem_la_wstrb[1] B1=$abc$30082$new_n7189_ B2=mem_wstrb[1] ZN=$abc$30082$new_n7992_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n7989_ A2=$abc$30082$new_n7991_ B=$abc$30082$new_n7992_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28837
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_wstrb[2] A2=$abc$30082$new_n7188_ ZN=$abc$30082$new_n7994_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_la_write A2=mem_la_wstrb[2] B1=$abc$30082$new_n7189_ B2=mem_wstrb[2] ZN=$abc$30082$new_n7995_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n7989_ A2=$abc$30082$new_n7994_ B=$abc$30082$new_n7995_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28839
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_wstrb[3] A2=$abc$30082$new_n7188_ ZN=$abc$30082$new_n7997_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_la_write A2=mem_la_wstrb[3] B1=$abc$30082$new_n7189_ B2=mem_wstrb[3] ZN=$abc$30082$new_n7998_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n7989_ A2=$abc$30082$new_n7997_ B=$abc$30082$new_n7998_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28841
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$30082$new_n3302_ A2=$abc$30082$new_n3473_ A3=$abc$30082$new_n7668_ Z=$abc$30082$new_n8000_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3289_ A2=decoded_rd[0] B=$abc$30082$new_n8000_ ZN=$abc$30082$new_n8001_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3387_ A2=$abc$30082$new_n8000_ B=$abc$30082$new_n8001_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28845
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3289_ A2=decoded_rd[1] B=$abc$30082$new_n8000_ ZN=$abc$30082$new_n8003_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3386_ A2=$abc$30082$new_n8000_ B=$abc$30082$new_n8003_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28849
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=latched_rd[2] A2=$abc$30082$new_n8000_ ZN=$abc$30082$new_n8005_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3289_ A2=decoded_rd[2] ZN=$abc$30082$new_n8006_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n8000_ A2=$abc$30082$new_n8006_ B=$abc$30082$new_n8005_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28853
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3289_ A2=decoded_rd[3] B=$abc$30082$new_n8000_ ZN=$abc$30082$new_n8008_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3388_ A2=$abc$30082$new_n8000_ B=$abc$30082$new_n8008_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28857
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_rd[4] A2=$abc$30082$new_n3289_ B=$abc$30082$new_n8000_ ZN=$abc$30082$new_n8010_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30082$new_n3389_ A2=$abc$30082$new_n8000_ B=$abc$30082$new_n8010_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28861
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=is_slli_srli_srai A2=$abc$30082$new_n7252_ ZN=$abc$30082$new_n8012_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=is_slli_srli_srai A2=decoded_rs2[0] B=$abc$30082$new_n8012_ ZN=$abc$30082$new_n8013_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_sh[0] A2=$abc$30082$new_n4642_ ZN=$abc$30082$new_n8014_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=reg_sh[0] A2=$abc$30082$new_n3469_ B1=$abc$30082$new_n8013_ B2=cpu_state[4] C=$abc$30082$new_n8014_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28863
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=is_slli_srli_srai A2=$abc$30082$new_n7267_ ZN=$abc$30082$new_n8016_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=is_slli_srli_srai A2=decoded_rs2[1] B=$abc$30082$new_n8016_ ZN=$abc$30082$new_n8017_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_sh[0] A2=$abc$30082$new_n3467_ B=cpu_state[4] C=reg_sh[1] ZN=$abc$30082$new_n8018_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=cpu_state[4] A2=$abc$30082$new_n8017_ B=$abc$30082$new_n8018_ C=$abc$30082$new_n3470_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28865
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[31] A2=$abc$30082$new_n3406_ ZN=$abc$30082$new_n8020_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[31] A2=$abc$30082$new_n7880_ ZN=$abc$30082$new_n8021_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n3290_ A2=$abc$30082$new_n3313_ ZN=$abc$30082$new_n8022_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_imm_j[20] B1=$abc$30082$new_n8022_ B2=mem_rdata_q[31] ZN=$abc$30082$new_n8023_
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30082$new_n8021_ A2=$abc$30082$new_n8023_ Z=$abc$30082$new_n8024_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n8020_ A2=$abc$30082$new_n8024_ ZN=$abc$30082$new_n8025_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=decoded_imm[31] I1=$abc$30082$new_n8025_ S=$abc$30082$new_n7705_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28869
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[30] A2=$abc$30082$new_n3406_ ZN=$abc$30082$new_n8027_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n8024_ A2=$abc$30082$new_n8027_ ZN=$abc$30082$new_n8028_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=decoded_imm[30] I1=$abc$30082$new_n8028_ S=$abc$30082$new_n7705_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28873
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[29] A2=$abc$30082$new_n3406_ ZN=$abc$30082$new_n8030_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n8024_ A2=$abc$30082$new_n8030_ ZN=$abc$30082$new_n8031_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=decoded_imm[29] I1=$abc$30082$new_n8031_ S=$abc$30082$new_n7705_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28877
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[28] A2=$abc$30082$new_n3406_ ZN=$abc$30082$new_n8033_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n8024_ A2=$abc$30082$new_n8033_ ZN=$abc$30082$new_n8034_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=decoded_imm[28] I1=$abc$30082$new_n8034_ S=$abc$30082$new_n7705_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28881
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[27] A2=$abc$30082$new_n3406_ ZN=$abc$30082$new_n8036_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n8024_ A2=$abc$30082$new_n8036_ ZN=$abc$30082$new_n8037_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=decoded_imm[27] I1=$abc$30082$new_n8037_ S=$abc$30082$new_n7705_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28885
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[26] A2=$abc$30082$new_n3406_ ZN=$abc$30082$new_n8039_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n8024_ A2=$abc$30082$new_n8039_ ZN=$abc$30082$new_n8040_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=decoded_imm[26] I1=$abc$30082$new_n8040_ S=$abc$30082$new_n7705_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28889
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[25] A2=$abc$30082$new_n3406_ ZN=$abc$30082$new_n8042_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n8024_ A2=$abc$30082$new_n8042_ ZN=$abc$30082$new_n8043_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=decoded_imm[25] I1=$abc$30082$new_n8043_ S=$abc$30082$new_n7705_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28893
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[24] A2=$abc$30082$new_n3406_ ZN=$abc$30082$new_n8045_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n8024_ A2=$abc$30082$new_n8045_ ZN=$abc$30082$new_n8046_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=decoded_imm[24] I1=$abc$30082$new_n8046_ S=$abc$30082$new_n7705_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28897
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[23] A2=$abc$30082$new_n3406_ ZN=$abc$30082$new_n8048_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n8024_ A2=$abc$30082$new_n8048_ ZN=$abc$30082$new_n8049_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=decoded_imm[23] I1=$abc$30082$new_n8049_ S=$abc$30082$new_n7705_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28901
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[22] A2=$abc$30082$new_n3406_ ZN=$abc$30082$new_n8051_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n8024_ A2=$abc$30082$new_n8051_ ZN=$abc$30082$new_n8052_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=decoded_imm[22] I1=$abc$30082$new_n8052_ S=$abc$30082$new_n7705_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28905
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[21] A2=$abc$30082$new_n3406_ ZN=$abc$30082$new_n8054_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n8024_ A2=$abc$30082$new_n8054_ ZN=$abc$30082$new_n8055_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=decoded_imm[21] I1=$abc$30082$new_n8055_ S=$abc$30082$new_n7705_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28909
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[20] A2=$abc$30082$new_n3406_ ZN=$abc$30082$new_n8057_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n8024_ A2=$abc$30082$new_n8057_ ZN=$abc$30082$new_n8058_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=decoded_imm[20] I1=$abc$30082$new_n8058_ S=$abc$30082$new_n7705_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28913
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_imm_j[19] B1=$abc$30082$new_n3406_ B2=mem_rdata_q[19] ZN=$abc$30082$new_n8060_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7880_ A2=$abc$30082$new_n8022_ B=mem_rdata_q[31] ZN=$abc$30082$new_n8061_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n8060_ A2=$abc$30082$new_n8061_ ZN=$abc$30082$new_n8062_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=decoded_imm[19] I1=$abc$30082$new_n8062_ S=$abc$30082$new_n7705_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28917
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_rs1[3] B1=$abc$30082$new_n3406_ B2=mem_rdata_q[18] ZN=$abc$30082$new_n8064_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n8061_ A2=$abc$30082$new_n8064_ ZN=$abc$30082$new_n8065_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=decoded_imm[18] I1=$abc$30082$new_n8065_ S=$abc$30082$new_n7705_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28921
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_rs1[2] B1=$abc$30082$new_n3406_ B2=mem_rdata_q[17] ZN=$abc$30082$new_n8067_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n8061_ A2=$abc$30082$new_n8067_ ZN=$abc$30082$new_n8068_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=decoded_imm[17] I1=$abc$30082$new_n8068_ S=$abc$30082$new_n7705_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28925
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_rs1[1] B1=$abc$30082$new_n3406_ B2=mem_rdata_q[16] ZN=$abc$30082$new_n8070_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n8061_ A2=$abc$30082$new_n8070_ ZN=$abc$30082$new_n8071_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=decoded_imm[16] I1=$abc$30082$new_n8071_ S=$abc$30082$new_n7705_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28929
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_rs1[0] B1=$abc$30082$new_n3406_ B2=mem_rdata_q[15] ZN=$abc$30082$new_n8073_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n8061_ A2=$abc$30082$new_n8073_ ZN=$abc$30082$new_n8074_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=decoded_imm[15] I1=$abc$30082$new_n8074_ S=$abc$30082$new_n7705_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28933
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_imm_j[14] B1=$abc$30082$new_n3406_ B2=mem_rdata_q[14] ZN=$abc$30082$new_n8076_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n8061_ A2=$abc$30082$new_n8076_ ZN=$abc$30082$new_n8077_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=decoded_imm[14] I1=$abc$30082$new_n8077_ S=$abc$30082$new_n7705_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28937
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_imm_j[13] B1=$abc$30082$new_n3406_ B2=mem_rdata_q[13] ZN=$abc$30082$new_n8079_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n8061_ A2=$abc$30082$new_n8079_ ZN=$abc$30082$new_n8080_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=decoded_imm[13] I1=$abc$30082$new_n8080_ S=$abc$30082$new_n7705_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28941
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_imm_j[12] B1=$abc$30082$new_n3406_ B2=mem_rdata_q[12] ZN=$abc$30082$new_n8082_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n8061_ A2=$abc$30082$new_n8082_ ZN=$abc$30082$new_n8083_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=decoded_imm[12] I1=$abc$30082$new_n8083_ S=$abc$30082$new_n7705_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28945
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=is_beq_bne_blt_bge_bltu_bgeu A2=mem_rdata_q[7] B1=decoded_rs2[0] B2=instr_jal C1=is_sb_sh_sw C2=mem_rdata_q[31] ZN=$abc$30082$new_n8085_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n8021_ A2=$abc$30082$new_n8085_ ZN=$abc$30082$new_n8086_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=decoded_imm[11] I1=$abc$30082$new_n8086_ S=$abc$30082$new_n7705_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28949
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30082$new_n7880_ A2=$abc$30082$new_n8022_ Z=$abc$30082$new_n8088_
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_imm_j[10] B1=$abc$30082$new_n8088_ B2=mem_rdata_q[30] ZN=$abc$30082$new_n8089_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[10] A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n8090_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7706_ A2=$abc$30082$new_n8089_ B=$abc$30082$new_n8090_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28953
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_imm_j[9] B1=$abc$30082$new_n8088_ B2=mem_rdata_q[29] ZN=$abc$30082$new_n8092_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[9] A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n8093_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7706_ A2=$abc$30082$new_n8092_ B=$abc$30082$new_n8093_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28957
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_imm_j[8] B1=$abc$30082$new_n8088_ B2=mem_rdata_q[28] ZN=$abc$30082$new_n8095_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[8] A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n8096_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7706_ A2=$abc$30082$new_n8095_ B=$abc$30082$new_n8096_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28961
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_imm_j[7] B1=$abc$30082$new_n8088_ B2=mem_rdata_q[27] ZN=$abc$30082$new_n8098_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[7] A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n8099_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7706_ A2=$abc$30082$new_n8098_ B=$abc$30082$new_n8099_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28965
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_imm_j[6] B1=$abc$30082$new_n8088_ B2=mem_rdata_q[26] ZN=$abc$30082$new_n8101_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[6] A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n8102_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7706_ A2=$abc$30082$new_n8101_ B=$abc$30082$new_n8102_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28969
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_imm_j[5] B1=$abc$30082$new_n8088_ B2=mem_rdata_q[25] ZN=$abc$30082$new_n8104_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[5] A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n8105_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7706_ A2=$abc$30082$new_n8104_ B=$abc$30082$new_n8105_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28973
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=instr_jal A2=decoded_imm_j[4] B1=$abc$30082$new_n7880_ B2=mem_rdata_q[24] C1=$abc$30082$new_n8022_ C2=mem_rdata_q[11] ZN=$abc$30082$new_n8107_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[4] A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n8108_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7706_ A2=$abc$30082$new_n8107_ B=$abc$30082$new_n8108_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28977
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=instr_jal A2=decoded_rs2[3] B1=$abc$30082$new_n7880_ B2=mem_rdata_q[23] C1=$abc$30082$new_n8022_ C2=mem_rdata_q[10] ZN=$abc$30082$new_n8110_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[3] A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n8111_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7706_ A2=$abc$30082$new_n8110_ B=$abc$30082$new_n8111_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28981
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=instr_jal A2=decoded_rs2[2] B1=$abc$30082$new_n7880_ B2=mem_rdata_q[22] C1=$abc$30082$new_n8022_ C2=mem_rdata_q[9] ZN=$abc$30082$new_n8113_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[2] A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n8114_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7706_ A2=$abc$30082$new_n8113_ B=$abc$30082$new_n8114_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28985
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=instr_jal A2=decoded_rs2[1] B1=$abc$30082$new_n7880_ B2=mem_rdata_q[21] C1=$abc$30082$new_n8022_ C2=mem_rdata_q[8] ZN=$abc$30082$new_n8116_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[1] A2=$abc$30082$new_n7706_ ZN=$abc$30082$new_n8117_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7706_ A2=$abc$30082$new_n8116_ B=$abc$30082$new_n8117_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$28989
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6109_ A2=$abc$30082$new_n6143_ ZN=$abc$30082$new_n8119_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[18][0] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28991
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[18][1] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28993
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[18][2] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28995
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[18][3] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28997
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[18][4] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28999
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[18][5] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29001
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[18][6] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29003
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[18][7] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29005
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[18][8] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29007
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[18][9] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29009
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[18][10] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29011
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[18][11] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29013
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[18][12] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29015
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[18][13] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29017
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[18][14] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29019
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[18][15] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29021
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[18][16] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29023
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[18][17] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29025
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[18][18] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29027
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[18][19] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29029
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[18][20] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29031
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[18][21] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29033
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[18][22] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29035
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[18][23] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29037
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[18][24] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29039
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[18][25] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29041
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[18][26] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29043
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[18][27] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29045
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[18][28] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29047
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[18][29] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29049
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[18][30] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29051
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[18][31] S=$abc$30082$new_n8119_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29053
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n6041_ A2=$abc$30082$new_n6143_ ZN=$abc$30082$new_n8152_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[19][0] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29055
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[19][1] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29057
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[19][2] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29059
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[19][3] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29061
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[19][4] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29063
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[19][5] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29065
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[19][6] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29067
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[19][7] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29069
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[19][8] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29071
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[19][9] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29073
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[19][10] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29075
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[19][11] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29077
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[19][12] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29079
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[19][13] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29081
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[19][14] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29083
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[19][15] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29085
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[19][16] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29087
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[19][17] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29089
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[19][18] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29091
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[19][19] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29093
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[19][20] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29095
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[19][21] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29097
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[19][22] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29099
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[19][23] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29101
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[19][24] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29103
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[19][25] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29105
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[19][26] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29107
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[19][27] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29109
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[19][28] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29111
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[19][29] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29113
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[19][30] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29115
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[19][31] S=$abc$30082$new_n8152_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29117
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5797_ A2=$abc$30082$new_n6040_ ZN=$abc$30082$new_n8185_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[24][0] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29183
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[24][1] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29185
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[24][2] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29187
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[24][3] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29189
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[24][4] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29191
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[24][5] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29193
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[24][6] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29195
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[24][7] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29197
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[24][8] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29199
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[24][9] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29201
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[24][10] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29203
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[24][11] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29205
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[24][12] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29207
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[24][13] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29209
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[24][14] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29211
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[24][15] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29213
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[24][16] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29215
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[24][17] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29217
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[24][18] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29219
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[24][19] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29221
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[24][20] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29223
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[24][21] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29225
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[24][22] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29227
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[24][23] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29229
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[24][24] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29231
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[24][25] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29233
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[24][26] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29235
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[24][27] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29237
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[24][28] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29239
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[24][29] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29241
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[24][30] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29243
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[24][31] S=$abc$30082$new_n8185_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29245
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4696_ A2=$abc$30082$new_n5869_ ZN=$abc$30082$new_n8218_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[9][0] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29247
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[9][1] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29249
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[9][2] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29251
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[9][3] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29253
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[9][4] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29255
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[9][5] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29257
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[9][6] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29259
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[9][7] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29261
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[9][8] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29263
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[9][9] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29265
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[9][10] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29267
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[9][11] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29269
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[9][12] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29271
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[9][13] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29273
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[9][14] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29275
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[9][15] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29277
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[9][16] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29279
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[9][17] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29281
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[9][18] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29283
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[9][19] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29285
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[9][20] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29287
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[9][21] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29289
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[9][22] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29291
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[9][23] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29293
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[9][24] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29295
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[9][25] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29297
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[9][26] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29299
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[9][27] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29301
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[9][28] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29303
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[9][29] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29305
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[9][30] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29307
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[9][31] S=$abc$30082$new_n8218_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29309
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n5834_ A2=$abc$30082$new_n6042_ ZN=$abc$30082$new_n8251_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][0] I1=$abc$30082$new_n4700_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29311
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][1] I1=$abc$30082$new_n4703_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29313
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][2] I1=$abc$30082$new_n4707_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29315
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][3] I1=$abc$30082$new_n4711_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29317
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][4] I1=$abc$30082$new_n4717_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29319
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][5] I1=$abc$30082$new_n4723_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29321
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][6] I1=$abc$30082$new_n4729_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29323
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][7] I1=$abc$30082$new_n4733_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29325
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][8] I1=$abc$30082$new_n4741_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29327
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][9] I1=$abc$30082$new_n4746_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29329
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][10] I1=$abc$30082$new_n4752_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29331
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][11] I1=$abc$30082$new_n4758_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29333
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][12] I1=$abc$30082$new_n4764_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29335
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][13] I1=$abc$30082$new_n4770_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29337
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][14] I1=$abc$30082$new_n4776_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29339
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][15] I1=$abc$30082$new_n4782_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29341
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][16] I1=$abc$30082$new_n4788_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29343
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][17] I1=$abc$30082$new_n4794_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29345
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][18] I1=$abc$30082$new_n4800_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29347
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][19] I1=$abc$30082$new_n4806_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29349
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][20] I1=$abc$30082$new_n4812_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29351
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][21] I1=$abc$30082$new_n4818_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29353
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][22] I1=$abc$30082$new_n4824_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29355
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][23] I1=$abc$30082$new_n4830_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29357
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][24] I1=$abc$30082$new_n4836_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29359
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][25] I1=$abc$30082$new_n4842_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29361
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][26] I1=$abc$30082$new_n4848_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29363
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][27] I1=$abc$30082$new_n4854_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29365
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][28] I1=$abc$30082$new_n4860_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29367
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][29] I1=$abc$30082$new_n4866_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29369
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][30] I1=$abc$30082$new_n4872_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29371
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][31] I1=$abc$30082$new_n4878_ S=$abc$30082$new_n8251_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29373
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5972_ A2=$abc$30082$new_n6041_ ZN=$abc$30082$new_n8284_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[23][0] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29375
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[23][1] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29377
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[23][2] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29379
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[23][3] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29381
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[23][4] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29383
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[23][5] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29385
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[23][6] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29387
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[23][7] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29389
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[23][8] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29391
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[23][9] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29393
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[23][10] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29395
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[23][11] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29397
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[23][12] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29399
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[23][13] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29401
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[23][14] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29403
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[23][15] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29405
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[23][16] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29407
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[23][17] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29409
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[23][18] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29411
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[23][19] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29413
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[23][20] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29415
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[23][21] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29417
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[23][22] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29419
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[23][23] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29421
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[23][24] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29423
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[23][25] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29425
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[23][26] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29427
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[23][27] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29429
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[23][28] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29431
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[23][29] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29433
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[23][30] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29435
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[23][31] S=$abc$30082$new_n8284_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29437
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5835_ A2=$abc$30082$new_n5869_ ZN=$abc$30082$new_n8317_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[29][0] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29439
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[29][1] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29441
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[29][2] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29443
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[29][3] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29445
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[29][4] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29447
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[29][5] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29449
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[29][6] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29451
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[29][7] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29453
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[29][8] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29455
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[29][9] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29457
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[29][10] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29459
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[29][11] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29461
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[29][12] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29463
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[29][13] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29465
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[29][14] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29467
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[29][15] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29469
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[29][16] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29471
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[29][17] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29473
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[29][18] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29475
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[29][19] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29477
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[29][20] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29479
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[29][21] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29481
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[29][22] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29483
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[29][23] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29485
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[29][24] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29487
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[29][25] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29489
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[29][26] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29491
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[29][27] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29493
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[29][28] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29495
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[29][29] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29497
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[29][30] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29499
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[29][31] S=$abc$30082$new_n8317_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29501
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n4687_ A2=$abc$30082$new_n5905_ ZN=$abc$30082$new_n8350_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][0] I1=$abc$30082$new_n4700_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29503
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][1] I1=$abc$30082$new_n4703_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29505
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][2] I1=$abc$30082$new_n4707_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29507
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][3] I1=$abc$30082$new_n4711_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29509
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][4] I1=$abc$30082$new_n4717_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29511
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][5] I1=$abc$30082$new_n4723_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29513
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][6] I1=$abc$30082$new_n4729_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29515
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][7] I1=$abc$30082$new_n4733_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29517
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][8] I1=$abc$30082$new_n4741_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29519
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][9] I1=$abc$30082$new_n4746_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29521
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][10] I1=$abc$30082$new_n4752_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29523
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][11] I1=$abc$30082$new_n4758_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29525
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][12] I1=$abc$30082$new_n4764_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29527
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][13] I1=$abc$30082$new_n4770_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29529
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][14] I1=$abc$30082$new_n4776_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29531
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][15] I1=$abc$30082$new_n4782_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29533
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][16] I1=$abc$30082$new_n4788_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29535
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][17] I1=$abc$30082$new_n4794_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29537
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][18] I1=$abc$30082$new_n4800_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29539
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][19] I1=$abc$30082$new_n4806_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29541
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][20] I1=$abc$30082$new_n4812_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29543
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][21] I1=$abc$30082$new_n4818_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29545
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][22] I1=$abc$30082$new_n4824_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29547
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][23] I1=$abc$30082$new_n4830_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29549
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][24] I1=$abc$30082$new_n4836_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29551
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][25] I1=$abc$30082$new_n4842_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29553
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][26] I1=$abc$30082$new_n4848_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29555
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][27] I1=$abc$30082$new_n4854_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29557
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][28] I1=$abc$30082$new_n4860_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29559
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][29] I1=$abc$30082$new_n4866_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29561
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][30] I1=$abc$30082$new_n4872_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29563
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][31] I1=$abc$30082$new_n4878_ S=$abc$30082$new_n8350_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29565
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n5972_ A2=$abc$30082$new_n6109_ ZN=$abc$30082$new_n8383_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[22][0] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29567
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[22][1] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29569
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[22][2] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29571
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[22][3] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29573
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[22][4] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29575
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[22][5] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29577
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[22][6] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29579
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[22][7] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29581
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[22][8] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29583
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[22][9] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29585
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[22][10] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29587
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[22][11] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29589
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[22][12] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29591
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[22][13] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29593
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[22][14] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29595
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[22][15] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29597
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[22][16] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29599
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[22][17] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29601
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[22][18] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29603
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[22][19] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29605
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[22][20] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29607
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[22][21] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29609
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[22][22] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29611
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[22][23] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29613
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[22][24] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29615
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[22][25] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29617
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[22][26] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29619
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[22][27] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29621
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[22][28] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29623
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[22][29] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29625
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[22][30] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29627
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[22][31] S=$abc$30082$new_n8383_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29629
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=latched_rd[2] A2=$abc$30082$new_n4689_ ZN=$abc$30082$new_n8416_
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n5798_ A2=$abc$30082$new_n8416_ ZN=$abc$30082$new_n8417_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][0] I1=$abc$30082$new_n4700_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29631
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][1] I1=$abc$30082$new_n4703_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29633
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][2] I1=$abc$30082$new_n4707_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29635
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][3] I1=$abc$30082$new_n4711_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29637
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][4] I1=$abc$30082$new_n4717_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29639
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][5] I1=$abc$30082$new_n4723_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29641
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][6] I1=$abc$30082$new_n4729_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29643
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][7] I1=$abc$30082$new_n4733_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29645
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][8] I1=$abc$30082$new_n4741_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29647
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][9] I1=$abc$30082$new_n4746_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29649
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][10] I1=$abc$30082$new_n4752_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29651
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][11] I1=$abc$30082$new_n4758_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29653
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][12] I1=$abc$30082$new_n4764_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29655
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][13] I1=$abc$30082$new_n4770_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29657
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][14] I1=$abc$30082$new_n4776_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29659
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][15] I1=$abc$30082$new_n4782_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29661
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][16] I1=$abc$30082$new_n4788_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29663
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][17] I1=$abc$30082$new_n4794_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29665
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][18] I1=$abc$30082$new_n4800_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29667
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][19] I1=$abc$30082$new_n4806_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29669
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][20] I1=$abc$30082$new_n4812_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29671
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][21] I1=$abc$30082$new_n4818_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29673
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][22] I1=$abc$30082$new_n4824_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29675
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][23] I1=$abc$30082$new_n4830_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29677
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][24] I1=$abc$30082$new_n4836_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29679
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][25] I1=$abc$30082$new_n4842_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29681
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][26] I1=$abc$30082$new_n4848_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29683
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][27] I1=$abc$30082$new_n4854_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29685
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][28] I1=$abc$30082$new_n4860_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29687
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][29] I1=$abc$30082$new_n4866_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29689
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][30] I1=$abc$30082$new_n4872_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29691
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][31] I1=$abc$30082$new_n4878_ S=$abc$30082$new_n8417_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29693
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=latched_rd[2] A2=$abc$30082$new_n4689_ A3=$abc$30082$new_n5973_ ZN=$abc$30082$new_n8450_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[5][0] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29695
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[5][1] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29697
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[5][2] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29699
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[5][3] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29701
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[5][4] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29703
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[5][5] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29705
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[5][6] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29707
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[5][7] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29709
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[5][8] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29711
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[5][9] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29713
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[5][10] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29715
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[5][11] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29717
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[5][12] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29719
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[5][13] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29721
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[5][14] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29723
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[5][15] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29725
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[5][16] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29727
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[5][17] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29729
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[5][18] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29731
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[5][19] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29733
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[5][20] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29735
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[5][21] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29737
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[5][22] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29739
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[5][23] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29741
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[5][24] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29743
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[5][25] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29745
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[5][26] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29747
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[5][27] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29749
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[5][28] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29751
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[5][29] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29753
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[5][30] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29755
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[5][31] S=$abc$30082$new_n8450_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29757
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=latched_rd[2] A2=$abc$30082$new_n4689_ A3=$abc$30082$new_n6109_ ZN=$abc$30082$new_n8483_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[6][0] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29759
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[6][1] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29761
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[6][2] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29763
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[6][3] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29765
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[6][4] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29767
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[6][5] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29769
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[6][6] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29771
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[6][7] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29773
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[6][8] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29775
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[6][9] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29777
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[6][10] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29779
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[6][11] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29781
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[6][12] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29783
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[6][13] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29785
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[6][14] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29787
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[6][15] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29789
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[6][16] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29791
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[6][17] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29793
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[6][18] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29795
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[6][19] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29797
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[6][20] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29799
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[6][21] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29801
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[6][22] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29803
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[6][23] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29805
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[6][24] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29807
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[6][25] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29809
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[6][26] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29811
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[6][27] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29813
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[6][28] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29815
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[6][29] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29817
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[6][30] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29819
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[6][31] S=$abc$30082$new_n8483_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29821
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30082$new_n6042_ A2=$abc$30082$new_n8416_ ZN=$abc$30082$new_n8516_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][0] I1=$abc$30082$new_n4700_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29823
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][1] I1=$abc$30082$new_n4703_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29825
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][2] I1=$abc$30082$new_n4707_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29827
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][3] I1=$abc$30082$new_n4711_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29829
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][4] I1=$abc$30082$new_n4717_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29831
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][5] I1=$abc$30082$new_n4723_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29833
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][6] I1=$abc$30082$new_n4729_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29835
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][7] I1=$abc$30082$new_n4733_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29837
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][8] I1=$abc$30082$new_n4741_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29839
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][9] I1=$abc$30082$new_n4746_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29841
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][10] I1=$abc$30082$new_n4752_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29843
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][11] I1=$abc$30082$new_n4758_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29845
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][12] I1=$abc$30082$new_n4764_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29847
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][13] I1=$abc$30082$new_n4770_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29849
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][14] I1=$abc$30082$new_n4776_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29851
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][15] I1=$abc$30082$new_n4782_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29853
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][16] I1=$abc$30082$new_n4788_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29855
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][17] I1=$abc$30082$new_n4794_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29857
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][18] I1=$abc$30082$new_n4800_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29859
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][19] I1=$abc$30082$new_n4806_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29861
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][20] I1=$abc$30082$new_n4812_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29863
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][21] I1=$abc$30082$new_n4818_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29865
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][22] I1=$abc$30082$new_n4824_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29867
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][23] I1=$abc$30082$new_n4830_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29869
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][24] I1=$abc$30082$new_n4836_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29871
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][25] I1=$abc$30082$new_n4842_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29873
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][26] I1=$abc$30082$new_n4848_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29875
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][27] I1=$abc$30082$new_n4854_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29877
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][28] I1=$abc$30082$new_n4860_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29879
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][29] I1=$abc$30082$new_n4866_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29881
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][30] I1=$abc$30082$new_n4872_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29883
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][31] I1=$abc$30082$new_n4878_ S=$abc$30082$new_n8516_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29885
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4695_ A2=$abc$30082$new_n5797_ ZN=$abc$30082$new_n8549_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[8][0] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29887
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[8][1] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29889
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[8][2] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29891
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[8][3] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29893
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[8][4] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29895
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[8][5] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29897
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[8][6] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29899
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[8][7] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29901
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[8][8] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29903
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[8][9] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29905
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[8][10] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29907
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[8][11] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29909
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[8][12] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29911
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[8][13] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29913
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[8][14] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29915
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[8][15] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29917
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[8][16] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29919
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[8][17] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29921
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[8][18] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29923
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[8][19] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29925
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[8][20] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29927
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[8][21] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29929
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[8][22] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29931
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[8][23] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29933
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[8][24] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29935
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[8][25] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29937
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[8][26] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29939
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[8][27] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29941
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[8][28] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29943
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[8][29] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29945
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[8][30] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29947
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[8][31] S=$abc$30082$new_n8549_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29949
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n4696_ A2=$abc$30082$new_n5832_ ZN=$abc$30082$new_n8582_
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4700_ I1=cpuregs[10][0] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30015
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4703_ I1=cpuregs[10][1] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30017
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4707_ I1=cpuregs[10][2] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30019
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4711_ I1=cpuregs[10][3] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30021
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4717_ I1=cpuregs[10][4] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30023
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4723_ I1=cpuregs[10][5] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30025
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4729_ I1=cpuregs[10][6] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30027
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4733_ I1=cpuregs[10][7] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30029
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4741_ I1=cpuregs[10][8] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30031
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4746_ I1=cpuregs[10][9] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30033
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4752_ I1=cpuregs[10][10] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30035
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4758_ I1=cpuregs[10][11] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30037
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4764_ I1=cpuregs[10][12] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30039
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4770_ I1=cpuregs[10][13] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30041
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4776_ I1=cpuregs[10][14] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30043
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4782_ I1=cpuregs[10][15] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30045
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4788_ I1=cpuregs[10][16] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30047
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4794_ I1=cpuregs[10][17] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30049
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4800_ I1=cpuregs[10][18] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30051
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4806_ I1=cpuregs[10][19] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30053
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4812_ I1=cpuregs[10][20] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30055
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4818_ I1=cpuregs[10][21] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30057
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4824_ I1=cpuregs[10][22] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30059
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4830_ I1=cpuregs[10][23] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30061
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4836_ I1=cpuregs[10][24] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30063
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4842_ I1=cpuregs[10][25] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30065
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4848_ I1=cpuregs[10][26] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30067
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4854_ I1=cpuregs[10][27] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30069
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4860_ I1=cpuregs[10][28] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30071
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4866_ I1=cpuregs[10][29] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30073
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4872_ I1=cpuregs[10][30] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30075
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$new_n4878_ I1=cpuregs[10][31] S=$abc$30082$new_n8582_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30077
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=resetn A2=trap ZN=$abc$30082$new_n8615_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$30082$new_n3392_ A2=$abc$30082$new_n7188_ A3=$abc$30082$new_n7944_ B1=$abc$30082$new_n8615_ B2=mem_ready ZN=$abc$30082$new_n8616_
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30082$new_n7946_ A2=$abc$30082$new_n8616_ B=mem_valid ZN=$abc$30082$new_n8617_
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30082$new_n7189_ A2=$abc$30082$new_n8617_ ZN=$abc$30082$auto$rtlil.cc:2608:MuxGate$30081
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29167 I1=decoded_imm_j[4] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28623
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29157 I1=decoded_imm_j[19] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28643
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29149 I1=decoded_rs1[0] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28657
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29151 I1=decoded_rs1[1] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28659
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29153 I1=decoded_rs1[2] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28661
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29155 I1=decoded_rs1[3] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28663
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29159 I1=decoded_rs2[0] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28665
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29161 I1=decoded_rs2[1] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28667
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29163 I1=decoded_rs2[2] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28669
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30082$auto$rtlil.cc:2608:MuxGate$29165 I1=decoded_rs2[3] S=$abc$30082$new_n4609_ Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$28671
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][0] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29951
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][1] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29953
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][2] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29955
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][3] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29957
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][4] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29959
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][5] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29961
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][6] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29963
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][7] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29965
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][8] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29967
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][9] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29969
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][10] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29971
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][11] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29973
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][12] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29975
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][13] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29977
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][14] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29979
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][15] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29981
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][16] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29983
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][17] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29985
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][18] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29987
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][19] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29989
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][20] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29991
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][21] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29993
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][22] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29995
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][23] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29997
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][24] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$29999
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][25] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30001
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][26] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30003
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][27] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30005
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][28] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30007
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][29] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30009
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][30] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30011
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][31] Z=$abc$30082$auto$rtlil.cc:2608:MuxGate$30013
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26673 Q=cpuregs[11][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26675 Q=cpuregs[11][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26677 Q=cpuregs[11][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26679 Q=cpuregs[11][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26681 Q=cpuregs[11][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26683 Q=cpuregs[11][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26685 Q=cpuregs[11][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26687 Q=cpuregs[11][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26689 Q=cpuregs[11][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26691 Q=cpuregs[11][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26693 Q=cpuregs[11][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26695 Q=cpuregs[11][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26697 Q=cpuregs[11][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26699 Q=cpuregs[11][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26701 Q=cpuregs[11][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26703 Q=cpuregs[11][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26705 Q=cpuregs[11][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26707 Q=cpuregs[11][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26709 Q=cpuregs[11][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26711 Q=cpuregs[11][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26713 Q=cpuregs[11][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26715 Q=cpuregs[11][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26717 Q=cpuregs[11][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26719 Q=cpuregs[11][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26721 Q=cpuregs[11][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26723 Q=cpuregs[11][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26725 Q=cpuregs[11][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26727 Q=cpuregs[11][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26729 Q=cpuregs[11][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26731 Q=cpuregs[11][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26733 Q=cpuregs[11][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26735 Q=cpuregs[11][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20123$auto$rtlil.cc:2497:Mux$4292[0] Q=$\cpuregs$rdreg[0]$q[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20123$auto$rtlil.cc:2497:Mux$4292[1] Q=$\cpuregs$rdreg[0]$q[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20123$auto$rtlil.cc:2497:Mux$4292[2] Q=$\cpuregs$rdreg[0]$q[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20123$auto$rtlil.cc:2497:Mux$4292[3] Q=$\cpuregs$rdreg[0]$q[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20123$auto$rtlil.cc:2497:Mux$4292[4] Q=$\cpuregs$rdreg[0]$q[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26737 Q=reg_op1[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26739 Q=reg_op1[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26741 Q=reg_op1[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26743 Q=reg_op1[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26745 Q=reg_op1[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26747 Q=reg_op1[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26749 Q=reg_op1[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26751 Q=reg_op1[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26753 Q=reg_op1[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26755 Q=reg_op1[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26757 Q=reg_op1[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26759 Q=reg_op1[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26761 Q=reg_op1[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26763 Q=reg_op1[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26765 Q=reg_op1[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26767 Q=reg_op1[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26769 Q=reg_op1[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26771 Q=reg_op1[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26773 Q=reg_op1[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26775 Q=reg_op1[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26777 Q=reg_op1[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26779 Q=reg_op1[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26781 Q=reg_op1[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26783 Q=reg_op1[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26785 Q=reg_op1[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26787 Q=reg_op1[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26789 Q=reg_op1[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26791 Q=reg_op1[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26793 Q=reg_op1[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26795 Q=reg_op1[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26797 Q=reg_op1[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26799 Q=cpuregs[12][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26801 Q=cpuregs[12][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26803 Q=cpuregs[12][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26805 Q=cpuregs[12][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26807 Q=cpuregs[12][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26809 Q=cpuregs[12][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26811 Q=cpuregs[12][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26813 Q=cpuregs[12][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26815 Q=cpuregs[12][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26817 Q=cpuregs[12][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26819 Q=cpuregs[12][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26821 Q=cpuregs[12][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26823 Q=cpuregs[12][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26825 Q=cpuregs[12][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26827 Q=cpuregs[12][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26829 Q=cpuregs[12][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26831 Q=cpuregs[12][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26833 Q=cpuregs[12][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26835 Q=cpuregs[12][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26837 Q=cpuregs[12][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26839 Q=cpuregs[12][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26841 Q=cpuregs[12][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26843 Q=cpuregs[12][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26845 Q=cpuregs[12][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26847 Q=cpuregs[12][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26849 Q=cpuregs[12][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26851 Q=cpuregs[12][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26853 Q=cpuregs[12][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26855 Q=cpuregs[12][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26857 Q=cpuregs[12][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26859 Q=cpuregs[12][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26861 Q=cpuregs[12][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26863 Q=cpuregs[30][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26865 Q=cpuregs[30][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26867 Q=cpuregs[30][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26869 Q=cpuregs[30][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26871 Q=cpuregs[30][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26873 Q=cpuregs[30][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26875 Q=cpuregs[30][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26877 Q=cpuregs[30][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26879 Q=cpuregs[30][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26881 Q=cpuregs[30][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26883 Q=cpuregs[30][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26885 Q=cpuregs[30][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26887 Q=cpuregs[30][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26889 Q=cpuregs[30][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26891 Q=cpuregs[30][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26893 Q=cpuregs[30][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26895 Q=cpuregs[30][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26897 Q=cpuregs[30][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26899 Q=cpuregs[30][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26901 Q=cpuregs[30][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26903 Q=cpuregs[30][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26905 Q=cpuregs[30][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26907 Q=cpuregs[30][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26909 Q=cpuregs[30][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26911 Q=cpuregs[30][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26913 Q=cpuregs[30][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26915 Q=cpuregs[30][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26917 Q=cpuregs[30][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26919 Q=cpuregs[30][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26921 Q=cpuregs[30][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26923 Q=cpuregs[30][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26925 Q=cpuregs[30][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26927 Q=cpuregs[13][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26929 Q=cpuregs[13][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26931 Q=cpuregs[13][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26933 Q=cpuregs[13][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26935 Q=cpuregs[13][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26937 Q=cpuregs[13][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26939 Q=cpuregs[13][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26941 Q=cpuregs[13][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26943 Q=cpuregs[13][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26945 Q=cpuregs[13][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26947 Q=cpuregs[13][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26949 Q=cpuregs[13][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26951 Q=cpuregs[13][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26953 Q=cpuregs[13][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26955 Q=cpuregs[13][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26957 Q=cpuregs[13][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26959 Q=cpuregs[13][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26961 Q=cpuregs[13][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26963 Q=cpuregs[13][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26965 Q=cpuregs[13][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26967 Q=cpuregs[13][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26969 Q=cpuregs[13][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26971 Q=cpuregs[13][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26973 Q=cpuregs[13][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26975 Q=cpuregs[13][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26977 Q=cpuregs[13][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26979 Q=cpuregs[13][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26981 Q=cpuregs[13][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26983 Q=cpuregs[13][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26985 Q=cpuregs[13][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26987 Q=cpuregs[13][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26989 Q=cpuregs[13][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26991 Q=cpuregs[2][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26993 Q=cpuregs[2][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26995 Q=cpuregs[2][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26997 Q=cpuregs[2][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$26999 Q=cpuregs[2][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27001 Q=cpuregs[2][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27003 Q=cpuregs[2][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27005 Q=cpuregs[2][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27007 Q=cpuregs[2][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27009 Q=cpuregs[2][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27011 Q=cpuregs[2][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27013 Q=cpuregs[2][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27015 Q=cpuregs[2][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27017 Q=cpuregs[2][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27019 Q=cpuregs[2][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27021 Q=cpuregs[2][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27023 Q=cpuregs[2][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27025 Q=cpuregs[2][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27027 Q=cpuregs[2][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27029 Q=cpuregs[2][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27031 Q=cpuregs[2][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27033 Q=cpuregs[2][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27035 Q=cpuregs[2][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27037 Q=cpuregs[2][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27039 Q=cpuregs[2][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27041 Q=cpuregs[2][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27043 Q=cpuregs[2][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27045 Q=cpuregs[2][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27047 Q=cpuregs[2][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27049 Q=cpuregs[2][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27051 Q=cpuregs[2][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27053 Q=cpuregs[2][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27055 Q=cpuregs[28][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27057 Q=cpuregs[28][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27059 Q=cpuregs[28][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27061 Q=cpuregs[28][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27063 Q=cpuregs[28][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27065 Q=cpuregs[28][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27067 Q=cpuregs[28][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27069 Q=cpuregs[28][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27071 Q=cpuregs[28][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27073 Q=cpuregs[28][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27075 Q=cpuregs[28][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27077 Q=cpuregs[28][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27079 Q=cpuregs[28][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27081 Q=cpuregs[28][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27083 Q=cpuregs[28][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27085 Q=cpuregs[28][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27087 Q=cpuregs[28][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27089 Q=cpuregs[28][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27091 Q=cpuregs[28][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27093 Q=cpuregs[28][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27095 Q=cpuregs[28][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27097 Q=cpuregs[28][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27099 Q=cpuregs[28][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27101 Q=cpuregs[28][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27103 Q=cpuregs[28][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27105 Q=cpuregs[28][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27107 Q=cpuregs[28][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27109 Q=cpuregs[28][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27111 Q=cpuregs[28][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27113 Q=cpuregs[28][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27115 Q=cpuregs[28][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27117 Q=cpuregs[28][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27119 Q=cpuregs[21][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27121 Q=cpuregs[21][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27123 Q=cpuregs[21][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27125 Q=cpuregs[21][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27127 Q=cpuregs[21][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27129 Q=cpuregs[21][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27131 Q=cpuregs[21][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27133 Q=cpuregs[21][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27135 Q=cpuregs[21][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27137 Q=cpuregs[21][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27139 Q=cpuregs[21][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27141 Q=cpuregs[21][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27143 Q=cpuregs[21][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27145 Q=cpuregs[21][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27147 Q=cpuregs[21][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27149 Q=cpuregs[21][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27151 Q=cpuregs[21][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27153 Q=cpuregs[21][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27155 Q=cpuregs[21][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27157 Q=cpuregs[21][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27159 Q=cpuregs[21][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27161 Q=cpuregs[21][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27163 Q=cpuregs[21][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27165 Q=cpuregs[21][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27167 Q=cpuregs[21][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27169 Q=cpuregs[21][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27171 Q=cpuregs[21][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27173 Q=cpuregs[21][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27175 Q=cpuregs[21][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27177 Q=cpuregs[21][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27179 Q=cpuregs[21][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27181 Q=cpuregs[21][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27183 Q=cpuregs[14][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27185 Q=cpuregs[14][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27187 Q=cpuregs[14][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27189 Q=cpuregs[14][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27191 Q=cpuregs[14][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27193 Q=cpuregs[14][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27195 Q=cpuregs[14][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27197 Q=cpuregs[14][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27199 Q=cpuregs[14][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27201 Q=cpuregs[14][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27203 Q=cpuregs[14][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27205 Q=cpuregs[14][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27207 Q=cpuregs[14][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27209 Q=cpuregs[14][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27211 Q=cpuregs[14][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27213 Q=cpuregs[14][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27215 Q=cpuregs[14][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27217 Q=cpuregs[14][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27219 Q=cpuregs[14][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27221 Q=cpuregs[14][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27223 Q=cpuregs[14][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27225 Q=cpuregs[14][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27227 Q=cpuregs[14][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27229 Q=cpuregs[14][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27231 Q=cpuregs[14][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27233 Q=cpuregs[14][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27235 Q=cpuregs[14][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27237 Q=cpuregs[14][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27239 Q=cpuregs[14][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27241 Q=cpuregs[14][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27243 Q=cpuregs[14][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27245 Q=cpuregs[14][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27247 Q=cpuregs[27][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27249 Q=cpuregs[27][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27251 Q=cpuregs[27][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27253 Q=cpuregs[27][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27255 Q=cpuregs[27][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27257 Q=cpuregs[27][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27259 Q=cpuregs[27][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27261 Q=cpuregs[27][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27263 Q=cpuregs[27][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27265 Q=cpuregs[27][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27267 Q=cpuregs[27][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27269 Q=cpuregs[27][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27271 Q=cpuregs[27][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27273 Q=cpuregs[27][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27275 Q=cpuregs[27][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27277 Q=cpuregs[27][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27279 Q=cpuregs[27][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27281 Q=cpuregs[27][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27283 Q=cpuregs[27][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27285 Q=cpuregs[27][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27287 Q=cpuregs[27][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27289 Q=cpuregs[27][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27291 Q=cpuregs[27][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27293 Q=cpuregs[27][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27295 Q=cpuregs[27][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27297 Q=cpuregs[27][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27299 Q=cpuregs[27][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27301 Q=cpuregs[27][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27303 Q=cpuregs[27][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27305 Q=cpuregs[27][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27307 Q=cpuregs[27][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27309 Q=cpuregs[27][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27311 Q=cpuregs[15][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27313 Q=cpuregs[15][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27315 Q=cpuregs[15][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27317 Q=cpuregs[15][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27319 Q=cpuregs[15][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27321 Q=cpuregs[15][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27323 Q=cpuregs[15][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27325 Q=cpuregs[15][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27327 Q=cpuregs[15][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27329 Q=cpuregs[15][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27331 Q=cpuregs[15][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27333 Q=cpuregs[15][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27335 Q=cpuregs[15][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27337 Q=cpuregs[15][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27339 Q=cpuregs[15][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27341 Q=cpuregs[15][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27343 Q=cpuregs[15][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27345 Q=cpuregs[15][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27347 Q=cpuregs[15][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27349 Q=cpuregs[15][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27351 Q=cpuregs[15][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27353 Q=cpuregs[15][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27355 Q=cpuregs[15][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27357 Q=cpuregs[15][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27359 Q=cpuregs[15][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27361 Q=cpuregs[15][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27363 Q=cpuregs[15][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27365 Q=cpuregs[15][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27367 Q=cpuregs[15][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27369 Q=cpuregs[15][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27371 Q=cpuregs[15][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27373 Q=cpuregs[15][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27375 Q=cpuregs[26][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27377 Q=cpuregs[26][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27379 Q=cpuregs[26][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27381 Q=cpuregs[26][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27383 Q=cpuregs[26][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27385 Q=cpuregs[26][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27387 Q=cpuregs[26][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27389 Q=cpuregs[26][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27391 Q=cpuregs[26][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27393 Q=cpuregs[26][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27395 Q=cpuregs[26][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27397 Q=cpuregs[26][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27399 Q=cpuregs[26][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27401 Q=cpuregs[26][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27403 Q=cpuregs[26][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27405 Q=cpuregs[26][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27407 Q=cpuregs[26][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27409 Q=cpuregs[26][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27411 Q=cpuregs[26][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27413 Q=cpuregs[26][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27415 Q=cpuregs[26][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27417 Q=cpuregs[26][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27419 Q=cpuregs[26][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27421 Q=cpuregs[26][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27423 Q=cpuregs[26][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27425 Q=cpuregs[26][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27427 Q=cpuregs[26][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27429 Q=cpuregs[26][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27431 Q=cpuregs[26][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27433 Q=cpuregs[26][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27435 Q=cpuregs[26][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27437 Q=cpuregs[26][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27439 Q=cpuregs[16][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27441 Q=cpuregs[16][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27443 Q=cpuregs[16][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27445 Q=cpuregs[16][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27447 Q=cpuregs[16][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27449 Q=cpuregs[16][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27451 Q=cpuregs[16][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27453 Q=cpuregs[16][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27455 Q=cpuregs[16][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27457 Q=cpuregs[16][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27459 Q=cpuregs[16][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27461 Q=cpuregs[16][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27463 Q=cpuregs[16][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27465 Q=cpuregs[16][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27467 Q=cpuregs[16][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27469 Q=cpuregs[16][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27471 Q=cpuregs[16][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27473 Q=cpuregs[16][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27475 Q=cpuregs[16][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27477 Q=cpuregs[16][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27479 Q=cpuregs[16][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27481 Q=cpuregs[16][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27483 Q=cpuregs[16][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27485 Q=cpuregs[16][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27487 Q=cpuregs[16][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27489 Q=cpuregs[16][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27491 Q=cpuregs[16][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27493 Q=cpuregs[16][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27495 Q=cpuregs[16][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27497 Q=cpuregs[16][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27499 Q=cpuregs[16][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27501 Q=cpuregs[16][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27503 Q=cpuregs[25][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27505 Q=cpuregs[25][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27507 Q=cpuregs[25][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27509 Q=cpuregs[25][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27511 Q=cpuregs[25][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27513 Q=cpuregs[25][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27515 Q=cpuregs[25][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27517 Q=cpuregs[25][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27519 Q=cpuregs[25][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27521 Q=cpuregs[25][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27523 Q=cpuregs[25][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27525 Q=cpuregs[25][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27527 Q=cpuregs[25][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27529 Q=cpuregs[25][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27531 Q=cpuregs[25][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27533 Q=cpuregs[25][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27535 Q=cpuregs[25][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27537 Q=cpuregs[25][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27539 Q=cpuregs[25][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27541 Q=cpuregs[25][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27543 Q=cpuregs[25][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27545 Q=cpuregs[25][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27547 Q=cpuregs[25][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27549 Q=cpuregs[25][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27551 Q=cpuregs[25][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27553 Q=cpuregs[25][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27555 Q=cpuregs[25][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27557 Q=cpuregs[25][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27559 Q=cpuregs[25][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27561 Q=cpuregs[25][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27563 Q=cpuregs[25][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27565 Q=cpuregs[25][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27567 Q=cpuregs[20][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27569 Q=cpuregs[20][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27571 Q=cpuregs[20][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27573 Q=cpuregs[20][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27575 Q=cpuregs[20][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27577 Q=cpuregs[20][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27579 Q=cpuregs[20][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27581 Q=cpuregs[20][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27583 Q=cpuregs[20][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27585 Q=cpuregs[20][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27587 Q=cpuregs[20][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27589 Q=cpuregs[20][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27591 Q=cpuregs[20][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27593 Q=cpuregs[20][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27595 Q=cpuregs[20][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27597 Q=cpuregs[20][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27599 Q=cpuregs[20][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27601 Q=cpuregs[20][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27603 Q=cpuregs[20][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27605 Q=cpuregs[20][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27607 Q=cpuregs[20][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27609 Q=cpuregs[20][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27611 Q=cpuregs[20][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27613 Q=cpuregs[20][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27615 Q=cpuregs[20][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27617 Q=cpuregs[20][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27619 Q=cpuregs[20][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27621 Q=cpuregs[20][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27623 Q=cpuregs[20][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27625 Q=cpuregs[20][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27627 Q=cpuregs[20][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27629 Q=cpuregs[20][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27631 Q=cpuregs[17][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27633 Q=cpuregs[17][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27635 Q=cpuregs[17][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27637 Q=cpuregs[17][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27639 Q=cpuregs[17][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27641 Q=cpuregs[17][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27643 Q=cpuregs[17][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27645 Q=cpuregs[17][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27647 Q=cpuregs[17][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27649 Q=cpuregs[17][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27651 Q=cpuregs[17][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27653 Q=cpuregs[17][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27655 Q=cpuregs[17][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27657 Q=cpuregs[17][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27659 Q=cpuregs[17][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27661 Q=cpuregs[17][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27663 Q=cpuregs[17][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27665 Q=cpuregs[17][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27667 Q=cpuregs[17][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27669 Q=cpuregs[17][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27671 Q=cpuregs[17][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27673 Q=cpuregs[17][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27675 Q=cpuregs[17][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27677 Q=cpuregs[17][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27679 Q=cpuregs[17][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27681 Q=cpuregs[17][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27683 Q=cpuregs[17][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27685 Q=cpuregs[17][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27687 Q=cpuregs[17][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27689 Q=cpuregs[17][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27691 Q=cpuregs[17][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27693 Q=cpuregs[17][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27695 Q=trap
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27699 Q=count_instr[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27703 Q=count_instr[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27707 Q=count_instr[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27711 Q=count_instr[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27715 Q=count_instr[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27719 Q=count_instr[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27723 Q=count_instr[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27727 Q=count_instr[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27731 Q=count_instr[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27735 Q=count_instr[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27739 Q=count_instr[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27743 Q=count_instr[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27747 Q=count_instr[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27751 Q=count_instr[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27755 Q=count_instr[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27759 Q=count_instr[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27763 Q=count_instr[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27767 Q=count_instr[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27771 Q=count_instr[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27775 Q=count_instr[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27779 Q=count_instr[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27783 Q=count_instr[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27787 Q=count_instr[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27791 Q=count_instr[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27795 Q=count_instr[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27799 Q=count_instr[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27803 Q=count_instr[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27807 Q=count_instr[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27811 Q=count_instr[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27815 Q=count_instr[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27819 Q=count_instr[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27823 Q=count_instr[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27827 Q=count_instr[32]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27831 Q=count_instr[33]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27835 Q=count_instr[34]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27839 Q=count_instr[35]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27843 Q=count_instr[36]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27847 Q=count_instr[37]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27851 Q=count_instr[38]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27855 Q=count_instr[39]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27859 Q=count_instr[40]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27863 Q=count_instr[41]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27867 Q=count_instr[42]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27871 Q=count_instr[43]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27875 Q=count_instr[44]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27879 Q=count_instr[45]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27883 Q=count_instr[46]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27887 Q=count_instr[47]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27891 Q=count_instr[48]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27895 Q=count_instr[49]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27899 Q=count_instr[50]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27903 Q=count_instr[51]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27907 Q=count_instr[52]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27911 Q=count_instr[53]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27915 Q=count_instr[54]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27919 Q=count_instr[55]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27923 Q=count_instr[56]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27927 Q=count_instr[57]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27931 Q=count_instr[58]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27935 Q=count_instr[59]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27939 Q=count_instr[60]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27943 Q=count_instr[61]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27947 Q=count_instr[62]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27951 Q=count_instr[63]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27955 Q=reg_pc[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27959 Q=reg_pc[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27963 Q=reg_pc[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27967 Q=reg_pc[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27971 Q=reg_pc[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27975 Q=reg_pc[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27979 Q=reg_pc[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27983 Q=reg_pc[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27987 Q=reg_pc[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27991 Q=reg_pc[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27995 Q=reg_pc[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$27999 Q=reg_pc[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28003 Q=reg_pc[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28007 Q=reg_pc[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28011 Q=reg_pc[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28015 Q=reg_pc[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28019 Q=reg_pc[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28023 Q=reg_pc[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28027 Q=reg_pc[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28031 Q=reg_pc[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28035 Q=reg_pc[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28039 Q=reg_pc[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28043 Q=reg_pc[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28047 Q=reg_pc[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28051 Q=reg_pc[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28055 Q=reg_pc[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28059 Q=reg_pc[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28063 Q=reg_pc[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28067 Q=reg_pc[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28071 Q=reg_pc[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28075 Q=reg_pc[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28079 Q=reg_next_pc[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28083 Q=reg_next_pc[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28087 Q=reg_next_pc[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28091 Q=reg_next_pc[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28095 Q=reg_next_pc[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28099 Q=reg_next_pc[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28103 Q=reg_next_pc[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28107 Q=reg_next_pc[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28111 Q=reg_next_pc[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28115 Q=reg_next_pc[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28119 Q=reg_next_pc[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28123 Q=reg_next_pc[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28127 Q=reg_next_pc[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28131 Q=reg_next_pc[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28135 Q=reg_next_pc[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28139 Q=reg_next_pc[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28143 Q=reg_next_pc[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28147 Q=reg_next_pc[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28151 Q=reg_next_pc[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28155 Q=reg_next_pc[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28159 Q=reg_next_pc[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28163 Q=reg_next_pc[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28167 Q=reg_next_pc[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28171 Q=reg_next_pc[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28175 Q=reg_next_pc[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28179 Q=reg_next_pc[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28183 Q=reg_next_pc[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28187 Q=reg_next_pc[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28191 Q=reg_next_pc[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28195 Q=reg_next_pc[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28199 Q=reg_next_pc[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28201 Q=count_cycle[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28203 Q=count_cycle[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28205 Q=count_cycle[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28207 Q=count_cycle[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28209 Q=count_cycle[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28211 Q=count_cycle[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28213 Q=count_cycle[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28215 Q=count_cycle[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28217 Q=count_cycle[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28219 Q=count_cycle[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28221 Q=count_cycle[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28223 Q=count_cycle[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28225 Q=count_cycle[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28227 Q=count_cycle[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28229 Q=count_cycle[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28231 Q=count_cycle[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28233 Q=count_cycle[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28235 Q=count_cycle[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28237 Q=count_cycle[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28239 Q=count_cycle[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28241 Q=count_cycle[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28243 Q=count_cycle[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28245 Q=count_cycle[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28247 Q=count_cycle[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28249 Q=count_cycle[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28251 Q=count_cycle[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28253 Q=count_cycle[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28255 Q=count_cycle[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28257 Q=count_cycle[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28259 Q=count_cycle[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28261 Q=count_cycle[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28263 Q=count_cycle[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28265 Q=count_cycle[32]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28267 Q=count_cycle[33]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28269 Q=count_cycle[34]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28271 Q=count_cycle[35]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28273 Q=count_cycle[36]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28275 Q=count_cycle[37]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28277 Q=count_cycle[38]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28279 Q=count_cycle[39]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28281 Q=count_cycle[40]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28283 Q=count_cycle[41]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28285 Q=count_cycle[42]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28287 Q=count_cycle[43]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28289 Q=count_cycle[44]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28291 Q=count_cycle[45]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28293 Q=count_cycle[46]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28295 Q=count_cycle[47]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28297 Q=count_cycle[48]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28299 Q=count_cycle[49]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28301 Q=count_cycle[50]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28303 Q=count_cycle[51]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28305 Q=count_cycle[52]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28307 Q=count_cycle[53]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28309 Q=count_cycle[54]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28311 Q=count_cycle[55]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28313 Q=count_cycle[56]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28315 Q=count_cycle[57]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28317 Q=count_cycle[58]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28319 Q=count_cycle[59]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28321 Q=count_cycle[60]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28323 Q=count_cycle[61]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28325 Q=count_cycle[62]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28327 Q=count_cycle[63]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28329 Q=reg_op1[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[0] Q=reg_out[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[1] Q=reg_out[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[2] Q=reg_out[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[3] Q=reg_out[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[4] Q=reg_out[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[5] Q=reg_out[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[6] Q=reg_out[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[7] Q=reg_out[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[8] Q=reg_out[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[9] Q=reg_out[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[10] Q=reg_out[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[11] Q=reg_out[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[12] Q=reg_out[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[13] Q=reg_out[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[14] Q=reg_out[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[15] Q=reg_out[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[16] Q=reg_out[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[17] Q=reg_out[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[18] Q=reg_out[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[19] Q=reg_out[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[20] Q=reg_out[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[21] Q=reg_out[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[22] Q=reg_out[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[23] Q=reg_out[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[24] Q=reg_out[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[25] Q=reg_out[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[26] Q=reg_out[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[27] Q=reg_out[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[28] Q=reg_out[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[29] Q=reg_out[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[30] Q=reg_out[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[31] Q=reg_out[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28331 Q=mem_addr[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28333 Q=mem_addr[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28335 Q=mem_addr[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28337 Q=mem_addr[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28339 Q=mem_addr[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28341 Q=mem_addr[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28343 Q=mem_addr[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28345 Q=mem_addr[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28347 Q=mem_addr[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28349 Q=mem_addr[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28351 Q=mem_addr[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28353 Q=mem_addr[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28355 Q=mem_addr[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28357 Q=mem_addr[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28359 Q=mem_addr[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28361 Q=mem_addr[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28363 Q=mem_addr[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28365 Q=mem_addr[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28367 Q=mem_addr[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28369 Q=mem_addr[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28371 Q=mem_addr[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28373 Q=mem_addr[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28375 Q=mem_addr[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28377 Q=mem_addr[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28379 Q=mem_addr[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28381 Q=mem_addr[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28383 Q=mem_addr[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28385 Q=mem_addr[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28387 Q=mem_addr[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28389 Q=mem_addr[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28393 Q=mem_do_prefetch
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28397 Q=mem_do_rinst
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28401 Q=mem_do_rdata
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28405 Q=mem_do_wdata
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$0\decoder_trigger[0:0] Q=decoder_trigger
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28407 Q=reg_op2[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28409 Q=reg_op2[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28411 Q=reg_op2[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28413 Q=reg_op2[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28415 Q=reg_op2[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28417 Q=reg_op2[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28419 Q=reg_op2[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28421 Q=reg_op2[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28423 Q=reg_op2[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28425 Q=reg_op2[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28427 Q=reg_op2[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28429 Q=reg_op2[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28431 Q=reg_op2[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28433 Q=reg_op2[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28435 Q=reg_op2[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28437 Q=reg_op2[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28439 Q=reg_op2[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28441 Q=reg_op2[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28443 Q=reg_op2[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28445 Q=reg_op2[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28447 Q=reg_op2[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28449 Q=reg_op2[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28451 Q=reg_op2[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28453 Q=reg_op2[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28455 Q=reg_op2[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28457 Q=reg_op2[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28459 Q=reg_op2[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28461 Q=reg_op2[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28463 Q=reg_op2[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28465 Q=reg_op2[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28467 Q=reg_op2[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28469 Q=reg_op2[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28473 Q=latched_store
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28477 Q=latched_stalu
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28481 Q=latched_branch
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28483 Q=decoder_pseudo_trigger
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28487 Q=latched_is_lh
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28491 Q=latched_is_lb
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[0] Q=alu_out_q[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[1] Q=alu_out_q[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[2] Q=alu_out_q[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[3] Q=alu_out_q[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[4] Q=alu_out_q[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[5] Q=alu_out_q[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[6] Q=alu_out_q[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[7] Q=alu_out_q[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[8] Q=alu_out_q[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[9] Q=alu_out_q[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[10] Q=alu_out_q[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[11] Q=alu_out_q[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[12] Q=alu_out_q[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[13] Q=alu_out_q[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[14] Q=alu_out_q[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[15] Q=alu_out_q[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[16] Q=alu_out_q[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[17] Q=alu_out_q[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[18] Q=alu_out_q[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[19] Q=alu_out_q[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[20] Q=alu_out_q[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[21] Q=alu_out_q[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[22] Q=alu_out_q[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[23] Q=alu_out_q[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[24] Q=alu_out_q[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[25] Q=alu_out_q[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[26] Q=alu_out_q[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[27] Q=alu_out_q[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[28] Q=alu_out_q[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[29] Q=alu_out_q[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[30] Q=alu_out_q[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[31] Q=alu_out_q[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28493 Q=instr_lui
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28495 Q=instr_auipc
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28497 Q=instr_jal
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28501 Q=instr_beq
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28505 Q=instr_bne
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28509 Q=instr_blt
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28513 Q=instr_bge
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28517 Q=instr_bltu
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28521 Q=instr_bgeu
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28523 Q=instr_jalr
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28525 Q=instr_lb
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28527 Q=instr_lh
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28529 Q=instr_lw
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28531 Q=instr_lbu
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28533 Q=instr_lhu
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28535 Q=instr_sb
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28537 Q=instr_sh
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28541 Q=instr_addi
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28545 Q=instr_slti
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28549 Q=instr_sltiu
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28553 Q=instr_xori
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28557 Q=instr_ori
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28561 Q=instr_andi
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28563 Q=instr_sw
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28565 Q=instr_slli
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28567 Q=instr_srli
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28571 Q=instr_add
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28575 Q=instr_sub
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28579 Q=instr_sll
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28583 Q=instr_slt
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28587 Q=instr_sltu
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28591 Q=instr_xor
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28595 Q=instr_srl
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28599 Q=instr_sra
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28603 Q=instr_or
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28607 Q=instr_and
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28609 Q=instr_srai
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28611 Q=instr_rdcycle
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28613 Q=instr_rdcycleh
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28615 Q=instr_rdinstr
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28619 Q=instr_fence
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28621 Q=instr_rdinstrh
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28623 Q=decoded_imm_j[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28625 Q=decoded_imm_j[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28627 Q=decoded_imm_j[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28629 Q=decoded_imm_j[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28631 Q=decoded_imm_j[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28633 Q=decoded_imm_j[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28635 Q=decoded_imm_j[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28637 Q=decoded_imm_j[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28639 Q=decoded_imm_j[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28641 Q=decoded_imm_j[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28643 Q=decoded_imm_j[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28645 Q=decoded_imm_j[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28647 Q=decoded_rd[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28649 Q=decoded_rd[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28651 Q=decoded_rd[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28653 Q=decoded_rd[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28655 Q=decoded_rd[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28657 Q=decoded_rs1[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28659 Q=decoded_rs1[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28661 Q=decoded_rs1[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28663 Q=decoded_rs1[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28665 Q=decoded_rs2[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28667 Q=decoded_rs2[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28669 Q=decoded_rs2[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28671 Q=decoded_rs2[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28673 Q=decoded_imm[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$0\is_lui_auipc_jal[0:0] Q=is_lui_auipc_jal
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28675 Q=is_lb_lh_lw_lbu_lhu
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28677 Q=is_slli_srli_srai
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28679 Q=is_jalr_addi_slti_sltiu_xori_ori_andi
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28681 Q=is_sb_sh_sw
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28683 Q=is_sll_srl_sra
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$0\is_slti_blt_slt[0:0] Q=is_slti_blt_slt
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$0\is_sltiu_bltu_sltu[0:0] Q=is_sltiu_bltu_sltu
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28687 Q=is_beq_bne_blt_bge_bltu_bgeu
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28689 Q=cpuregs[1][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28691 Q=cpuregs[1][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28693 Q=cpuregs[1][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28695 Q=cpuregs[1][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28697 Q=cpuregs[1][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28699 Q=cpuregs[1][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28701 Q=cpuregs[1][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28703 Q=cpuregs[1][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28705 Q=cpuregs[1][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28707 Q=cpuregs[1][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28709 Q=cpuregs[1][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28711 Q=cpuregs[1][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28713 Q=cpuregs[1][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28715 Q=cpuregs[1][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28717 Q=cpuregs[1][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28719 Q=cpuregs[1][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28721 Q=cpuregs[1][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28723 Q=cpuregs[1][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28725 Q=cpuregs[1][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28727 Q=cpuregs[1][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28729 Q=cpuregs[1][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28731 Q=cpuregs[1][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28733 Q=cpuregs[1][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28735 Q=cpuregs[1][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28737 Q=cpuregs[1][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28739 Q=cpuregs[1][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28741 Q=cpuregs[1][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28743 Q=cpuregs[1][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28745 Q=cpuregs[1][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28747 Q=cpuregs[1][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28749 Q=cpuregs[1][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28751 Q=cpuregs[1][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28753 Q=is_alu_reg_imm
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28755 Q=is_alu_reg_reg
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28757 Q=is_compare
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28761 Q=mem_instr
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28765 Q=mem_state[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28769 Q=mem_state[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28771 Q=mem_wdata[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28773 Q=mem_wdata[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28775 Q=mem_wdata[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28777 Q=mem_wdata[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28779 Q=mem_wdata[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28781 Q=mem_wdata[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28783 Q=mem_wdata[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28785 Q=mem_wdata[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28787 Q=mem_wdata[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28789 Q=mem_wdata[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28791 Q=mem_wdata[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28793 Q=mem_wdata[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28795 Q=mem_wdata[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28797 Q=mem_wdata[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28799 Q=mem_wdata[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28801 Q=mem_wdata[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28803 Q=mem_wdata[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28805 Q=mem_wdata[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28807 Q=mem_wdata[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28809 Q=mem_wdata[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28811 Q=mem_wdata[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28813 Q=mem_wdata[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28815 Q=mem_wdata[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28817 Q=mem_wdata[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28819 Q=mem_wdata[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28821 Q=mem_wdata[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28823 Q=mem_wdata[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28825 Q=mem_wdata[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28827 Q=mem_wdata[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28829 Q=mem_wdata[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28831 Q=mem_wdata[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28833 Q=mem_wdata[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28835 Q=mem_wstrb[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28837 Q=mem_wstrb[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28839 Q=mem_wstrb[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28841 Q=mem_wstrb[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28845 Q=latched_rd[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28849 Q=latched_rd[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28853 Q=latched_rd[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28857 Q=latched_rd[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28861 Q=latched_rd[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28863 Q=reg_sh[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28865 Q=reg_sh[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28869 Q=decoded_imm[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28873 Q=decoded_imm[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28877 Q=decoded_imm[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28881 Q=decoded_imm[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28885 Q=decoded_imm[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28889 Q=decoded_imm[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28893 Q=decoded_imm[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28897 Q=decoded_imm[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28901 Q=decoded_imm[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28905 Q=decoded_imm[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28909 Q=decoded_imm[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28913 Q=decoded_imm[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28917 Q=decoded_imm[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28921 Q=decoded_imm[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28925 Q=decoded_imm[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28929 Q=decoded_imm[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28933 Q=decoded_imm[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28937 Q=decoded_imm[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28941 Q=decoded_imm[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28945 Q=decoded_imm[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28949 Q=decoded_imm[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28953 Q=decoded_imm[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28957 Q=decoded_imm[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28961 Q=decoded_imm[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28965 Q=decoded_imm[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28969 Q=decoded_imm[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28973 Q=decoded_imm[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28977 Q=decoded_imm[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28981 Q=decoded_imm[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28985 Q=decoded_imm[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28989 Q=decoded_imm[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28991 Q=cpuregs[18][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28993 Q=cpuregs[18][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28995 Q=cpuregs[18][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28997 Q=cpuregs[18][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$28999 Q=cpuregs[18][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29001 Q=cpuregs[18][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29003 Q=cpuregs[18][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29005 Q=cpuregs[18][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29007 Q=cpuregs[18][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29009 Q=cpuregs[18][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29011 Q=cpuregs[18][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29013 Q=cpuregs[18][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29015 Q=cpuregs[18][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29017 Q=cpuregs[18][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29019 Q=cpuregs[18][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29021 Q=cpuregs[18][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29023 Q=cpuregs[18][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29025 Q=cpuregs[18][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29027 Q=cpuregs[18][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29029 Q=cpuregs[18][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29031 Q=cpuregs[18][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29033 Q=cpuregs[18][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29035 Q=cpuregs[18][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29037 Q=cpuregs[18][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29039 Q=cpuregs[18][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29041 Q=cpuregs[18][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29043 Q=cpuregs[18][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29045 Q=cpuregs[18][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29047 Q=cpuregs[18][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29049 Q=cpuregs[18][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29051 Q=cpuregs[18][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29053 Q=cpuregs[18][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29055 Q=cpuregs[19][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29057 Q=cpuregs[19][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29059 Q=cpuregs[19][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29061 Q=cpuregs[19][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29063 Q=cpuregs[19][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29065 Q=cpuregs[19][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29067 Q=cpuregs[19][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29069 Q=cpuregs[19][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29071 Q=cpuregs[19][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29073 Q=cpuregs[19][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29075 Q=cpuregs[19][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29077 Q=cpuregs[19][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29079 Q=cpuregs[19][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29081 Q=cpuregs[19][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29083 Q=cpuregs[19][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29085 Q=cpuregs[19][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29087 Q=cpuregs[19][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29089 Q=cpuregs[19][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29091 Q=cpuregs[19][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29093 Q=cpuregs[19][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29095 Q=cpuregs[19][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29097 Q=cpuregs[19][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29099 Q=cpuregs[19][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29101 Q=cpuregs[19][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29103 Q=cpuregs[19][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29105 Q=cpuregs[19][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29107 Q=cpuregs[19][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29109 Q=cpuregs[19][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29111 Q=cpuregs[19][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29113 Q=cpuregs[19][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29115 Q=cpuregs[19][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29117 Q=cpuregs[19][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20123$auto$rtlil.cc:2497:Mux$4295[0] Q=$\cpuregs$rdreg[1]$q[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20123$auto$rtlil.cc:2497:Mux$4295[1] Q=$\cpuregs$rdreg[1]$q[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20123$auto$rtlil.cc:2497:Mux$4295[2] Q=$\cpuregs$rdreg[1]$q[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20123$auto$rtlil.cc:2497:Mux$4295[3] Q=$\cpuregs$rdreg[1]$q[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20123$auto$rtlil.cc:2497:Mux$4295[4] Q=$\cpuregs$rdreg[1]$q[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29119 Q=mem_rdata_q[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29121 Q=mem_rdata_q[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29123 Q=mem_rdata_q[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29125 Q=mem_rdata_q[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29127 Q=mem_rdata_q[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29129 Q=mem_rdata_q[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29131 Q=mem_rdata_q[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29133 Q=mem_rdata_q[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29135 Q=mem_rdata_q[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29137 Q=mem_rdata_q[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29139 Q=mem_rdata_q[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29141 Q=mem_rdata_q[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29143 Q=mem_rdata_q[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29145 Q=mem_rdata_q[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29147 Q=mem_rdata_q[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29149 Q=mem_rdata_q[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29151 Q=mem_rdata_q[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29153 Q=mem_rdata_q[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29155 Q=mem_rdata_q[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29157 Q=mem_rdata_q[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29159 Q=mem_rdata_q[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29161 Q=mem_rdata_q[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29163 Q=mem_rdata_q[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29165 Q=mem_rdata_q[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29167 Q=mem_rdata_q[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29169 Q=mem_rdata_q[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29171 Q=mem_rdata_q[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29173 Q=mem_rdata_q[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29175 Q=mem_rdata_q[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29177 Q=mem_rdata_q[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29179 Q=mem_rdata_q[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29181 Q=mem_rdata_q[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29183 Q=cpuregs[24][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29185 Q=cpuregs[24][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29187 Q=cpuregs[24][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29189 Q=cpuregs[24][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29191 Q=cpuregs[24][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29193 Q=cpuregs[24][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29195 Q=cpuregs[24][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29197 Q=cpuregs[24][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29199 Q=cpuregs[24][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29201 Q=cpuregs[24][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29203 Q=cpuregs[24][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29205 Q=cpuregs[24][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29207 Q=cpuregs[24][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29209 Q=cpuregs[24][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29211 Q=cpuregs[24][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29213 Q=cpuregs[24][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29215 Q=cpuregs[24][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29217 Q=cpuregs[24][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29219 Q=cpuregs[24][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29221 Q=cpuregs[24][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29223 Q=cpuregs[24][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29225 Q=cpuregs[24][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29227 Q=cpuregs[24][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29229 Q=cpuregs[24][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29231 Q=cpuregs[24][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29233 Q=cpuregs[24][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29235 Q=cpuregs[24][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29237 Q=cpuregs[24][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29239 Q=cpuregs[24][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29241 Q=cpuregs[24][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29243 Q=cpuregs[24][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29245 Q=cpuregs[24][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$0\reg_sh[4:0][2] Q=reg_sh[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$0\reg_sh[4:0][3] Q=reg_sh[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$0\reg_sh[4:0][4] Q=reg_sh[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20123$auto$fsm_map.cc:170:map_fsm$3615[0] Q=cpu_state[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20123$auto$fsm_map.cc:170:map_fsm$3615[1] Q=cpu_state[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20123$auto$fsm_map.cc:170:map_fsm$3615[2] Q=cpu_state[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20123$auto$fsm_map.cc:170:map_fsm$3615[3] Q=cpu_state[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20123$auto$fsm_map.cc:170:map_fsm$3615[4] Q=cpu_state[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20123$auto$fsm_map.cc:170:map_fsm$3615[5] Q=cpu_state[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20123$auto$fsm_map.cc:170:map_fsm$3615[6] Q=cpu_state[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29247 Q=cpuregs[9][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29249 Q=cpuregs[9][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29251 Q=cpuregs[9][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29253 Q=cpuregs[9][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29255 Q=cpuregs[9][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29257 Q=cpuregs[9][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29259 Q=cpuregs[9][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29261 Q=cpuregs[9][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29263 Q=cpuregs[9][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29265 Q=cpuregs[9][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29267 Q=cpuregs[9][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29269 Q=cpuregs[9][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29271 Q=cpuregs[9][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29273 Q=cpuregs[9][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29275 Q=cpuregs[9][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29277 Q=cpuregs[9][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29279 Q=cpuregs[9][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29281 Q=cpuregs[9][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29283 Q=cpuregs[9][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29285 Q=cpuregs[9][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29287 Q=cpuregs[9][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29289 Q=cpuregs[9][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29291 Q=cpuregs[9][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29293 Q=cpuregs[9][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29295 Q=cpuregs[9][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29297 Q=cpuregs[9][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29299 Q=cpuregs[9][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29301 Q=cpuregs[9][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29303 Q=cpuregs[9][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29305 Q=cpuregs[9][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29307 Q=cpuregs[9][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29309 Q=cpuregs[9][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29311 Q=cpuregs[31][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29313 Q=cpuregs[31][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29315 Q=cpuregs[31][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29317 Q=cpuregs[31][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29319 Q=cpuregs[31][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29321 Q=cpuregs[31][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29323 Q=cpuregs[31][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29325 Q=cpuregs[31][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29327 Q=cpuregs[31][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29329 Q=cpuregs[31][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29331 Q=cpuregs[31][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29333 Q=cpuregs[31][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29335 Q=cpuregs[31][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29337 Q=cpuregs[31][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29339 Q=cpuregs[31][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29341 Q=cpuregs[31][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29343 Q=cpuregs[31][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29345 Q=cpuregs[31][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29347 Q=cpuregs[31][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29349 Q=cpuregs[31][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29351 Q=cpuregs[31][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29353 Q=cpuregs[31][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29355 Q=cpuregs[31][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29357 Q=cpuregs[31][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29359 Q=cpuregs[31][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29361 Q=cpuregs[31][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29363 Q=cpuregs[31][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29365 Q=cpuregs[31][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29367 Q=cpuregs[31][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29369 Q=cpuregs[31][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29371 Q=cpuregs[31][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29373 Q=cpuregs[31][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29375 Q=cpuregs[23][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29377 Q=cpuregs[23][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29379 Q=cpuregs[23][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29381 Q=cpuregs[23][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29383 Q=cpuregs[23][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29385 Q=cpuregs[23][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29387 Q=cpuregs[23][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29389 Q=cpuregs[23][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29391 Q=cpuregs[23][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29393 Q=cpuregs[23][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29395 Q=cpuregs[23][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29397 Q=cpuregs[23][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29399 Q=cpuregs[23][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29401 Q=cpuregs[23][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29403 Q=cpuregs[23][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29405 Q=cpuregs[23][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29407 Q=cpuregs[23][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29409 Q=cpuregs[23][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29411 Q=cpuregs[23][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29413 Q=cpuregs[23][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29415 Q=cpuregs[23][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29417 Q=cpuregs[23][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29419 Q=cpuregs[23][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29421 Q=cpuregs[23][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29423 Q=cpuregs[23][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29425 Q=cpuregs[23][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29427 Q=cpuregs[23][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29429 Q=cpuregs[23][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29431 Q=cpuregs[23][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29433 Q=cpuregs[23][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29435 Q=cpuregs[23][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29437 Q=cpuregs[23][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29439 Q=cpuregs[29][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29441 Q=cpuregs[29][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29443 Q=cpuregs[29][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29445 Q=cpuregs[29][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29447 Q=cpuregs[29][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29449 Q=cpuregs[29][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29451 Q=cpuregs[29][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29453 Q=cpuregs[29][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29455 Q=cpuregs[29][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29457 Q=cpuregs[29][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29459 Q=cpuregs[29][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29461 Q=cpuregs[29][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29463 Q=cpuregs[29][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29465 Q=cpuregs[29][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29467 Q=cpuregs[29][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29469 Q=cpuregs[29][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29471 Q=cpuregs[29][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29473 Q=cpuregs[29][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29475 Q=cpuregs[29][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29477 Q=cpuregs[29][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29479 Q=cpuregs[29][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29481 Q=cpuregs[29][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29483 Q=cpuregs[29][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29485 Q=cpuregs[29][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29487 Q=cpuregs[29][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29489 Q=cpuregs[29][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29491 Q=cpuregs[29][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29493 Q=cpuregs[29][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29495 Q=cpuregs[29][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29497 Q=cpuregs[29][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29499 Q=cpuregs[29][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29501 Q=cpuregs[29][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29503 Q=cpuregs[3][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29505 Q=cpuregs[3][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29507 Q=cpuregs[3][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29509 Q=cpuregs[3][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29511 Q=cpuregs[3][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29513 Q=cpuregs[3][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29515 Q=cpuregs[3][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29517 Q=cpuregs[3][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29519 Q=cpuregs[3][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29521 Q=cpuregs[3][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29523 Q=cpuregs[3][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29525 Q=cpuregs[3][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29527 Q=cpuregs[3][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29529 Q=cpuregs[3][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29531 Q=cpuregs[3][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29533 Q=cpuregs[3][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29535 Q=cpuregs[3][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29537 Q=cpuregs[3][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29539 Q=cpuregs[3][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29541 Q=cpuregs[3][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29543 Q=cpuregs[3][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29545 Q=cpuregs[3][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29547 Q=cpuregs[3][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29549 Q=cpuregs[3][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29551 Q=cpuregs[3][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29553 Q=cpuregs[3][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29555 Q=cpuregs[3][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29557 Q=cpuregs[3][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29559 Q=cpuregs[3][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29561 Q=cpuregs[3][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29563 Q=cpuregs[3][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29565 Q=cpuregs[3][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29567 Q=cpuregs[22][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29569 Q=cpuregs[22][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29571 Q=cpuregs[22][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29573 Q=cpuregs[22][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29575 Q=cpuregs[22][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29577 Q=cpuregs[22][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29579 Q=cpuregs[22][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29581 Q=cpuregs[22][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29583 Q=cpuregs[22][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29585 Q=cpuregs[22][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29587 Q=cpuregs[22][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29589 Q=cpuregs[22][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29591 Q=cpuregs[22][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29593 Q=cpuregs[22][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29595 Q=cpuregs[22][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29597 Q=cpuregs[22][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29599 Q=cpuregs[22][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29601 Q=cpuregs[22][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29603 Q=cpuregs[22][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29605 Q=cpuregs[22][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29607 Q=cpuregs[22][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29609 Q=cpuregs[22][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29611 Q=cpuregs[22][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29613 Q=cpuregs[22][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29615 Q=cpuregs[22][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29617 Q=cpuregs[22][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29619 Q=cpuregs[22][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29621 Q=cpuregs[22][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29623 Q=cpuregs[22][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29625 Q=cpuregs[22][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29627 Q=cpuregs[22][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29629 Q=cpuregs[22][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29631 Q=cpuregs[4][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29633 Q=cpuregs[4][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29635 Q=cpuregs[4][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29637 Q=cpuregs[4][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29639 Q=cpuregs[4][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29641 Q=cpuregs[4][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29643 Q=cpuregs[4][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29645 Q=cpuregs[4][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29647 Q=cpuregs[4][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29649 Q=cpuregs[4][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29651 Q=cpuregs[4][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29653 Q=cpuregs[4][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29655 Q=cpuregs[4][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29657 Q=cpuregs[4][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29659 Q=cpuregs[4][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29661 Q=cpuregs[4][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29663 Q=cpuregs[4][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29665 Q=cpuregs[4][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29667 Q=cpuregs[4][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29669 Q=cpuregs[4][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29671 Q=cpuregs[4][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29673 Q=cpuregs[4][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29675 Q=cpuregs[4][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29677 Q=cpuregs[4][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29679 Q=cpuregs[4][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29681 Q=cpuregs[4][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29683 Q=cpuregs[4][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29685 Q=cpuregs[4][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29687 Q=cpuregs[4][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29689 Q=cpuregs[4][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29691 Q=cpuregs[4][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29693 Q=cpuregs[4][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29695 Q=cpuregs[5][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29697 Q=cpuregs[5][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29699 Q=cpuregs[5][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29701 Q=cpuregs[5][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29703 Q=cpuregs[5][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29705 Q=cpuregs[5][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29707 Q=cpuregs[5][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29709 Q=cpuregs[5][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29711 Q=cpuregs[5][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29713 Q=cpuregs[5][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29715 Q=cpuregs[5][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29717 Q=cpuregs[5][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29719 Q=cpuregs[5][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29721 Q=cpuregs[5][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29723 Q=cpuregs[5][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29725 Q=cpuregs[5][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29727 Q=cpuregs[5][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29729 Q=cpuregs[5][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29731 Q=cpuregs[5][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29733 Q=cpuregs[5][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29735 Q=cpuregs[5][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29737 Q=cpuregs[5][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29739 Q=cpuregs[5][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29741 Q=cpuregs[5][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29743 Q=cpuregs[5][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29745 Q=cpuregs[5][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29747 Q=cpuregs[5][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29749 Q=cpuregs[5][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29751 Q=cpuregs[5][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29753 Q=cpuregs[5][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29755 Q=cpuregs[5][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29757 Q=cpuregs[5][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20123$auto$fsm_map.cc:170:map_fsm$3816[0] Q=mem_wordsize[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20123$auto$fsm_map.cc:170:map_fsm$3816[1] Q=mem_wordsize[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20123$auto$fsm_map.cc:170:map_fsm$3816[2] Q=mem_wordsize[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29759 Q=cpuregs[6][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29761 Q=cpuregs[6][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29763 Q=cpuregs[6][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29765 Q=cpuregs[6][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29767 Q=cpuregs[6][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29769 Q=cpuregs[6][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29771 Q=cpuregs[6][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29773 Q=cpuregs[6][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29775 Q=cpuregs[6][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29777 Q=cpuregs[6][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29779 Q=cpuregs[6][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29781 Q=cpuregs[6][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29783 Q=cpuregs[6][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29785 Q=cpuregs[6][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29787 Q=cpuregs[6][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29789 Q=cpuregs[6][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29791 Q=cpuregs[6][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29793 Q=cpuregs[6][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29795 Q=cpuregs[6][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29797 Q=cpuregs[6][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29799 Q=cpuregs[6][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29801 Q=cpuregs[6][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29803 Q=cpuregs[6][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29805 Q=cpuregs[6][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29807 Q=cpuregs[6][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29809 Q=cpuregs[6][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29811 Q=cpuregs[6][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29813 Q=cpuregs[6][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29815 Q=cpuregs[6][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29817 Q=cpuregs[6][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29819 Q=cpuregs[6][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29821 Q=cpuregs[6][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29823 Q=cpuregs[7][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29825 Q=cpuregs[7][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29827 Q=cpuregs[7][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29829 Q=cpuregs[7][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29831 Q=cpuregs[7][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29833 Q=cpuregs[7][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29835 Q=cpuregs[7][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29837 Q=cpuregs[7][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29839 Q=cpuregs[7][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29841 Q=cpuregs[7][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29843 Q=cpuregs[7][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29845 Q=cpuregs[7][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29847 Q=cpuregs[7][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29849 Q=cpuregs[7][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29851 Q=cpuregs[7][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29853 Q=cpuregs[7][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29855 Q=cpuregs[7][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29857 Q=cpuregs[7][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29859 Q=cpuregs[7][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29861 Q=cpuregs[7][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29863 Q=cpuregs[7][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29865 Q=cpuregs[7][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29867 Q=cpuregs[7][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29869 Q=cpuregs[7][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29871 Q=cpuregs[7][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29873 Q=cpuregs[7][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29875 Q=cpuregs[7][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29877 Q=cpuregs[7][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29879 Q=cpuregs[7][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29881 Q=cpuregs[7][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29883 Q=cpuregs[7][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29885 Q=cpuregs[7][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29887 Q=cpuregs[8][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29889 Q=cpuregs[8][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29891 Q=cpuregs[8][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29893 Q=cpuregs[8][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29895 Q=cpuregs[8][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29897 Q=cpuregs[8][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29899 Q=cpuregs[8][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29901 Q=cpuregs[8][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29903 Q=cpuregs[8][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29905 Q=cpuregs[8][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29907 Q=cpuregs[8][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29909 Q=cpuregs[8][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29911 Q=cpuregs[8][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29913 Q=cpuregs[8][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29915 Q=cpuregs[8][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29917 Q=cpuregs[8][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29919 Q=cpuregs[8][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29921 Q=cpuregs[8][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29923 Q=cpuregs[8][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29925 Q=cpuregs[8][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29927 Q=cpuregs[8][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29929 Q=cpuregs[8][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29931 Q=cpuregs[8][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29933 Q=cpuregs[8][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29935 Q=cpuregs[8][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29937 Q=cpuregs[8][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29939 Q=cpuregs[8][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29941 Q=cpuregs[8][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29943 Q=cpuregs[8][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29945 Q=cpuregs[8][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29947 Q=cpuregs[8][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29949 Q=cpuregs[8][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29951 Q=cpuregs[0][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29953 Q=cpuregs[0][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29955 Q=cpuregs[0][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29957 Q=cpuregs[0][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29959 Q=cpuregs[0][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29961 Q=cpuregs[0][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29963 Q=cpuregs[0][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29965 Q=cpuregs[0][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29967 Q=cpuregs[0][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29969 Q=cpuregs[0][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29971 Q=cpuregs[0][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29973 Q=cpuregs[0][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29975 Q=cpuregs[0][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29977 Q=cpuregs[0][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29979 Q=cpuregs[0][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29981 Q=cpuregs[0][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29983 Q=cpuregs[0][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29985 Q=cpuregs[0][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29987 Q=cpuregs[0][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29989 Q=cpuregs[0][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29991 Q=cpuregs[0][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29993 Q=cpuregs[0][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29995 Q=cpuregs[0][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29997 Q=cpuregs[0][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$29999 Q=cpuregs[0][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30001 Q=cpuregs[0][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30003 Q=cpuregs[0][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30005 Q=cpuregs[0][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30007 Q=cpuregs[0][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30009 Q=cpuregs[0][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30011 Q=cpuregs[0][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30013 Q=cpuregs[0][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30015 Q=cpuregs[10][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30017 Q=cpuregs[10][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30019 Q=cpuregs[10][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30021 Q=cpuregs[10][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30023 Q=cpuregs[10][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30025 Q=cpuregs[10][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30027 Q=cpuregs[10][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30029 Q=cpuregs[10][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30031 Q=cpuregs[10][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30033 Q=cpuregs[10][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30035 Q=cpuregs[10][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30037 Q=cpuregs[10][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30039 Q=cpuregs[10][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30041 Q=cpuregs[10][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30043 Q=cpuregs[10][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30045 Q=cpuregs[10][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30047 Q=cpuregs[10][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30049 Q=cpuregs[10][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30051 Q=cpuregs[10][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30053 Q=cpuregs[10][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30055 Q=cpuregs[10][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30057 Q=cpuregs[10][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30059 Q=cpuregs[10][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30061 Q=cpuregs[10][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30063 Q=cpuregs[10][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30065 Q=cpuregs[10][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30067 Q=cpuregs[10][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30069 Q=cpuregs[10][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30071 Q=cpuregs[10][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30073 Q=cpuregs[10][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30075 Q=cpuregs[10][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30077 Q=cpuregs[10][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30082$auto$rtlil.cc:2608:MuxGate$30081 Q=mem_valid
.names $false compressed_instr
1 1
.names $false dbg_mem_addr[0]
1 1
.names $false dbg_mem_addr[1]
1 1
.names mem_addr[2] dbg_mem_addr[2]
1 1
.names mem_addr[3] dbg_mem_addr[3]
1 1
.names mem_addr[4] dbg_mem_addr[4]
1 1
.names mem_addr[5] dbg_mem_addr[5]
1 1
.names mem_addr[6] dbg_mem_addr[6]
1 1
.names mem_addr[7] dbg_mem_addr[7]
1 1
.names mem_addr[8] dbg_mem_addr[8]
1 1
.names mem_addr[9] dbg_mem_addr[9]
1 1
.names mem_addr[10] dbg_mem_addr[10]
1 1
.names mem_addr[11] dbg_mem_addr[11]
1 1
.names mem_addr[12] dbg_mem_addr[12]
1 1
.names mem_addr[13] dbg_mem_addr[13]
1 1
.names mem_addr[14] dbg_mem_addr[14]
1 1
.names mem_addr[15] dbg_mem_addr[15]
1 1
.names mem_addr[16] dbg_mem_addr[16]
1 1
.names mem_addr[17] dbg_mem_addr[17]
1 1
.names mem_addr[18] dbg_mem_addr[18]
1 1
.names mem_addr[19] dbg_mem_addr[19]
1 1
.names mem_addr[20] dbg_mem_addr[20]
1 1
.names mem_addr[21] dbg_mem_addr[21]
1 1
.names mem_addr[22] dbg_mem_addr[22]
1 1
.names mem_addr[23] dbg_mem_addr[23]
1 1
.names mem_addr[24] dbg_mem_addr[24]
1 1
.names mem_addr[25] dbg_mem_addr[25]
1 1
.names mem_addr[26] dbg_mem_addr[26]
1 1
.names mem_addr[27] dbg_mem_addr[27]
1 1
.names mem_addr[28] dbg_mem_addr[28]
1 1
.names mem_addr[29] dbg_mem_addr[29]
1 1
.names mem_addr[30] dbg_mem_addr[30]
1 1
.names mem_addr[31] dbg_mem_addr[31]
1 1
.names mem_instr dbg_mem_instr
1 1
.names mem_rdata[0] dbg_mem_rdata[0]
1 1
.names mem_rdata[1] dbg_mem_rdata[1]
1 1
.names mem_rdata[2] dbg_mem_rdata[2]
1 1
.names mem_rdata[3] dbg_mem_rdata[3]
1 1
.names mem_rdata[4] dbg_mem_rdata[4]
1 1
.names mem_rdata[5] dbg_mem_rdata[5]
1 1
.names mem_rdata[6] dbg_mem_rdata[6]
1 1
.names mem_rdata[7] dbg_mem_rdata[7]
1 1
.names mem_rdata[8] dbg_mem_rdata[8]
1 1
.names mem_rdata[9] dbg_mem_rdata[9]
1 1
.names mem_rdata[10] dbg_mem_rdata[10]
1 1
.names mem_rdata[11] dbg_mem_rdata[11]
1 1
.names mem_rdata[12] dbg_mem_rdata[12]
1 1
.names mem_rdata[13] dbg_mem_rdata[13]
1 1
.names mem_rdata[14] dbg_mem_rdata[14]
1 1
.names mem_rdata[15] dbg_mem_rdata[15]
1 1
.names mem_rdata[16] dbg_mem_rdata[16]
1 1
.names mem_rdata[17] dbg_mem_rdata[17]
1 1
.names mem_rdata[18] dbg_mem_rdata[18]
1 1
.names mem_rdata[19] dbg_mem_rdata[19]
1 1
.names mem_rdata[20] dbg_mem_rdata[20]
1 1
.names mem_rdata[21] dbg_mem_rdata[21]
1 1
.names mem_rdata[22] dbg_mem_rdata[22]
1 1
.names mem_rdata[23] dbg_mem_rdata[23]
1 1
.names mem_rdata[24] dbg_mem_rdata[24]
1 1
.names mem_rdata[25] dbg_mem_rdata[25]
1 1
.names mem_rdata[26] dbg_mem_rdata[26]
1 1
.names mem_rdata[27] dbg_mem_rdata[27]
1 1
.names mem_rdata[28] dbg_mem_rdata[28]
1 1
.names mem_rdata[29] dbg_mem_rdata[29]
1 1
.names mem_rdata[30] dbg_mem_rdata[30]
1 1
.names mem_rdata[31] dbg_mem_rdata[31]
1 1
.names mem_ready dbg_mem_ready
1 1
.names mem_valid dbg_mem_valid
1 1
.names mem_wdata[0] dbg_mem_wdata[0]
1 1
.names mem_wdata[1] dbg_mem_wdata[1]
1 1
.names mem_wdata[2] dbg_mem_wdata[2]
1 1
.names mem_wdata[3] dbg_mem_wdata[3]
1 1
.names mem_wdata[4] dbg_mem_wdata[4]
1 1
.names mem_wdata[5] dbg_mem_wdata[5]
1 1
.names mem_wdata[6] dbg_mem_wdata[6]
1 1
.names mem_wdata[7] dbg_mem_wdata[7]
1 1
.names mem_wdata[8] dbg_mem_wdata[8]
1 1
.names mem_wdata[9] dbg_mem_wdata[9]
1 1
.names mem_wdata[10] dbg_mem_wdata[10]
1 1
.names mem_wdata[11] dbg_mem_wdata[11]
1 1
.names mem_wdata[12] dbg_mem_wdata[12]
1 1
.names mem_wdata[13] dbg_mem_wdata[13]
1 1
.names mem_wdata[14] dbg_mem_wdata[14]
1 1
.names mem_wdata[15] dbg_mem_wdata[15]
1 1
.names mem_wdata[16] dbg_mem_wdata[16]
1 1
.names mem_wdata[17] dbg_mem_wdata[17]
1 1
.names mem_wdata[18] dbg_mem_wdata[18]
1 1
.names mem_wdata[19] dbg_mem_wdata[19]
1 1
.names mem_wdata[20] dbg_mem_wdata[20]
1 1
.names mem_wdata[21] dbg_mem_wdata[21]
1 1
.names mem_wdata[22] dbg_mem_wdata[22]
1 1
.names mem_wdata[23] dbg_mem_wdata[23]
1 1
.names mem_wdata[24] dbg_mem_wdata[24]
1 1
.names mem_wdata[25] dbg_mem_wdata[25]
1 1
.names mem_wdata[26] dbg_mem_wdata[26]
1 1
.names mem_wdata[27] dbg_mem_wdata[27]
1 1
.names mem_wdata[28] dbg_mem_wdata[28]
1 1
.names mem_wdata[29] dbg_mem_wdata[29]
1 1
.names mem_wdata[30] dbg_mem_wdata[30]
1 1
.names mem_wdata[31] dbg_mem_wdata[31]
1 1
.names mem_wstrb[0] dbg_mem_wstrb[0]
1 1
.names mem_wstrb[1] dbg_mem_wstrb[1]
1 1
.names mem_wstrb[2] dbg_mem_wstrb[2]
1 1
.names mem_wstrb[3] dbg_mem_wstrb[3]
1 1
.names $false decoded_imm_j[0]
1 1
.names decoded_rs2[1] decoded_imm_j[1]
1 1
.names decoded_rs2[2] decoded_imm_j[2]
1 1
.names decoded_rs2[3] decoded_imm_j[3]
1 1
.names decoded_rs2[0] decoded_imm_j[11]
1 1
.names decoded_rs1[0] decoded_imm_j[15]
1 1
.names decoded_rs1[1] decoded_imm_j[16]
1 1
.names decoded_rs1[2] decoded_imm_j[17]
1 1
.names decoded_rs1[3] decoded_imm_j[18]
1 1
.names decoded_imm_j[20] decoded_imm_j[21]
1 1
.names decoded_imm_j[20] decoded_imm_j[22]
1 1
.names decoded_imm_j[20] decoded_imm_j[23]
1 1
.names decoded_imm_j[20] decoded_imm_j[24]
1 1
.names decoded_imm_j[20] decoded_imm_j[25]
1 1
.names decoded_imm_j[20] decoded_imm_j[26]
1 1
.names decoded_imm_j[20] decoded_imm_j[27]
1 1
.names decoded_imm_j[20] decoded_imm_j[28]
1 1
.names decoded_imm_j[20] decoded_imm_j[29]
1 1
.names decoded_imm_j[20] decoded_imm_j[30]
1 1
.names decoded_imm_j[20] decoded_imm_j[31]
1 1
.names $undef decoded_rs[0]
1 1
.names $undef decoded_rs[1]
1 1
.names $undef decoded_rs[2]
1 1
.names $undef decoded_rs[3]
1 1
.names $undef decoded_rs[4]
1 1
.names decoded_imm_j[19] decoded_rs1[4]
1 1
.names decoded_imm_j[4] decoded_rs2[4]
1 1
.names $false do_waitirq
1 1
.names $false eoi[0]
1 1
.names $false eoi[1]
1 1
.names $false eoi[2]
1 1
.names $false eoi[3]
1 1
.names $false eoi[4]
1 1
.names $false eoi[5]
1 1
.names $false eoi[6]
1 1
.names $false eoi[7]
1 1
.names $false eoi[8]
1 1
.names $false eoi[9]
1 1
.names $false eoi[10]
1 1
.names $false eoi[11]
1 1
.names $false eoi[12]
1 1
.names $false eoi[13]
1 1
.names $false eoi[14]
1 1
.names $false eoi[15]
1 1
.names $false eoi[16]
1 1
.names $false eoi[17]
1 1
.names $false eoi[18]
1 1
.names $false eoi[19]
1 1
.names $false eoi[20]
1 1
.names $false eoi[21]
1 1
.names $false eoi[22]
1 1
.names $false eoi[23]
1 1
.names $false eoi[24]
1 1
.names $false eoi[25]
1 1
.names $false eoi[26]
1 1
.names $false eoi[27]
1 1
.names $false eoi[28]
1 1
.names $false eoi[29]
1 1
.names $false eoi[30]
1 1
.names $false eoi[31]
1 1
.names $false instr_getq
1 1
.names $false instr_maskirq
1 1
.names $false instr_retirq
1 1
.names $false instr_setq
1 1
.names $false instr_timer
1 1
.names $false instr_waitirq
1 1
.names $false latched_compr
1 1
.names $false mem_addr[0]
1 1
.names $false mem_addr[1]
1 1
.names $false mem_la_addr[0]
1 1
.names $false mem_la_addr[1]
1 1
.names $false mem_la_firstword
1 1
.names $false mem_la_firstword_xfer
1 1
.names $false mem_la_use_prefetched_high_word
1 1
.names reg_op2[0] mem_la_wdata[0]
1 1
.names reg_op2[1] mem_la_wdata[1]
1 1
.names reg_op2[2] mem_la_wdata[2]
1 1
.names reg_op2[3] mem_la_wdata[3]
1 1
.names reg_op2[4] mem_la_wdata[4]
1 1
.names reg_op2[5] mem_la_wdata[5]
1 1
.names reg_op2[6] mem_la_wdata[6]
1 1
.names reg_op2[7] mem_la_wdata[7]
1 1
.names $undef pcpi_div_rd[0]
1 1
.names $undef pcpi_div_rd[1]
1 1
.names $undef pcpi_div_rd[2]
1 1
.names $undef pcpi_div_rd[3]
1 1
.names $undef pcpi_div_rd[4]
1 1
.names $undef pcpi_div_rd[5]
1 1
.names $undef pcpi_div_rd[6]
1 1
.names $undef pcpi_div_rd[7]
1 1
.names $undef pcpi_div_rd[8]
1 1
.names $undef pcpi_div_rd[9]
1 1
.names $undef pcpi_div_rd[10]
1 1
.names $undef pcpi_div_rd[11]
1 1
.names $undef pcpi_div_rd[12]
1 1
.names $undef pcpi_div_rd[13]
1 1
.names $undef pcpi_div_rd[14]
1 1
.names $undef pcpi_div_rd[15]
1 1
.names $undef pcpi_div_rd[16]
1 1
.names $undef pcpi_div_rd[17]
1 1
.names $undef pcpi_div_rd[18]
1 1
.names $undef pcpi_div_rd[19]
1 1
.names $undef pcpi_div_rd[20]
1 1
.names $undef pcpi_div_rd[21]
1 1
.names $undef pcpi_div_rd[22]
1 1
.names $undef pcpi_div_rd[23]
1 1
.names $undef pcpi_div_rd[24]
1 1
.names $undef pcpi_div_rd[25]
1 1
.names $undef pcpi_div_rd[26]
1 1
.names $undef pcpi_div_rd[27]
1 1
.names $undef pcpi_div_rd[28]
1 1
.names $undef pcpi_div_rd[29]
1 1
.names $undef pcpi_div_rd[30]
1 1
.names $undef pcpi_div_rd[31]
1 1
.names $false pcpi_div_ready
1 1
.names $false pcpi_div_wait
1 1
.names $false pcpi_div_wr
1 1
.names $undef pcpi_insn[0]
1 1
.names $undef pcpi_insn[1]
1 1
.names $undef pcpi_insn[2]
1 1
.names $undef pcpi_insn[3]
1 1
.names $undef pcpi_insn[4]
1 1
.names $undef pcpi_insn[5]
1 1
.names $undef pcpi_insn[6]
1 1
.names $undef pcpi_insn[7]
1 1
.names $undef pcpi_insn[8]
1 1
.names $undef pcpi_insn[9]
1 1
.names $undef pcpi_insn[10]
1 1
.names $undef pcpi_insn[11]
1 1
.names $undef pcpi_insn[12]
1 1
.names $undef pcpi_insn[13]
1 1
.names $undef pcpi_insn[14]
1 1
.names $undef pcpi_insn[15]
1 1
.names $undef pcpi_insn[16]
1 1
.names $undef pcpi_insn[17]
1 1
.names $undef pcpi_insn[18]
1 1
.names $undef pcpi_insn[19]
1 1
.names $undef pcpi_insn[20]
1 1
.names $undef pcpi_insn[21]
1 1
.names $undef pcpi_insn[22]
1 1
.names $undef pcpi_insn[23]
1 1
.names $undef pcpi_insn[24]
1 1
.names $undef pcpi_insn[25]
1 1
.names $undef pcpi_insn[26]
1 1
.names $undef pcpi_insn[27]
1 1
.names $undef pcpi_insn[28]
1 1
.names $undef pcpi_insn[29]
1 1
.names $undef pcpi_insn[30]
1 1
.names $undef pcpi_insn[31]
1 1
.names $undef pcpi_int_rd[0]
1 1
.names $undef pcpi_int_rd[1]
1 1
.names $undef pcpi_int_rd[2]
1 1
.names $undef pcpi_int_rd[3]
1 1
.names $undef pcpi_int_rd[4]
1 1
.names $undef pcpi_int_rd[5]
1 1
.names $undef pcpi_int_rd[6]
1 1
.names $undef pcpi_int_rd[7]
1 1
.names $undef pcpi_int_rd[8]
1 1
.names $undef pcpi_int_rd[9]
1 1
.names $undef pcpi_int_rd[10]
1 1
.names $undef pcpi_int_rd[11]
1 1
.names $undef pcpi_int_rd[12]
1 1
.names $undef pcpi_int_rd[13]
1 1
.names $undef pcpi_int_rd[14]
1 1
.names $undef pcpi_int_rd[15]
1 1
.names $undef pcpi_int_rd[16]
1 1
.names $undef pcpi_int_rd[17]
1 1
.names $undef pcpi_int_rd[18]
1 1
.names $undef pcpi_int_rd[19]
1 1
.names $undef pcpi_int_rd[20]
1 1
.names $undef pcpi_int_rd[21]
1 1
.names $undef pcpi_int_rd[22]
1 1
.names $undef pcpi_int_rd[23]
1 1
.names $undef pcpi_int_rd[24]
1 1
.names $undef pcpi_int_rd[25]
1 1
.names $undef pcpi_int_rd[26]
1 1
.names $undef pcpi_int_rd[27]
1 1
.names $undef pcpi_int_rd[28]
1 1
.names $undef pcpi_int_rd[29]
1 1
.names $undef pcpi_int_rd[30]
1 1
.names $undef pcpi_int_rd[31]
1 1
.names $false pcpi_int_ready
1 1
.names $false pcpi_int_wait
1 1
.names $false pcpi_int_wr
1 1
.names $undef pcpi_mul_rd[0]
1 1
.names $undef pcpi_mul_rd[1]
1 1
.names $undef pcpi_mul_rd[2]
1 1
.names $undef pcpi_mul_rd[3]
1 1
.names $undef pcpi_mul_rd[4]
1 1
.names $undef pcpi_mul_rd[5]
1 1
.names $undef pcpi_mul_rd[6]
1 1
.names $undef pcpi_mul_rd[7]
1 1
.names $undef pcpi_mul_rd[8]
1 1
.names $undef pcpi_mul_rd[9]
1 1
.names $undef pcpi_mul_rd[10]
1 1
.names $undef pcpi_mul_rd[11]
1 1
.names $undef pcpi_mul_rd[12]
1 1
.names $undef pcpi_mul_rd[13]
1 1
.names $undef pcpi_mul_rd[14]
1 1
.names $undef pcpi_mul_rd[15]
1 1
.names $undef pcpi_mul_rd[16]
1 1
.names $undef pcpi_mul_rd[17]
1 1
.names $undef pcpi_mul_rd[18]
1 1
.names $undef pcpi_mul_rd[19]
1 1
.names $undef pcpi_mul_rd[20]
1 1
.names $undef pcpi_mul_rd[21]
1 1
.names $undef pcpi_mul_rd[22]
1 1
.names $undef pcpi_mul_rd[23]
1 1
.names $undef pcpi_mul_rd[24]
1 1
.names $undef pcpi_mul_rd[25]
1 1
.names $undef pcpi_mul_rd[26]
1 1
.names $undef pcpi_mul_rd[27]
1 1
.names $undef pcpi_mul_rd[28]
1 1
.names $undef pcpi_mul_rd[29]
1 1
.names $undef pcpi_mul_rd[30]
1 1
.names $undef pcpi_mul_rd[31]
1 1
.names $false pcpi_mul_ready
1 1
.names $false pcpi_mul_wait
1 1
.names $false pcpi_mul_wr
1 1
.names reg_op1[0] pcpi_rs1[0]
1 1
.names reg_op1[1] pcpi_rs1[1]
1 1
.names reg_op1[2] pcpi_rs1[2]
1 1
.names reg_op1[3] pcpi_rs1[3]
1 1
.names reg_op1[4] pcpi_rs1[4]
1 1
.names reg_op1[5] pcpi_rs1[5]
1 1
.names reg_op1[6] pcpi_rs1[6]
1 1
.names reg_op1[7] pcpi_rs1[7]
1 1
.names reg_op1[8] pcpi_rs1[8]
1 1
.names reg_op1[9] pcpi_rs1[9]
1 1
.names reg_op1[10] pcpi_rs1[10]
1 1
.names reg_op1[11] pcpi_rs1[11]
1 1
.names reg_op1[12] pcpi_rs1[12]
1 1
.names reg_op1[13] pcpi_rs1[13]
1 1
.names reg_op1[14] pcpi_rs1[14]
1 1
.names reg_op1[15] pcpi_rs1[15]
1 1
.names reg_op1[16] pcpi_rs1[16]
1 1
.names reg_op1[17] pcpi_rs1[17]
1 1
.names reg_op1[18] pcpi_rs1[18]
1 1
.names reg_op1[19] pcpi_rs1[19]
1 1
.names reg_op1[20] pcpi_rs1[20]
1 1
.names reg_op1[21] pcpi_rs1[21]
1 1
.names reg_op1[22] pcpi_rs1[22]
1 1
.names reg_op1[23] pcpi_rs1[23]
1 1
.names reg_op1[24] pcpi_rs1[24]
1 1
.names reg_op1[25] pcpi_rs1[25]
1 1
.names reg_op1[26] pcpi_rs1[26]
1 1
.names reg_op1[27] pcpi_rs1[27]
1 1
.names reg_op1[28] pcpi_rs1[28]
1 1
.names reg_op1[29] pcpi_rs1[29]
1 1
.names reg_op1[30] pcpi_rs1[30]
1 1
.names reg_op1[31] pcpi_rs1[31]
1 1
.names reg_op2[0] pcpi_rs2[0]
1 1
.names reg_op2[1] pcpi_rs2[1]
1 1
.names reg_op2[2] pcpi_rs2[2]
1 1
.names reg_op2[3] pcpi_rs2[3]
1 1
.names reg_op2[4] pcpi_rs2[4]
1 1
.names reg_op2[5] pcpi_rs2[5]
1 1
.names reg_op2[6] pcpi_rs2[6]
1 1
.names reg_op2[7] pcpi_rs2[7]
1 1
.names reg_op2[8] pcpi_rs2[8]
1 1
.names reg_op2[9] pcpi_rs2[9]
1 1
.names reg_op2[10] pcpi_rs2[10]
1 1
.names reg_op2[11] pcpi_rs2[11]
1 1
.names reg_op2[12] pcpi_rs2[12]
1 1
.names reg_op2[13] pcpi_rs2[13]
1 1
.names reg_op2[14] pcpi_rs2[14]
1 1
.names reg_op2[15] pcpi_rs2[15]
1 1
.names reg_op2[16] pcpi_rs2[16]
1 1
.names reg_op2[17] pcpi_rs2[17]
1 1
.names reg_op2[18] pcpi_rs2[18]
1 1
.names reg_op2[19] pcpi_rs2[19]
1 1
.names reg_op2[20] pcpi_rs2[20]
1 1
.names reg_op2[21] pcpi_rs2[21]
1 1
.names reg_op2[22] pcpi_rs2[22]
1 1
.names reg_op2[23] pcpi_rs2[23]
1 1
.names reg_op2[24] pcpi_rs2[24]
1 1
.names reg_op2[25] pcpi_rs2[25]
1 1
.names reg_op2[26] pcpi_rs2[26]
1 1
.names reg_op2[27] pcpi_rs2[27]
1 1
.names reg_op2[28] pcpi_rs2[28]
1 1
.names reg_op2[29] pcpi_rs2[29]
1 1
.names reg_op2[30] pcpi_rs2[30]
1 1
.names reg_op2[31] pcpi_rs2[31]
1 1
.names $false pcpi_valid
1 1
.names $false reg_next_pc[0]
1 1
.names $false reg_pc[0]
1 1
.names $undef trace_data[0]
1 1
.names $undef trace_data[1]
1 1
.names $undef trace_data[2]
1 1
.names $undef trace_data[3]
1 1
.names $undef trace_data[4]
1 1
.names $undef trace_data[5]
1 1
.names $undef trace_data[6]
1 1
.names $undef trace_data[7]
1 1
.names $undef trace_data[8]
1 1
.names $undef trace_data[9]
1 1
.names $undef trace_data[10]
1 1
.names $undef trace_data[11]
1 1
.names $undef trace_data[12]
1 1
.names $undef trace_data[13]
1 1
.names $undef trace_data[14]
1 1
.names $undef trace_data[15]
1 1
.names $undef trace_data[16]
1 1
.names $undef trace_data[17]
1 1
.names $undef trace_data[18]
1 1
.names $undef trace_data[19]
1 1
.names $undef trace_data[20]
1 1
.names $undef trace_data[21]
1 1
.names $undef trace_data[22]
1 1
.names $undef trace_data[23]
1 1
.names $undef trace_data[24]
1 1
.names $undef trace_data[25]
1 1
.names $undef trace_data[26]
1 1
.names $undef trace_data[27]
1 1
.names $undef trace_data[28]
1 1
.names $undef trace_data[29]
1 1
.names $undef trace_data[30]
1 1
.names $undef trace_data[31]
1 1
.names $undef trace_data[32]
1 1
.names $undef trace_data[33]
1 1
.names $undef trace_data[34]
1 1
.names $undef trace_data[35]
1 1
.names $false trace_valid
1 1
.end
