Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_CPU_behav xil_defaultlib.tb_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'register_write' on this module [C:/Users/giova/FC_Layer_Simulation/FC_Layer_Simulation.srcs/sim_1/new/tb_CPU.v:21]
ERROR: [VRFC 10-3180] cannot find port 'write_data' on this module [C:/Users/giova/FC_Layer_Simulation/FC_Layer_Simulation.srcs/sim_1/new/tb_CPU.v:20]
ERROR: [VRFC 10-3180] cannot find port 'read_data2' on this module [C:/Users/giova/FC_Layer_Simulation/FC_Layer_Simulation.srcs/sim_1/new/tb_CPU.v:19]
ERROR: [VRFC 10-3180] cannot find port 'read_data1' on this module [C:/Users/giova/FC_Layer_Simulation/FC_Layer_Simulation.srcs/sim_1/new/tb_CPU.v:18]
ERROR: [VRFC 10-3180] cannot find port 'ALU_result' on this module [C:/Users/giova/FC_Layer_Simulation/FC_Layer_Simulation.srcs/sim_1/new/tb_CPU.v:17]
ERROR: [VRFC 10-3180] cannot find port 'instruction' on this module [C:/Users/giova/FC_Layer_Simulation/FC_Layer_Simulation.srcs/sim_1/new/tb_CPU.v:16]
ERROR: [VRFC 10-3180] cannot find port 'PC' on this module [C:/Users/giova/FC_Layer_Simulation/FC_Layer_Simulation.srcs/sim_1/new/tb_CPU.v:15]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
