@INPROCEEDINGS{bluehive, 
	author={Moore, S.W. and Fox, P.J. and Marsh, S.J.T. and Markettos, A.T. and Mujumdar, A.}, 
	booktitle={Field-Programmable Custom Computing Machines (FCCM), 2012 IEEE 20th Annual International Symposium on}, 
	title={Bluehive - A field-programable custom computing machine for extreme-scale real-time neural network simulation}, 
	year={2012}, 
	month={April}, 
	pages={133-140}, 
	keywords={electronic engineering computing;field programmable gate arrays;graphics processing units;hardware description languages;neural nets;64-FPGA machine;Bluespec system Verilog;CPU;FPGA resources;FPGA-based neural systems;GPGPU;communication-centric approach;extreme-scale real-time neural network simulation;field-programable custom computing machine;high-bandwidth communication;low-latency communication;reconfigurable communication topology;spiking neuron algorithm;Bandwidth;Delay;Equations;Field programmable gate arrays;Mathematical model;Neurons;Programming;FPGA;neural network;simulation}, 
	doi={10.1109/FCCM.2012.32},}

@INPROCEEDINGS{ucsd_fpganetwork, 
	author={Bunker, T. and Swanson, S.}, 
	booktitle={Field-Programmable Custom Computing Machines (FCCM), 2013 IEEE 21st Annual International Symposium on}, 
	title={Latency-Optimized Networks for Clustering FPGAs}, 
	year={2013}, 
	month={April}, 
	pages={129-136}, 
	keywords={XML;data analysis;field programmable gate arrays;integrated circuit interconnections;network routing;pattern clustering;FPGA-based clusters;Virtex-5 field programmable gate array;XML;data-intensive applications;high-radix routers;inter-enclosure high-speed serial links;interconnect technologies;intra-enclosure links;latency-optimized networks;logic resources;network diameter;network throughput;network topologies;resource usage;semi-structured data sets;unstructured data sets;Bandwidth;Field programmable gate arrays;Network topology;Routing protocols;Switches;Topology;Transceivers;FPGA;data-intensive applications;high-radix router;high-speed serial;low latency network}, 
	doi={10.1109/FCCM.2013.49},}
	
@inproceedings{kermin_multifpga,
	author = {Fleming, Kermin Elliott and Adler, Michael and Pellauer, Michael and Parashar, Angshuman and Mithal, Arvind and Emer, Joel},
	title = {Leveraging Latency-insensitivity to Ease Multiple FPGA Design},
	booktitle = {Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays},
	series = {FPGA '12},
	year = {2012},
	isbn = {978-1-4503-1155-7},
	location = {Monterey, California, USA},
	pages = {175--184},
	numpages = {10},
	url = {http://doi.acm.org/10.1145/2145694.2145725},
	doi = {10.1145/2145694.2145725},
	acmid = {2145725},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {DSP, FPGA, compiler, design automation, high-level synthesis, programming languages, switch architecture},
} 

@INPROCEEDINGS{maxwell_supercomputer, 
	author={Baxter, R. and Booth, S. and Bull, M. and Cawood, G. and Perry, J. and Parsons, M. and Simpson, A. and Trew, A. and McCormick, A. and Smart, G. and Smart, R. and Cantle, A. and Chamberlain, R. and Genest, G.}, 
	booktitle={Adaptive Hardware and Systems, 2007. AHS 2007. Second NASA/ESA Conference on}, 
	title={Maxwell - a 64 FPGA Supercomputer}, 
	year={2007}, 
	month={Aug}, 
	pages={287-294}, 
	keywords={field programmable gate arrays;parallel machines;FPGA;supercomputer;Acceleration;Application software;Biomedical imaging;Buildings;Field programmable gate arrays;Hardware;Kernel;Petroleum;Runtime;Supercomputers}, 
	doi={10.1109/AHS.2007.71},}

@INPROCEEDINGS{bluelink, 
author={Theodore Markettos, A. and Fox, P.J. and Moore, S.W. and Moore, A.W.}, 
booktitle={Field Programmable Logic and Applications (FPL), 2014 24th International Conference on}, 
title={Interconnect for commodity FPGA clusters: Standardized or customized?}, 
year={2014}, 
month={Sept}, 
pages={1-8}, 
keywords={field programmable gate arrays;interconnections;BlueLink;commodity FPGA clusters;customizable interconnect components;domain-optimized custom interconnect;lightweight pluggable interconnect library;lower-cost commodity FPGA boards;serial links;soft cores;soft-logic;standard protocols;Cyclones;Field programmable gate arrays;Hardware;Protocols;Reliability;Standards;Transceivers}, 
doi={10.1109/FPL.2014.6927472},}


@inproceedings{axel_hetero,
	author = {Tsoi, Kuen Hung and Luk, Wayne},
	title = {Axel: A Heterogeneous Cluster with FPGAs and GPUs},
	booktitle = {Proceedings of the 18th Annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays},
	series = {FPGA '10},
	year = {2010},
	isbn = {978-1-60558-911-4},
	location = {Monterey, California, USA},
	pages = {115--124},
	numpages = {10},
	url = {http://doi.acm.org/10.1145/1723112.1723134},
	doi = {10.1145/1723112.1723134},
	acmid = {1723134},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {FPGA, heterogeneous cluster},
} 


@INPROCEEDINGS{radixtree_router, 
author={Kritikos, W.V. and Rajasekhar, Y. and Schmidt, A.G. and Sass, R.}, 
booktitle={Field Programmable Logic and Applications (FPL), 2011 International Conference on}, 
title={A Radix Tree Router for Scalable FPGA Networks}, 
year={2011}, 
month={Sept}, 
pages={76-81}, 
keywords={digital arithmetic;field programmable gate arrays;network-on-chip;network-on-chip;radix tree router;scalable FPGA networks;software managed routing table;Bandwidth;Computer architecture;Field programmable gate arrays;IP networks;Routing;Software;System-on-a-chip;FPGA;Radix Tree;Reconfigurable Computing}, 
doi={10.1109/FPL.2011.24},}

@INPROCEEDINGS{singlecycle_router, 
author={Gupta, P. and Akoglu, A. and Melde, K. and Roveda, J.}, 
booktitle={Circuits and Systems (ISCAS), 2013 IEEE International Symposium on}, 
title={FPGA based single cycle, reconfigurable router for NoC applications}, 
year={2013}, 
month={May}, 
pages={2428-2431}, 
keywords={field programmable gate arrays;logic design;network routing;network-on-chip;1D network-on-chip architecture;2D network-on-chip architecture;ASIC;FPGA device post design synthesis;FPGA-based single cycle reconfigurable router;NoC interconnect-centric nature;chip logic;frequency 325 MHz;low-latency router design;power 2.08 muW;routing channel;standard FPGA platform;Clocks;Computer architecture;Field programmable gate arrays;Ports (Computers);Power demand;Power dissipation;Topology;FPGA;FSM;GALS;LUT;Network on chip;flow control;interconnect;wormhole router}, 
doi={10.1109/ISCAS.2013.6572369}, 
ISSN={0271-4302},}

@INPROCEEDINGS{toronto_fpga_multi, 
author={Patel, A. and Madill, C.A. and Saldana, M. and Comis, C. and Pomes, R. and Chow, P.}, 
booktitle={Field-Programmable Custom Computing Machines, 2006. FCCM '06. 14th Annual IEEE Symposium on}, 
title={A Scalable FPGA-based Multiprocessor}, 
year={2006}, 
month={April}, 
pages={111-120}, 
keywords={application program interfaces;field programmable gate arrays;message passing;microprocessor chips;multiprocessing systems;communication infrastructure;embedded microprocessors;field programmable gate arrays;hardware accelerators;message passing;molecular dynamics;scalable computing machine;scalable multiprocessor;Acceleration;Biological system modeling;Biological systems;Biology computing;Computational modeling;Computer applications;Computer architecture;Computer networks;Field programmable gate arrays;Large-scale systems}, 
doi={10.1109/FCCM.2006.17},}

@INPROCEEDINGS{nc_rcc, 
author={Sass, R. and Kritikos, W.V. and Schmidt, A.G. and Beeravolu, S. and Beeraka, P.}, 
booktitle={Field-Programmable Custom Computing Machines, 2007. FCCM 2007. 15th Annual IEEE Symposium on}, 
title={Reconfigurable Computing Cluster (RCC) Project: Investigating the Feasibility of FPGA-Based Petascale Computing}, 
year={2007}, 
month={April}, 
pages={127-140}, 
keywords={field programmable gate arrays;reconfigurable architectures;64-node prototype cluster;FPGA-based petascale computing;PC hardware;PetaFLOP range;computer architecture;reconfigurable computing cluster project;semiconductor technology;Bandwidth;Computer architecture;Costs;Field programmable gate arrays;Hardware;Measurement;Petascale computing;Prototypes;Software prototyping;System software}, 
doi={10.1109/FCCM.2007.62},}

@inproceedings{dctcp,
	author = {Alizadeh, Mohammad and Greenberg, Albert and Maltz, David A. and Padhye, Jitendra and Patel, Parveen and Prabhakar, Balaji and Sengupta, Sudipta and Sridharan, Murari},
	title = {Data Center TCP (DCTCP)},
	booktitle = {Proceedings of the ACM SIGCOMM 2010 Conference},
	series = {SIGCOMM '10},
	year = {2010},
	isbn = {978-1-4503-0201-2},
	location = {New Delhi, India},
	pages = {63--74},
	numpages = {12},
	url = {http://doi.acm.org/10.1145/1851182.1851192},
	doi = {10.1145/1851182.1851192},
	acmid = {1851192},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {ECN, TCP, data center network},
} 

