; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_per_fused__softmax_1(ptr addrspace(1) %0, i32 %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !10
  %5 = shl i32 %4, 3, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = lshr i32 %6, 4, !dbg !12
  %8 = and i32 %7, 7, !dbg !12
  %9 = or disjoint i32 %5, %8, !dbg !13
  %10 = icmp slt i32 %9, 256, !dbg !14
  %11 = shl i32 %6, 2, !dbg !15
  %12 = and i32 %11, 60, !dbg !15
  %13 = shl i32 %9, 6, !dbg !16
  %14 = or disjoint i32 %13, %12, !dbg !17
  %15 = sext i32 %14 to i64, !dbg !18
  %16 = getelementptr float, ptr addrspace(1) %0, i64 %15, !dbg !18
  %17 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %16, i1 %10, i32 0, i1 %10, i32 0, i1 %10, i32 0, i1 %10, i32 0, i1 %10) #2, !dbg !19
  %18 = extractvalue { i32, i32, i32, i32 } %17, 0, !dbg !19
  %19 = extractvalue { i32, i32, i32, i32 } %17, 1, !dbg !19
  %20 = extractvalue { i32, i32, i32, i32 } %17, 2, !dbg !19
  %21 = extractvalue { i32, i32, i32, i32 } %17, 3, !dbg !19
  %22 = bitcast i32 %18 to float, !dbg !19
  %23 = bitcast i32 %19 to float, !dbg !19
  %24 = bitcast i32 %20 to float, !dbg !19
  %25 = bitcast i32 %21 to float, !dbg !19
  %26 = select i1 %10, float %22, float 0xFFF0000000000000, !dbg !20
  %27 = select i1 %10, float %23, float 0xFFF0000000000000, !dbg !20
  %28 = select i1 %10, float %24, float 0xFFF0000000000000, !dbg !20
  %29 = select i1 %10, float %25, float 0xFFF0000000000000, !dbg !20
  %30 = fcmp ogt float %26, %27, !dbg !21
  %31 = fcmp uno float %26, 0.000000e+00, !dbg !26
  %32 = or i1 %30, %31, !dbg !27
  %33 = select i1 %32, float %26, float %27, !dbg !28
  %34 = fcmp ogt float %33, %28, !dbg !21
  %35 = fcmp uno float %33, 0.000000e+00, !dbg !26
  %36 = or i1 %34, %35, !dbg !27
  %37 = select i1 %36, float %33, float %28, !dbg !28
  %38 = fcmp ogt float %37, %29, !dbg !21
  %39 = fcmp uno float %37, 0.000000e+00, !dbg !26
  %40 = or i1 %38, %39, !dbg !27
  %41 = select i1 %40, float %37, float %29, !dbg !28
  %42 = bitcast float %41 to i32, !dbg !29
  %43 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %42, i32 8, i32 31), !dbg !29
  %44 = bitcast i32 %43 to float, !dbg !29
  %45 = fcmp ogt float %41, %44, !dbg !21
  %46 = fcmp uno float %41, 0.000000e+00, !dbg !26
  %47 = or i1 %45, %46, !dbg !27
  %48 = select i1 %47, float %41, float %44, !dbg !28
  %49 = bitcast float %48 to i32, !dbg !29
  %50 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %49, i32 4, i32 31), !dbg !29
  %51 = bitcast i32 %50 to float, !dbg !29
  %52 = fcmp ogt float %48, %51, !dbg !21
  %53 = fcmp uno float %48, 0.000000e+00, !dbg !26
  %54 = or i1 %52, %53, !dbg !27
  %55 = select i1 %54, float %48, float %51, !dbg !28
  %56 = bitcast float %55 to i32, !dbg !29
  %57 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %56, i32 2, i32 31), !dbg !29
  %58 = bitcast i32 %57 to float, !dbg !29
  %59 = fcmp ogt float %55, %58, !dbg !21
  %60 = fcmp uno float %55, 0.000000e+00, !dbg !26
  %61 = or i1 %59, %60, !dbg !27
  %62 = select i1 %61, float %55, float %58, !dbg !28
  %63 = bitcast float %62 to i32, !dbg !29
  %64 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %63, i32 1, i32 31), !dbg !29
  %65 = bitcast i32 %64 to float, !dbg !29
  %66 = fcmp ogt float %62, %65, !dbg !21
  %67 = fcmp uno float %62, 0.000000e+00, !dbg !26
  %68 = or i1 %66, %67, !dbg !27
  %69 = select i1 %68, float %62, float %65, !dbg !28
  %70 = fsub float %22, %69, !dbg !30
  %71 = fsub float %23, %69, !dbg !30
  %72 = fsub float %24, %69, !dbg !30
  %73 = fsub float %25, %69, !dbg !30
  %74 = fmul float %70, 5.000000e-01, !dbg !31
  %75 = fmul float %71, 5.000000e-01, !dbg !31
  %76 = fmul float %72, 5.000000e-01, !dbg !31
  %77 = fmul float %73, 5.000000e-01, !dbg !31
  %78 = fmul float %74, 0x3FF7154760000000, !dbg !32
  %79 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %78) #2, !dbg !32
  %80 = fmul float %75, 0x3FF7154760000000, !dbg !32
  %81 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %80) #2, !dbg !32
  %82 = fmul float %76, 0x3FF7154760000000, !dbg !32
  %83 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %82) #2, !dbg !32
  %84 = fmul float %77, 0x3FF7154760000000, !dbg !32
  %85 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %84) #2, !dbg !32
  %86 = fadd float %79, %81, !dbg !33
  %87 = fadd float %86, %83, !dbg !33
  %88 = fadd float %87, %85, !dbg !33
  %89 = select i1 %10, float %88, float 0.000000e+00, !dbg !33
  %90 = bitcast float %89 to i32, !dbg !38
  %91 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %90, i32 8, i32 31), !dbg !38
  %92 = bitcast i32 %91 to float, !dbg !38
  %93 = fadd float %89, %92, !dbg !33
  %94 = bitcast float %93 to i32, !dbg !38
  %95 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %94, i32 4, i32 31), !dbg !38
  %96 = bitcast i32 %95 to float, !dbg !38
  %97 = fadd float %93, %96, !dbg !33
  %98 = bitcast float %97 to i32, !dbg !38
  %99 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %98, i32 2, i32 31), !dbg !38
  %100 = bitcast i32 %99 to float, !dbg !38
  %101 = fadd float %97, %100, !dbg !33
  %102 = bitcast float %101 to i32, !dbg !38
  %103 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %102, i32 1, i32 31), !dbg !38
  %104 = bitcast i32 %103 to float, !dbg !38
  %105 = fadd float %101, %104, !dbg !33
  %106 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %79, float %105) #2, !dbg !39
  %107 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %81, float %105) #2, !dbg !39
  %108 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %83, float %105) #2, !dbg !39
  %109 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %85, float %105) #2, !dbg !39
  %110 = bitcast float %106 to i32, !dbg !40
  %111 = bitcast float %107 to i32, !dbg !40
  %112 = bitcast float %108 to i32, !dbg !40
  %113 = bitcast float %109 to i32, !dbg !40
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %110, i32 %111, i32 %112, i32 %113, ptr addrspace(1) %16, i1 %10) #2, !dbg !40
  ret void, !dbg !41
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cgxp6kauehtmyehcnqpuua7z52hzmcidnuayob2hdw4o3hme47jy.py", directory: "inductor_cache/gx")
!4 = !{ptr @triton_per_fused__softmax_1, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__softmax_1, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__softmax_1", linkageName: "triton_per_fused__softmax_1", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 31, column: 42, scope: !7)
!17 = !DILocation(line: 31, column: 39, scope: !7)
!18 = !DILocation(line: 31, column: 34, scope: !7)
!19 = !DILocation(line: 31, column: 47, scope: !7)
!20 = !DILocation(line: 35, column: 33, scope: !7)
!21 = !DILocation(line: 118, column: 15, scope: !22, inlinedAt: !25)
!22 = distinct !DILexicalBlockFile(scope: !24, file: !23, discriminator: 0)
!23 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!24 = distinct !DILexicalBlockFile(scope: !7, file: !23, discriminator: 0)
!25 = !DILocation(line: 36, column: 37, scope: !7)
!26 = !DILocation(line: 120, column: 21, scope: !22, inlinedAt: !25)
!27 = !DILocation(line: 120, column: 16, scope: !22, inlinedAt: !25)
!28 = !DILocation(line: 121, column: 29, scope: !22, inlinedAt: !25)
!29 = !DILocation(line: 131, column: 29, scope: !24, inlinedAt: !25)
!30 = !DILocation(line: 37, column: 18, scope: !7)
!31 = !DILocation(line: 39, column: 18, scope: !7)
!32 = !DILocation(line: 40, column: 24, scope: !7)
!33 = !DILocation(line: 256, column: 15, scope: !34, inlinedAt: !37)
!34 = distinct !DILexicalBlockFile(scope: !36, file: !35, discriminator: 0)
!35 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!36 = distinct !DILexicalBlockFile(scope: !7, file: !35, discriminator: 0)
!37 = !DILocation(line: 43, column: 26, scope: !7)
!38 = !DILocation(line: 267, column: 36, scope: !36, inlinedAt: !37)
!39 = !DILocation(line: 44, column: 20, scope: !7)
!40 = !DILocation(line: 45, column: 48, scope: !7)
!41 = !DILocation(line: 45, column: 4, scope: !7)
