//FEE顶层代码
  //module 模块名  #（parameter xxxx = xx）
  
  //parameter在#后面是“可以提供给外部调用”的常数参数。这是VERILOG2001的新标准，实习系统级的抽象。
module boardcontroller
#(
parameter LGSEN_Init = 1'b1,
parameter FEEFMVer = 16'h5043
)
(
	input wire fecclk_40m,
	input wire sys_rst, //Global reset signal from power up,low active	
	
	output wire altrops_en,
	output wire biasps_en,
	output wire shaperps_en,
	
	//Led		
	output wire led_red,
	output wire led_yellow,
	output wire led_green,

	//DTC link
	input  wire dtc_clk,
	output wire dtc_return,
	output wire dtc_data,
	input  wire dtc_trig,	

//-----------------------------------------------------------------------------------
    //card_ad used for forwarding rdoclk and sampling clock
    /*
	card_ad[2]--->rclk
	card_ad[1]--->sclk_dp
	card_ad[3]--->sclk_dn
	*/
//-----------------------------------------------------------------------------------
	
    //input wire [4:0] card_ad,
    output wire card_ad2,
    output wire card_ad1,
    output wire card_ad3,
    //reserved
    input wire card_ad0,
    input wire card_ad4,
    
    output wire rdoclk_en,

//-----------------------------------------------------------------------------------
// Reserved as input pins
//-----------------------------------------------------------------------------------
	input wire rdoclk,	
	input wire adcclk,//frequency: 10M (fecclk_40m/4)
	output wire rst_fbc, //ALTRO chips reset command,low active	//r	
	
	inout wire [39:0] bd,
	output wire writen,
	output wire cstbn,	
	input wire ackn,
	input wire error,
	input wire trsfn,
	input wire dstbn,
	output wire L1, //low active
	output wire L2,//low active
	input wire trsf_en,
	input wire ackn_en,
	input wire dolo_en,
	
	//power part
	input wire allps_error,
	input wire altrops_error,
	input wire biasps_error,
	input wire shaperps_error,
	
	//adc sensor
	output wire sensor_scl,
	inout wire sensor_sda,
	output wire convst,
	input wire oti_1,
	input wire oti_2,
	input wire oti_3,

	//dac
	output wire dac_sclk,//can be always alive
	output wire dac_ldac,
	output wire [3:0] dac_sel,	
	output wire [3:0] dac_din,
	input wire [3:0] dac_dout,

	//eprom
	output wire eprom_mscl,
	inout wire eprom_msda,
		
	//Unused signals for DTC link.	
	output wire oeab_l,
	output wire oeab_h,
	output wire oeba_l,
	output wire oeba_h,
	output wire ctrl_in,
	output wire ctrl_out,

	output wire test_m_sclk_dn, //not used
	output wire test_m_sclk_dp, //not used
	output wire test_mg,	//low ative
	output wire [3:0] tms_altro, //Test mode Altro 0, ative low(not used)
	output wire [1:0] adc_add, // not used
	
	//input wire rdoclk_en,
	output wire adcclk_en,
	output wire dacclk_en, 
	output wire [4:0] bcout_ad
	);
