****************************************
Report : clock timing
        -type latency
        -launch
        -nworst 1
        -setup
Design : fpga_core
Version: P-2019.03-SP4
Date   : Tue Oct 27 15:48:59 2020
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)

  Mode: full_chip
  Clock: CLK

                                                 --- Latency ---
  Clock Pin                             Trans   Source   Offset  Network    Total            Corner
---------------------------------------------------------------------------------------------------
  grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/sky130_fd_sc_hd__sdfxbp_1_0_/CLK    0.138    0.000       --    0.084    0.084 rp-+  nominal
---------------------------------------------------------------------------------------------------

  Mode: full_chip
  Clock: PROG_CLK

                                                 --- Latency ---
  Clock Pin                             Trans   Source   Offset  Network    Total            Corner
---------------------------------------------------------------------------------------------------
  grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/sky130_fd_sc_hd__dfxbp_1_1_/CLK    3.437    0.000       --    5.205    5.205 rp-+  nominal
---------------------------------------------------------------------------------------------------
****************************************
Report : clock timing
        -type skew
        -nworst 1
        -setup
Design : fpga_core
Version: P-2019.03-SP4
Date   : Tue Oct 27 15:48:59 2020
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)

  Mode: full_chip
  Clock: CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
---------------------------------------------------------------------------------------------------
  grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/sky130_fd_sc_hd__sdfxbp_1_0_/CLK    0.083 rp-+  nominal
  grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/sky130_fd_sc_hd__sdfxbp_1_0_/CLK    0.051    0.000    0.032 rp-+  nominal

---------------------------------------------------------------------------------------------------

  Mode: full_chip
  Clock: PROG_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
---------------------------------------------------------------------------------------------------
  sb_1__2_/mem_left_track_33/sky130_fd_sc_hd__dfxbp_1_2_/CLK    4.674     rp-+    nominal
  cbx_1__2_/mem_bottom_ipin_0/sky130_fd_sc_hd__dfxbp_1_0_/CLK    2.007    0.000    2.666 rp-+  nominal

---------------------------------------------------------------------------------------------------
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
Design : fpga_core
Version: P-2019.03-SP4
Date   : Tue Oct 27 15:48:59 2020
****************************************

No setup violations found.


No hold violations found.


1
