From f0e8c03feca6bdfbf278eeb4dd3725674351bd0c Mon Sep 17 00:00:00 2001
From: Peter van der Perk <peter.vanderperk@nxp.com>
Date: Thu, 8 Aug 2024 13:29:54 +0200
Subject: [PATCH 5/5] imx8mpnavq enable sr1xx spi driver in dts

---
 arch/arm64/boot/dts/freescale/imx8mp-navq.dts | 47 +++++++++++++++++++
 1 file changed, 47 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8mp-navq.dts b/arch/arm64/boot/dts/freescale/imx8mp-navq.dts
index ce61aa7cd44a..b5ebe27c611d 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-navq.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-navq.dts
@@ -616,9 +616,33 @@ &uart4 {
 	assigned-clocks = <&clk IMX8MP_CLK_UART4>;
 	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
 	fsl,uart-has-rtscts;
+	status = "disabled";
+};
+
+&ecspi2 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	fsl,spi-num-chipselects = <1>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs &pinctrl_sr1xx>;
+	cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
 	status = "okay";
+
+  sr1xx: sr1xx@0 {
+      compatible = "nxp,sr1xx";
+      reg = <0>;    /* CE0 */
+      /* GPIO_24 (PIN 18) Host Irq*/
+      nxp,sr1xx-irq-gpio = <&gpio5 1 GPIO_ACTIVE_HIGH>;
+      /* GPIO_18(PIN 12) Chip Enable*/
+      nxp,sr1xx-ce-gpio = <&gpio5 29 GPIO_ACTIVE_HIGH>;
+      /* GPIO_5 1 Read Indication from Host to SR1xx*/
+      nxp,sr1xx-ri-gpio = <&gpio5 0 GPIO_ACTIVE_HIGH>;
+      /*max supported frequency */ 
+      spi-max-frequency = <20000000>;
+  };
 };
 
+
 &usb3_phy0 {
 	status = "okay";
 };
@@ -924,6 +948,29 @@ MX8MP_IOMUXC_ECSPI2_MISO__UART4_DCE_CTS		0x140
 		>;
 	};
 
+	pinctrl_ecspi2: ecspi2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_ECSPI2_SCLK__ECSPI2_SCLK		0x82
+			MX8MP_IOMUXC_ECSPI2_MOSI__ECSPI2_MOSI		0x82
+			MX8MP_IOMUXC_ECSPI2_MISO__ECSPI2_MISO		0x82
+		>;
+	};
+
+	pinctrl_ecspi2_cs: ecspi2cs {
+		fsl,pins = <
+			MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13		0x40000
+		>;
+	};
+
+	pinctrl_sr1xx: sr1xxgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_UART4_RXD__GPIO5_IO28		0x40000
+			MX8MP_IOMUXC_UART4_TXD__GPIO5_IO29		0x40000
+			MX8MP_IOMUXC_SAI3_TXC__GPIO5_IO00		0x40000
+			MX8MP_IOMUXC_SAI3_TXD__GPIO5_IO01		0x40000
+		>;
+	};
+
 	pinctrl_usdhc1: usdhc1grp {
 		fsl,pins = <
 			MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK	0x190
-- 
2.34.1

