// Seed: 490786109
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output supply1 id_2
);
  wire id_4;
  xor (id_2, id_4, id_1, id_0);
  module_0(
      id_4, id_4, id_4, id_4, id_4
  );
endmodule
module module_2 (
    input  tri0  id_0,
    input  wor   id_1,
    output logic id_2,
    input  tri0  id_3,
    output wand  id_4
);
  reg id_6;
  supply0 id_7 = (1);
  uwire id_8 = 1'b0;
  always @(1) begin
    assume #1  (id_8)
    else;
    #1 id_4 = 1;
    if (1 + ~id_1) id_2 <= #id_6 id_0 && 1 == id_1;
    else id_6 <= 1;
  end
  assign id_6 = 1;
  module_0(
      id_8, id_7, id_7, id_8, id_7
  );
endmodule
