Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\manuel\laboratorios-embebidos\Laboratorio6\Actividad3\sopc.qsys --block-symbol-file --output-directory=C:\Users\manuel\laboratorios-embebidos\Laboratorio6\Actividad3\sopc --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Actividad3/sopc.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 18.0]
Progress: Parameterizing module clock
Progress: Adding cpu [altera_nios2_gen2 18.0]
Progress: Parameterizing module cpu
Progress: Adding id [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module id
Progress: Adding jtag [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag
Progress: Adding memory [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module memory
Progress: Adding pio_in [altera_avalon_pio 18.0]
Progress: Parameterizing module pio_in
Progress: Adding pio_out [altera_avalon_pio 18.0]
Progress: Parameterizing module pio_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sopc.id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sopc.id: Time stamp will be automatically updated when this component is generated.
Info: sopc.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: sopc.pio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\manuel\laboratorios-embebidos\Laboratorio6\Actividad3\sopc.qsys --synthesis=VERILOG --output-directory=C:\Users\manuel\laboratorios-embebidos\Laboratorio6\Actividad3\sopc\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Actividad3/sopc.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 18.0]
Progress: Parameterizing module clock
Progress: Adding cpu [altera_nios2_gen2 18.0]
Progress: Parameterizing module cpu
Progress: Adding id [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module id
Progress: Adding jtag [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag
Progress: Adding memory [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module memory
Progress: Adding pio_in [altera_avalon_pio 18.0]
Progress: Parameterizing module pio_in
Progress: Adding pio_out [altera_avalon_pio 18.0]
Progress: Parameterizing module pio_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sopc.id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sopc.id: Time stamp will be automatically updated when this component is generated.
Info: sopc.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: sopc.pio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc: Generating sopc "sopc" for QUARTUS_SYNTH
Info: cpu: "sopc" instantiated altera_nios2_gen2 "cpu"
Info: id: "sopc" instantiated altera_avalon_sysid_qsys "id"
Info: jtag: Starting RTL generation for module 'sopc_jtag'
Info: jtag:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sopc_jtag --dir=C:/Users/manuel/AppData/Local/Temp/alt8198_4733193510876499960.dir/0003_jtag_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/manuel/AppData/Local/Temp/alt8198_4733193510876499960.dir/0003_jtag_gen//sopc_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'sopc_jtag'
Info: jtag: "sopc" instantiated altera_avalon_jtag_uart "jtag"
Info: memory: Starting RTL generation for module 'sopc_memory'
Info: memory:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sopc_memory --dir=C:/Users/manuel/AppData/Local/Temp/alt8198_4733193510876499960.dir/0004_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/manuel/AppData/Local/Temp/alt8198_4733193510876499960.dir/0004_memory_gen//sopc_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'sopc_memory'
Info: memory: "sopc" instantiated altera_avalon_onchip_memory2 "memory"
Info: pio_in: Starting RTL generation for module 'sopc_pio_in'
Info: pio_in:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_pio_in --dir=C:/Users/manuel/AppData/Local/Temp/alt8198_4733193510876499960.dir/0005_pio_in_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/manuel/AppData/Local/Temp/alt8198_4733193510876499960.dir/0005_pio_in_gen//sopc_pio_in_component_configuration.pl  --do_build_sim=0  ]
Info: pio_in: Done RTL generation for module 'sopc_pio_in'
Info: pio_in: "sopc" instantiated altera_avalon_pio "pio_in"
Info: pio_out: Starting RTL generation for module 'sopc_pio_out'
Info: pio_out:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_pio_out --dir=C:/Users/manuel/AppData/Local/Temp/alt8198_4733193510876499960.dir/0006_pio_out_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/manuel/AppData/Local/Temp/alt8198_4733193510876499960.dir/0006_pio_out_gen//sopc_pio_out_component_configuration.pl  --do_build_sim=0  ]
Info: pio_out: Done RTL generation for module 'sopc_pio_out'
Info: pio_out: "sopc" instantiated altera_avalon_pio "pio_out"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "sopc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "sopc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "sopc" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'sopc_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=sopc_cpu_cpu --dir=C:/Users/manuel/AppData/Local/Temp/alt8198_4733193510876499960.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/manuel/AppData/Local/Temp/alt8198_4733193510876499960.dir/0009_cpu_gen//sopc_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.10.29 16:01:17 (*) Starting Nios II generation
Info: cpu: # 2019.10.29 16:01:17 (*)   Checking for plaintext license.
Info: cpu: # 2019.10.29 16:01:18 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/
Info: cpu: # 2019.10.29 16:01:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.10.29 16:01:18 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.10.29 16:01:18 (*)   Plaintext license not found.
Info: cpu: # 2019.10.29 16:01:18 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.10.29 16:01:19 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/
Info: cpu: # 2019.10.29 16:01:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.10.29 16:01:19 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.10.29 16:01:19 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.10.29 16:01:19 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.10.29 16:01:19 (*)   Creating all objects for CPU
Info: cpu: # 2019.10.29 16:01:19 (*)     Testbench
Info: cpu: # 2019.10.29 16:01:20 (*)     Instruction decoding
Info: cpu: # 2019.10.29 16:01:20 (*)       Instruction fields
Info: cpu: # 2019.10.29 16:01:20 (*)       Instruction decodes
Info: cpu: # 2019.10.29 16:01:21 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.10.29 16:01:21 (*)       Instruction controls
Info: cpu: # 2019.10.29 16:01:21 (*)     Pipeline frontend
Info: cpu: # 2019.10.29 16:01:21 (*)     Pipeline backend
Info: cpu: # 2019.10.29 16:01:25 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.10.29 16:01:27 (*)   Creating encrypted RTL
Info: cpu: # 2019.10.29 16:01:28 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'sopc_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info: jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file C:/Users/manuel/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/manuel/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/manuel/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/manuel/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: sopc: Done "sopc" with 31 modules, 51 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
