digraph "CFG for '_Z14float2toUchar1P15HIP_vector_typeIfLj2EEPS_IhLj1EEiii' function" {
	label="CFG for '_Z14float2toUchar1P15HIP_vector_typeIfLj2EEPS_IhLj1EEiii' function";

	Node0x58e0f70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %14 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %15 = bitcast i8 addrspace(4)* %14 to i16 addrspace(4)*\l  %16 = load i16, i16 addrspace(4)* %15, align 2, !range !4, !invariant.load !5\l  %17 = zext i16 %16 to i32\l  %18 = mul i32 %13, %17\l  %19 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %21 = add i32 %18, %20\l  %22 = mul i32 %21, %2\l  %23 = add i32 %12, %19\l  %24 = add i32 %23, %22\l  %25 = sext i32 %24 to i64\l  %26 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %25, i32 0, i32 0, i32 0, i64 0\l  %27 = load float, float addrspace(1)* %26, align 8, !amdgpu.noclobber !5\l  %28 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %25, i32 0, i32 0, i32 0, i64 1\l  %29 = load float, float addrspace(1)* %28, align 4, !amdgpu.noclobber !5\l  %30 = icmp eq i32 %4, 0\l  %31 = select contract i1 %30, float %27, float %29\l  %32 = fptoui float %31 to i8\l  %33 = getelementptr inbounds %struct.HIP_vector_type.0,\l... %struct.HIP_vector_type.0 addrspace(1)* %1, i64 %25, i32 0, i32 0, i32 0, i64\l... 0\l  store i8 %32, i8 addrspace(1)* %33, align 1\l  ret void\l}"];
}
