# MIPS-Verilog

**About**

Created the microarchitecture for a single cycle processor (MIPS without pipeline) written in *Verilog*, and also created a compiler which was written in *Python*.
The details can be seen in the powerpoint presentation
