// Seed: 4246007208
module module_0 (
    output wor id_0,
    output supply0 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input wire id_8,
    output tri id_9
);
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output uwire id_2,
    output tri id_3,
    input tri0 id_4,
    input tri id_5,
    input tri0 id_6,
    output logic id_7,
    input wor id_8,
    input wire id_9,
    output wand id_10,
    input tri0 id_11,
    output wand id_12,
    inout tri0 id_13,
    input uwire id_14,
    input tri id_15
);
  string id_17;
  always @(1 or posedge 1'b0) id_12 = 1;
  module_0(
      id_3, id_10, id_3, id_12, id_1, id_5, id_8, id_12, id_8, id_13
  );
  always @(posedge 1) begin
    if (1)
      if (1) id_7 = 1;
      else id_17 = "";
    else id_7 <= 1;
  end
endmodule
