
*** Running vivado
    with args -log RISCV.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISCV.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Sep 11 18:44:09 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source RISCV.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/utils_1/imports/synth_1/adder.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/utils_1/imports/synth_1/adder.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top RISCV -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5284
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 812.941 ; gain = 475.879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RISCV' [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/RISCV.v:4]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-6157] synthesizing module 'ProgramMemory' [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/ProgramMemory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ProgramMemory' (0#1) [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/ProgramMemory.v:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionDecode' [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/InstructionDecode.v:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionDecode' (0#1) [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/InstructionDecode.v:3]
WARNING: [Synth 8-689] width (7) of port connection 'funct7' does not match port width (8) of module 'InstructionDecode' [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/RISCV.v:67]
WARNING: [Synth 8-7071] port 'is_b' of module 'InstructionDecode' is unconnected for instance 'u_id' [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/RISCV.v:65]
WARNING: [Synth 8-7071] port 'is_b_code' of module 'InstructionDecode' is unconnected for instance 'u_id' [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/RISCV.v:65]
WARNING: [Synth 8-7023] instance 'u_id' of module 'InstructionDecode' has 10 connections declared, but only 8 given [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/RISCV.v:65]
INFO: [Synth 8-6157] synthesizing module 'RegisterFileRead' [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/RegisterFileRead.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFileRead' (0#1) [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/RegisterFileRead.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/ALUControl.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/ALUControl.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (0#1) [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/ALUControl.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'BranchCompare' [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/BranchCompare.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BranchCompare' (0#1) [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/BranchCompare.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RISCV' (0#1) [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/RISCV.v:4]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_pc'. This will prevent further optimization [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/RISCV.v:51]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_pm'. This will prevent further optimization [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/RISCV.v:59]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_id'. This will prevent further optimization [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/RISCV.v:65]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_bc'. This will prevent further optimization [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/RISCV.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_alu'. This will prevent further optimization [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/RISCV.v:101]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rfr'. This will prevent further optimization [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/RISCV.v:78]
WARNING: [Synth 8-7129] Port imm[31] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[30] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[29] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[28] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[27] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[26] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[25] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[24] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[23] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[22] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[21] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[20] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[19] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[18] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[17] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[16] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[15] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[14] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[13] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[12] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[11] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[10] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[9] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[8] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[7] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[6] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[5] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[4] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[3] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[2] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[1] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[0] in module BranchCompare is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 920.457 ; gain = 583.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 920.457 ; gain = 583.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 920.457 ; gain = 583.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-327] inferring latch for variable 'IType_reg' [C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.srcs/sources_1/new/ALUControl.v:17]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 920.457 ; gain = 583.395
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	  12 Input   24 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 7     
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port imm[31] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[30] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[29] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[28] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[27] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[26] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[25] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[24] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[23] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[22] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[21] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[20] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[19] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[18] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[17] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[16] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[15] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[14] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[13] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[12] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[11] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[10] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[9] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[8] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[7] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[6] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[5] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[4] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[3] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[2] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[1] in module BranchCompare is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[0] in module BranchCompare is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1148.215 ; gain = 811.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------+-----------+----------------------+--------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------+-----------+----------------------+--------------+
|u_rfr       | regs_reg   | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1157.074 ; gain = 820.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------+-----------+----------------------+--------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------+-----------+----------------------+--------------+
|u_rfr       | regs_reg   | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1157.074 ; gain = 820.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1321.660 ; gain = 984.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1321.660 ; gain = 984.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1321.660 ; gain = 984.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1321.660 ; gain = 984.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1321.660 ; gain = 984.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1321.660 ; gain = 984.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    32|
|3     |LUT1     |    20|
|4     |LUT2     |    68|
|5     |LUT3     |    54|
|6     |LUT4     |   100|
|7     |LUT5     |    60|
|8     |LUT6     |   339|
|9     |MUXF7    |     2|
|10    |RAM32M   |    10|
|11    |RAM32X1D |     4|
|12    |FDCE     |    32|
|13    |LD       |     1|
|14    |IBUF     |     1|
|15    |OBUF     |   165|
+------+---------+------+

Report Instance Areas: 
+------+------------+------------------+------+
|      |Instance    |Module            |Cells |
+------+------------+------------------+------+
|1     |top         |                  |   889|
|2     |  u_pc      |ProgramCounter    |    32|
|3     |  u_pm      |ProgramMemory     |    16|
|4     |  u_id      |InstructionDecode |    65|
|5     |  u_rfr     |RegisterFileRead  |    85|
|6     |  u_alu     |ALU               |   449|
|7     |  u_aluctrl |ALUControl        |    36|
+------+------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1321.660 ; gain = 984.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 70 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1321.660 ; gain = 984.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1321.660 ; gain = 984.598
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1336.695 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1448.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: 2a6125f5
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1448.473 ; gain = 1115.844
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1448.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/limbo/Documents/GitHub/RISC V/project_1/project_1.runs/synth_1/RISCV.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file RISCV_utilization_synth.rpt -pb RISCV_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 11 18:44:44 2025...
