<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Resume - Yuan-Pin Huang</title>
    <style>
        :root {
            --primary-color: #2c3e50;
            --accent-color: #3498db;
            --text-color: #333;
            --bg-color: #fff;
        }

        body {
            font-family: 'Segoe UI', Tahoma, Geneva, Verdana, sans-serif;
            line-height: 1.5;
            font-size: 11pt;
            color: var(--text-color);
            background-color: var(--bg-color);
            margin: 0;
            padding: 20px;
        }

        .resume-container {
            max-width: 850px;
            margin: 0 auto;
            padding: 0;
        }

        a { color: var(--accent-color); text-decoration: none; }
        
        header {
            text-align: center;
            margin-bottom: 15px;
            border-bottom: 1px solid #ccc;
            padding-bottom: 10px;
        }

        h1 {
            margin: 0;
            font-size: 2.2em;
            color: var(--primary-color);
            text-transform: uppercase;
            line-height: 1.1;
        }

        .job-title-main {
            font-size: 1.1em;
            color: #666;
            font-weight: 600;
            margin: 3px 0;
        }

        .contact-info { font-size: 0.9em; color: #555; margin-top: 3px; }
        .contact-info span { margin: 0 3px; }

        h2 {
            color: var(--primary-color);
            border-bottom: 1px solid #ccc;
            padding-bottom: 2px;
            margin-top: 12px;
            margin-bottom: 8px;
            font-size: 1.1em;
            text-transform: uppercase;
        }

        p { margin: 0 0 5px 0; text-align: justify; }

        .job-entry {
            margin-bottom: 12px;
        }

        .company-header {
            display: flex;
            justify-content: space-between;
            align-items: baseline;
            margin-bottom: 2px;
        }

        .company-name { font-weight: bold; font-size: 1.05em; color: #000; }
        .location { font-style: italic; color: #666; font-size: 0.9em; }

        .role-block {
            padding-left: 12px;
            border-left: 2px solid #e0e0e0;
            margin-bottom: 4px;
        }

        .role-block + .role-block {
            margin-top: 8px;
        }

        .role-header {
            display: flex;
            justify-content: space-between;
            align-items: baseline;
            margin-bottom: 1px;
        }

        .role-title { font-weight: 700; color: var(--primary-color); font-size: 0.95em; }
        .role-date { font-family: 'Segoe UI', sans-serif; color: #666; font-size: 0.85em; }

        ul {
            margin-top: 2px;
            padding-left: 18px;
            margin-bottom: 0;
        }

        li {
            margin-bottom: 2px;
            font-size: 0.95em;
        }

        .skills-list li { margin-bottom: 1px; }

        .education-entry { margin-bottom: 6px; }
        .education-header {
            display: flex;
            justify-content: space-between;
            font-weight: bold;
            font-size: 0.95em;
            color: #000;
        }
        .education-degree {
            color: var(--primary-color);
            font-weight: 600;
            font-size: 0.95em;
            margin-top: 0px;
        }

        @media print {
            @page {
                margin: 0.5cm 1cm;
                size: A4;
            }
            body { background-color: #fff; -webkit-print-color-adjust: exact; }
            .resume-container { width: 100%; padding: 0; margin: 0; }
        }
    </style>
</head>
<body>

    <div class="resume-container">
        <header>
            <h1>Yuan-Pin Huang</h1> 
            <div class="job-title-main">Senior Digital Engineer</div>
            <div class="contact-info">
                <span>HsinChu City, Taiwan</span> |
                <span><a href="mailto:ryan6309@gmail.com">ryan6309@gmail.com</a></span> |
                <span>+886-988-265-583</span> |
                <span><a href="https://www.linkedin.com/in/arashinoon/" target="_blank">linkedin.com/in/arashinoon</a></span>
            </div>
        </header>

        <section>
            <h2>Professional Summary</h2>
            <div class="section-content">
                <p>
                    <b>Senior Digital Engineer</b> with extensive experience in <b>High-Speed IPs integration</b>, <b>AXI-based IP Design</b>, and <b>FPGA Prototyping</b>. Proven track record of integrating complex third-party IPs (<b>Rambus MACsec, Synopsys PCIe Gen5</b>) and collaborating with APR teams using <b>Genus/Innovus</b> to achieve timing closure at <b>1.3GHz</b>. Successfully led FPGA emulation efforts that reduced verification cycle time by <b>30%</b> and orchestrated post-silicon qualification (<b>CP/FT</b>) to ensure on-schedule sample delivery.
                </p>
            </div>
        </section>

        <section>
            <h2>Work Experience</h2>
            
            <div class="job-entry">
                <div class="company-header">
                    <span class="company-name">Mediatek Inc.</span>
                    <span class="location">HsinChu City, Taiwan</span>
                </div>

                <div class="role-block">
                    <div class="role-header">
                        <span class="role-title">Senior Digital Engineer</span>
                        <span class="role-date">2021/06 – Present</span>
                    </div>
                    <ul>
                        <li><strong>High-Speed Integration:</strong> Integrated Rambus <b>MACsec</b> IP into complex SoC subsystems and collaborated closely with APR teams using <b>Genus/Innovus</b> to achieve timing closure at <b>1.3GHz</b>.</li>
                        <li><strong>FPGA Prototyping:</strong> Led FPGA prototyping for next-generation SoC emulation, enabling early SW development and reducing verification cycle time by 30% compared to the previous generation.</li>
                        <li><strong>Post-Silicon Testing:</strong> Orchestrated post-silicon testing(CP/FT) plans and executed sample deliver to ensure chip qualification on schedule. </li>
                    </ul>
                </div>

                <div class="role-block">
                    <div class="role-header">
                        <span class="role-title">Digital Engineer</span>
                        <span class="role-date">2019/09 – 2021/05</span>
                    </div>
                    <ul>
                        <li><strong>IP Integration:</strong> Integrated Synopsys <b>PCIe Gen5</b> IP into SoC designs and applied a comprehensive front-end workflow (Lint, CDC, DC, LEC), delivering a timing-clean, congestion-free database to APR teams for physical implementation.</li>
                        <li><strong>RTL Design:</strong> Designed and verified an <b>AXI-compliant</b> Dual-Port SRAM Controller and verified its functionality and protocol compliance using VCS and industry-standard verification flows.(SNPS VIP)</li>
                        <li><strong>Emulation:</strong> Assisted in FPGA/Palladium emulation flow setup and debugging to accelerate system-level verification.</li>
                    </ul>
                </div>
            </div>

            <div class="job-entry">
                <div class="company-header">
                    <span class="company-name">Wiwynn Corp.</span>
                    <span class="location">New Taipei City, Taiwan</span>
                </div>

                <div class="role-block">
                    <div class="role-header">
                        <span class="role-title">Senior Engineer</span>
                        <span class="role-date">2017/05 – 2019/08</span>
                    </div>
                    <ul>
                        <li>Spearheaded the FPGA implementation for high-performance Intel/AMD server boards.</li>
                        <li>Architected and implemented an OCP-compliant debug card using AVR microcontrollers and LCDs.</li>
                    </ul>
                </div>

                <div class="role-block">
                    <div class="role-header">
                        <span class="role-title">Engineer</span>
                        <span class="role-date">2015/11 – 2017/05</span>
                    </div>
                    <ul>
                        <li>Developed server board FPGA to support system power sequencing and management.</li>
                        <li>Executed test functions to identify root causes during system bring-up and pilot runs.</li>
                    </ul>
                </div>
            </div>

        </section>

        <section>
            <h2>Technical Skills</h2>
            <ul class="skills-list">
                <li><strong>RTL Design & Verification:</strong> Verilog, SystemVerilog, FPGA Prototyping</li>
                <li><strong>Domain Knowledge:</strong> High-speed Interface (Ethernet MAC/PCIe), AMBA, CDC, Synthesis, STA.</li>
                <li><strong>Tools & Languages:</strong> VCS, Verdi, DC, Genus, Innovus, PrimeTime, Vivado, Perl, Python, Shell Scripting.</li>
            </ul>
        </section>

        <section>
            <h2>Education</h2>
            <div class="section-content">
                <div class="education-entry">
                    <div class="education-header">
                        <span>National Taiwan Normal University (NTNU)</span>
                        <span class="location">2013 – 2015</span>
                    </div>
                    <div class="education-degree">Master of Science - MS, Computer Science and Information Engineering (CSIE)</div>
                </div>
            </div>
        </section>

    </div>

</body>
</html>