 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 500
Design : ibex_top
Version: O-2018.06-SP1
Date   : Tue Apr 15 20:18:09 2025
****************************************

Operating Conditions: ff0p88v125c   Library: saed14hvt_ff0p88v125c
Wire Load Model Mode: top

  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: core_busy_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.04       0.04 f
  U3338/X (SAEDHVT14_OR2_0P5)                             0.03       0.07 f
  U3345/X (SAEDHVT14_NR2_MM_0P5)                          0.01       0.08 r
  U3346/X (SAEDHVT14_OAI21_0P5)                           0.01       0.09 f
  core_busy_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)        0.01       0.09 f
  data arrival time                                                  0.09

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  core_busy_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)       0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: core_busy_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_clock_gate_i/gen_generic.u_impl_generic/en_latch_reg
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  core_busy_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)       0.00       6.25 r
  core_busy_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)        0.04       6.29 r
  U10500/X (SAEDHVT14_OR2_0P5)                            0.01       6.30 r
  U10501/X (SAEDHVT14_NR2_MM_0P5)                         0.05       6.35 f
  U10508/X (SAEDHVT14_INV_0P5)                            0.02       6.37 r
  core_clock_gate_i/gen_generic.u_impl_generic/en_latch_reg/SE (SAEDHVT14_LDNR2PQ_1)
                                                          0.01       6.37 r
  data arrival time                                                  6.37

  clock clk_i (rise edge)                                 6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                       0.10       6.35
  core_clock_gate_i/gen_generic.u_impl_generic/en_latch_reg/G (SAEDHVT14_LDNR2PQ_1)
                                                          0.00       6.35 r
  library hold time                                       0.00       6.35
  data required time                                                 6.35
  --------------------------------------------------------------------------
  data required time                                                 6.35
  data arrival time                                                 -6.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6649/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.21 r
  U8216/X (SAEDHVT14_AO222_1)                          -187.93    -329.14 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][5]/SD (SAEDHVT14_FDPSYNSBQ_V2_0P5)
                                                          0.00    -329.13 r
  data arrival time                                               -329.13

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][5]/CK (SAEDHVT14_FDPSYNSBQ_V2_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                329.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -329.24


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6649/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.21 r
  U10235/X (SAEDHVT14_AO222_1)                         -171.25    -312.46 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][15]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -312.45 r
  data arrival time                                               -312.45

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][15]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                312.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -312.56


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6649/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.21 r
  U8236/X (SAEDHVT14_AO222_1)                          -171.25    -312.46 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][13]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -312.45 r
  data arrival time                                               -312.45

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][13]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                312.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -312.56


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6649/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.21 r
  U10233/X (SAEDHVT14_AO222_1)                         -171.25    -312.46 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][11]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -312.45 r
  data arrival time                                               -312.45

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][11]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                312.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -312.56


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6649/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.21 r
  U8089/X (SAEDHVT14_AO222_1)                          -171.25    -312.46 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[0]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -312.45 r
  data arrival time                                               -312.45

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[0]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                312.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -312.56


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6647/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U6648/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.17 r
  U10300/X (SAEDHVT14_AO222_1)                         -164.16    -305.33 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][18]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -305.33 r
  data arrival time                                               -305.33

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][18]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                305.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -305.43


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6647/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U6648/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.17 r
  U10301/X (SAEDHVT14_AO222_1)                         -164.16    -305.33 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][31]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -305.33 r
  data arrival time                                               -305.33

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][31]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                305.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -305.43


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6647/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U6648/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.17 r
  U10302/X (SAEDHVT14_AO222_1)                         -164.16    -305.33 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][29]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -305.33 r
  data arrival time                                               -305.33

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][29]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                305.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -305.43


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6647/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U6648/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.17 r
  U10297/X (SAEDHVT14_AO222_1)                         -164.16    -305.33 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][26]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -305.33 r
  data arrival time                                               -305.33

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][26]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                305.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -305.43


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6647/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U6648/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.17 r
  U10299/X (SAEDHVT14_AO222_1)                         -164.16    -305.33 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][27]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -305.33 r
  data arrival time                                               -305.33

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][27]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                305.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -305.43


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6647/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U6648/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.17 r
  U8354/X (SAEDHVT14_AO222_1)                          -164.16    -305.33 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][28]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -305.33 r
  data arrival time                                               -305.33

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][28]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                305.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -305.43


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6647/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U6648/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.17 r
  U10298/X (SAEDHVT14_AO222_1)                         -164.16    -305.33 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][30]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -305.33 r
  data arrival time                                               -305.33

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][30]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                305.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -305.43


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6649/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.21 r
  U8353/X (SAEDHVT14_BUF_S_0P5)                           0.05    -141.16 r
  U10240/X (SAEDHVT14_AO222_1)                         -143.98    -285.14 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][2]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -285.13 r
  data arrival time                                               -285.13

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][2]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                285.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -285.24


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6649/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.21 r
  U8353/X (SAEDHVT14_BUF_S_0P5)                           0.05    -141.16 r
  U10234/X (SAEDHVT14_AO222_1)                         -143.98    -285.14 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][3]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -285.13 r
  data arrival time                                               -285.13

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][3]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                285.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -285.24


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6649/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.21 r
  U8353/X (SAEDHVT14_BUF_S_0P5)                           0.05    -141.16 r
  U10238/X (SAEDHVT14_AO222_1)                         -143.98    -285.14 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][8]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -285.13 r
  data arrival time                                               -285.13

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][8]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                285.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -285.24


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6649/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.21 r
  U8353/X (SAEDHVT14_BUF_S_0P5)                           0.05    -141.16 r
  U10241/X (SAEDHVT14_AO222_1)                         -143.98    -285.14 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][6]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -285.13 r
  data arrival time                                               -285.13

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][6]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                285.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -285.24


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6649/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.21 r
  U8353/X (SAEDHVT14_BUF_S_0P5)                           0.05    -141.16 r
  U10239/X (SAEDHVT14_AO222_1)                         -143.98    -285.14 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][7]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -285.13 r
  data arrival time                                               -285.13

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][7]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                285.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -285.24


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6649/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.21 r
  U8353/X (SAEDHVT14_BUF_S_0P5)                           0.05    -141.16 r
  U10306/X (SAEDHVT14_AO222_1)                         -143.98    -285.14 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][10]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -285.13 r
  data arrival time                                               -285.13

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][10]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                285.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -285.24


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6649/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.21 r
  U8353/X (SAEDHVT14_BUF_S_0P5)                           0.05    -141.16 r
  U10303/X (SAEDHVT14_AO222_1)                         -143.98    -285.14 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][9]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -285.13 r
  data arrival time                                               -285.13

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][9]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                285.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -285.24


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6649/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.21 r
  U6650/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.17 r
  U6651/X (SAEDHVT14_AO222_1)                          -110.18    -251.35 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][12]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -251.35 r
  data arrival time                                               -251.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][12]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                251.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -251.45


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6649/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.21 r
  U6650/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.17 r
  U8237/X (SAEDHVT14_AO222_1)                          -110.18    -251.35 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][16]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -251.35 r
  data arrival time                                               -251.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][16]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                251.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -251.45


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6649/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.21 r
  U6650/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.17 r
  U10237/X (SAEDHVT14_AO222_1)                         -110.18    -251.35 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][17]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -251.35 r
  data arrival time                                               -251.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][17]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                251.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -251.45


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6649/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.21 r
  U6650/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.17 r
  U10236/X (SAEDHVT14_AO222_1)                         -110.18    -251.35 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][14]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -251.35 r
  data arrival time                                               -251.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][14]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                251.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -251.45


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6649/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.21 r
  U6650/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.17 r
  U10242/X (SAEDHVT14_AO222_1)                         -110.18    -251.35 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][4]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -251.35 r
  data arrival time                                               -251.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][4]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                251.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -251.45


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6647/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U10304/X (SAEDHVT14_AO222_1)                          -72.03    -213.25 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][19]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -213.24 r
  data arrival time                                               -213.24

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][19]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                213.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -213.34


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.35 f
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.33 r
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.26 f
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.24 f
  U6647/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -141.22 r
  U10305/X (SAEDHVT14_AO222_1)                          -72.03    -213.25 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][24]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -213.24 r
  data arrival time                                               -213.24

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][24]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                213.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -213.34


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U8218/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.35 f
  U8222/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.33 r
  U8224/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.30 r
  U9383/X (SAEDHVT14_AOI22_0P5)                         -25.92    -167.22 f
  U9384/X (SAEDHVT14_OAI21_0P5)                           0.01    -167.21 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][0]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -167.21 r
  data arrival time                                               -167.21

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][0]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                167.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -167.31


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[48]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7541/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U7542/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7546/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7557/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7558/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U7559/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7561/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U10544/X (SAEDHVT14_AO222_U_0P5)                        0.02    -166.39 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[48]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -166.39 f
  data arrival time                                               -166.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[48]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.51


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7541/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U7542/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7546/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7557/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7558/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U7559/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7561/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U8677/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -166.39 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[16]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -166.39 f
  data arrival time                                               -166.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[16]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.51


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7541/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U7542/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7546/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7557/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7558/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U7559/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7561/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U8676/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -166.39 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[16]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -166.39 f
  data arrival time                                               -166.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[16]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.51


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7541/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U7542/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7546/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7557/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7558/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U7559/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7561/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U10464/X (SAEDHVT14_AO222_1)                            0.02    -166.39 f
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[16]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -166.39 f
  data arrival time                                               -166.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.51


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[48]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7541/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U7542/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7546/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7557/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7558/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U7559/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7561/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U10431/X (SAEDHVT14_AO222_1)                            0.02    -166.39 f
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[48]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -166.39 f
  data arrival time                                               -166.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[48]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.51


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7541/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U7542/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7546/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7557/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7558/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U7559/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7561/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U10526/X (SAEDHVT14_AO222_U_0P5)                        0.02    -166.39 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/D (SAEDHVT14_FDPRB_V3_2)
                                                          0.01    -166.39 f
  data arrival time                                               -166.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.51


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7541/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U7542/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7546/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7557/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7558/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U7559/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7561/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U8672/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -166.39 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -166.39 f
  data arrival time                                               -166.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.51


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7541/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U7542/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7546/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7557/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7558/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U7559/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7561/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U8680/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -166.39 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[16]/D (SAEDHVT14_FSDPRBQ_V2LP_0P5)
                                                          0.01    -166.39 f
  data arrival time                                               -166.39

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[16]/CK (SAEDHVT14_FSDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.50


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7541/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U7542/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7546/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7557/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7558/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U7559/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7561/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U7562/X (SAEDHVT14_INV_0P5)                             0.02    -166.40 r
  U7583/X (SAEDHVT14_OAI21_0P5)                           0.02    -166.38 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[16]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -166.38 f
  data arrival time                                               -166.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[16]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.50


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7541/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U7542/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7546/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7557/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7558/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U7559/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7561/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U7562/X (SAEDHVT14_INV_0P5)                             0.02    -166.40 r
  U7572/X (SAEDHVT14_OAI21_0P5)                           0.02    -166.38 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[16]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -166.38 f
  data arrival time                                               -166.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[16]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.50


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7541/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U7542/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7546/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7557/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7558/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U7559/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7561/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U7562/X (SAEDHVT14_INV_0P5)                             0.02    -166.40 r
  U9351/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -166.38 r
  U9352/X (SAEDHVT14_OAI21_0P5)                           0.01    -166.38 f
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[16]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -166.37 f
  data arrival time                                               -166.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[16]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.49


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7541/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U7542/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7546/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7557/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U7558/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -166.45 f
  U7559/X (SAEDHVT14_ND2_CDC_1)                           0.01    -166.44 r
  U7561/X (SAEDHVT14_ND2_CDC_1)                           0.02    -166.42 f
  U7562/X (SAEDHVT14_INV_0P5)                             0.02    -166.40 r
  U7567/X (SAEDHVT14_OAI21_0P5)                           0.02    -166.38 f
  U7568/X (SAEDHVT14_AO21_U_0P5)                          0.01    -166.37 f
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[16]/D (SAEDHVT14_FSDPRBQ_V2LP_0P5)
                                                          0.01    -166.36 f
  data arrival time                                               -166.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[16]/CK (SAEDHVT14_FSDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.48


  Startpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/CK (SAEDHVT14_FDPRB_V3_2)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[16]/QN (SAEDHVT14_FDPRB_V3_2)
                                                       -166.61    -166.61 r
  U7541/X (SAEDHVT14_OAI21_0P5)                           0.11    -166.50 f
  U7542/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.49 r
  U7546/X (SAEDHVT14_AN3_0P5)                             0.02    -166.47 r
  U7557/X (SAEDHVT14_AN4_0P75)                            0.02    -166.45 r
  U9315/X (SAEDHVT14_OAI21_0P5)                           0.02    -166.44 f
  U9316/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.43 r
  U9317/X (SAEDHVT14_OA31_1)                              0.01    -166.42 r
  U9318/X (SAEDHVT14_OA21_1)                              0.01    -166.40 r
  U9319/X (SAEDHVT14_OA31_1)                              0.01    -166.39 r
  U9320/X (SAEDHVT14_ND2B_U_0P5)                          0.01    -166.38 f
  U9321/X (SAEDHVT14_AOI21_0P5)                           0.01    -166.38 r
  U9322/X (SAEDHVT14_OAI21_0P5)                           0.01    -166.37 f
  gen_regfile_latch.register_file_i/wdata_a_i[16] (ibex_register_file_latch_0_00000020_0_0_0_00000000)
                                                          0.00    -166.37 f
  gen_regfile_latch.register_file_i/U22/X (SAEDHVT14_MUX2_U_0P5)
                                                          0.02    -166.35 f
  gen_regfile_latch.register_file_i/wdata_a_q_reg[16]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -166.35 f
  data arrival time                                               -166.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  gen_regfile_latch.register_file_i/wdata_a_q_reg[16]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                166.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -166.46


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.36 f
  U8218/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.35 f
  U8222/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.33 r
  U8233/X (SAEDHVT14_AOI22_0P5)                         -17.09    -158.42 f
  U8234/X (SAEDHVT14_OAI21_0P5)                           0.01    -158.41 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][1]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -158.41 r
  data arrival time                                               -158.41

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][1]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                158.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -158.51


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7191/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U10521/X (SAEDHVT14_AO222_U_0P5)                       -4.77    -154.18 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[14]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -154.17 f
  data arrival time                                               -154.17

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                154.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -154.29


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[56]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7100/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U10546/X (SAEDHVT14_AO222_U_0P5)                       -0.16    -149.56 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[56]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.56 f
  data arrival time                                               -149.56

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[56]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.67


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7191/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U10407/X (SAEDHVT14_AO222_1)                            0.02    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[30]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.38 f
  data arrival time                                               -149.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7191/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U7303/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.39 r
  U7304/X (SAEDHVT14_AO21B_0P5)                           0.01    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7191/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U7194/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.39 r
  U7195/X (SAEDHVT14_AO21B_0P5)                           0.01    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[39]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7279/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U7281/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.39 r
  U7282/X (SAEDHVT14_AO21B_0P5)                           0.01    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[39]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[39]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[44]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7279/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U8559/X (SAEDHVT14_AO222_1)                             0.03    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[44]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[44]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7100/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U7198/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.38 r
  U7199/X (SAEDHVT14_AO21B_0P5)                           0.01    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[36]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7100/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U7222/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.38 r
  U7223/X (SAEDHVT14_AO21B_0P5)                           0.01    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[36]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[36]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[35]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7100/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U7306/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.38 r
  U7307/X (SAEDHVT14_AO21B_0P5)                           0.01    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[35]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[35]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[33]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7100/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U7211/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.38 r
  U7212/X (SAEDHVT14_AO21B_0P5)                           0.01    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[33]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[33]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7200/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U7284/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.38 r
  U7285/X (SAEDHVT14_AO21B_0P5)                           0.01    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[7]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[7]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7200/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U7203/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.38 r
  U7204/X (SAEDHVT14_AO21B_0P5)                           0.01    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[11]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[11]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[40]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7200/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U7381/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.38 r
  U7382/X (SAEDHVT14_AO21B_0P5)                           0.01    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[40]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[40]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7191/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U10248/X (SAEDHVT14_AO222_1)                            0.03    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[17]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[37]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7191/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U9971/X (SAEDHVT14_AO222_1)                             0.03    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[37]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[37]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[49]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7191/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U10321/X (SAEDHVT14_AO222_1)                            0.03    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[49]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[49]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7191/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U10339/X (SAEDHVT14_AO222_1)                            0.03    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[25]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[25]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[61]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7279/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U9957/X (SAEDHVT14_AO222_1)                             0.03    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[61]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[61]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[46]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7279/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U10323/X (SAEDHVT14_AO222_1)                            0.03    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[46]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[46]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[41]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7279/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U9974/X (SAEDHVT14_AO222_1)                             0.03    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[41]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[41]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[52]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7279/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U10343/X (SAEDHVT14_AO222_1)                            0.03    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[52]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[52]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[59]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7279/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U10345/X (SAEDHVT14_AO222_1)                            0.03    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[59]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[59]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[57]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7279/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U10347/X (SAEDHVT14_AO222_1)                            0.03    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[57]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[57]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7103/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.40 r
  U8333/X (SAEDHVT14_OAI22_0P5)                           0.01    -149.39 f
  U8334/X (SAEDHVT14_AO21_U_0P5)                          0.01    -149.38 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7200/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U10534/X (SAEDHVT14_AO222_U_0P5)                        0.03    -149.37 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[23]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[45]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7100/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U10325/X (SAEDHVT14_AO222_1)                            0.03    -149.37 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[45]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[45]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7100/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U10349/X (SAEDHVT14_AO222_1)                            0.03    -149.37 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[22]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7200/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U9966/X (SAEDHVT14_AO222_1)                             0.03    -149.37 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[29]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7200/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U10331/X (SAEDHVT14_AO222_1)                            0.03    -149.37 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[10]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[53]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7200/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U10335/X (SAEDHVT14_AO222_1)                            0.03    -149.37 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[53]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[53]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7200/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U10329/X (SAEDHVT14_AO222_1)                            0.03    -149.37 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[19]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.37 f
  data arrival time                                               -149.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7103/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.40 r
  U10504/X (SAEDHVT14_OAI222_0P5)                         0.03    -149.37 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[27]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.36 f
  data arrival time                                               -149.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[62]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7103/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.40 r
  U10515/X (SAEDHVT14_OAI222_1)                           0.03    -149.37 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[62]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.36 f
  data arrival time                                               -149.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[62]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[58]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7103/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.40 r
  U10542/X (SAEDHVT14_OA222_1)                            0.03    -149.37 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[58]/D (SAEDHVT14_FDPSBQ_2)
                                                          0.01    -149.36 r
  data arrival time                                               -149.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[58]/CK (SAEDHVT14_FDPSBQ_2)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7189/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -149.41 r
  U7190/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.38 r
  U7208/X (SAEDHVT14_AO21B_0P5)                           0.02    -149.36 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[31]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.36 r
  data arrival time                                               -149.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.46


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7189/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -149.41 r
  U7190/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.38 r
  U7226/X (SAEDHVT14_AO21B_0P5)                           0.02    -149.36 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[4]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.36 r
  data arrival time                                               -149.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.46


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7189/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -149.41 r
  U7190/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.38 r
  U7385/X (SAEDHVT14_AO21B_0P5)                           0.02    -149.36 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[8]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.36 r
  data arrival time                                               -149.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.46


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7189/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -149.41 r
  U7190/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.38 r
  U7345/X (SAEDHVT14_AO21B_0P5)                           0.02    -149.36 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.36 r
  data arrival time                                               -149.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.46


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[38]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7103/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.40 r
  U7205/X (SAEDHVT14_INV_0P5)                             0.02    -149.38 f
  U7347/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.35 r
  U7348/X (SAEDHVT14_AO21B_0P5)                           0.01    -149.34 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[38]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.34 f
  data arrival time                                               -149.34

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[38]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.46


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[32]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7103/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.40 r
  U7104/X (SAEDHVT14_INV_0P5)                             0.02    -149.38 f
  U9959/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.35 r
  U9960/X (SAEDHVT14_AO21B_0P5)                           0.01    -149.34 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[32]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.34 f
  data arrival time                                               -149.34

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[32]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.46


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[63]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7103/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.40 r
  U7104/X (SAEDHVT14_INV_0P5)                             0.02    -149.38 f
  U7106/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -149.35 r
  U7107/X (SAEDHVT14_AO21B_0P5)                           0.01    -149.34 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[63]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.34 f
  data arrival time                                               -149.34

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[63]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.46


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7103/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.40 r
  U7104/X (SAEDHVT14_INV_0P5)                             0.02    -149.38 f
  U10506/X (SAEDHVT14_AO222_1)                            0.03    -149.34 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.34 f
  data arrival time                                               -149.34

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.45


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[43]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7100/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U7101/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -149.38 r
  U7471/X (SAEDHVT14_AO21B_0P5)                           0.02    -149.35 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[43]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.35 r
  data arrival time                                               -149.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[43]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.45


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7103/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.40 r
  U7205/X (SAEDHVT14_INV_0P5)                             0.02    -149.38 f
  U10528/X (SAEDHVT14_AO222_U_0P5)                        0.04    -149.34 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[28]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.33 f
  data arrival time                                               -149.33

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[28]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.45


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[50]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7103/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.40 r
  U7205/X (SAEDHVT14_INV_0P5)                             0.02    -149.38 f
  U10548/X (SAEDHVT14_AO222_U_0P5)                        0.04    -149.34 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[50]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.33 f
  data arrival time                                               -149.33

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[50]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.45


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7103/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.40 r
  U7104/X (SAEDHVT14_INV_0P5)                             0.02    -149.38 f
  U10523/X (SAEDHVT14_AO222_U_0P5)                        0.04    -149.34 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[9]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.33 f
  data arrival time                                               -149.33

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.45


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7103/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.40 r
  U7104/X (SAEDHVT14_INV_0P5)                             0.02    -149.38 f
  U10532/X (SAEDHVT14_AO222_U_0P5)                        0.04    -149.34 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[26]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.33 f
  data arrival time                                               -149.33

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.45


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[54]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7103/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.40 r
  U7104/X (SAEDHVT14_INV_0P5)                             0.02    -149.38 f
  U10550/X (SAEDHVT14_AO222_U_0P5)                        0.04    -149.34 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[54]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.33 f
  data arrival time                                               -149.33

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[54]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.45


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[47]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7103/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.40 r
  U7205/X (SAEDHVT14_INV_0P5)                             0.02    -149.38 f
  U10315/X (SAEDHVT14_AO222_1)                            0.04    -149.34 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[47]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.33 f
  data arrival time                                               -149.33

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[47]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.45


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7103/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.40 r
  U7205/X (SAEDHVT14_INV_0P5)                             0.02    -149.38 f
  U10313/X (SAEDHVT14_AO222_1)                            0.04    -149.34 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.33 f
  data arrival time                                               -149.33

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.45


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7103/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.40 r
  U7205/X (SAEDHVT14_INV_0P5)                             0.02    -149.38 f
  U10311/X (SAEDHVT14_AO222_1)                            0.04    -149.34 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[24]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.33 f
  data arrival time                                               -149.33

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.45


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7103/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.40 r
  U7104/X (SAEDHVT14_INV_0P5)                             0.02    -149.38 f
  U10341/X (SAEDHVT14_AO222_1)                            0.04    -149.34 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.33 f
  data arrival time                                               -149.33

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.45


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7103/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.40 r
  U7104/X (SAEDHVT14_INV_0P5)                             0.02    -149.38 f
  U9968/X (SAEDHVT14_AO222_1)                             0.04    -149.34 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.33 f
  data arrival time                                               -149.33

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.45


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[60]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7103/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.40 r
  U7104/X (SAEDHVT14_INV_0P5)                             0.02    -149.38 f
  U7958/X (SAEDHVT14_AO222_1)                             0.04    -149.34 f
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[60]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.33 f
  data arrival time                                               -149.33

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[60]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                149.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.45


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7189/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -149.41 r
  U10246/X (SAEDHVT14_BUF_S_0P5)                          0.03    -149.38 r
  U10327/X (SAEDHVT14_AO222_1)                            0.03    -149.35 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[20]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.35 r
  data arrival time                                               -149.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[20]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.45


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7189/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -149.41 r
  U10246/X (SAEDHVT14_BUF_S_0P5)                          0.03    -149.38 r
  U10333/X (SAEDHVT14_AO222_1)                            0.03    -149.35 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[18]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.35 r
  data arrival time                                               -149.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.45


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7189/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -149.41 r
  U8331/X (SAEDHVT14_INV_0P5)                             0.01    -149.39 f
  U8332/X (SAEDHVT14_INV_0P5)                             0.02    -149.38 r
  U9963/X (SAEDHVT14_AO222_1)                             0.03    -149.35 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[21]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.34 r
  data arrival time                                               -149.34

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.45


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[34]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7100/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U7101/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -149.38 r
  U7102/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.35 r
  U7216/X (SAEDHVT14_AO21B_0P5)                           0.02    -149.33 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[34]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.32 r
  data arrival time                                               -149.32

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[34]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.43


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[55]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7100/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U7101/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -149.38 r
  U7956/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.34 r
  U10337/X (SAEDHVT14_AO222_1)                            0.03    -149.32 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[55]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.31 r
  data arrival time                                               -149.31

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[55]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.42


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[42]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7100/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U7101/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -149.38 r
  U9969/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.34 r
  U10317/X (SAEDHVT14_AO222_1)                            0.03    -149.31 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[42]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.31 r
  data arrival time                                               -149.31

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[42]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.41


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[51]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7027/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.57 r
  U7028/X (SAEDHVT14_INV_0P5)                             0.01    -141.56 f
  U7095/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U7099/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.53 f
  U7213/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -7.90    -149.43 r
  U7100/X (SAEDHVT14_INV_0P5)                             0.02    -149.41 f
  U7101/X (SAEDHVT14_NR2_MM_0P5)                          0.03    -149.38 r
  U9969/X (SAEDHVT14_BUF_S_0P5)                           0.03    -149.34 r
  U10319/X (SAEDHVT14_AO222_1)                            0.03    -149.31 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[51]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -149.31 r
  data arrival time                                               -149.31

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[51]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                149.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.41


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U6861/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U8592/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 r
  U8595/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 f
  U9293/X (SAEDHVT14_AOI22_0P5)                          -7.48    -149.00 r
  U9294/X (SAEDHVT14_OAI21_0P5)                           0.01    -149.00 f
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -148.99 f
  data arrival time                                               -148.99

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                148.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -149.11


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6102/X (SAEDHVT14_AN2B_MM_1)                           0.02    -141.60 r
  U6103/X (SAEDHVT14_INV_0P5)                             0.01    -141.59 f
  U6131/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.58 r
  U6132/X (SAEDHVT14_INV_0P5)                             0.01    -141.57 f
  U6133/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U6489/X (SAEDHVT14_OR2_0P5)                             0.01    -141.54 r
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.01    -141.53 r
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.51 r
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.07    -141.44 r
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.34 f
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.32 r
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.30 r
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.29 f
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -0.87    -142.15 r
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -142.13 r
  U6647/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -142.11 f
  U10485/X (SAEDHVT14_AO222_1)                            0.03    -142.08 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][25]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -142.08 f
  data arrival time                                               -142.08

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][25]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                142.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -142.19


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6102/X (SAEDHVT14_AN2B_MM_1)                           0.02    -141.60 r
  U6103/X (SAEDHVT14_INV_0P5)                             0.01    -141.59 f
  U6131/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.58 r
  U6132/X (SAEDHVT14_INV_0P5)                             0.01    -141.57 f
  U6133/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U6489/X (SAEDHVT14_OR2_0P5)                             0.01    -141.54 r
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.01    -141.53 r
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.51 r
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.07    -141.44 r
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.34 f
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.32 r
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.30 r
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.29 f
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -0.87    -142.15 r
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -142.13 r
  U8213/X (SAEDHVT14_BUF_S_0P5)                           0.03    -142.10 r
  U10479/X (SAEDHVT14_AO222_1)                            0.03    -142.07 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][20]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -142.07 r
  data arrival time                                               -142.07

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][20]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                142.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -142.17


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6102/X (SAEDHVT14_AN2B_MM_1)                           0.02    -141.60 r
  U6103/X (SAEDHVT14_INV_0P5)                             0.01    -141.59 f
  U6131/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.58 r
  U6132/X (SAEDHVT14_INV_0P5)                             0.01    -141.57 f
  U6133/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U6489/X (SAEDHVT14_OR2_0P5)                             0.01    -141.54 r
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.01    -141.53 r
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.51 r
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.07    -141.44 r
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.34 f
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.32 r
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.30 r
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.29 f
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -0.87    -142.15 r
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -142.13 r
  U8213/X (SAEDHVT14_BUF_S_0P5)                           0.03    -142.10 r
  U10524/X (SAEDHVT14_AO222_U_0P5)                        0.03    -142.07 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][0]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -142.07 r
  data arrival time                                               -142.07

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][0]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                142.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -142.17


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6102/X (SAEDHVT14_AN2B_MM_1)                           0.02    -141.60 r
  U6103/X (SAEDHVT14_INV_0P5)                             0.01    -141.59 f
  U6131/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.58 r
  U6132/X (SAEDHVT14_INV_0P5)                             0.01    -141.57 f
  U6133/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U6489/X (SAEDHVT14_OR2_0P5)                             0.01    -141.54 r
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.01    -141.53 r
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.51 r
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.07    -141.44 r
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.34 f
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.32 r
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.30 r
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.29 f
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -0.87    -142.15 r
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -142.13 r
  U6649/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -142.11 f
  U10296/X (SAEDHVT14_BUF_S_0P5)                          0.03    -142.07 f
  U10478/X (SAEDHVT14_AO222_1)                            0.03    -142.04 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][23]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -142.03 f
  data arrival time                                               -142.03

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][23]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                142.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -142.15


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6102/X (SAEDHVT14_AN2B_MM_1)                           0.02    -141.60 r
  U6103/X (SAEDHVT14_INV_0P5)                             0.01    -141.59 f
  U6131/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.58 r
  U6132/X (SAEDHVT14_INV_0P5)                             0.01    -141.57 f
  U6133/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U6489/X (SAEDHVT14_OR2_0P5)                             0.01    -141.54 r
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.01    -141.53 r
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.51 r
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.07    -141.44 r
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.34 f
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.32 r
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.30 r
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.29 f
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -0.87    -142.15 r
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -142.13 r
  U6649/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -142.11 f
  U10296/X (SAEDHVT14_BUF_S_0P5)                          0.03    -142.07 f
  U10484/X (SAEDHVT14_AO222_1)                            0.03    -142.04 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][22]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -142.03 f
  data arrival time                                               -142.03

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][22]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                142.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -142.15


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6102/X (SAEDHVT14_AN2B_MM_1)                           0.02    -141.60 r
  U6103/X (SAEDHVT14_INV_0P5)                             0.01    -141.59 f
  U6131/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.58 r
  U6132/X (SAEDHVT14_INV_0P5)                             0.01    -141.57 f
  U6133/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U6489/X (SAEDHVT14_OR2_0P5)                             0.01    -141.54 r
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.01    -141.53 r
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.51 r
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.07    -141.44 r
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.34 f
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.32 r
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.30 r
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.29 f
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -0.87    -142.15 r
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -142.13 r
  U8213/X (SAEDHVT14_BUF_S_0P5)                           0.03    -142.10 r
  U10232/X (SAEDHVT14_BUF_S_0P5)                          0.03    -142.07 r
  U10488/X (SAEDHVT14_AO222_1)                            0.03    -142.04 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][21]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -142.03 r
  data arrival time                                               -142.03

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][21]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                142.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -142.14


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6102/X (SAEDHVT14_AN2B_MM_1)                           0.02    -141.60 r
  U6103/X (SAEDHVT14_INV_0P5)                             0.01    -141.59 f
  U6131/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.58 r
  U6132/X (SAEDHVT14_INV_0P5)                             0.01    -141.57 f
  U6133/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U6489/X (SAEDHVT14_OR2_0P5)                             0.01    -141.54 r
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.01    -141.53 r
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.51 r
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.07    -141.44 r
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.34 f
  U6637/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.32 r
  U6643/X (SAEDHVT14_OR2_0P5)                             0.02    -141.30 r
  U6644/X (SAEDHVT14_AOINV_IW_0P5)                        0.02    -141.29 f
  U6645/CKOUTB (SAEDHVT14_CLKSPLT_8)                     -0.87    -142.15 r
  U6646/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -142.13 r
  U8213/X (SAEDHVT14_BUF_S_0P5)                           0.03    -142.10 r
  U8214/X (SAEDHVT14_BUF_S_0P5)                           0.03    -142.07 r
  U10539/X (SAEDHVT14_AO222_U_0P5)                        0.03    -142.04 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][1]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -142.03 r
  data arrival time                                               -142.03

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][1]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                142.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -142.14


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/id_stage_i/g_branch_set_flop.branch_set_raw_q_reg
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  u_ibex_core/id_stage_i/g_branch_set_flop.branch_set_raw_q_reg/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.66 f
  data arrival time                                               -141.66

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/id_stage_i/g_branch_set_flop.branch_set_raw_q_reg/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.77


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.05    -141.69 r
  U9418/X (SAEDHVT14_OAI31_0P5)                           0.02    -141.67 f
  gen_regfile_latch.register_file_i/wdata_a_i[0] (ibex_register_file_latch_0_00000020_0_0_0_00000000)
                                                          0.00    -141.67 f
  gen_regfile_latch.register_file_i/U46/X (SAEDHVT14_MUX2_U_0P5)
                                                          0.02    -141.66 f
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.65 f
  data arrival time                                               -141.65

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.77


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/id_stage_i/id_fsm_q_reg
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U9430/X (SAEDHVT14_ND3_0P5)                             0.03    -141.62 f
  u_ibex_core/id_stage_i/id_fsm_q_reg/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.61 f
  data arrival time                                               -141.61

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/id_stage_i/id_fsm_q_reg/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.73


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/id_stage_i/branch_jump_set_done_q_reg
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6134/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6139/X (SAEDHVT14_OR4_1)                               0.01    -141.61 r
  U6140/X (SAEDHVT14_OA21B_1)                             0.01    -141.60 f
  u_ibex_core/id_stage_i/branch_jump_set_done_q_reg/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.60 f
  data arrival time                                               -141.60

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/id_stage_i/branch_jump_set_done_q_reg/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.60
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.71


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_valid_id_q_reg
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6134/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6139/X (SAEDHVT14_OR4_1)                               0.01    -141.61 r
  U9099/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.59 f
  u_ibex_core/if_stage_i/instr_valid_id_q_reg/D (SAEDHVT14_FDPRBQ_V2_0P5)
                                                          0.01    -141.59 f
  data arrival time                                               -141.59

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_valid_id_q_reg/CK (SAEDHVT14_FDPRBQ_V2_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.70


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U8017/X (SAEDHVT14_OAI22_0P5)                           0.01    -141.58 r
  U8018/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.57 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.57 r
  data arrival time                                               -141.57

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.67


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcountinhibit_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U8634/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8635/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -141.55 f
  u_ibex_core/cs_registers_i/mcountinhibit_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.55 f
  data arrival time                                               -141.55

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcountinhibit_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.67


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcountinhibit_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U8634/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8652/X (SAEDHVT14_MUXI2_U_0P5)                         0.02    -141.55 f
  u_ibex_core/cs_registers_i/mcountinhibit_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.55 f
  data arrival time                                               -141.55

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcountinhibit_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.67


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U8359/X (SAEDHVT14_OAI222_0P5)                          0.03    -141.57 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[10]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.56 r
  data arrival time                                               -141.56

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.66


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6102/X (SAEDHVT14_AN2B_MM_1)                           0.02    -141.60 r
  U6103/X (SAEDHVT14_INV_0P5)                             0.01    -141.59 f
  U6131/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.58 r
  U6469/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.56 f
  U6728/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.55 f
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.54 f
  data arrival time                                               -141.54

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.66


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7477/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.57 f
  U8571/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -141.54 f
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.54 f
  data arrival time                                               -141.54

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.66


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7477/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.57 f
  U8674/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -141.54 f
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.54 f
  data arrival time                                               -141.54

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.66


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7477/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.57 f
  U8607/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -141.54 f
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.54 f
  data arrival time                                               -141.54

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.66


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U8629/X (SAEDHVT14_INV_0P5)                             0.01    -141.58 f
  U8630/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.57 r
  U10175/X (SAEDHVT14_OAI31_0P5)                          0.03    -141.54 f
  u_ibex_core/cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.54 f
  data arrival time                                               -141.54

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.65


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6865/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6867/X (SAEDHVT14_OR3_0P5)                             0.02    -141.56 f
  U6868/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.54 r
  U6869/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.54 f
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.53 f
  data arrival time                                               -141.53

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.65


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6865/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6867/X (SAEDHVT14_OR3_0P5)                             0.02    -141.56 f
  U10171/X (SAEDHVT14_OA2BB2_V1_0P5)                      0.01    -141.54 r
  U10173/X (SAEDHVT14_NR2_MM_0P5)                         0.01    -141.54 f
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.53 f
  data arrival time                                               -141.53

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.65


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6865/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U7478/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.56 f
  U7479/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.54 r
  U7480/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.54 f
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.53 f
  data arrival time                                               -141.53

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.65


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U7508/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.54 r
  U7509/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.53 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[14]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.53 f
  data arrival time                                               -141.53

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.65


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U7456/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.54 r
  U7457/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.53 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[10]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.53 f
  data arrival time                                               -141.53

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.65


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U9155/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.54 r
  U9156/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.53 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[20]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.53 f
  data arrival time                                               -141.53

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[20]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.65


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U8629/X (SAEDHVT14_INV_0P5)                             0.01    -141.58 f
  U8630/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.57 r
  U8632/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.55 f
  U8633/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.55 r
  u_ibex_core/cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[7]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.54 r
  data arrival time                                               -141.54

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[7]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[63]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7093/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.55 f
  U7094/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.54 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[63]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.54 r
  data arrival time                                               -141.54

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[63]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[39]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7067/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.55 f
  U7068/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.54 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[39]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.54 r
  data arrival time                                               -141.54

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[39]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[33]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7160/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.55 f
  U7161/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.54 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[33]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.54 r
  data arrival time                                               -141.54

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[33]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7052/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.55 f
  U7053/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.54 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[7]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.54 r
  data arrival time                                               -141.54

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[7]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8608/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.53 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.52 f
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8647/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.53 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[4]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.52 f
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8601/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.53 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.52 f
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8696/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.53 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[21]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.52 f
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U9419/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.57 f
  U9428/X (SAEDHVT14_OAI31_0P5)                           0.03    -141.54 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.54 r
  data arrival time                                               -141.54

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7477/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.57 f
  U8714/X (SAEDHVT14_AN3_0P5)                             0.02    -141.55 f
  U8715/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.54 r
  U8717/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.53 f
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[1]/D (SAEDHVT14_FDPSBQ_0P5)
                                                          0.01    -141.52 f
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[1]/CK (SAEDHVT14_FDPSBQ_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U7477/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.57 f
  U8719/X (SAEDHVT14_AN3_0P5)                             0.02    -141.55 f
  U8720/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.54 r
  U8721/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.53 f
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[0]/D (SAEDHVT14_FDPSBQ_0P5)
                                                          0.01    -141.52 f
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[0]/CK (SAEDHVT14_FDPSBQ_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8697/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.53 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[21]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.52 f
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8698/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.53 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[11]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.52 f
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[11]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6102/X (SAEDHVT14_AN2B_MM_1)                           0.02    -141.60 r
  U6103/X (SAEDHVT14_INV_0P5)                             0.01    -141.59 f
  U6131/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.58 r
  U6469/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.56 f
  U9422/X (SAEDHVT14_AOI31_0P5)                           0.02    -141.54 r
  U9701/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.53 f
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]/D (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.01    -141.52 f
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6776/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.55 r
  U9113/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.01    -141.54 r
  U9114/X (SAEDHVT14_OAI31_0P5)                           0.01    -141.53 f
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.01    -141.52 f
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.64


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6102/X (SAEDHVT14_AN2B_MM_1)                           0.02    -141.60 r
  U6103/X (SAEDHVT14_INV_0P5)                             0.01    -141.59 f
  U6131/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.58 r
  U6132/X (SAEDHVT14_INV_0P5)                             0.01    -141.57 f
  U6133/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 r
  U9698/X (SAEDHVT14_OA21B_1)                             0.02    -141.53 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.53 r
  data arrival time                                               -141.53

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6776/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.55 r
  U6778/X (SAEDHVT14_INV_0P5)                             0.02    -141.54 f
  U7184/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.53 r
  U7185/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.52 f
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6776/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.55 r
  U6778/X (SAEDHVT14_INV_0P5)                             0.02    -141.54 f
  U7258/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.53 r
  U7259/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.52 f
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[4]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6776/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.55 r
  U6778/X (SAEDHVT14_INV_0P5)                             0.02    -141.54 f
  U7316/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.53 r
  U7317/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.52 f
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6776/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.55 r
  U6778/X (SAEDHVT14_INV_0P5)                             0.02    -141.54 f
  U6793/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.53 r
  U6794/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.52 f
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6776/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.55 r
  U6778/X (SAEDHVT14_INV_0P5)                             0.02    -141.54 f
  U7149/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.53 r
  U7150/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.52 f
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6776/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.55 r
  U9199/X (SAEDHVT14_OA21_1)                              0.02    -141.53 r
  U9200/X (SAEDHVT14_OAI31_0P5)                           0.01    -141.52 f
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mcause_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U8653/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.55 f
  U8668/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.52 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[11]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[11]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U8653/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.55 f
  U8667/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.52 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U8653/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.55 f
  U8664/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.52 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[10]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U8653/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.55 f
  U8662/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.52 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[4]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U8653/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.55 f
  U8661/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.52 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U8653/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.55 f
  U8656/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.52 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[14]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U8653/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.55 f
  U8655/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.52 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[16]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[16]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U8653/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.55 f
  U8663/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.52 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[17]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U8653/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.55 f
  U8654/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.52 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U6914/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 f
  U6921/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.52 r
  U6922/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.52 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[11]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 f
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[11]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9595/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.54 f
  U9596/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.53 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.52 r
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9593/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.54 f
  U9594/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.53 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[30]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.52 r
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9119/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.54 f
  U9120/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.53 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[29]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.52 r
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9597/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.54 f
  U9598/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.53 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[21]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.52 r
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9599/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.54 f
  U9600/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.53 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[31]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.52 r
  data arrival time                                               -141.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.63


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U6987/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7339/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7340/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U6987/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U6989/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U6990/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U7769/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U8079/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U8080/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[30]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U7769/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U8000/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U8001/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[17]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U7769/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7967/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7968/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[28]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[28]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U7769/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7929/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7930/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[27]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U7769/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7886/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7887/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[26]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U7769/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7858/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7859/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[25]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[25]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U7769/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7773/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7774/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[23]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U7425/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7728/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7729/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[22]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U6987/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7025/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7026/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[21]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U7425/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7650/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7651/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[19]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U7425/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7627/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7628/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[18]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U7425/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7518/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7519/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[14]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U7425/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7499/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7500/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U7425/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7467/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7468/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[10]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U7425/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7429/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7430/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[9]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U6987/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7277/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7278/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U6987/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7010/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7011/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U6987/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7298/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7299/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[7]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[7]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U6987/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7406/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7407/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[8]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U6987/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7376/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7377/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U6987/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7166/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7167/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U7425/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7537/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7538/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U7769/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U8034/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U8035/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[31]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U7425/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7679/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7680/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[20]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[20]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U7769/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U8072/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U8073/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[29]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U7769/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7815/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7816/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[24]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U7324/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.53 f
  U7325/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.52 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 r
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9299/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.53 f
  U9300/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.52 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[14]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 r
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9188/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.53 f
  U9189/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.52 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 r
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9181/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.53 f
  U9182/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.52 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[10]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 r
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U9165/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.53 f
  U9166/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.52 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[9]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 r
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8031/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.53 f
  U8032/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.52 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[31]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 r
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6910/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6913/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.55 r
  U6987/X (SAEDHVT14_INV_0P5)                             0.02    -141.53 f
  U7254/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7255/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[4]/D (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U6861/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U8592/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 r
  U8595/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 f
  U9688/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U9689/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.51 f
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[4]/D (SAEDHVT14_FDPSBQ_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[4]/CK (SAEDHVT14_FDPSBQ_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U6861/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U8592/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 r
  U8595/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 f
  U8641/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U8642/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U6861/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.56 f
  U8592/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.54 r
  U8595/X (SAEDHVT14_INV_0P5)                             0.01    -141.53 f
  U8597/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U8598/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U6979/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U6984/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.51 r
  U6985/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U6979/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U7718/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.51 r
  U7719/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[22]/D (SAEDHVT14_FDPRBQ_V2LP_1)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U6979/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U9175/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.51 r
  U9176/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[23]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U6979/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U7527/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.51 r
  U7528/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U6979/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U9159/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.51 r
  U9160/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[19]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U6979/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U7617/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.51 r
  U7618/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[18]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U6979/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U7489/X (SAEDHVT14_AOI21_0P5)                           0.01    -141.51 r
  U7490/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 f
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U6738/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.53 f
  U7614/X (SAEDHVT14_AO21_U_0P5)                          0.02    -141.50 f
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[18]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U6738/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.53 f
  U9130/X (SAEDHVT14_AO21_U_0P5)                          0.02    -141.50 f
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[8]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U6738/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.53 f
  U9144/X (SAEDHVT14_AO21_U_0P5)                          0.02    -141.50 f
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[7]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[7]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U6738/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.53 f
  U9172/X (SAEDHVT14_AO21_U_0P5)                          0.02    -141.50 f
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U6738/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.53 f
  U7271/X (SAEDHVT14_AO21_U_0P5)                          0.02    -141.50 f
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U6738/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.53 f
  U7486/X (SAEDHVT14_AO21_U_0P5)                          0.02    -141.50 f
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[62]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7045/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U10427/X (SAEDHVT14_AO222_1)                            0.02    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[62]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 r
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[62]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U7001/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U7244/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7245/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[4]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U7001/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U7336/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7337/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U7872/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U8087/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U8088/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[11]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[11]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U7872/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U8083/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U8084/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[30]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U7872/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U8011/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U8012/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[17]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U7872/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U8076/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U8077/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[29]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U7872/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U8038/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U8039/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[31]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U7001/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U7007/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7008/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U7001/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U7395/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7396/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[8]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U7001/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U7289/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7290/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[7]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[7]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U7001/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U7363/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7364/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U7001/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U7170/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7171/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U7001/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U7022/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7023/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[21]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U7872/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U9147/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U9148/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[27]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U7001/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U7274/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7275/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U7001/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U7415/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7416/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[9]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U7872/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U9151/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U9152/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[28]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[28]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U7872/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U7876/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U7877/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[26]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U7872/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U9137/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U9138/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[25]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[25]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6975/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.56 r
  U6976/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.55 f
  U6977/X (SAEDHVT14_INV_0P5)                             0.01    -141.54 r
  U7872/X (SAEDHVT14_INV_0P5)                             0.02    -141.52 f
  U9133/X (SAEDHVT14_AOI21_0P5)                           0.02    -141.51 r
  U9134/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.50 f
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[24]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 f
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mepc_csr/rdata_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[44]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7045/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U10445/X (SAEDHVT14_AO222_1)                            0.03    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[44]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 r
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[44]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7045/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U10474/X (SAEDHVT14_AO222_1)                            0.03    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 r
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7045/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U10517/X (SAEDHVT14_AO222_U_0P5)                        0.03    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[30]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.51 r
  data arrival time                                               -141.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7045/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U7055/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.52 f
  U7056/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[11]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[11]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7045/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U8024/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.52 f
  U8025/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[31]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[34]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7045/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U7064/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.52 f
  U7065/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[34]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[34]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7045/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U7046/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.52 f
  U7047/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[43]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7045/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U7070/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.52 f
  U7071/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[43]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[43]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7045/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U7157/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.52 f
  U7158/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7227/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U7387/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.52 f
  U7388/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[8]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[36]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7227/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U7232/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.52 f
  U7233/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[36]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[36]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7227/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U7229/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.52 f
  U7230/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[4]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[35]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7227/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U7332/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.52 f
  U7333/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[35]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[35]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7227/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U7309/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.52 f
  U7310/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[40]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7227/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U7390/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.52 f
  U7391/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[40]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[40]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7227/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U7350/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.52 f
  U7351/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[38]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7227/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U7353/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.52 f
  U7354/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[38]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[38]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7227/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U10472/X (SAEDHVT14_AO222_1)                            0.03    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[28]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[28]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[59]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7227/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.54 r
  U10425/X (SAEDHVT14_AO222_1)                            0.03    -141.51 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[59]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[59]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.61


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[32]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U8019/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U8021/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.02    -141.51 f
  U8022/X (SAEDHVT14_AO21B_0P5)                           0.01    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[32]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[32]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7042/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U9954/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[17]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7042/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U9952/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[29]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7042/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U9950/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[21]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7042/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U9946/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[9]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7042/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U9948/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[49]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7042/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U10412/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[49]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[49]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[53]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7042/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U10420/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[53]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[53]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[37]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U7042/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U10244/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[37]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[37]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U8019/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U10462/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U8019/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U10452/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[14]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U8019/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U10193/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[47]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U8019/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U10418/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[47]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[47]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[46]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U8019/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U10409/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[46]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[46]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[45]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U8019/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U9943/X (SAEDHVT14_AO222_1)                             0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[45]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[45]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[42]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U8019/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U10439/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[42]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[42]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[41]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U8019/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.53 r
  U10433/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[41]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[41]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[61]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U10414/X (SAEDHVT14_BUF_S_0P5)                          0.04    -141.53 r
  U10530/X (SAEDHVT14_AO222_U_0P5)                        0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[61]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[61]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[54]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U10414/X (SAEDHVT14_BUF_S_0P5)                          0.04    -141.53 r
  U10536/X (SAEDHVT14_AO222_U_0P5)                        0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[54]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[54]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U10421/X (SAEDHVT14_BUF_S_0P5)                          0.04    -141.53 r
  U10519/X (SAEDHVT14_AO222_U_0P5)                        0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[27]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U10414/X (SAEDHVT14_BUF_S_0P5)                          0.04    -141.53 r
  U10454/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[20]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[20]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U10414/X (SAEDHVT14_BUF_S_0P5)                          0.04    -141.53 r
  U10460/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[22]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U10414/X (SAEDHVT14_BUF_S_0P5)                          0.04    -141.53 r
  U10468/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[19]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U10414/X (SAEDHVT14_BUF_S_0P5)                          0.04    -141.53 r
  U10470/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[18]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[52]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U10414/X (SAEDHVT14_BUF_S_0P5)                          0.04    -141.53 r
  U10416/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[52]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[52]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[51]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U10414/X (SAEDHVT14_BUF_S_0P5)                          0.04    -141.53 r
  U10441/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[51]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[51]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[50]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U10414/X (SAEDHVT14_BUF_S_0P5)                          0.04    -141.53 r
  U10435/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[50]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[50]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U10421/X (SAEDHVT14_BUF_S_0P5)                          0.04    -141.53 r
  U10466/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[26]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U10421/X (SAEDHVT14_BUF_S_0P5)                          0.04    -141.53 r
  U10458/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[25]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[25]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U10421/X (SAEDHVT14_BUF_S_0P5)                          0.04    -141.53 r
  U10450/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[24]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U10421/X (SAEDHVT14_BUF_S_0P5)                          0.04    -141.53 r
  U10456/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[23]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[60]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U10421/X (SAEDHVT14_BUF_S_0P5)                          0.04    -141.53 r
  U10423/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[60]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[60]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[58]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U10421/X (SAEDHVT14_BUF_S_0P5)                          0.04    -141.53 r
  U10447/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[58]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[58]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[57]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U10421/X (SAEDHVT14_BUF_S_0P5)                          0.04    -141.53 r
  U10429/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[57]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[57]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[56]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U10421/X (SAEDHVT14_BUF_S_0P5)                          0.04    -141.53 r
  U10443/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[56]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[56]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[55]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U7039/X (SAEDHVT14_AN3_0P5)                             0.02    -141.60 r
  U7040/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.59 f
  U7041/X (SAEDHVT14_INV_0P5)                             0.02    -141.57 r
  U10421/X (SAEDHVT14_BUF_S_0P5)                          0.04    -141.53 r
  U10437/X (SAEDHVT14_AO222_1)                            0.03    -141.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[55]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.50 r
  data arrival time                                               -141.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[55]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8561/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8947/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[29]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8577/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8948/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[29]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8564/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8684/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[18]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8599/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8683/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[18]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8564/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8678/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[14]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8599/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8681/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[14]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8586/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8699/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[11]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[11]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8564/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8687/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[10]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8573/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8710/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[10]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8577/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8624/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[17]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8586/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8587/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8561/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8708/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[23]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8586/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8646/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8561/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8583/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[31]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8577/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8581/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[31]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8561/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8562/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[30]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8577/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8578/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[30]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8564/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8590/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[20]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[20]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8599/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8600/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[20]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[20]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8586/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8619/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[17]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8573/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8648/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[4]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8586/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8638/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8573/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8637/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8586/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8614/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[7]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[7]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8573/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8612/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[7]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[7]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8561/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8622/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[28]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[28]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8577/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8615/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[28]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[28]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8561/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8579/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[27]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8577/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8585/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[27]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8561/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8589/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[26]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8577/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8580/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[26]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8561/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8711/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[25]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[25]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8577/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8712/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[25]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[25]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8561/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8703/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[24]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8599/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8707/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[24]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8599/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8706/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[23]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8561/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8702/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[22]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8599/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8701/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[22]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8573/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8695/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[21]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8564/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8693/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[19]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8599/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8692/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[19]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8564/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8650/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8599/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8649/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8564/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8690/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8599/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8691/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8577/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8700/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[11]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[11]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8564/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8713/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[9]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8573/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8709/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[9]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8564/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8565/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[8]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8573/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8574/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[8]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8586/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8613/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8573/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8617/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8586/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8623/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8573/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8591/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8586/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8626/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8577/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8627/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8572/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8573/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8643/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch1_csr/rdata_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6909/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8560/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.56 r
  U8586/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8602/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8603/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8616/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[17]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8575/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8675/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[14]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8575/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8705/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[10]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8603/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8618/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[7]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[7]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8575/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8686/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[18]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8567/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8584/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[31]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8567/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8569/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[30]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8575/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8588/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[20]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[20]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8603/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8645/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[4]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8603/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8639/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8603/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8685/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8567/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8946/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[29]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8567/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8625/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[28]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[28]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8567/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8582/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[27]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8567/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8568/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[26]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8567/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8718/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[25]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[25]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8567/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8679/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[24]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8567/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8688/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[23]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8567/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8682/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[22]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8575/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8694/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[19]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8575/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8651/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8575/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8689/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8575/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8704/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[9]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8575/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8576/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[8]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8603/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8606/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8603/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8636/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8603/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8621/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8603/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8610/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U8566/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U8603/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.52 r
  U8604/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.49 f
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 f
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U6741/X (SAEDHVT14_INV_0P5)                             0.03    -141.52 f
  U6906/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.50 r
  U6907/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[11]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[11]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U6741/X (SAEDHVT14_INV_0P5)                             0.03    -141.52 f
  U9807/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.50 r
  U9808/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U6741/X (SAEDHVT14_INV_0P5)                             0.03    -141.52 f
  U6770/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.50 r
  U6771/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U6741/X (SAEDHVT14_INV_0P5)                             0.03    -141.52 f
  U6826/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.50 r
  U6827/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U6741/X (SAEDHVT14_INV_0P5)                             0.03    -141.52 f
  U6973/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.50 r
  U6974/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[30]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U6741/X (SAEDHVT14_INV_0P5)                             0.03    -141.52 f
  U6876/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.50 r
  U6877/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[21]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9342/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.53 f
  U9343/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.50 f
  U9344/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[20]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[20]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9342/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.53 f
  U9353/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.50 f
  U9354/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[19]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9342/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.53 f
  U9355/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.50 f
  U9356/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[18]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9342/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.53 f
  U9347/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.50 f
  U9348/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[15]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9342/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.53 f
  U9345/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.50 f
  U9346/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[14]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9342/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.53 f
  U9349/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.50 f
  U9350/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[13]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9342/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.53 f
  U9357/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.50 f
  U9358/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[10]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9342/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.53 f
  U9359/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.50 f
  U9360/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[9]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9342/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.53 f
  U9361/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.50 f
  U9362/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[8]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9101/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.53 f
  U9115/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.50 f
  U9116/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[17]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9101/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.53 f
  U9123/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.50 f
  U9124/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[28]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[28]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9101/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.53 f
  U9121/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.50 f
  U9122/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[27]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9101/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.53 f
  U9109/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.50 f
  U9110/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[26]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9101/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.53 f
  U9111/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.50 f
  U9112/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[25]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[25]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9101/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.53 f
  U9192/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.50 f
  U9193/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[24]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9101/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.53 f
  U9196/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.50 f
  U9197/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[23]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9101/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.53 f
  U9194/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.50 f
  U9195/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[22]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U9100/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.55 f
  U9101/X (SAEDHVT14_BUF_S_0P5)                           0.03    -141.53 f
  U9190/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.50 f
  U9191/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[11]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.49 r
  data arrival time                                               -141.49

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[11]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U7234/X (SAEDHVT14_INV_0P5)                             0.03    -141.52 f
  U7359/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.50 r
  U7360/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U7234/X (SAEDHVT14_INV_0P5)                             0.03    -141.52 f
  U7240/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.50 r
  U7241/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[4]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U7682/X (SAEDHVT14_INV_0P5)                             0.03    -141.52 f
  U7997/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.50 r
  U7998/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[17]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U7682/X (SAEDHVT14_INV_0P5)                             0.03    -141.52 f
  U8069/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.50 r
  U8070/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[29]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U7682/X (SAEDHVT14_INV_0P5)                             0.03    -141.52 f
  U7964/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.50 r
  U7965/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[28]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[28]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U7682/X (SAEDHVT14_INV_0P5)                             0.03    -141.52 f
  U7918/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.50 r
  U7919/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[27]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U7682/X (SAEDHVT14_INV_0P5)                             0.03    -141.52 f
  U7869/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.50 r
  U7870/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[26]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U7682/X (SAEDHVT14_INV_0P5)                             0.03    -141.52 f
  U7846/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.50 r
  U7847/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[25]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[25]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U7682/X (SAEDHVT14_INV_0P5)                             0.03    -141.52 f
  U7805/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.50 r
  U7806/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[24]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U7682/X (SAEDHVT14_INV_0P5)                             0.03    -141.52 f
  U7759/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.50 r
  U7760/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[23]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U7682/X (SAEDHVT14_INV_0P5)                             0.03    -141.52 f
  U7713/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.50 r
  U7714/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[22]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U7234/X (SAEDHVT14_INV_0P5)                             0.03    -141.52 f
  U7638/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.50 r
  U7639/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[19]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6732/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.57 f
  U6733/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.55 r
  U7682/X (SAEDHVT14_INV_0P5)                             0.03    -141.52 f
  U8944/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.50 r
  U8945/X (SAEDHVT14_AO21_U_0P5)                          0.01    -141.49 r
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[20]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.48 r
  data arrival time                                               -141.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[20]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                141.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U8653/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.55 f
  U8657/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 f
  U8673/X (SAEDHVT14_MUX2_U_0P5)                          0.04    -141.47 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.46 f
  data arrival time                                               -141.46

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U8653/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.55 f
  U8657/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 f
  U8671/X (SAEDHVT14_MUX2_U_0P5)                          0.04    -141.47 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.46 f
  data arrival time                                               -141.46

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U8653/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.55 f
  U8657/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 f
  U8669/X (SAEDHVT14_MUX2_U_0P5)                          0.04    -141.47 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[6]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.46 f
  data arrival time                                               -141.46

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U8653/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.55 f
  U8657/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 f
  U8666/X (SAEDHVT14_MUX2_U_0P5)                          0.04    -141.47 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[7]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.46 f
  data arrival time                                               -141.46

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[7]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U8653/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.55 f
  U8657/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 f
  U8665/X (SAEDHVT14_MUX2_U_0P5)                          0.04    -141.47 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[9]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.46 f
  data arrival time                                               -141.46

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U8653/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.55 f
  U8657/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 f
  U8659/X (SAEDHVT14_MUX2_U_0P5)                          0.04    -141.47 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[5]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.46 f
  data arrival time                                               -141.46

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U8653/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.55 f
  U8657/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 f
  U8658/X (SAEDHVT14_MUX2_U_0P5)                          0.04    -141.47 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[8]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -141.46 f
  data arrival time                                               -141.46

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6098/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.62 r
  U6731/X (SAEDHVT14_AN2B_MM_1)                           0.03    -141.59 r
  U6860/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -141.58 r
  U8653/X (SAEDHVT14_ND2_CDC_1)                           0.03    -141.55 f
  U8657/X (SAEDHVT14_BUF_S_0P5)                           0.04    -141.51 f
  U8670/X (SAEDHVT14_MUX2_U_0P5)                          0.04    -141.47 f
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.01    -141.46 f
  data arrival time                                               -141.46

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6652/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U7164/X (SAEDHVT14_AO21B_0P5)                           0.02    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[1]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[1]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U8140/X (SAEDHVT14_AO21B_0P5)                           0.02    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[26]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[26]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U7162/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U9929/X (SAEDHVT14_AO21B_0P5)                           0.03    -141.38 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[5]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[5]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6652/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U9089/X (SAEDHVT14_AO21B_0P5)                           0.03    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[1]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[1]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6652/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U9920/X (SAEDHVT14_AO21B_0P5)                           0.03    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[28]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[28]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6652/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U9800/X (SAEDHVT14_AO21B_0P5)                           0.03    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[0]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[0]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8438/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U9801/X (SAEDHVT14_AO21B_0P5)                           0.03    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[0]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[0]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6652/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U9079/X (SAEDHVT14_AO21B_0P5)                           0.03    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[30]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[30]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U10197/X (SAEDHVT14_AO21B_0P5)                          0.03    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[31]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[31]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8138/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U9086/X (SAEDHVT14_AO21B_0P5)                           0.03    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[13]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[13]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8138/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U10199/X (SAEDHVT14_AO21B_0P5)                          0.03    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[4]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[4]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8438/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U7329/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.38 r
  U7330/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[3]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[3]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U7162/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U9685/X (SAEDHVT14_AO21B_0P5)                           0.03    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[27]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[27]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6652/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U7152/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -141.38 r
  U7153/X (SAEDHVT14_OA21B_1)                             0.01    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[0]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.37 f
  data arrival time                                               -141.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[0]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8438/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U8230/X (SAEDHVT14_AO21_U_0P5)                          0.03    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[3]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[3]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8438/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U8178/X (SAEDHVT14_AO21_U_0P5)                          0.03    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[11]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[11]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U6830/X (SAEDHVT14_AO21_U_0P5)                          0.03    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[12]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[12]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U8186/X (SAEDHVT14_AO21_U_0P5)                          0.03    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[25]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[25]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U7162/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U9292/X (SAEDHVT14_AO21_U_0P5)                          0.03    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[14]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[14]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U7162/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U8163/X (SAEDHVT14_AO21_U_0P5)                          0.03    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[25]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[25]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U7162/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U9910/X (SAEDHVT14_OA2BB2_V1_0P5)                       0.03    -141.38 r
  U9911/X (SAEDHVT14_OAI21_0P5)                           0.01    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[8]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[8]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U9921/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[28]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[28]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U10194/X (SAEDHVT14_OAI21_0P5)                          0.02    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[27]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[27]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U9798/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[29]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[29]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U9928/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[5]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[5]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U9339/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[31]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[31]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U9791/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[2]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[2]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U9061/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[12]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[12]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U9291/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[6]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[6]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8187/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U9062/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[12]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[12]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6828/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U9881/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[26]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[26]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6652/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U6631/X (SAEDHVT14_AO21_U_0P5)                          0.03    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[14]/D (SAEDHVT14_FDP_V2_1)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[14]/CK (SAEDHVT14_FDP_V2_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8138/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U8149/X (SAEDHVT14_AO21_U_0P5)                          0.03    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[3]/D (SAEDHVT14_FDP_V2_1)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[3]/CK (SAEDHVT14_FDP_V2_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8187/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U9927/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.37 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[5]/D (SAEDHVT14_FDP_V2_1)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[5]/CK (SAEDHVT14_FDP_V2_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8187/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U10286/X (SAEDHVT14_OAI21_0P5)                          0.02    -141.36 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[29]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[29]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8187/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U8188/X (SAEDHVT14_INV_S_1)                             0.02    -141.38 r
  U9334/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.36 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[13]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[13]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8187/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U8188/X (SAEDHVT14_INV_S_1)                             0.02    -141.38 r
  U10200/X (SAEDHVT14_OAI21_0P5)                          0.02    -141.36 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[30]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[30]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8187/CKOUT (SAEDHVT14_CLKSPLT_8)                       0.09    -141.40 f
  U8188/X (SAEDHVT14_INV_S_1)                             0.02    -141.38 r
  U9287/X (SAEDHVT14_OAI21_0P5)                           0.02    -141.36 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[2]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[2]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8138/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8445/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[2]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.36 f
  data arrival time                                               -141.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[2]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6652/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8466/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[8]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[8]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6652/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8448/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[30]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[30]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6652/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8454/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[27]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[27]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6652/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8456/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[25]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[25]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6652/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8460/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[22]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[22]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6652/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8467/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[16]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[16]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6652/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8470/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[11]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[11]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U6652/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8476/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[5]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[5]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8438/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8446/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[1]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[1]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8438/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8472/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[31]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[31]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8438/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8439/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[3]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[3]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8438/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8449/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[29]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[29]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8438/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8457/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[24]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[24]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8438/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8469/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[20]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[20]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8438/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8477/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[15]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[15]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8438/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8475/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[7]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[7]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8438/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8473/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[6]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[6]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8141/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8429/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[6]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[6]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U7162/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8923/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[7]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[7]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U7162/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8432/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[8]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[8]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U7162/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8428/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[11]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[11]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8141/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8430/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[13]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[13]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8141/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8924/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[9]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[9]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8141/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8434/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[10]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[10]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8141/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8435/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[14]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[14]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8141/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8433/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[15]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[15]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_fetch_err_plus2_o_reg
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U7162/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8444/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/instr_fetch_err_plus2_o_reg/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_fetch_err_plus2_o_reg/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8141/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8925/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[4]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_c_id_o_reg[4]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8141/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8464/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[19]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[19]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U8141/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8471/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[18]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[18]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U7162/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8468/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[13]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[13]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U7162/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8462/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[12]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[12]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U3391/X (SAEDHVT14_EN2_1)                             -93.41     -93.36 f
  U3392/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.35 r
  U3394/X (SAEDHVT14_NR2_MM_0P5)                          0.02     -93.34 f
  U3442/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.32 r
  U3446/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.30 f
  U3447/X (SAEDHVT14_ND2_CDC_1)                           0.02     -93.28 r
  U3448/X (SAEDHVT14_NR2_MM_0P5)                          0.01     -93.27 f
  U5989/X (SAEDHVT14_AOI21_0P5)                           0.02     -93.26 r
  U6032/X (SAEDHVT14_EO2_V1_0P75)                         0.03     -93.23 f
  U6037/X (SAEDHVT14_AO2BB2_V1_0P75)                    -38.54    -131.77 r
  U6038/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -131.76 f
  U6079/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -131.74 f
  U6080/CKOUTB (SAEDHVT14_CLKSPLT_8)                    -10.01    -141.74 r
  U9390/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -141.68 f
  U6086/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -141.66 f
  U6089/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -141.65 r
  U6097/X (SAEDHVT14_ND2_CDC_1)                           0.02    -141.64 f
  U6484/X (SAEDHVT14_INV_0P5)                             0.01    -141.62 r
  U6488/X (SAEDHVT14_ND2_CDC_1)                           0.01    -141.61 f
  U6489/X (SAEDHVT14_OR2_0P5)                             0.02    -141.60 f
  U6490/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -141.58 f
  U6505/X (SAEDHVT14_OR2_0P5)                             0.01    -141.57 f
  U6506/X (SAEDHVT14_BUF_S_0P5)                           0.08    -141.49 f
  U7162/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.10    -141.39 r
  U8463/X (SAEDHVT14_MUX2_U_0P5)                          0.03    -141.36 f
  u_ibex_core/if_stage_i/pc_id_o_reg[10]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -141.35 f
  data arrival time                                               -141.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/pc_id_o_reg[10]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                141.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -141.47


1
