# Simplified-ALU
The simplified version of an ALU implemented on FPGA with Verilog/VHDL in Vivado 2023.2
There are only 4 operations available, addition, substraction, AND and OR, each having a designated opcode.
The input is 8 bits long and it contains the opcode, address 1 from where the first operand will be read and address 2 for the second operand.
