var veridocModuleInformation= {"moduleName":"sparc_exu_byp_eccgen",
"moduleFile":"Unknown",
"moduleLine":"895",
"moduleBrief":"None",
"children":[
"dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s"]
,
"ports":[
{"name":"d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"msk",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"clk",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"se",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"p",
"type":"wire",
"range":"? : ?",
"direction":"Output",
}]
,
"params":[
]
,
"instantiations":[
]
,
"nets":[
]
,
"tasks":[
]
,
"functions":[
]
,
"variables":[
]
,
"initials":[
]
,
"processes":[
]
};

veridoc_render_module();
