{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1388, "design__instance__area": 39217.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.020479431375861168, "power__switching__total": 0.010041174478828907, "power__leakage__total": 5.179304594093992e-07, "power__total": 0.030521124601364136, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2785950715644231, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.2783463815998736, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6599225797054112, "timing__setup__ws__corner:nom_tt_025C_5v00": 0.7521334878911857, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.659923, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 0.752133, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.2985729248349015, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.2983219034019344, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.2058336892523414, "timing__setup__ws__corner:nom_ss_125C_4v50": -6.841286841780669, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -206.2641813509394, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -6.841286841780669, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.45897, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 61, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -6.841287, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 61, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.2692947330241066, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.26904704226030757, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.30910419543300865, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.112453605166268, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.309104, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 4.112453, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 6, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.2676577646391514, "clock__skew__worst_setup": 0.2674382180298226, "timing__hold__ws": 0.30685321818691913, "timing__setup__ws": -7.100477740083238, "timing__hold__tns": 0, "timing__setup__tns": -216.33129322445302, "timing__hold__wns": 0, "timing__setup__wns": -7.100477740083238, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.306853, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 184, "timing__setup_r2r__ws": -7.100478, "timing__setup_r2r_vio__count": 184, "design__die__bbox": "0.0 0.0 294.525 312.445", "design__core__bbox": "6.72 15.68 287.28 294.0", "design__io": 109, "design__die__area": 92022.9, "design__core__area": 78085.5, "design__instance__count__stdcell": 2041, "design__instance__area__stdcell": 42084.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.53895, "design__instance__utilization__stdcell": 0.53895, "design__rows": 71, "design__rows:GF018hv5v_mcu_sc7": 71, "design__sites": 35571, "design__sites:GF018hv5v_mcu_sc7": 35571, "design__instance__count__class:tie_cell": 1, "design__instance__area__class:tie_cell": 8.7808, "design__instance__count__class:buffer": 46, "design__instance__area__class:buffer": 1159.07, "design__instance__count__class:inverter": 137, "design__instance__area__class:inverter": 1299.56, "design__instance__count__class:sequential_cell": 142, "design__instance__area__class:sequential_cell": 9555.71, "design__instance__count__class:multi_input_combinational_cell": 787, "design__instance__area__class:multi_input_combinational_cell": 17965.5, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 19368050, "design__instance__count__class:timing_repair_buffer": 243, "design__instance__area__class:timing_repair_buffer": 7744.67, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 48884.3, "design__violations": 0, "design__instance__count__class:clock_buffer": 17, "design__instance__area__class:clock_buffer": 1022.96, "design__instance__count__class:clock_inverter": 15, "design__instance__area__class:clock_inverter": 460.992, "design__instance__count__setup_buffer": 122, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1441, "route__net__special": 2, "route__drc_errors__iter:0": 286, "route__wirelength__iter:0": 52871, "route__drc_errors__iter:1": 29, "route__wirelength__iter:1": 52164, "route__drc_errors__iter:2": 10, "route__wirelength__iter:2": 52030, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 52018, "route__drc_errors": 0, "route__wirelength": 52018, "route__vias": 8460, "route__vias__singlecut": 8460, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 564.73, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.27621236635273627, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.2759920425872682, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6577842900995082, "timing__setup__ws__corner:min_tt_025C_5v00": 0.8679208708500834, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.657784, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 0.867921, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.29458222806002177, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.2943598503819001, "timing__hold__ws__corner:min_ss_125C_4v50": 1.2172159180673148, "timing__setup__ws__corner:min_ss_125C_4v50": -6.649293748256256, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -198.22862490325795, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -6.649293748256256, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.455788, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 60, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -6.649294, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 60, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.2676577646391514, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2674382180298226, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.30685321818691913, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.187844856097883, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.306853, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 4.187845, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.28144151694661124, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.28116318402646595, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6623758395923083, "timing__setup__ws__corner:max_tt_025C_5v00": 0.5990097476474096, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.662376, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 0.59901, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.3033614278978404, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.3030804304423606, "timing__hold__ws__corner:max_ss_125C_4v50": 1.191992316368274, "timing__setup__ws__corner:max_ss_125C_4v50": -7.100477740083238, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -216.33129322445302, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -7.100477740083238, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.464239, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 63, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -7.100478, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 63, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2712460055562223, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2709688383702858, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.31075931596492984, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.009251710770463, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.310759, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.009252, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99875, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99964, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0012519, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00113743, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000356753, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00113743, "design_powergrid__voltage__worst": 0.00113743, "design_powergrid__voltage__worst__net:VDD": 4.99875, "design_powergrid__drop__worst": 0.0012519, "design_powergrid__drop__worst__net:VDD": 0.0012519, "design_powergrid__voltage__worst__net:VSS": 0.00113743, "design_powergrid__drop__worst__net:VSS": 0.00113743, "ir__voltage__worst": 5, "ir__drop__avg": 0.000361, "ir__drop__worst": 0.00125, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}