**Lab 3 - Digital System Design (DSD) 2023**

***Prerequisite***:
-Simulation Software: Vivado,Questa Sim.
-Basic understanding of digital design and SystemVerilog programming
-Design:DrawIO

***Contents***
-SystemVerilog File: Design implementations for circuits.
-Constraints File: Constraint File: Pin assignments and constraints for FPGA implementation.
-Docs: Design on DrawIO
-Bench:Includes testbench files used to verify the correctness of the digital circuits.

***Objectives***
-Design and simulate digital circuits using SystemVerilog.
-Simulating and verifying the functionality of digital circuits..
-Understanding the use of DrawIo.

***Learning Outcomes***
-Designing combinational circuits using SystemVerilog.
-Verify the functional correctness of digital designs through simulation tools.
-Using DrawIO.

