// Seed: 2790449611
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    output wor id_2,
    input supply0 id_3,
    output supply1 id_4,
    output uwire id_5,
    input uwire id_6,
    input tri1 module_0,
    output wor id_8,
    output tri1 id_9,
    input tri1 id_10,
    output wand id_11
    , id_16,
    input uwire id_12,
    output supply0 id_13,
    output tri1 id_14
);
  wire id_17;
  tri1 id_18 = id_3;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    output logic id_2,
    input logic id_3,
    output supply0 id_4,
    input wor id_5,
    output wire id_6,
    input wand id_7,
    input wor id_8,
    input uwire id_9,
    input wor id_10,
    input wor id_11
);
  initial begin
    {1, 1} <= id_3;
    forever id_2 <= 1 & 1 == 1;
  end
  module_0(
      id_4, id_10, id_4, id_5, id_6, id_4, id_5, id_7, id_1, id_1, id_0, id_1, id_5, id_1, id_4
  );
endmodule
