<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <title>Vyomex ADPLL IP Core - Datasheet (Placeholder)</title>
  <meta name="viewport" content="width=device-width,initial-scale=1.0">
  <style>
    body { font-family: Arial, sans-serif; margin: 2em; background: #fafaff; color: #24242c; }
    h1, h2, h3 { color: #01345c; }
    table { border-collapse: collapse; width: 100%; margin-bottom: 2em; }
    th, td { border: 1px solid #c0c6d1; padding: 6px 12px; text-align: left; }
    th { background: #e3effa; }
    code, pre { background: #f2f4fa; font-size: 94%; }
    section { margin-bottom: 2em; }
    .note { color: #555; font-style: italic; }
  </style>
</head>
<body>

  <h1>Vyomex ADPLL IP Core <span style="font-size:65%;">(Proprietary)</span></h1>
  <p><strong>Status:</strong> Development in progress<br>
     <strong>Contact:</strong> <a href="mailto:support@vyomex.in">support@vyomex.in</a></p>

  <section>
    <h2>Overview</h2>
    <p>
      The Vyomex ADPLL (All-Digital Phase-Locked Loop) IP Core is under active development.  
      It is designed for frequency synthesis, clock recovery, and synchronization applications in FPGA and ASIC systems.  
      This datasheet serves as a <strong>placeholder</strong> until the final release.
    </p>
  </section>

  <section>
    <h2>Applications</h2>
    <ul>
      <li>Clock generation and frequency synthesis</li>
      <li>Clock/data recovery for serial interfaces</li>
      <li>Wireless communication systems</li>
      <li>Radar/sonar synchronization</li>
      <li>General-purpose digital PLL applications</li>
    </ul>
  </section>

  <section>
    <h2>Key Features (Planned)</h2>
    <ul>
      <li>All-digital architecture, no analog components</li>
      <li>Programmable reference and feedback dividers</li>
      <li>Configurable loop filter for stability/performance tradeoff</li>
      <li>Wide frequency range support</li>
      <li>FPGA-friendly implementation</li>
      <li>AXI4-Lite compatible register interface</li>
    </ul>
  </section>

  <section>
    <h2>Architecture</h2>
    <p class="note">
      Block diagrams, timing diagrams, and detailed architecture description will be provided in the final release.
    </p>
  </section>

  <section>
    <h2>Interfaces &amp; Ports</h2>
    <p class="note">
      Port list is under definition. Expected interfaces: reference clock input, feedback clock input,  
      output clock, lock status signals, and AXI4-Lite control/status.
    </p>
  </section>

  <section>
    <h2>Resource Utilization</h2>
    <p class="note">Resource utilization numbers will be published after synthesis/implementation results.</p>
  </section>

  <section>
    <h2>Performance Metrics</h2>
    <p class="note">Timing, jitter, and lock time results will be added after design validation.</p>
  </section>

  <section>
    <h2>Deliverables</h2>
    <ul>
        <li>RTL Source Codes (VHDL/Verilog) <span class="note">(on release)</span></li>
        <li>Testbench Files <span class="note">(on release)</span></li>
        <li>Documentation (Datasheet, Release Notes, Register Map)</li>
    </ul>
  </section>

  <section>
    <h2>Ordering Information</h2>
    <ul>
      <li><strong>Product:</strong> Vyomex ADPLL IP Core</li>
      <li><strong>Status:</strong> Under development</li>
      <li><strong>License:</strong> Proprietary &mdash; Vyomex</li>
      <li><strong>Support:</strong> <a href="mailto:support@vyomex.in">support@vyomex.in</a></li>
    </ul>
  </section>

  <section>
    <h2>Licensing &amp; Support</h2>
    <ul>
      <li><strong>License:</strong> Proprietary &mdash; Vyomex</li>
      <li><strong>Website:</strong><a href="https://www.vyomex.in"> vyomex.in</a></li>
      <li>For technical support and integration guidance, contact <a href="mailto:support@vyomex.in">support@vyomex.in</a></li>
    </ul>
  </section>

</body>
</html>
