

================================================================
== Vivado HLS Report for 'AddWeighted'
================================================================
* Date:           Fri Dec 14 12:41:28 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SobelVideo
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.483|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2108162|  2108162|  2108162|  2108162|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+---------+---------+---------+
        |                       |            |      Latency      |      Interval     | Pipeline|
        |        Instance       |   Module   |   min   |   max   |   min   |   max   |   Type  |
        +-----------------------+------------+---------+---------+---------+---------+---------+
        |grp_arithm_pro_fu_138  |arithm_pro  |  2108161|  2108161|  2108161|  2108161|   none  |
        +-----------------------+------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|     84|    9457|   13139|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     114|
|Register         |        -|      -|       5|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     84|    9462|   13255|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|     11|       3|      10|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+------+-------+
    |        Instance       |   Module   | BRAM_18K| DSP48E|  FF  |  LUT  |
    +-----------------------+------------+---------+-------+------+-------+
    |grp_arithm_pro_fu_138  |arithm_pro  |        0|     84|  9457|  13139|
    +-----------------------+------------+---------+-------+------+-------+
    |Total                  |            |        0|     84|  9457|  13139|
    +-----------------------+------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  15|          3|    1|          3|
    |ap_done                    |   9|          2|    1|          2|
    |dst_data_stream_0_V_write  |   9|          2|    1|          2|
    |dst_data_stream_1_V_write  |   9|          2|    1|          2|
    |dst_data_stream_2_V_write  |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |src1_data_stream_0_V_read  |   9|          2|    1|          2|
    |src1_data_stream_1_V_read  |   9|          2|    1|          2|
    |src1_data_stream_2_V_read  |   9|          2|    1|          2|
    |src2_data_stream_0_V_read  |   9|          2|    1|          2|
    |src2_data_stream_1_V_read  |   9|          2|    1|          2|
    |src2_data_stream_2_V_read  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 114|         25|   12|         25|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  2|   0|    2|          0|
    |ap_done_reg                         |  1|   0|    1|          0|
    |grp_arithm_pro_fu_138_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                      |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  5|   0|    5|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |      AddWeighted     | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |      AddWeighted     | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |      AddWeighted     | return value |
|start_full_n                  |  in |    1| ap_ctrl_hs |      AddWeighted     | return value |
|ap_done                       | out |    1| ap_ctrl_hs |      AddWeighted     | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |      AddWeighted     | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |      AddWeighted     | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |      AddWeighted     | return value |
|start_out                     | out |    1| ap_ctrl_hs |      AddWeighted     | return value |
|start_write                   | out |    1| ap_ctrl_hs |      AddWeighted     | return value |
|src1_data_stream_0_V_dout     |  in |    8|   ap_fifo  | src1_data_stream_0_V |    pointer   |
|src1_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | src1_data_stream_0_V |    pointer   |
|src1_data_stream_0_V_read     | out |    1|   ap_fifo  | src1_data_stream_0_V |    pointer   |
|src1_data_stream_1_V_dout     |  in |    8|   ap_fifo  | src1_data_stream_1_V |    pointer   |
|src1_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | src1_data_stream_1_V |    pointer   |
|src1_data_stream_1_V_read     | out |    1|   ap_fifo  | src1_data_stream_1_V |    pointer   |
|src1_data_stream_2_V_dout     |  in |    8|   ap_fifo  | src1_data_stream_2_V |    pointer   |
|src1_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | src1_data_stream_2_V |    pointer   |
|src1_data_stream_2_V_read     | out |    1|   ap_fifo  | src1_data_stream_2_V |    pointer   |
|src2_data_stream_0_V_dout     |  in |    8|   ap_fifo  | src2_data_stream_0_V |    pointer   |
|src2_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | src2_data_stream_0_V |    pointer   |
|src2_data_stream_0_V_read     | out |    1|   ap_fifo  | src2_data_stream_0_V |    pointer   |
|src2_data_stream_1_V_dout     |  in |    8|   ap_fifo  | src2_data_stream_1_V |    pointer   |
|src2_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | src2_data_stream_1_V |    pointer   |
|src2_data_stream_1_V_read     | out |    1|   ap_fifo  | src2_data_stream_1_V |    pointer   |
|src2_data_stream_2_V_dout     |  in |    8|   ap_fifo  | src2_data_stream_2_V |    pointer   |
|src2_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | src2_data_stream_2_V |    pointer   |
|src2_data_stream_2_V_read     | out |    1|   ap_fifo  | src2_data_stream_2_V |    pointer   |
|dst_data_stream_0_V_din       | out |    8|   ap_fifo  |  dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_full_n    |  in |    1|   ap_fifo  |  dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_write     | out |    1|   ap_fifo  |  dst_data_stream_0_V |    pointer   |
|dst_data_stream_1_V_din       | out |    8|   ap_fifo  |  dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_full_n    |  in |    1|   ap_fifo  |  dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_write     | out |    1|   ap_fifo  |  dst_data_stream_1_V |    pointer   |
|dst_data_stream_2_V_din       | out |    8|   ap_fifo  |  dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_full_n    |  in |    1|   ap_fifo  |  dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_write     | out |    1|   ap_fifo  |  dst_data_stream_2_V |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

