$date
	Fri Sep 12 05:27:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rca4_tb $end
$var wire 1 ! cout $end
$var wire 4 " sum [3:0] $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 1 ! cout $end
$var wire 4 ( sum [3:0] $end
$var wire 5 ) carry [4:0] $end
$var parameter 32 * N $end
$scope begin genblk1[0] $end
$var parameter 2 + i $end
$scope module FA $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 . cin $end
$var wire 1 / sum $end
$var wire 1 0 cout $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 1 i $end
$scope module FA $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 4 cin $end
$var wire 1 5 sum $end
$var wire 1 6 cout $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 7 i $end
$scope module FA $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 : cin $end
$var wire 1 ; sum $end
$var wire 1 < cout $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 = i $end
$scope module FA $end
$var wire 1 > a $end
$var wire 1 ? b $end
$var wire 1 @ cin $end
$var wire 1 A sum $end
$var wire 1 B cout $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 =
b10 7
b1 1
b0 +
b100 *
$end
#0
$dumpvars
0B
0A
0@
0?
0>
0<
0;
0:
09
08
06
15
04
13
02
00
1/
0.
1-
0,
b0 )
b11 (
b11 '
b0 &
0%
b11 $
b0 #
b11 "
z!
$end
#5
14
15
b1011 "
b1011 (
1A
10
1.
03
1?
1,
b11 )
1%
b1001 $
b1001 '
b1 #
b1 &
#10
1@
1<
1:
0/
05
16
1A
b1000 "
b1000 (
0;
0.
13
0?
18
b1110 )
0%
b11 $
b11 '
b101 #
b101 &
#15
0A
1B
b10 "
b10 (
15
1.
1?
0,
12
b11111 )
1%
b1011 $
b1011 '
b110 #
b110 &
#20
1A
0B
0@
05
b1100 "
b1100 (
1;
0<
0.
0?
1,
02
08
1>
b110 )
0%
b11 $
b11 '
b1001 #
b1001 &
#25
1@
1/
1A
1B
b1111 "
b1111 (
15
1<
1.
19
1?
12
18
b11111 )
1%
b1111 $
b1111 '
b1111 #
b1111 &
#40
