static void F_1 ( unsigned int V_1 , unsigned char V_2 )\r\n{\r\nunsigned long V_3 ;\r\nF_2 ( & V_4 , V_3 ) ;\r\nF_3 ( V_2 , V_5 ) ;\r\nF_3 ( V_1 , V_6 ) ;\r\nF_4 ( & V_4 , V_3 ) ;\r\n}\r\nstatic void F_5 ( unsigned int V_1 , unsigned char V_2 )\r\n{\r\nunsigned long V_3 ;\r\nF_2 ( & V_4 , V_3 ) ;\r\nF_3 ( V_2 , V_5 ) ; F_3 ( V_1 >> 8 , V_6 ) ;\r\nF_3 ( V_2 + 1 , V_5 ) ; F_3 ( V_1 & 0xff , V_6 ) ;\r\nF_4 ( & V_4 , V_3 ) ;\r\n}\r\nstatic int F_6 ( unsigned char V_1 , unsigned char V_2 )\r\n{\r\nunsigned long V_3 ;\r\nF_2 ( & V_4 , V_3 ) ;\r\nF_3 ( V_2 , V_5 ) ;\r\nF_7 ( V_1 , V_6 ) ;\r\nF_8 ( 20 ) ; V_1 = ( F_9 ( V_6 ) == V_1 ) ;\r\nF_4 ( & V_4 , V_3 ) ;\r\nreturn V_1 ;\r\n}\r\nstatic inline void F_10 ( unsigned int V_7 )\r\n{\r\nif ( V_8 == V_7 )\r\nreturn;\r\nF_5 ( V_7 >> 1 , 0x0e ) ;\r\nV_8 = V_7 ;\r\n}\r\nstatic inline void F_11 ( int V_9 , int V_10 )\r\n{\r\nif ( V_11 == V_9 && V_12 == V_10 )\r\nreturn;\r\nif ( V_9 > V_10 ) {\r\nF_1 ( V_13 , 0x0a ) ;\r\n} else {\r\nF_1 ( V_9 , 0x0a ) ;\r\nF_1 ( V_10 , 0x0b ) ;\r\n}\r\nV_11 = V_9 ;\r\nV_12 = V_10 ;\r\n}\r\nstatic int T_1 F_12 ( char * V_14 )\r\n{\r\nint V_15 [ 3 ] ;\r\nV_14 = F_13 ( V_14 , F_14 ( V_15 ) , V_15 ) ;\r\nif ( V_15 [ 0 ] < 2 )\r\nreturn 0 ;\r\nif ( V_15 [ 1 ] < 1 || V_15 [ 1 ] > V_16 ||\r\nV_15 [ 2 ] < 1 || V_15 [ 2 ] > V_16 )\r\nreturn 0 ;\r\nV_17 = V_15 [ 1 ] ;\r\nV_18 = V_15 [ 2 ] ;\r\nreturn 1 ;\r\n}\r\nstatic int F_15 ( void )\r\n{\r\nint V_19 = 0 ;\r\nT_2 * V_20 , V_21 ;\r\nT_2 * V_22 , V_23 ;\r\nV_20 = V_24 ;\r\nV_22 = V_24 + 0x01000 / 2 ;\r\nV_21 = F_16 ( V_20 ) ;\r\nV_23 = F_16 ( V_22 ) ;\r\nF_17 ( 0xAA55 , V_20 ) ;\r\nif ( F_16 ( V_20 ) == 0xAA55 )\r\nV_19 ++ ;\r\nF_17 ( 0x55AA , V_20 ) ;\r\nif ( F_16 ( V_20 ) == 0x55AA )\r\nV_19 ++ ;\r\nF_17 ( V_21 , V_20 ) ;\r\nif ( V_19 != 2 ) {\r\nreturn 0 ;\r\n}\r\nF_17 ( 0xA55A , V_22 ) ;\r\nF_17 ( 0x0000 , V_20 ) ;\r\nif ( F_16 ( V_22 ) == 0xA55A )\r\nV_19 ++ ;\r\nF_17 ( 0x5AA5 , V_22 ) ;\r\nF_17 ( 0x0000 , V_20 ) ;\r\nif ( F_16 ( V_22 ) == 0x5AA5 )\r\nV_19 ++ ;\r\nF_17 ( V_21 , V_20 ) ;\r\nF_17 ( V_23 , V_22 ) ;\r\nif ( V_19 == 4 ) {\r\nV_25 = 0x02000 ;\r\n}\r\n#ifdef F_18\r\nif ( ! F_6 ( 0x66 , 0x0f ) )\r\nreturn 0 ;\r\nif ( ! F_6 ( 0x99 , 0x0f ) )\r\nreturn 0 ;\r\n#endif\r\nV_21 = V_23 = F_9 ( V_26 ) & V_27 ;\r\nfor ( V_19 = 0 ; V_19 < 50000 && V_21 == V_23 ; V_19 ++ ) {\r\nV_23 = F_19 ( V_26 ) & V_27 ;\r\nF_8 ( 2 ) ;\r\n}\r\nif ( V_21 != V_23 ) {\r\nswitch ( F_9 ( V_26 ) & 0x70 ) {\r\ncase 0x10 :\r\nV_28 = V_29 ;\r\nV_30 = L_1 ;\r\nbreak;\r\ncase 0x50 :\r\nV_28 = V_31 ;\r\nV_30 = L_2 ;\r\nbreak;\r\ndefault:\r\nV_28 = V_32 ;\r\nV_30 = L_3 ;\r\nbreak;\r\n}\r\n}\r\nreturn 1 ;\r\n}\r\nstatic void F_20 ( void )\r\n{\r\nF_1 ( 97 , 0x00 ) ;\r\nF_1 ( 80 , 0x01 ) ;\r\nF_1 ( 82 , 0x02 ) ;\r\nF_1 ( 15 , 0x03 ) ;\r\nF_1 ( 25 , 0x04 ) ;\r\nF_1 ( 6 , 0x05 ) ;\r\nF_1 ( 25 , 0x06 ) ;\r\nF_1 ( 25 , 0x07 ) ;\r\nF_1 ( 2 , 0x08 ) ;\r\nF_1 ( 13 , 0x09 ) ;\r\nF_1 ( 12 , 0x0a ) ;\r\nF_1 ( 13 , 0x0b ) ;\r\nF_5 ( 0x0000 , 0x0c ) ;\r\nF_5 ( 0x0000 , 0x0e ) ;\r\nF_3 ( V_33 | V_34 , V_35 ) ;\r\nF_3 ( 0x00 , V_26 ) ;\r\nF_3 ( 0x00 , V_36 ) ;\r\n}\r\nstatic const char * F_21 ( void )\r\n{\r\nV_37 = 80 ;\r\nV_38 = 25 ;\r\nV_25 = 0x01000 ;\r\nV_24 = ( T_2 * ) F_22 ( 0xb0000 , V_25 ) ;\r\nV_5 = 0x3b4 ;\r\nV_6 = 0x3b5 ;\r\nV_35 = 0x3b8 ;\r\nV_26 = 0x3ba ;\r\nV_36 = 0x3bf ;\r\nV_28 = V_39 ;\r\nV_30 = L_4 ;\r\nif ( ! F_15 () ) {\r\nF_23 ( L_5 ) ;\r\nreturn NULL ;\r\n}\r\nif ( V_28 != V_39 ) {\r\nF_20 () ;\r\n}\r\nF_10 ( V_25 - 1 ) ;\r\nF_23 ( L_6 ,\r\nV_30 , V_25 / 1024 ) ;\r\nreturn L_7 ;\r\n}\r\nstatic void F_24 ( struct V_40 * V_41 , int V_42 )\r\n{\r\nV_41 -> V_43 = 0x0800 ;\r\nV_41 -> V_44 = & V_45 ;\r\nif ( V_42 ) {\r\nV_41 -> V_46 = V_37 ;\r\nV_41 -> V_47 = V_38 ;\r\n} else\r\nF_25 ( V_41 , V_37 , V_38 ) ;\r\nif ( V_45 == NULL )\r\nV_45 = V_41 ;\r\n}\r\nstatic void F_26 ( struct V_40 * V_41 )\r\n{\r\nif ( V_45 == V_41 )\r\nV_45 = NULL ;\r\n}\r\nstatic inline T_2 F_27 ( T_2 V_48 )\r\n{\r\nT_2 V_49 = 0x0700 ;\r\nif ( V_48 & 0x0800 ) V_49 = 0x7000 ;\r\nelse if ( V_48 & 0x0400 ) V_49 = 0x0100 ;\r\nreturn ( ( V_48 & 0x0200 ) << 2 ) |\r\n( V_48 & 0x8000 ) |\r\n( V_48 & 0x00ff ) | V_49 ;\r\n}\r\nstatic T_3 F_28 ( struct V_40 * V_41 , T_3 V_50 , T_3 V_51 ,\r\nT_3 V_52 , T_3 V_53 , T_3 V_54 , T_3 V_55 )\r\n{\r\nreturn ( V_51 & 3 ) |\r\n( ( V_53 & 1 ) << 2 ) |\r\n( ( V_54 & 1 ) << 3 ) |\r\n( ! ! V_55 << 4 ) |\r\n( ( V_52 & 1 ) << 7 ) ;\r\n}\r\nstatic void F_29 ( struct V_40 * V_41 , T_2 * V_20 , int V_19 )\r\n{\r\nfor (; V_19 > 0 ; V_19 -- ) {\r\nF_17 ( F_16 ( V_20 ) ^ 0x0800 , V_20 ) ;\r\nV_20 ++ ;\r\n}\r\n}\r\nstatic inline T_2 * F_30 ( unsigned int V_56 , unsigned int V_57 )\r\n{\r\nreturn V_24 + V_57 * V_37 + V_56 ;\r\n}\r\nstatic void F_31 ( struct V_40 * V_41 , int V_48 , int V_57 , int V_56 )\r\n{\r\nF_17 ( F_27 ( V_48 ) , F_30 ( V_56 , V_57 ) ) ;\r\n}\r\nstatic void F_32 ( struct V_40 * V_41 , const unsigned short * V_58 ,\r\nint V_19 , int V_57 , int V_56 )\r\n{\r\nT_2 * V_59 = F_30 ( V_56 , V_57 ) ;\r\nfor (; V_19 > 0 ; V_19 -- ) {\r\nF_17 ( F_27 ( F_16 ( V_58 ++ ) ) , V_59 ++ ) ;\r\n}\r\n}\r\nstatic void F_33 ( struct V_40 * V_41 , int V_57 , int V_56 ,\r\nint V_60 , int V_61 )\r\n{\r\nT_2 * V_59 = F_30 ( V_56 , V_57 ) ;\r\nT_2 V_62 = F_27 ( V_41 -> V_63 ) ;\r\nif ( V_61 <= 0 || V_60 <= 0 )\r\nreturn;\r\nif ( V_56 == 0 && V_61 == V_37 ) {\r\nF_34 ( V_59 , V_62 , V_60 * V_61 * 2 ) ;\r\n} else {\r\nfor (; V_60 > 0 ; V_60 -- , V_59 += V_37 )\r\nF_34 ( V_59 , V_62 , V_61 * 2 ) ;\r\n}\r\n}\r\nstatic int F_35 ( struct V_40 * V_41 )\r\n{\r\nreturn 1 ;\r\n}\r\nstatic int F_36 ( struct V_40 * V_41 , int V_64 , int V_65 )\r\n{\r\nif ( V_28 == V_39 ) {\r\nif ( V_64 )\r\nF_34 ( V_24 ,\r\nF_27 ( V_41 -> V_63 ) ,\r\nV_41 -> V_66 ) ;\r\nreturn 1 ;\r\n} else {\r\nif ( V_64 )\r\nF_3 ( 0x00 , V_35 ) ;\r\nelse\r\nF_3 ( V_33 | V_34 ,\r\nV_35 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nstatic void F_37 ( struct V_40 * V_41 , int V_67 )\r\n{\r\nif ( V_67 == V_68 ) {\r\nF_10 ( V_25 - 1 ) ;\r\nreturn;\r\n}\r\nF_10 ( V_41 -> V_69 * V_37 * 2 + V_41 -> V_70 * 2 ) ;\r\nswitch ( V_41 -> V_71 & 0x0f ) {\r\ncase V_72 : F_11 ( 10 , 13 ) ; break;\r\ncase V_73 : F_11 ( 7 , 13 ) ; break;\r\ncase V_74 : F_11 ( 4 , 13 ) ; break;\r\ncase V_75 : F_11 ( 1 , 13 ) ; break;\r\ncase V_76 : F_11 ( 14 , 13 ) ; break;\r\ndefault: F_11 ( 12 , 13 ) ; break;\r\n}\r\n}\r\nstatic bool F_38 ( struct V_40 * V_41 , unsigned int V_77 , unsigned int V_78 ,\r\nenum V_79 V_80 , unsigned int V_81 )\r\n{\r\nT_2 V_62 = F_27 ( V_41 -> V_63 ) ;\r\nif ( ! V_81 )\r\nreturn false ;\r\nif ( V_81 > V_41 -> V_47 )\r\nV_81 = V_41 -> V_47 ;\r\nswitch ( V_80 ) {\r\ncase V_82 :\r\nF_39 ( F_30 ( 0 , V_77 ) , F_30 ( 0 , V_77 + V_81 ) ,\r\n( V_78 - V_77 - V_81 ) * V_37 * 2 ) ;\r\nF_34 ( F_30 ( 0 , V_78 - V_81 ) , V_62 ,\r\nV_81 * V_37 * 2 ) ;\r\nbreak;\r\ncase V_83 :\r\nF_39 ( F_30 ( 0 , V_77 + V_81 ) , F_30 ( 0 , V_77 ) ,\r\n( V_78 - V_77 - V_81 ) * V_37 * 2 ) ;\r\nF_34 ( F_30 ( 0 , V_77 ) , V_62 , V_81 * V_37 * 2 ) ;\r\nbreak;\r\n}\r\nreturn false ;\r\n}\r\nint T_1 F_40 ( void )\r\n{\r\nint V_84 ;\r\nif ( V_17 > V_18 )\r\nreturn 1 ;\r\nF_41 () ;\r\nV_84 = F_42 ( & V_85 , V_17 - 1 , V_18 - 1 , 0 ) ;\r\nF_43 () ;\r\nreturn V_84 ;\r\n}\r\nstatic void T_4 F_44 ( void )\r\n{\r\nF_45 ( & V_85 ) ;\r\n}
