
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (4 3)  (88 530)  (88 530)  routing T_2_33.span12_vert_18 <X> T_2_33.lc_trk_g0_2
 (6 3)  (90 530)  (90 530)  routing T_2_33.span12_vert_18 <X> T_2_33.lc_trk_g0_2
 (7 3)  (91 530)  (91 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_18 lc_trk_g0_2
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (12 5)  (106 533)  (106 533)  routing T_2_33.lc_trk_g0_2 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (4 0)  (142 528)  (142 528)  routing T_3_33.span4_vert_40 <X> T_3_33.lc_trk_g0_0
 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (4 1)  (142 529)  (142 529)  routing T_3_33.span4_vert_40 <X> T_3_33.lc_trk_g0_0
 (5 1)  (143 529)  (143 529)  routing T_3_33.span4_vert_40 <X> T_3_33.lc_trk_g0_0
 (6 1)  (144 529)  (144 529)  routing T_3_33.span4_vert_40 <X> T_3_33.lc_trk_g0_0
 (7 1)  (145 529)  (145 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (6 6)  (144 535)  (144 535)  routing T_3_33.span4_vert_7 <X> T_3_33.lc_trk_g0_7
 (7 6)  (145 535)  (145 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_7 lc_trk_g0_7
 (8 6)  (146 535)  (146 535)  routing T_3_33.span4_vert_7 <X> T_3_33.lc_trk_g0_7
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g0_7 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (12 11)  (160 538)  (160 538)  routing T_3_33.lc_trk_g0_7 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (5 10)  (251 539)  (251 539)  routing T_5_33.span12_vert_3 <X> T_5_33.lc_trk_g1_3
 (7 10)  (253 539)  (253 539)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_3 lc_trk_g1_3
 (8 10)  (254 539)  (254 539)  routing T_5_33.span12_vert_3 <X> T_5_33.lc_trk_g1_3
 (8 11)  (254 538)  (254 538)  routing T_5_33.span12_vert_3 <X> T_5_33.lc_trk_g1_3


IO_Tile_12_33

 (13 6)  (635 535)  (635 535)  routing T_12_33.span4_horz_r_2 <X> T_12_33.span4_vert_13
 (14 6)  (636 535)  (636 535)  routing T_12_33.span4_horz_r_2 <X> T_12_33.span4_vert_13


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (3 6)  (681 535)  (681 535)  IO control bit: BIOUP_IE_1

 (16 9)  (658 537)  (658 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (659 537)  (659 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (0 10)  (677 539)  (677 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (17 13)  (659 541)  (659 541)  IOB_1 IO Functioning bit


IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 6)  (735 535)  (735 535)  IO control bit: BIOUP_IE_1

 (0 8)  (731 536)  (731 536)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (16 8)  (712 536)  (712 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 9)  (731 537)  (731 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (17 13)  (713 541)  (713 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (5 0)  (833 528)  (833 528)  routing T_16_33.span4_horz_r_1 <X> T_16_33.lc_trk_g0_1
 (7 0)  (835 528)  (835 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (8 1)  (836 529)  (836 529)  routing T_16_33.span4_horz_r_1 <X> T_16_33.lc_trk_g0_1
 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_gbuf/in
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_gbuf/in
 (10 10)  (848 539)  (848 539)  routing T_16_33.lc_trk_g1_7 <X> T_16_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (849 539)  (849 539)  routing T_16_33.lc_trk_g1_7 <X> T_16_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (10 11)  (848 538)  (848 538)  routing T_16_33.lc_trk_g1_7 <X> T_16_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (849 538)  (849 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (4 14)  (832 543)  (832 543)  routing T_16_33.span4_vert_14 <X> T_16_33.lc_trk_g1_6
 (6 14)  (834 543)  (834 543)  routing T_16_33.span4_vert_15 <X> T_16_33.lc_trk_g1_7
 (7 14)  (835 543)  (835 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
 (8 14)  (836 543)  (836 543)  routing T_16_33.span4_vert_15 <X> T_16_33.lc_trk_g1_7
 (17 14)  (821 543)  (821 543)  IOB_1 IO Functioning bit
 (4 15)  (832 542)  (832 542)  routing T_16_33.span4_vert_14 <X> T_16_33.lc_trk_g1_6
 (6 15)  (834 542)  (834 542)  routing T_16_33.span4_vert_14 <X> T_16_33.lc_trk_g1_6
 (7 15)  (835 542)  (835 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_14 lc_trk_g1_6
 (8 15)  (836 542)  (836 542)  routing T_16_33.span4_vert_15 <X> T_16_33.lc_trk_g1_7


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (17 1)  (879 529)  (879 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (0 2)  (897 531)  (897 531)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_4
 (5 2)  (891 531)  (891 531)  routing T_17_33.span4_vert_27 <X> T_17_33.lc_trk_g0_3
 (6 2)  (892 531)  (892 531)  routing T_17_33.span4_vert_27 <X> T_17_33.lc_trk_g0_3
 (7 2)  (893 531)  (893 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (8 3)  (894 530)  (894 530)  routing T_17_33.span4_vert_27 <X> T_17_33.lc_trk_g0_3
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (12 4)  (908 532)  (908 532)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (909 532)  (909 532)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (879 532)  (879 532)  IOB_0 IO Functioning bit
 (10 5)  (906 533)  (906 533)  routing T_17_33.lc_trk_g0_3 <X> T_17_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (907 533)  (907 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (908 533)  (908 533)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (3 9)  (901 537)  (901 537)  IO control bit: GIOUP0_IE_0

 (5 14)  (891 543)  (891 543)  routing T_17_33.span12_vert_7 <X> T_17_33.lc_trk_g1_7
 (7 14)  (893 543)  (893 543)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_7 lc_trk_g1_7
 (8 14)  (894 543)  (894 543)  routing T_17_33.span12_vert_7 <X> T_17_33.lc_trk_g1_7
 (8 15)  (894 542)  (894 542)  routing T_17_33.span12_vert_7 <X> T_17_33.lc_trk_g1_7


IO_Tile_20_33

 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (11 1)  (1069 529)  (1069 529)  routing T_20_33.span4_horz_l_12 <X> T_20_33.span4_vert_25
 (6 2)  (1054 531)  (1054 531)  routing T_20_33.span4_vert_3 <X> T_20_33.lc_trk_g0_3
 (7 2)  (1055 531)  (1055 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (1056 531)  (1056 531)  routing T_20_33.span4_vert_3 <X> T_20_33.lc_trk_g0_3
 (11 2)  (1069 531)  (1069 531)  routing T_20_33.span4_vert_7 <X> T_20_33.span4_horz_l_13
 (12 2)  (1070 531)  (1070 531)  routing T_20_33.span4_vert_7 <X> T_20_33.span4_horz_l_13
 (5 10)  (1053 539)  (1053 539)  routing T_20_33.span4_vert_19 <X> T_20_33.lc_trk_g1_3
 (6 10)  (1054 539)  (1054 539)  routing T_20_33.span4_vert_19 <X> T_20_33.lc_trk_g1_3
 (7 10)  (1055 539)  (1055 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3
 (11 10)  (1069 539)  (1069 539)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (10 11)  (1068 538)  (1068 538)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1069 538)  (1069 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g0_3 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1071 541)  (1071 541)  routing T_20_33.span4_vert_19 <X> T_20_33.span4_horz_r_3
 (14 13)  (1072 541)  (1072 541)  routing T_20_33.span4_vert_19 <X> T_20_33.span4_horz_r_3
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (17 14)  (1041 543)  (1041 543)  IOB_1 IO Functioning bit


IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (5 2)  (1161 531)  (1161 531)  routing T_22_33.span4_vert_35 <X> T_22_33.lc_trk_g0_3
 (6 2)  (1162 531)  (1162 531)  routing T_22_33.span4_vert_35 <X> T_22_33.lc_trk_g0_3
 (7 2)  (1163 531)  (1163 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_35 lc_trk_g0_3
 (8 2)  (1164 531)  (1164 531)  routing T_22_33.span4_vert_35 <X> T_22_33.lc_trk_g0_3
 (4 3)  (1160 530)  (1160 530)  routing T_22_33.span12_vert_18 <X> T_22_33.lc_trk_g0_2
 (6 3)  (1162 530)  (1162 530)  routing T_22_33.span12_vert_18 <X> T_22_33.lc_trk_g0_2
 (7 3)  (1163 530)  (1163 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_18 lc_trk_g0_2
 (3 6)  (1171 535)  (1171 535)  IO control bit: BIOUP_IE_1

 (16 8)  (1148 536)  (1148 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 10)  (1148 539)  (1148 539)  IOB_1 IO Functioning bit
 (10 11)  (1176 538)  (1176 538)  routing T_22_33.lc_trk_g0_2 <X> T_22_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1177 538)  (1177 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1178 538)  (1178 538)  routing T_22_33.lc_trk_g0_3 <X> T_22_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 538)  (1179 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 541)  (1149 541)  IOB_1 IO Functioning bit
 (17 14)  (1149 543)  (1149 543)  IOB_1 IO Functioning bit


IO_Tile_24_33

 (13 3)  (1287 530)  (1287 530)  routing T_24_33.span4_vert_7 <X> T_24_33.span4_horz_r_1
 (14 3)  (1288 530)  (1288 530)  routing T_24_33.span4_vert_7 <X> T_24_33.span4_horz_r_1
 (14 13)  (1288 541)  (1288 541)  routing T_24_33.span4_horz_l_15 <X> T_24_33.span4_horz_r_3


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (4 2)  (1322 531)  (1322 531)  routing T_25_33.span4_vert_10 <X> T_25_33.lc_trk_g0_2
 (4 3)  (1322 530)  (1322 530)  routing T_25_33.span4_vert_10 <X> T_25_33.lc_trk_g0_2
 (6 3)  (1324 530)  (1324 530)  routing T_25_33.span4_vert_10 <X> T_25_33.lc_trk_g0_2
 (7 3)  (1325 530)  (1325 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (10 4)  (1338 532)  (1338 532)  routing T_25_33.lc_trk_g0_7 <X> T_25_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1311 532)  (1311 532)  IOB_0 IO Functioning bit
 (10 5)  (1338 533)  (1338 533)  routing T_25_33.lc_trk_g0_7 <X> T_25_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1339 533)  (1339 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g0_2 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (5 6)  (1323 535)  (1323 535)  routing T_25_33.span4_horz_r_7 <X> T_25_33.lc_trk_g0_7
 (7 6)  (1325 535)  (1325 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (1326 534)  (1326 534)  routing T_25_33.span4_horz_r_7 <X> T_25_33.lc_trk_g0_7


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (17 1)  (1353 529)  (1353 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (5 2)  (1365 531)  (1365 531)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g0_3
 (7 2)  (1367 531)  (1367 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (1368 531)  (1368 531)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g0_3
 (5 3)  (1365 530)  (1365 530)  routing T_26_33.span4_vert_18 <X> T_26_33.lc_trk_g0_2
 (6 3)  (1366 530)  (1366 530)  routing T_26_33.span4_vert_18 <X> T_26_33.lc_trk_g0_2
 (7 3)  (1367 530)  (1367 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_18 lc_trk_g0_2
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (17 4)  (1353 532)  (1353 532)  IOB_0 IO Functioning bit
 (10 5)  (1380 533)  (1380 533)  routing T_26_33.lc_trk_g0_3 <X> T_26_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1381 533)  (1381 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1382 533)  (1382 533)  routing T_26_33.lc_trk_g0_2 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0



IO_Tile_27_33

 (0 1)  (1425 529)  (1425 529)  Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_0
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (17 5)  (1407 533)  (1407 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0



IO_Tile_28_33

 (14 3)  (1492 530)  (1492 530)  routing T_28_33.span4_horz_l_13 <X> T_28_33.span4_horz_r_1
 (14 13)  (1492 541)  (1492 541)  routing T_28_33.span4_horz_l_15 <X> T_28_33.span4_horz_r_3


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (1 8)  (1535 536)  (1535 536)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_28
 (16 8)  (1514 536)  (1514 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (5 0)  (1581 528)  (1581 528)  routing T_30_33.span4_horz_r_9 <X> T_30_33.lc_trk_g0_1
 (7 0)  (1583 528)  (1583 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (1584 528)  (1584 528)  routing T_30_33.span4_horz_r_9 <X> T_30_33.lc_trk_g0_1
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (5 10)  (1581 539)  (1581 539)  routing T_30_33.span4_horz_r_11 <X> T_30_33.lc_trk_g1_3
 (7 10)  (1583 539)  (1583 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1584 539)  (1584 539)  routing T_30_33.span4_horz_r_11 <X> T_30_33.lc_trk_g1_3
 (11 10)  (1597 539)  (1597 539)  routing T_30_33.lc_trk_g1_3 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (10 11)  (1596 538)  (1596 538)  routing T_30_33.lc_trk_g1_3 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


LogicTile_3_32

 (11 6)  (137 518)  (137 518)  routing T_3_32.sp4_v_b_2 <X> T_3_32.sp4_v_t_40
 (12 7)  (138 519)  (138 519)  routing T_3_32.sp4_v_b_2 <X> T_3_32.sp4_v_t_40


RAM_Tile_8_32

 (27 0)  (423 512)  (423 512)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.wire_bram/ram/WDATA_7
 (28 0)  (424 512)  (424 512)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.wire_bram/ram/WDATA_7
 (29 0)  (425 512)  (425 512)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g3_4 wire_bram/ram/WDATA_7
 (30 0)  (426 512)  (426 512)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.wire_bram/ram/WDATA_7
 (22 1)  (418 513)  (418 513)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (41 1)  (437 513)  (437 513)  Enable bit of Mux _out_links/OutMux9_0 => wire_bram/ram/RDATA_7 sp4_r_v_b_1
 (0 2)  (396 514)  (396 514)  routing T_8_32.glb_netwk_6 <X> T_8_32.wire_bram/ram/WCLK
 (1 2)  (397 514)  (397 514)  routing T_8_32.glb_netwk_6 <X> T_8_32.wire_bram/ram/WCLK
 (2 2)  (398 514)  (398 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (14 2)  (410 514)  (410 514)  routing T_8_32.sp4_h_r_12 <X> T_8_32.lc_trk_g0_4
 (15 2)  (411 514)  (411 514)  routing T_8_32.sp4_h_l_8 <X> T_8_32.lc_trk_g0_5
 (16 2)  (412 514)  (412 514)  routing T_8_32.sp4_h_l_8 <X> T_8_32.lc_trk_g0_5
 (17 2)  (413 514)  (413 514)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_l_8 lc_trk_g0_5
 (18 2)  (414 514)  (414 514)  routing T_8_32.sp4_h_l_8 <X> T_8_32.lc_trk_g0_5
 (21 2)  (417 514)  (417 514)  routing T_8_32.sp4_h_l_2 <X> T_8_32.lc_trk_g0_7
 (22 2)  (418 514)  (418 514)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (419 514)  (419 514)  routing T_8_32.sp4_h_l_2 <X> T_8_32.lc_trk_g0_7
 (24 2)  (420 514)  (420 514)  routing T_8_32.sp4_h_l_2 <X> T_8_32.lc_trk_g0_7
 (28 2)  (424 514)  (424 514)  routing T_8_32.lc_trk_g2_6 <X> T_8_32.wire_bram/ram/WDATA_6
 (29 2)  (425 514)  (425 514)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_6 wire_bram/ram/WDATA_6
 (30 2)  (426 514)  (426 514)  routing T_8_32.lc_trk_g2_6 <X> T_8_32.wire_bram/ram/WDATA_6
 (40 2)  (436 514)  (436 514)  Enable bit of Mux _out_links/OutMuxa_1 => wire_bram/ram/RDATA_6 sp4_r_v_b_19
 (15 3)  (411 515)  (411 515)  routing T_8_32.sp4_h_r_12 <X> T_8_32.lc_trk_g0_4
 (16 3)  (412 515)  (412 515)  routing T_8_32.sp4_h_r_12 <X> T_8_32.lc_trk_g0_4
 (17 3)  (413 515)  (413 515)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_12 lc_trk_g0_4
 (18 3)  (414 515)  (414 515)  routing T_8_32.sp4_h_l_8 <X> T_8_32.lc_trk_g0_5
 (30 3)  (426 515)  (426 515)  routing T_8_32.lc_trk_g2_6 <X> T_8_32.wire_bram/ram/WDATA_6
 (0 4)  (396 516)  (396 516)  routing T_8_32.lc_trk_g2_2 <X> T_8_32.wire_bram/ram/WCLKE
 (1 4)  (397 516)  (397 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (403 516)  (403 516)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (15 4)  (411 516)  (411 516)  routing T_8_32.sp4_h_r_1 <X> T_8_32.lc_trk_g1_1
 (16 4)  (412 516)  (412 516)  routing T_8_32.sp4_h_r_1 <X> T_8_32.lc_trk_g1_1
 (17 4)  (413 516)  (413 516)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (25 4)  (421 516)  (421 516)  routing T_8_32.sp4_h_r_10 <X> T_8_32.lc_trk_g1_2
 (27 4)  (423 516)  (423 516)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.wire_bram/ram/WDATA_5
 (28 4)  (424 516)  (424 516)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.wire_bram/ram/WDATA_5
 (29 4)  (425 516)  (425 516)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_5
 (39 4)  (435 516)  (435 516)  Enable bit of Mux _out_links/OutMux3_2 => wire_bram/ram/RDATA_5 sp12_v_t_3
 (1 5)  (397 517)  (397 517)  routing T_8_32.lc_trk_g2_2 <X> T_8_32.wire_bram/ram/WCLKE
 (18 5)  (414 517)  (414 517)  routing T_8_32.sp4_h_r_1 <X> T_8_32.lc_trk_g1_1
 (22 5)  (418 517)  (418 517)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (419 517)  (419 517)  routing T_8_32.sp4_h_r_10 <X> T_8_32.lc_trk_g1_2
 (24 5)  (420 517)  (420 517)  routing T_8_32.sp4_h_r_10 <X> T_8_32.lc_trk_g1_2
 (26 5)  (422 517)  (422 517)  routing T_8_32.lc_trk_g0_2 <X> T_8_32.input0_2
 (29 5)  (425 517)  (425 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_2 input0_2
 (30 5)  (426 517)  (426 517)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.wire_bram/ram/WDATA_5
 (41 5)  (437 517)  (437 517)  Enable bit of Mux _out_links/OutMux9_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_5
 (7 6)  (403 518)  (403 518)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (14 6)  (410 518)  (410 518)  routing T_8_32.bnr_op_4 <X> T_8_32.lc_trk_g1_4
 (16 6)  (412 518)  (412 518)  routing T_8_32.sp4_v_b_5 <X> T_8_32.lc_trk_g1_5
 (17 6)  (413 518)  (413 518)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 518)  (414 518)  routing T_8_32.sp4_v_b_5 <X> T_8_32.lc_trk_g1_5
 (26 6)  (422 518)  (422 518)  routing T_8_32.lc_trk_g0_5 <X> T_8_32.input0_3
 (29 6)  (425 518)  (425 518)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_4 wire_bram/ram/WDATA_4
 (30 6)  (426 518)  (426 518)  routing T_8_32.lc_trk_g0_4 <X> T_8_32.wire_bram/ram/WDATA_4
 (40 6)  (436 518)  (436 518)  Enable bit of Mux _out_links/OutMuxa_3 => wire_bram/ram/RDATA_4 sp4_r_v_b_23
 (14 7)  (410 519)  (410 519)  routing T_8_32.bnr_op_4 <X> T_8_32.lc_trk_g1_4
 (17 7)  (413 519)  (413 519)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (418 519)  (418 519)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (419 519)  (419 519)  routing T_8_32.sp4_h_r_6 <X> T_8_32.lc_trk_g1_6
 (24 7)  (420 519)  (420 519)  routing T_8_32.sp4_h_r_6 <X> T_8_32.lc_trk_g1_6
 (25 7)  (421 519)  (421 519)  routing T_8_32.sp4_h_r_6 <X> T_8_32.lc_trk_g1_6
 (29 7)  (425 519)  (425 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_5 input0_3
 (29 8)  (425 520)  (425 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (426 520)  (426 520)  routing T_8_32.lc_trk_g0_7 <X> T_8_32.wire_bram/ram/WDATA_3
 (22 9)  (418 521)  (418 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (419 521)  (419 521)  routing T_8_32.sp4_h_l_15 <X> T_8_32.lc_trk_g2_2
 (24 9)  (420 521)  (420 521)  routing T_8_32.sp4_h_l_15 <X> T_8_32.lc_trk_g2_2
 (25 9)  (421 521)  (421 521)  routing T_8_32.sp4_h_l_15 <X> T_8_32.lc_trk_g2_2
 (27 9)  (423 521)  (423 521)  routing T_8_32.lc_trk_g1_1 <X> T_8_32.input0_4
 (29 9)  (425 521)  (425 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_1 input0_4
 (30 9)  (426 521)  (426 521)  routing T_8_32.lc_trk_g0_7 <X> T_8_32.wire_bram/ram/WDATA_3
 (41 9)  (437 521)  (437 521)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_9
 (26 10)  (422 522)  (422 522)  routing T_8_32.lc_trk_g1_6 <X> T_8_32.input0_5
 (27 10)  (423 522)  (423 522)  routing T_8_32.lc_trk_g3_7 <X> T_8_32.wire_bram/ram/WDATA_2
 (28 10)  (424 522)  (424 522)  routing T_8_32.lc_trk_g3_7 <X> T_8_32.wire_bram/ram/WDATA_2
 (29 10)  (425 522)  (425 522)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_7 wire_bram/ram/WDATA_2
 (30 10)  (426 522)  (426 522)  routing T_8_32.lc_trk_g3_7 <X> T_8_32.wire_bram/ram/WDATA_2
 (17 11)  (413 523)  (413 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (418 523)  (418 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (422 523)  (422 523)  routing T_8_32.lc_trk_g1_6 <X> T_8_32.input0_5
 (27 11)  (423 523)  (423 523)  routing T_8_32.lc_trk_g1_6 <X> T_8_32.input0_5
 (29 11)  (425 523)  (425 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_6 input0_5
 (30 11)  (426 523)  (426 523)  routing T_8_32.lc_trk_g3_7 <X> T_8_32.wire_bram/ram/WDATA_2
 (38 11)  (434 523)  (434 523)  Enable bit of Mux _out_links/OutMux5_5 => wire_bram/ram/RDATA_2 sp12_h_r_18
 (41 11)  (437 523)  (437 523)  Enable bit of Mux _out_links/OutMux9_5 => wire_bram/ram/RDATA_2 sp4_r_v_b_11
 (22 12)  (418 524)  (418 524)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (419 524)  (419 524)  routing T_8_32.sp12_v_b_11 <X> T_8_32.lc_trk_g3_3
 (27 12)  (423 524)  (423 524)  routing T_8_32.lc_trk_g1_4 <X> T_8_32.wire_bram/ram/WDATA_1
 (29 12)  (425 524)  (425 524)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_4 wire_bram/ram/WDATA_1
 (30 12)  (426 524)  (426 524)  routing T_8_32.lc_trk_g1_4 <X> T_8_32.wire_bram/ram/WDATA_1
 (22 13)  (418 525)  (418 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (421 525)  (421 525)  routing T_8_32.sp4_r_v_b_42 <X> T_8_32.lc_trk_g3_2
 (26 13)  (422 525)  (422 525)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.input0_6
 (27 13)  (423 525)  (423 525)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.input0_6
 (28 13)  (424 525)  (424 525)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.input0_6
 (29 13)  (425 525)  (425 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (38 13)  (434 525)  (434 525)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_1 sp12_h_r_20
 (1 14)  (397 526)  (397 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (22 14)  (418 526)  (418 526)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (28 14)  (424 526)  (424 526)  routing T_8_32.lc_trk_g2_4 <X> T_8_32.wire_bram/ram/WDATA_0
 (29 14)  (425 526)  (425 526)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_4 wire_bram/ram/WDATA_0
 (30 14)  (426 526)  (426 526)  routing T_8_32.lc_trk_g2_4 <X> T_8_32.wire_bram/ram/WDATA_0
 (37 14)  (433 526)  (433 526)  Enable bit of Mux _out_links/OutMux4_7 => wire_bram/ram/RDATA_0 sp12_h_l_5
 (0 15)  (396 527)  (396 527)  routing T_8_32.lc_trk_g1_5 <X> T_8_32.wire_bram/ram/WE
 (1 15)  (397 527)  (397 527)  routing T_8_32.lc_trk_g1_5 <X> T_8_32.wire_bram/ram/WE
 (14 15)  (410 527)  (410 527)  routing T_8_32.sp4_r_v_b_44 <X> T_8_32.lc_trk_g3_4
 (17 15)  (413 527)  (413 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (417 527)  (417 527)  routing T_8_32.sp4_r_v_b_47 <X> T_8_32.lc_trk_g3_7
 (26 15)  (422 527)  (422 527)  routing T_8_32.lc_trk_g1_2 <X> T_8_32.input0_7
 (27 15)  (423 527)  (423 527)  routing T_8_32.lc_trk_g1_2 <X> T_8_32.input0_7
 (29 15)  (425 527)  (425 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_2 input0_7
 (38 15)  (434 527)  (434 527)  Enable bit of Mux _out_links/OutMux5_7 => wire_bram/ram/RDATA_0 sp12_h_l_21


LogicTile_9_32

 (3 9)  (441 521)  (441 521)  routing T_9_32.sp12_h_l_22 <X> T_9_32.sp12_v_b_1


LogicTile_10_32

 (3 1)  (495 513)  (495 513)  routing T_10_32.sp12_h_l_23 <X> T_10_32.sp12_v_b_0
 (12 2)  (504 514)  (504 514)  routing T_10_32.sp4_v_b_2 <X> T_10_32.sp4_h_l_39


LogicTile_11_32

 (9 2)  (555 514)  (555 514)  routing T_11_32.sp4_v_b_1 <X> T_11_32.sp4_h_l_36
 (13 3)  (559 515)  (559 515)  routing T_11_32.sp4_v_b_9 <X> T_11_32.sp4_h_l_39
 (3 9)  (549 521)  (549 521)  routing T_11_32.sp12_h_l_22 <X> T_11_32.sp12_v_b_1
 (12 10)  (558 522)  (558 522)  routing T_11_32.sp4_v_b_8 <X> T_11_32.sp4_h_l_45


LogicTile_12_32

 (9 2)  (609 514)  (609 514)  routing T_12_32.sp4_v_b_1 <X> T_12_32.sp4_h_l_36
 (5 10)  (605 522)  (605 522)  routing T_12_32.sp4_v_b_6 <X> T_12_32.sp4_h_l_43
 (9 14)  (609 526)  (609 526)  routing T_12_32.sp4_v_b_10 <X> T_12_32.sp4_h_l_47


LogicTile_17_32

 (3 9)  (877 521)  (877 521)  routing T_17_32.sp12_h_l_22 <X> T_17_32.sp12_v_b_1


LogicTile_3_31

 (3 12)  (129 508)  (129 508)  routing T_3_31.sp12_v_b_1 <X> T_3_31.sp12_h_r_1
 (3 13)  (129 509)  (129 509)  routing T_3_31.sp12_v_b_1 <X> T_3_31.sp12_h_r_1


RAM_Tile_8_31

 (15 0)  (411 496)  (411 496)  routing T_8_31.sp4_h_r_9 <X> T_8_31.lc_trk_g0_1
 (16 0)  (412 496)  (412 496)  routing T_8_31.sp4_h_r_9 <X> T_8_31.lc_trk_g0_1
 (17 0)  (413 496)  (413 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (414 496)  (414 496)  routing T_8_31.sp4_h_r_9 <X> T_8_31.lc_trk_g0_1
 (22 0)  (418 496)  (418 496)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (419 496)  (419 496)  routing T_8_31.sp12_h_l_16 <X> T_8_31.lc_trk_g0_3
 (27 0)  (423 496)  (423 496)  routing T_8_31.lc_trk_g1_0 <X> T_8_31.wire_bram/ram/WDATA_15
 (29 0)  (425 496)  (425 496)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_0 wire_bram/ram/WDATA_15
 (7 1)  (403 497)  (403 497)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (417 497)  (417 497)  routing T_8_31.sp12_h_l_16 <X> T_8_31.lc_trk_g0_3
 (22 1)  (418 497)  (418 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (419 497)  (419 497)  routing T_8_31.sp4_h_r_2 <X> T_8_31.lc_trk_g0_2
 (24 1)  (420 497)  (420 497)  routing T_8_31.sp4_h_r_2 <X> T_8_31.lc_trk_g0_2
 (25 1)  (421 497)  (421 497)  routing T_8_31.sp4_h_r_2 <X> T_8_31.lc_trk_g0_2
 (41 1)  (437 497)  (437 497)  Enable bit of Mux _out_links/OutMux9_0 => wire_bram/ram/RDATA_15 sp4_r_v_b_1
 (0 2)  (396 498)  (396 498)  routing T_8_31.glb_netwk_6 <X> T_8_31.wire_bram/ram/RCLK
 (1 2)  (397 498)  (397 498)  routing T_8_31.glb_netwk_6 <X> T_8_31.wire_bram/ram/RCLK
 (2 2)  (398 498)  (398 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (410 498)  (410 498)  routing T_8_31.sp4_v_b_12 <X> T_8_31.lc_trk_g0_4
 (27 2)  (423 498)  (423 498)  routing T_8_31.lc_trk_g3_3 <X> T_8_31.wire_bram/ram/WDATA_14
 (28 2)  (424 498)  (424 498)  routing T_8_31.lc_trk_g3_3 <X> T_8_31.wire_bram/ram/WDATA_14
 (29 2)  (425 498)  (425 498)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_3 wire_bram/ram/WDATA_14
 (14 3)  (410 499)  (410 499)  routing T_8_31.sp4_v_b_12 <X> T_8_31.lc_trk_g0_4
 (16 3)  (412 499)  (412 499)  routing T_8_31.sp4_v_b_12 <X> T_8_31.lc_trk_g0_4
 (17 3)  (413 499)  (413 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_12 lc_trk_g0_4
 (22 3)  (418 499)  (418 499)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_11 lc_trk_g0_6
 (23 3)  (419 499)  (419 499)  routing T_8_31.sp4_v_t_11 <X> T_8_31.lc_trk_g0_6
 (24 3)  (420 499)  (420 499)  routing T_8_31.sp4_v_t_11 <X> T_8_31.lc_trk_g0_6
 (30 3)  (426 499)  (426 499)  routing T_8_31.lc_trk_g3_3 <X> T_8_31.wire_bram/ram/WDATA_14
 (41 3)  (437 499)  (437 499)  Enable bit of Mux _out_links/OutMux9_1 => wire_bram/ram/RDATA_14 sp4_r_v_b_3
 (22 4)  (418 500)  (418 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (419 500)  (419 500)  routing T_8_31.sp4_h_r_3 <X> T_8_31.lc_trk_g1_3
 (24 4)  (420 500)  (420 500)  routing T_8_31.sp4_h_r_3 <X> T_8_31.lc_trk_g1_3
 (28 4)  (424 500)  (424 500)  routing T_8_31.lc_trk_g2_5 <X> T_8_31.wire_bram/ram/WDATA_13
 (29 4)  (425 500)  (425 500)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_5 wire_bram/ram/WDATA_13
 (30 4)  (426 500)  (426 500)  routing T_8_31.lc_trk_g2_5 <X> T_8_31.wire_bram/ram/WDATA_13
 (14 5)  (410 501)  (410 501)  routing T_8_31.sp4_h_r_0 <X> T_8_31.lc_trk_g1_0
 (15 5)  (411 501)  (411 501)  routing T_8_31.sp4_h_r_0 <X> T_8_31.lc_trk_g1_0
 (16 5)  (412 501)  (412 501)  routing T_8_31.sp4_h_r_0 <X> T_8_31.lc_trk_g1_0
 (17 5)  (413 501)  (413 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (417 501)  (417 501)  routing T_8_31.sp4_h_r_3 <X> T_8_31.lc_trk_g1_3
 (22 5)  (418 501)  (418 501)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (419 501)  (419 501)  routing T_8_31.sp12_h_l_17 <X> T_8_31.lc_trk_g1_2
 (25 5)  (421 501)  (421 501)  routing T_8_31.sp12_h_l_17 <X> T_8_31.lc_trk_g1_2
 (26 5)  (422 501)  (422 501)  routing T_8_31.lc_trk_g0_2 <X> T_8_31.input0_2
 (29 5)  (425 501)  (425 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_2 input0_2
 (17 6)  (413 502)  (413 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (421 502)  (421 502)  routing T_8_31.sp4_h_l_11 <X> T_8_31.lc_trk_g1_6
 (26 6)  (422 502)  (422 502)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.input0_3
 (27 6)  (423 502)  (423 502)  routing T_8_31.lc_trk_g1_3 <X> T_8_31.wire_bram/ram/WDATA_12
 (29 6)  (425 502)  (425 502)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_3 wire_bram/ram/WDATA_12
 (22 7)  (418 503)  (418 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (419 503)  (419 503)  routing T_8_31.sp4_h_l_11 <X> T_8_31.lc_trk_g1_6
 (24 7)  (420 503)  (420 503)  routing T_8_31.sp4_h_l_11 <X> T_8_31.lc_trk_g1_6
 (25 7)  (421 503)  (421 503)  routing T_8_31.sp4_h_l_11 <X> T_8_31.lc_trk_g1_6
 (26 7)  (422 503)  (422 503)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.input0_3
 (27 7)  (423 503)  (423 503)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.input0_3
 (29 7)  (425 503)  (425 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_6 input0_3
 (30 7)  (426 503)  (426 503)  routing T_8_31.lc_trk_g1_3 <X> T_8_31.wire_bram/ram/WDATA_12
 (26 8)  (422 504)  (422 504)  routing T_8_31.lc_trk_g1_5 <X> T_8_31.input0_4
 (27 8)  (423 504)  (423 504)  routing T_8_31.lc_trk_g3_0 <X> T_8_31.wire_bram/ram/WDATA_11
 (28 8)  (424 504)  (424 504)  routing T_8_31.lc_trk_g3_0 <X> T_8_31.wire_bram/ram/WDATA_11
 (29 8)  (425 504)  (425 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (27 9)  (423 505)  (423 505)  routing T_8_31.lc_trk_g1_5 <X> T_8_31.input0_4
 (29 9)  (425 505)  (425 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (38 9)  (434 505)  (434 505)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (15 10)  (411 506)  (411 506)  routing T_8_31.rgt_op_5 <X> T_8_31.lc_trk_g2_5
 (17 10)  (413 506)  (413 506)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (414 506)  (414 506)  routing T_8_31.rgt_op_5 <X> T_8_31.lc_trk_g2_5
 (25 10)  (421 506)  (421 506)  routing T_8_31.sp4_v_t_27 <X> T_8_31.lc_trk_g2_6
 (28 10)  (424 506)  (424 506)  routing T_8_31.lc_trk_g2_6 <X> T_8_31.wire_bram/ram/WDATA_10
 (29 10)  (425 506)  (425 506)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_6 wire_bram/ram/WDATA_10
 (30 10)  (426 506)  (426 506)  routing T_8_31.lc_trk_g2_6 <X> T_8_31.wire_bram/ram/WDATA_10
 (22 11)  (418 507)  (418 507)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_t_27 lc_trk_g2_6
 (23 11)  (419 507)  (419 507)  routing T_8_31.sp4_v_t_27 <X> T_8_31.lc_trk_g2_6
 (25 11)  (421 507)  (421 507)  routing T_8_31.sp4_v_t_27 <X> T_8_31.lc_trk_g2_6
 (26 11)  (422 507)  (422 507)  routing T_8_31.lc_trk_g0_3 <X> T_8_31.input0_5
 (29 11)  (425 507)  (425 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (30 11)  (426 507)  (426 507)  routing T_8_31.lc_trk_g2_6 <X> T_8_31.wire_bram/ram/WDATA_10
 (41 11)  (437 507)  (437 507)  Enable bit of Mux _out_links/OutMux9_5 => wire_bram/ram/RDATA_10 sp4_r_v_b_11
 (14 12)  (410 508)  (410 508)  routing T_8_31.rgt_op_0 <X> T_8_31.lc_trk_g3_0
 (21 12)  (417 508)  (417 508)  routing T_8_31.rgt_op_3 <X> T_8_31.lc_trk_g3_3
 (22 12)  (418 508)  (418 508)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (420 508)  (420 508)  routing T_8_31.rgt_op_3 <X> T_8_31.lc_trk_g3_3
 (26 12)  (422 508)  (422 508)  routing T_8_31.lc_trk_g0_6 <X> T_8_31.input0_6
 (29 12)  (425 508)  (425 508)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_1 wire_bram/ram/WDATA_9
 (40 12)  (436 508)  (436 508)  Enable bit of Mux _out_links/OutMuxa_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_29
 (15 13)  (411 509)  (411 509)  routing T_8_31.rgt_op_0 <X> T_8_31.lc_trk_g3_0
 (17 13)  (413 509)  (413 509)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (422 509)  (422 509)  routing T_8_31.lc_trk_g0_6 <X> T_8_31.input0_6
 (29 13)  (425 509)  (425 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_6 input0_6
 (1 14)  (397 510)  (397 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (21 14)  (417 510)  (417 510)  routing T_8_31.rgt_op_7 <X> T_8_31.lc_trk_g3_7
 (22 14)  (418 510)  (418 510)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (420 510)  (420 510)  routing T_8_31.rgt_op_7 <X> T_8_31.lc_trk_g3_7
 (27 14)  (423 510)  (423 510)  routing T_8_31.lc_trk_g3_7 <X> T_8_31.wire_bram/ram/WDATA_8
 (28 14)  (424 510)  (424 510)  routing T_8_31.lc_trk_g3_7 <X> T_8_31.wire_bram/ram/WDATA_8
 (29 14)  (425 510)  (425 510)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_7 wire_bram/ram/WDATA_8
 (30 14)  (426 510)  (426 510)  routing T_8_31.lc_trk_g3_7 <X> T_8_31.wire_bram/ram/WDATA_8
 (40 14)  (436 510)  (436 510)  Enable bit of Mux _out_links/OutMuxa_7 => wire_bram/ram/RDATA_8 sp4_r_v_b_31
 (1 15)  (397 511)  (397 511)  routing T_8_31.lc_trk_g0_4 <X> T_8_31.wire_bram/ram/RE
 (26 15)  (422 511)  (422 511)  routing T_8_31.lc_trk_g1_2 <X> T_8_31.input0_7
 (27 15)  (423 511)  (423 511)  routing T_8_31.lc_trk_g1_2 <X> T_8_31.input0_7
 (29 15)  (425 511)  (425 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_2 input0_7
 (30 15)  (426 511)  (426 511)  routing T_8_31.lc_trk_g3_7 <X> T_8_31.wire_bram/ram/WDATA_8


LogicTile_9_31

 (26 0)  (464 496)  (464 496)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_0/in_0
 (32 0)  (470 496)  (470 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 496)  (472 496)  routing T_9_31.lc_trk_g1_0 <X> T_9_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 496)  (474 496)  LC_0 Logic Functioning bit
 (38 0)  (476 496)  (476 496)  LC_0 Logic Functioning bit
 (27 1)  (465 497)  (465 497)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 497)  (466 497)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 497)  (467 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (475 497)  (475 497)  LC_0 Logic Functioning bit
 (39 1)  (477 497)  (477 497)  LC_0 Logic Functioning bit
 (21 2)  (459 498)  (459 498)  routing T_9_31.sp12_h_l_4 <X> T_9_31.lc_trk_g0_7
 (22 2)  (460 498)  (460 498)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (462 498)  (462 498)  routing T_9_31.sp12_h_l_4 <X> T_9_31.lc_trk_g0_7
 (21 3)  (459 499)  (459 499)  routing T_9_31.sp12_h_l_4 <X> T_9_31.lc_trk_g0_7
 (16 5)  (454 501)  (454 501)  routing T_9_31.sp12_h_r_8 <X> T_9_31.lc_trk_g1_0
 (17 5)  (455 501)  (455 501)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 6)  (460 502)  (460 502)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (465 502)  (465 502)  routing T_9_31.lc_trk_g1_7 <X> T_9_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 502)  (467 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 502)  (468 502)  routing T_9_31.lc_trk_g1_7 <X> T_9_31.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 502)  (469 502)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 502)  (470 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 502)  (471 502)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 502)  (472 502)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 502)  (474 502)  LC_3 Logic Functioning bit
 (38 6)  (476 502)  (476 502)  LC_3 Logic Functioning bit
 (14 7)  (452 503)  (452 503)  routing T_9_31.sp4_r_v_b_28 <X> T_9_31.lc_trk_g1_4
 (17 7)  (455 503)  (455 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (30 7)  (468 503)  (468 503)  routing T_9_31.lc_trk_g1_7 <X> T_9_31.wire_logic_cluster/lc_3/in_1
 (36 7)  (474 503)  (474 503)  LC_3 Logic Functioning bit
 (38 7)  (476 503)  (476 503)  LC_3 Logic Functioning bit
 (26 8)  (464 504)  (464 504)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_4/in_0
 (32 8)  (470 504)  (470 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 504)  (471 504)  routing T_9_31.lc_trk_g3_2 <X> T_9_31.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 504)  (472 504)  routing T_9_31.lc_trk_g3_2 <X> T_9_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 504)  (474 504)  LC_4 Logic Functioning bit
 (38 8)  (476 504)  (476 504)  LC_4 Logic Functioning bit
 (27 9)  (465 505)  (465 505)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 505)  (466 505)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 505)  (467 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 505)  (469 505)  routing T_9_31.lc_trk_g3_2 <X> T_9_31.wire_logic_cluster/lc_4/in_3
 (37 9)  (475 505)  (475 505)  LC_4 Logic Functioning bit
 (39 9)  (477 505)  (477 505)  LC_4 Logic Functioning bit
 (26 10)  (464 506)  (464 506)  routing T_9_31.lc_trk_g0_7 <X> T_9_31.wire_logic_cluster/lc_5/in_0
 (31 10)  (469 506)  (469 506)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 506)  (470 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 506)  (471 506)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 506)  (472 506)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 506)  (474 506)  LC_5 Logic Functioning bit
 (38 10)  (476 506)  (476 506)  LC_5 Logic Functioning bit
 (8 11)  (446 507)  (446 507)  routing T_9_31.sp4_h_r_1 <X> T_9_31.sp4_v_t_42
 (9 11)  (447 507)  (447 507)  routing T_9_31.sp4_h_r_1 <X> T_9_31.sp4_v_t_42
 (10 11)  (448 507)  (448 507)  routing T_9_31.sp4_h_r_1 <X> T_9_31.sp4_v_t_42
 (26 11)  (464 507)  (464 507)  routing T_9_31.lc_trk_g0_7 <X> T_9_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 507)  (467 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (475 507)  (475 507)  LC_5 Logic Functioning bit
 (39 11)  (477 507)  (477 507)  LC_5 Logic Functioning bit
 (22 13)  (460 509)  (460 509)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (463 509)  (463 509)  routing T_9_31.sp4_r_v_b_42 <X> T_9_31.lc_trk_g3_2
 (4 14)  (442 510)  (442 510)  routing T_9_31.sp4_h_r_3 <X> T_9_31.sp4_v_t_44
 (6 14)  (444 510)  (444 510)  routing T_9_31.sp4_h_r_3 <X> T_9_31.sp4_v_t_44
 (17 14)  (455 510)  (455 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (464 510)  (464 510)  routing T_9_31.lc_trk_g1_4 <X> T_9_31.wire_logic_cluster/lc_7/in_0
 (31 14)  (469 510)  (469 510)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 510)  (470 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 510)  (471 510)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 510)  (472 510)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 510)  (474 510)  LC_7 Logic Functioning bit
 (38 14)  (476 510)  (476 510)  LC_7 Logic Functioning bit
 (5 15)  (443 511)  (443 511)  routing T_9_31.sp4_h_r_3 <X> T_9_31.sp4_v_t_44
 (8 15)  (446 511)  (446 511)  routing T_9_31.sp4_v_b_7 <X> T_9_31.sp4_v_t_47
 (10 15)  (448 511)  (448 511)  routing T_9_31.sp4_v_b_7 <X> T_9_31.sp4_v_t_47
 (27 15)  (465 511)  (465 511)  routing T_9_31.lc_trk_g1_4 <X> T_9_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 511)  (467 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (475 511)  (475 511)  LC_7 Logic Functioning bit
 (39 15)  (477 511)  (477 511)  LC_7 Logic Functioning bit


LogicTile_10_31

 (21 2)  (513 498)  (513 498)  routing T_10_31.sp4_v_b_15 <X> T_10_31.lc_trk_g0_7
 (22 2)  (514 498)  (514 498)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (515 498)  (515 498)  routing T_10_31.sp4_v_b_15 <X> T_10_31.lc_trk_g0_7
 (21 3)  (513 499)  (513 499)  routing T_10_31.sp4_v_b_15 <X> T_10_31.lc_trk_g0_7
 (14 4)  (506 500)  (506 500)  routing T_10_31.sp4_h_r_8 <X> T_10_31.lc_trk_g1_0
 (21 4)  (513 500)  (513 500)  routing T_10_31.bnr_op_3 <X> T_10_31.lc_trk_g1_3
 (22 4)  (514 500)  (514 500)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (15 5)  (507 501)  (507 501)  routing T_10_31.sp4_h_r_8 <X> T_10_31.lc_trk_g1_0
 (16 5)  (508 501)  (508 501)  routing T_10_31.sp4_h_r_8 <X> T_10_31.lc_trk_g1_0
 (17 5)  (509 501)  (509 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (513 501)  (513 501)  routing T_10_31.bnr_op_3 <X> T_10_31.lc_trk_g1_3
 (21 6)  (513 502)  (513 502)  routing T_10_31.sp4_v_b_15 <X> T_10_31.lc_trk_g1_7
 (22 6)  (514 502)  (514 502)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (515 502)  (515 502)  routing T_10_31.sp4_v_b_15 <X> T_10_31.lc_trk_g1_7
 (21 7)  (513 503)  (513 503)  routing T_10_31.sp4_v_b_15 <X> T_10_31.lc_trk_g1_7
 (26 8)  (518 504)  (518 504)  routing T_10_31.lc_trk_g3_7 <X> T_10_31.wire_logic_cluster/lc_4/in_0
 (31 8)  (523 504)  (523 504)  routing T_10_31.lc_trk_g0_7 <X> T_10_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 504)  (524 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (528 504)  (528 504)  LC_4 Logic Functioning bit
 (38 8)  (530 504)  (530 504)  LC_4 Logic Functioning bit
 (46 8)  (538 504)  (538 504)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (518 505)  (518 505)  routing T_10_31.lc_trk_g3_7 <X> T_10_31.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 505)  (519 505)  routing T_10_31.lc_trk_g3_7 <X> T_10_31.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 505)  (520 505)  routing T_10_31.lc_trk_g3_7 <X> T_10_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 505)  (521 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 505)  (523 505)  routing T_10_31.lc_trk_g0_7 <X> T_10_31.wire_logic_cluster/lc_4/in_3
 (37 9)  (529 505)  (529 505)  LC_4 Logic Functioning bit
 (39 9)  (531 505)  (531 505)  LC_4 Logic Functioning bit
 (26 12)  (518 508)  (518 508)  routing T_10_31.lc_trk_g1_7 <X> T_10_31.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 508)  (519 508)  routing T_10_31.lc_trk_g1_0 <X> T_10_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 508)  (521 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (36 12)  (528 508)  (528 508)  LC_6 Logic Functioning bit
 (38 12)  (530 508)  (530 508)  LC_6 Logic Functioning bit
 (41 12)  (533 508)  (533 508)  LC_6 Logic Functioning bit
 (43 12)  (535 508)  (535 508)  LC_6 Logic Functioning bit
 (26 13)  (518 509)  (518 509)  routing T_10_31.lc_trk_g1_7 <X> T_10_31.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 509)  (519 509)  routing T_10_31.lc_trk_g1_7 <X> T_10_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 509)  (521 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (46 13)  (538 509)  (538 509)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (21 14)  (513 510)  (513 510)  routing T_10_31.sp12_v_b_7 <X> T_10_31.lc_trk_g3_7
 (22 14)  (514 510)  (514 510)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (516 510)  (516 510)  routing T_10_31.sp12_v_b_7 <X> T_10_31.lc_trk_g3_7
 (27 14)  (519 510)  (519 510)  routing T_10_31.lc_trk_g1_7 <X> T_10_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 510)  (521 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 510)  (522 510)  routing T_10_31.lc_trk_g1_7 <X> T_10_31.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 510)  (524 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 510)  (526 510)  routing T_10_31.lc_trk_g1_3 <X> T_10_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 510)  (528 510)  LC_7 Logic Functioning bit
 (38 14)  (530 510)  (530 510)  LC_7 Logic Functioning bit
 (21 15)  (513 511)  (513 511)  routing T_10_31.sp12_v_b_7 <X> T_10_31.lc_trk_g3_7
 (30 15)  (522 511)  (522 511)  routing T_10_31.lc_trk_g1_7 <X> T_10_31.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 511)  (523 511)  routing T_10_31.lc_trk_g1_3 <X> T_10_31.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 511)  (528 511)  LC_7 Logic Functioning bit
 (38 15)  (530 511)  (530 511)  LC_7 Logic Functioning bit
 (46 15)  (538 511)  (538 511)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_31

 (3 3)  (549 499)  (549 499)  routing T_11_31.sp12_v_b_0 <X> T_11_31.sp12_h_l_23
 (16 4)  (562 500)  (562 500)  routing T_11_31.sp4_v_b_9 <X> T_11_31.lc_trk_g1_1
 (17 4)  (563 500)  (563 500)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (564 500)  (564 500)  routing T_11_31.sp4_v_b_9 <X> T_11_31.lc_trk_g1_1
 (27 4)  (573 500)  (573 500)  routing T_11_31.lc_trk_g1_4 <X> T_11_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 500)  (575 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 500)  (576 500)  routing T_11_31.lc_trk_g1_4 <X> T_11_31.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 500)  (577 500)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 500)  (578 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 500)  (579 500)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 500)  (580 500)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 500)  (582 500)  LC_2 Logic Functioning bit
 (38 4)  (584 500)  (584 500)  LC_2 Logic Functioning bit
 (18 5)  (564 501)  (564 501)  routing T_11_31.sp4_v_b_9 <X> T_11_31.lc_trk_g1_1
 (31 5)  (577 501)  (577 501)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 501)  (582 501)  LC_2 Logic Functioning bit
 (38 5)  (584 501)  (584 501)  LC_2 Logic Functioning bit
 (48 5)  (594 501)  (594 501)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (560 502)  (560 502)  routing T_11_31.sp4_h_l_1 <X> T_11_31.lc_trk_g1_4
 (26 6)  (572 502)  (572 502)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_3/in_0
 (32 6)  (578 502)  (578 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 502)  (580 502)  routing T_11_31.lc_trk_g1_1 <X> T_11_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 502)  (582 502)  LC_3 Logic Functioning bit
 (38 6)  (584 502)  (584 502)  LC_3 Logic Functioning bit
 (15 7)  (561 503)  (561 503)  routing T_11_31.sp4_h_l_1 <X> T_11_31.lc_trk_g1_4
 (16 7)  (562 503)  (562 503)  routing T_11_31.sp4_h_l_1 <X> T_11_31.lc_trk_g1_4
 (17 7)  (563 503)  (563 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (572 503)  (572 503)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 503)  (573 503)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 503)  (574 503)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 503)  (575 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (583 503)  (583 503)  LC_3 Logic Functioning bit
 (39 7)  (585 503)  (585 503)  LC_3 Logic Functioning bit
 (47 7)  (593 503)  (593 503)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (17 10)  (563 506)  (563 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (3 11)  (549 507)  (549 507)  routing T_11_31.sp12_v_b_1 <X> T_11_31.sp12_h_l_22
 (18 11)  (564 507)  (564 507)  routing T_11_31.sp4_r_v_b_37 <X> T_11_31.lc_trk_g2_5
 (28 12)  (574 508)  (574 508)  routing T_11_31.lc_trk_g2_5 <X> T_11_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 508)  (575 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 508)  (576 508)  routing T_11_31.lc_trk_g2_5 <X> T_11_31.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 508)  (577 508)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 508)  (578 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 508)  (579 508)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 508)  (580 508)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 508)  (582 508)  LC_6 Logic Functioning bit
 (38 12)  (584 508)  (584 508)  LC_6 Logic Functioning bit
 (31 13)  (577 509)  (577 509)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 509)  (582 509)  LC_6 Logic Functioning bit
 (38 13)  (584 509)  (584 509)  LC_6 Logic Functioning bit
 (47 13)  (593 509)  (593 509)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (13 15)  (559 511)  (559 511)  routing T_11_31.sp4_v_b_6 <X> T_11_31.sp4_h_l_46
 (22 15)  (568 511)  (568 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (571 511)  (571 511)  routing T_11_31.sp4_r_v_b_46 <X> T_11_31.lc_trk_g3_6


LogicTile_12_31

 (31 0)  (631 496)  (631 496)  routing T_12_31.lc_trk_g1_4 <X> T_12_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 496)  (632 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 496)  (634 496)  routing T_12_31.lc_trk_g1_4 <X> T_12_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 496)  (636 496)  LC_0 Logic Functioning bit
 (37 0)  (637 496)  (637 496)  LC_0 Logic Functioning bit
 (38 0)  (638 496)  (638 496)  LC_0 Logic Functioning bit
 (39 0)  (639 496)  (639 496)  LC_0 Logic Functioning bit
 (45 0)  (645 496)  (645 496)  LC_0 Logic Functioning bit
 (3 1)  (603 497)  (603 497)  routing T_12_31.sp12_h_l_23 <X> T_12_31.sp12_v_b_0
 (36 1)  (636 497)  (636 497)  LC_0 Logic Functioning bit
 (37 1)  (637 497)  (637 497)  LC_0 Logic Functioning bit
 (38 1)  (638 497)  (638 497)  LC_0 Logic Functioning bit
 (39 1)  (639 497)  (639 497)  LC_0 Logic Functioning bit
 (47 1)  (647 497)  (647 497)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (600 498)  (600 498)  routing T_12_31.glb_netwk_6 <X> T_12_31.wire_logic_cluster/lc_7/clk
 (1 2)  (601 498)  (601 498)  routing T_12_31.glb_netwk_6 <X> T_12_31.wire_logic_cluster/lc_7/clk
 (2 2)  (602 498)  (602 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 3)  (613 499)  (613 499)  routing T_12_31.sp4_v_b_9 <X> T_12_31.sp4_h_l_39
 (0 4)  (600 500)  (600 500)  routing T_12_31.lc_trk_g3_3 <X> T_12_31.wire_logic_cluster/lc_7/cen
 (1 4)  (601 500)  (601 500)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (600 501)  (600 501)  routing T_12_31.lc_trk_g3_3 <X> T_12_31.wire_logic_cluster/lc_7/cen
 (1 5)  (601 501)  (601 501)  routing T_12_31.lc_trk_g3_3 <X> T_12_31.wire_logic_cluster/lc_7/cen
 (8 5)  (608 501)  (608 501)  routing T_12_31.sp4_h_r_4 <X> T_12_31.sp4_v_b_4
 (16 7)  (616 503)  (616 503)  routing T_12_31.sp12_h_r_12 <X> T_12_31.lc_trk_g1_4
 (17 7)  (617 503)  (617 503)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 12)  (622 508)  (622 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (1 14)  (601 510)  (601 510)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (600 511)  (600 511)  routing T_12_31.glb_netwk_2 <X> T_12_31.wire_logic_cluster/lc_7/s_r


LogicTile_13_31

 (0 2)  (654 498)  (654 498)  routing T_13_31.glb_netwk_6 <X> T_13_31.wire_logic_cluster/lc_7/clk
 (1 2)  (655 498)  (655 498)  routing T_13_31.glb_netwk_6 <X> T_13_31.wire_logic_cluster/lc_7/clk
 (2 2)  (656 498)  (656 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (655 500)  (655 500)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (676 500)  (676 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (677 500)  (677 500)  routing T_13_31.sp4_v_b_19 <X> T_13_31.lc_trk_g1_3
 (24 4)  (678 500)  (678 500)  routing T_13_31.sp4_v_b_19 <X> T_13_31.lc_trk_g1_3
 (32 4)  (686 500)  (686 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 500)  (688 500)  routing T_13_31.lc_trk_g1_0 <X> T_13_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 500)  (690 500)  LC_2 Logic Functioning bit
 (37 4)  (691 500)  (691 500)  LC_2 Logic Functioning bit
 (38 4)  (692 500)  (692 500)  LC_2 Logic Functioning bit
 (39 4)  (693 500)  (693 500)  LC_2 Logic Functioning bit
 (45 4)  (699 500)  (699 500)  LC_2 Logic Functioning bit
 (0 5)  (654 501)  (654 501)  routing T_13_31.lc_trk_g1_3 <X> T_13_31.wire_logic_cluster/lc_7/cen
 (1 5)  (655 501)  (655 501)  routing T_13_31.lc_trk_g1_3 <X> T_13_31.wire_logic_cluster/lc_7/cen
 (14 5)  (668 501)  (668 501)  routing T_13_31.sp12_h_r_16 <X> T_13_31.lc_trk_g1_0
 (16 5)  (670 501)  (670 501)  routing T_13_31.sp12_h_r_16 <X> T_13_31.lc_trk_g1_0
 (17 5)  (671 501)  (671 501)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (36 5)  (690 501)  (690 501)  LC_2 Logic Functioning bit
 (37 5)  (691 501)  (691 501)  LC_2 Logic Functioning bit
 (38 5)  (692 501)  (692 501)  LC_2 Logic Functioning bit
 (39 5)  (693 501)  (693 501)  LC_2 Logic Functioning bit
 (47 5)  (701 501)  (701 501)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (1 14)  (655 510)  (655 510)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 511)  (654 511)  routing T_13_31.glb_netwk_2 <X> T_13_31.wire_logic_cluster/lc_7/s_r


LogicTile_14_31

 (3 0)  (711 496)  (711 496)  routing T_14_31.sp12_v_t_23 <X> T_14_31.sp12_v_b_0
 (2 14)  (710 510)  (710 510)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_16_31

 (9 6)  (825 502)  (825 502)  routing T_16_31.sp4_h_r_1 <X> T_16_31.sp4_h_l_41
 (10 6)  (826 502)  (826 502)  routing T_16_31.sp4_h_r_1 <X> T_16_31.sp4_h_l_41


LogicTile_17_31

 (3 2)  (877 498)  (877 498)  routing T_17_31.sp12_h_r_0 <X> T_17_31.sp12_h_l_23
 (3 3)  (877 499)  (877 499)  routing T_17_31.sp12_h_r_0 <X> T_17_31.sp12_h_l_23
 (6 6)  (880 502)  (880 502)  routing T_17_31.sp4_h_l_47 <X> T_17_31.sp4_v_t_38
 (19 13)  (893 509)  (893 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_31

 (3 2)  (931 498)  (931 498)  routing T_18_31.sp12_h_r_0 <X> T_18_31.sp12_h_l_23
 (3 3)  (931 499)  (931 499)  routing T_18_31.sp12_h_r_0 <X> T_18_31.sp12_h_l_23


LogicTile_20_31

 (4 12)  (1040 508)  (1040 508)  routing T_20_31.sp4_v_t_36 <X> T_20_31.sp4_v_b_9
 (6 12)  (1042 508)  (1042 508)  routing T_20_31.sp4_v_t_36 <X> T_20_31.sp4_v_b_9


LogicTile_22_31

 (3 0)  (1147 496)  (1147 496)  routing T_22_31.sp12_v_t_23 <X> T_22_31.sp12_v_b_0
 (11 14)  (1155 510)  (1155 510)  routing T_22_31.sp4_v_b_8 <X> T_22_31.sp4_v_t_46
 (12 15)  (1156 511)  (1156 511)  routing T_22_31.sp4_v_b_8 <X> T_22_31.sp4_v_t_46


RAM_Tile_25_31

 (6 4)  (1312 500)  (1312 500)  routing T_25_31.sp4_h_r_10 <X> T_25_31.sp4_v_b_3


LogicTile_29_31

 (3 0)  (1513 496)  (1513 496)  routing T_29_31.sp12_v_t_23 <X> T_29_31.sp12_v_b_0
 (3 2)  (1513 498)  (1513 498)  routing T_29_31.sp12_v_t_23 <X> T_29_31.sp12_h_l_23
 (8 14)  (1518 510)  (1518 510)  routing T_29_31.sp4_v_t_41 <X> T_29_31.sp4_h_l_47
 (9 14)  (1519 510)  (1519 510)  routing T_29_31.sp4_v_t_41 <X> T_29_31.sp4_h_l_47
 (10 14)  (1520 510)  (1520 510)  routing T_29_31.sp4_v_t_41 <X> T_29_31.sp4_h_l_47


LogicTile_30_31

 (3 3)  (1567 499)  (1567 499)  routing T_30_31.sp12_v_b_0 <X> T_30_31.sp12_h_l_23


IO_Tile_0_30

 (4 0)  (13 480)  (13 480)  routing T_0_30.span4_horz_8 <X> T_0_30.lc_trk_g0_0
 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (4 1)  (13 481)  (13 481)  routing T_0_30.span4_horz_8 <X> T_0_30.lc_trk_g0_0
 (6 1)  (11 481)  (11 481)  routing T_0_30.span4_horz_8 <X> T_0_30.lc_trk_g0_0
 (7 1)  (10 481)  (10 481)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_8 lc_trk_g0_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0



LogicTile_2_30

 (3 14)  (75 494)  (75 494)  routing T_2_30.sp12_v_b_1 <X> T_2_30.sp12_v_t_22


LogicTile_4_30

 (12 10)  (192 490)  (192 490)  routing T_4_30.sp4_v_b_8 <X> T_4_30.sp4_h_l_45


RAM_Tile_8_30

 (25 0)  (421 480)  (421 480)  routing T_8_30.bnr_op_2 <X> T_8_30.lc_trk_g0_2
 (29 0)  (425 480)  (425 480)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g0_7 wire_bram/ram/WDATA_7
 (30 0)  (426 480)  (426 480)  routing T_8_30.lc_trk_g0_7 <X> T_8_30.wire_bram/ram/WDATA_7
 (22 1)  (418 481)  (418 481)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (421 481)  (421 481)  routing T_8_30.bnr_op_2 <X> T_8_30.lc_trk_g0_2
 (30 1)  (426 481)  (426 481)  routing T_8_30.lc_trk_g0_7 <X> T_8_30.wire_bram/ram/WDATA_7
 (38 1)  (434 481)  (434 481)  Enable bit of Mux _out_links/OutMux0_0 => wire_bram/ram/RDATA_7 sp4_v_b_0
 (0 2)  (396 482)  (396 482)  routing T_8_30.glb_netwk_6 <X> T_8_30.wire_bram/ram/WCLK
 (1 2)  (397 482)  (397 482)  routing T_8_30.glb_netwk_6 <X> T_8_30.wire_bram/ram/WCLK
 (2 2)  (398 482)  (398 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (14 2)  (410 482)  (410 482)  routing T_8_30.sp4_h_r_12 <X> T_8_30.lc_trk_g0_4
 (15 2)  (411 482)  (411 482)  routing T_8_30.sp4_h_r_13 <X> T_8_30.lc_trk_g0_5
 (16 2)  (412 482)  (412 482)  routing T_8_30.sp4_h_r_13 <X> T_8_30.lc_trk_g0_5
 (17 2)  (413 482)  (413 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (414 482)  (414 482)  routing T_8_30.sp4_h_r_13 <X> T_8_30.lc_trk_g0_5
 (22 2)  (418 482)  (418 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (421 482)  (421 482)  routing T_8_30.sp4_h_r_22 <X> T_8_30.lc_trk_g0_6
 (29 2)  (425 482)  (425 482)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g0_2 wire_bram/ram/WDATA_6
 (39 2)  (435 482)  (435 482)  Enable bit of Mux _out_links/OutMux3_1 => wire_bram/ram/RDATA_6 sp12_v_b_2
 (15 3)  (411 483)  (411 483)  routing T_8_30.sp4_h_r_12 <X> T_8_30.lc_trk_g0_4
 (16 3)  (412 483)  (412 483)  routing T_8_30.sp4_h_r_12 <X> T_8_30.lc_trk_g0_4
 (17 3)  (413 483)  (413 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_12 lc_trk_g0_4
 (21 3)  (417 483)  (417 483)  routing T_8_30.sp4_r_v_b_31 <X> T_8_30.lc_trk_g0_7
 (22 3)  (418 483)  (418 483)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_22 lc_trk_g0_6
 (23 3)  (419 483)  (419 483)  routing T_8_30.sp4_h_r_22 <X> T_8_30.lc_trk_g0_6
 (24 3)  (420 483)  (420 483)  routing T_8_30.sp4_h_r_22 <X> T_8_30.lc_trk_g0_6
 (25 3)  (421 483)  (421 483)  routing T_8_30.sp4_h_r_22 <X> T_8_30.lc_trk_g0_6
 (30 3)  (426 483)  (426 483)  routing T_8_30.lc_trk_g0_2 <X> T_8_30.wire_bram/ram/WDATA_6
 (38 3)  (434 483)  (434 483)  Enable bit of Mux _out_links/OutMux0_1 => wire_bram/ram/RDATA_6 sp4_v_b_2
 (1 4)  (397 484)  (397 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (14 4)  (410 484)  (410 484)  routing T_8_30.bnr_op_0 <X> T_8_30.lc_trk_g1_0
 (21 4)  (417 484)  (417 484)  routing T_8_30.sp4_h_r_11 <X> T_8_30.lc_trk_g1_3
 (22 4)  (418 484)  (418 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (419 484)  (419 484)  routing T_8_30.sp4_h_r_11 <X> T_8_30.lc_trk_g1_3
 (24 4)  (420 484)  (420 484)  routing T_8_30.sp4_h_r_11 <X> T_8_30.lc_trk_g1_3
 (27 4)  (423 484)  (423 484)  routing T_8_30.lc_trk_g1_4 <X> T_8_30.wire_bram/ram/WDATA_5
 (29 4)  (425 484)  (425 484)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_4 wire_bram/ram/WDATA_5
 (30 4)  (426 484)  (426 484)  routing T_8_30.lc_trk_g1_4 <X> T_8_30.wire_bram/ram/WDATA_5
 (0 5)  (396 485)  (396 485)  routing T_8_30.lc_trk_g1_3 <X> T_8_30.wire_bram/ram/WCLKE
 (1 5)  (397 485)  (397 485)  routing T_8_30.lc_trk_g1_3 <X> T_8_30.wire_bram/ram/WCLKE
 (7 5)  (403 485)  (403 485)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (14 5)  (410 485)  (410 485)  routing T_8_30.bnr_op_0 <X> T_8_30.lc_trk_g1_0
 (17 5)  (413 485)  (413 485)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (38 5)  (434 485)  (434 485)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_5 sp4_v_b_4
 (4 6)  (400 486)  (400 486)  routing T_8_30.sp4_h_r_3 <X> T_8_30.sp4_v_t_38
 (14 6)  (410 486)  (410 486)  routing T_8_30.bnr_op_4 <X> T_8_30.lc_trk_g1_4
 (29 6)  (425 486)  (425 486)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_4 wire_bram/ram/WDATA_4
 (30 6)  (426 486)  (426 486)  routing T_8_30.lc_trk_g0_4 <X> T_8_30.wire_bram/ram/WDATA_4
 (5 7)  (401 487)  (401 487)  routing T_8_30.sp4_h_r_3 <X> T_8_30.sp4_v_t_38
 (7 7)  (403 487)  (403 487)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (14 7)  (410 487)  (410 487)  routing T_8_30.bnr_op_4 <X> T_8_30.lc_trk_g1_4
 (17 7)  (413 487)  (413 487)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (38 7)  (434 487)  (434 487)  Enable bit of Mux _out_links/OutMux0_3 => wire_bram/ram/RDATA_4 sp4_v_b_6
 (27 8)  (423 488)  (423 488)  routing T_8_30.lc_trk_g1_0 <X> T_8_30.wire_bram/ram/WDATA_3
 (29 8)  (425 488)  (425 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (39 9)  (435 489)  (435 489)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (29 10)  (425 490)  (425 490)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_6 wire_bram/ram/WDATA_2
 (30 10)  (426 490)  (426 490)  routing T_8_30.lc_trk_g0_6 <X> T_8_30.wire_bram/ram/WDATA_2
 (30 11)  (426 491)  (426 491)  routing T_8_30.lc_trk_g0_6 <X> T_8_30.wire_bram/ram/WDATA_2
 (39 11)  (435 491)  (435 491)  Enable bit of Mux _out_links/OutMux0_5 => wire_bram/ram/RDATA_2 sp4_v_b_10
 (15 12)  (411 492)  (411 492)  routing T_8_30.sp4_v_b_41 <X> T_8_30.lc_trk_g3_1
 (16 12)  (412 492)  (412 492)  routing T_8_30.sp4_v_b_41 <X> T_8_30.lc_trk_g3_1
 (17 12)  (413 492)  (413 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_41 lc_trk_g3_1
 (29 12)  (425 492)  (425 492)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_5 wire_bram/ram/WDATA_1
 (30 12)  (426 492)  (426 492)  routing T_8_30.lc_trk_g0_5 <X> T_8_30.wire_bram/ram/WDATA_1
 (39 13)  (435 493)  (435 493)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_1 sp4_v_t_1
 (0 14)  (396 494)  (396 494)  routing T_8_30.lc_trk_g3_5 <X> T_8_30.wire_bram/ram/WE
 (1 14)  (397 494)  (397 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (412 494)  (412 494)  routing T_8_30.sp4_v_b_29 <X> T_8_30.lc_trk_g3_5
 (17 14)  (413 494)  (413 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 494)  (414 494)  routing T_8_30.sp4_v_b_29 <X> T_8_30.lc_trk_g3_5
 (27 14)  (423 494)  (423 494)  routing T_8_30.lc_trk_g3_1 <X> T_8_30.wire_bram/ram/WDATA_0
 (28 14)  (424 494)  (424 494)  routing T_8_30.lc_trk_g3_1 <X> T_8_30.wire_bram/ram/WDATA_0
 (29 14)  (425 494)  (425 494)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_1 wire_bram/ram/WDATA_0
 (0 15)  (396 495)  (396 495)  routing T_8_30.lc_trk_g3_5 <X> T_8_30.wire_bram/ram/WE
 (1 15)  (397 495)  (397 495)  routing T_8_30.lc_trk_g3_5 <X> T_8_30.wire_bram/ram/WE
 (39 15)  (435 495)  (435 495)  Enable bit of Mux _out_links/OutMux0_7 => wire_bram/ram/RDATA_0 sp4_v_b_14


LogicTile_9_30

 (28 0)  (466 480)  (466 480)  routing T_9_30.lc_trk_g2_3 <X> T_9_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 480)  (467 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 480)  (470 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 480)  (471 480)  routing T_9_30.lc_trk_g3_0 <X> T_9_30.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 480)  (472 480)  routing T_9_30.lc_trk_g3_0 <X> T_9_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 480)  (474 480)  LC_0 Logic Functioning bit
 (38 0)  (476 480)  (476 480)  LC_0 Logic Functioning bit
 (30 1)  (468 481)  (468 481)  routing T_9_30.lc_trk_g2_3 <X> T_9_30.wire_logic_cluster/lc_0/in_1
 (36 1)  (474 481)  (474 481)  LC_0 Logic Functioning bit
 (38 1)  (476 481)  (476 481)  LC_0 Logic Functioning bit
 (51 1)  (489 481)  (489 481)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (13 2)  (451 482)  (451 482)  routing T_9_30.sp4_v_b_2 <X> T_9_30.sp4_v_t_39
 (32 2)  (470 482)  (470 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 482)  (471 482)  routing T_9_30.lc_trk_g2_2 <X> T_9_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 482)  (474 482)  LC_1 Logic Functioning bit
 (38 2)  (476 482)  (476 482)  LC_1 Logic Functioning bit
 (51 2)  (489 482)  (489 482)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (27 3)  (465 483)  (465 483)  routing T_9_30.lc_trk_g3_0 <X> T_9_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 483)  (466 483)  routing T_9_30.lc_trk_g3_0 <X> T_9_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 483)  (467 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 483)  (469 483)  routing T_9_30.lc_trk_g2_2 <X> T_9_30.wire_logic_cluster/lc_1/in_3
 (37 3)  (475 483)  (475 483)  LC_1 Logic Functioning bit
 (39 3)  (477 483)  (477 483)  LC_1 Logic Functioning bit
 (27 4)  (465 484)  (465 484)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 484)  (467 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 484)  (469 484)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 484)  (470 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 484)  (471 484)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 484)  (472 484)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 484)  (474 484)  LC_2 Logic Functioning bit
 (38 4)  (476 484)  (476 484)  LC_2 Logic Functioning bit
 (22 5)  (460 485)  (460 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (463 485)  (463 485)  routing T_9_30.sp4_r_v_b_26 <X> T_9_30.lc_trk_g1_2
 (30 5)  (468 485)  (468 485)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 485)  (469 485)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 485)  (474 485)  LC_2 Logic Functioning bit
 (38 5)  (476 485)  (476 485)  LC_2 Logic Functioning bit
 (51 5)  (489 485)  (489 485)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (32 6)  (470 486)  (470 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 486)  (471 486)  routing T_9_30.lc_trk_g2_0 <X> T_9_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 486)  (474 486)  LC_3 Logic Functioning bit
 (38 6)  (476 486)  (476 486)  LC_3 Logic Functioning bit
 (28 7)  (466 487)  (466 487)  routing T_9_30.lc_trk_g2_1 <X> T_9_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 487)  (467 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (475 487)  (475 487)  LC_3 Logic Functioning bit
 (39 7)  (477 487)  (477 487)  LC_3 Logic Functioning bit
 (51 7)  (489 487)  (489 487)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (453 488)  (453 488)  routing T_9_30.rgt_op_1 <X> T_9_30.lc_trk_g2_1
 (17 8)  (455 488)  (455 488)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 488)  (456 488)  routing T_9_30.rgt_op_1 <X> T_9_30.lc_trk_g2_1
 (22 8)  (460 488)  (460 488)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (462 488)  (462 488)  routing T_9_30.tnl_op_3 <X> T_9_30.lc_trk_g2_3
 (32 8)  (470 488)  (470 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 488)  (471 488)  routing T_9_30.lc_trk_g3_0 <X> T_9_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 488)  (472 488)  routing T_9_30.lc_trk_g3_0 <X> T_9_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 488)  (474 488)  LC_4 Logic Functioning bit
 (38 8)  (476 488)  (476 488)  LC_4 Logic Functioning bit
 (52 8)  (490 488)  (490 488)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (452 489)  (452 489)  routing T_9_30.sp4_r_v_b_32 <X> T_9_30.lc_trk_g2_0
 (17 9)  (455 489)  (455 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (459 489)  (459 489)  routing T_9_30.tnl_op_3 <X> T_9_30.lc_trk_g2_3
 (22 9)  (460 489)  (460 489)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (462 489)  (462 489)  routing T_9_30.tnl_op_2 <X> T_9_30.lc_trk_g2_2
 (25 9)  (463 489)  (463 489)  routing T_9_30.tnl_op_2 <X> T_9_30.lc_trk_g2_2
 (27 9)  (465 489)  (465 489)  routing T_9_30.lc_trk_g3_1 <X> T_9_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 489)  (466 489)  routing T_9_30.lc_trk_g3_1 <X> T_9_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 489)  (467 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (475 489)  (475 489)  LC_4 Logic Functioning bit
 (39 9)  (477 489)  (477 489)  LC_4 Logic Functioning bit
 (32 10)  (470 490)  (470 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 490)  (471 490)  routing T_9_30.lc_trk_g3_1 <X> T_9_30.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 490)  (472 490)  routing T_9_30.lc_trk_g3_1 <X> T_9_30.wire_logic_cluster/lc_5/in_3
 (40 10)  (478 490)  (478 490)  LC_5 Logic Functioning bit
 (41 10)  (479 490)  (479 490)  LC_5 Logic Functioning bit
 (42 10)  (480 490)  (480 490)  LC_5 Logic Functioning bit
 (43 10)  (481 490)  (481 490)  LC_5 Logic Functioning bit
 (40 11)  (478 491)  (478 491)  LC_5 Logic Functioning bit
 (41 11)  (479 491)  (479 491)  LC_5 Logic Functioning bit
 (42 11)  (480 491)  (480 491)  LC_5 Logic Functioning bit
 (43 11)  (481 491)  (481 491)  LC_5 Logic Functioning bit
 (51 11)  (489 491)  (489 491)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (16 12)  (454 492)  (454 492)  routing T_9_30.sp4_v_b_33 <X> T_9_30.lc_trk_g3_1
 (17 12)  (455 492)  (455 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (456 492)  (456 492)  routing T_9_30.sp4_v_b_33 <X> T_9_30.lc_trk_g3_1
 (26 12)  (464 492)  (464 492)  routing T_9_30.lc_trk_g3_7 <X> T_9_30.wire_logic_cluster/lc_6/in_0
 (32 12)  (470 492)  (470 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 492)  (471 492)  routing T_9_30.lc_trk_g3_0 <X> T_9_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 492)  (472 492)  routing T_9_30.lc_trk_g3_0 <X> T_9_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 492)  (474 492)  LC_6 Logic Functioning bit
 (38 12)  (476 492)  (476 492)  LC_6 Logic Functioning bit
 (14 13)  (452 493)  (452 493)  routing T_9_30.sp12_v_b_16 <X> T_9_30.lc_trk_g3_0
 (16 13)  (454 493)  (454 493)  routing T_9_30.sp12_v_b_16 <X> T_9_30.lc_trk_g3_0
 (17 13)  (455 493)  (455 493)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (456 493)  (456 493)  routing T_9_30.sp4_v_b_33 <X> T_9_30.lc_trk_g3_1
 (26 13)  (464 493)  (464 493)  routing T_9_30.lc_trk_g3_7 <X> T_9_30.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 493)  (465 493)  routing T_9_30.lc_trk_g3_7 <X> T_9_30.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 493)  (466 493)  routing T_9_30.lc_trk_g3_7 <X> T_9_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 493)  (467 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (475 493)  (475 493)  LC_6 Logic Functioning bit
 (39 13)  (477 493)  (477 493)  LC_6 Logic Functioning bit
 (51 13)  (489 493)  (489 493)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (22 14)  (460 494)  (460 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (461 494)  (461 494)  routing T_9_30.sp4_v_b_47 <X> T_9_30.lc_trk_g3_7
 (24 14)  (462 494)  (462 494)  routing T_9_30.sp4_v_b_47 <X> T_9_30.lc_trk_g3_7
 (25 14)  (463 494)  (463 494)  routing T_9_30.rgt_op_6 <X> T_9_30.lc_trk_g3_6
 (31 14)  (469 494)  (469 494)  routing T_9_30.lc_trk_g3_7 <X> T_9_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 494)  (470 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 494)  (471 494)  routing T_9_30.lc_trk_g3_7 <X> T_9_30.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 494)  (472 494)  routing T_9_30.lc_trk_g3_7 <X> T_9_30.wire_logic_cluster/lc_7/in_3
 (40 14)  (478 494)  (478 494)  LC_7 Logic Functioning bit
 (41 14)  (479 494)  (479 494)  LC_7 Logic Functioning bit
 (42 14)  (480 494)  (480 494)  LC_7 Logic Functioning bit
 (43 14)  (481 494)  (481 494)  LC_7 Logic Functioning bit
 (52 14)  (490 494)  (490 494)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (460 495)  (460 495)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (462 495)  (462 495)  routing T_9_30.rgt_op_6 <X> T_9_30.lc_trk_g3_6
 (31 15)  (469 495)  (469 495)  routing T_9_30.lc_trk_g3_7 <X> T_9_30.wire_logic_cluster/lc_7/in_3
 (40 15)  (478 495)  (478 495)  LC_7 Logic Functioning bit
 (41 15)  (479 495)  (479 495)  LC_7 Logic Functioning bit
 (42 15)  (480 495)  (480 495)  LC_7 Logic Functioning bit
 (43 15)  (481 495)  (481 495)  LC_7 Logic Functioning bit


LogicTile_10_30

 (15 0)  (507 480)  (507 480)  routing T_10_30.sp4_v_b_17 <X> T_10_30.lc_trk_g0_1
 (16 0)  (508 480)  (508 480)  routing T_10_30.sp4_v_b_17 <X> T_10_30.lc_trk_g0_1
 (17 0)  (509 480)  (509 480)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (0 2)  (492 482)  (492 482)  routing T_10_30.glb_netwk_6 <X> T_10_30.wire_logic_cluster/lc_7/clk
 (1 2)  (493 482)  (493 482)  routing T_10_30.glb_netwk_6 <X> T_10_30.wire_logic_cluster/lc_7/clk
 (2 2)  (494 482)  (494 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (36 2)  (528 482)  (528 482)  LC_1 Logic Functioning bit
 (38 2)  (530 482)  (530 482)  LC_1 Logic Functioning bit
 (41 2)  (533 482)  (533 482)  LC_1 Logic Functioning bit
 (43 2)  (535 482)  (535 482)  LC_1 Logic Functioning bit
 (45 2)  (537 482)  (537 482)  LC_1 Logic Functioning bit
 (29 3)  (521 483)  (521 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 483)  (529 483)  LC_1 Logic Functioning bit
 (39 3)  (531 483)  (531 483)  LC_1 Logic Functioning bit
 (40 3)  (532 483)  (532 483)  LC_1 Logic Functioning bit
 (42 3)  (534 483)  (534 483)  LC_1 Logic Functioning bit
 (1 4)  (493 484)  (493 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (514 484)  (514 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (492 485)  (492 485)  routing T_10_30.lc_trk_g1_3 <X> T_10_30.wire_logic_cluster/lc_7/cen
 (1 5)  (493 485)  (493 485)  routing T_10_30.lc_trk_g1_3 <X> T_10_30.wire_logic_cluster/lc_7/cen
 (21 5)  (513 485)  (513 485)  routing T_10_30.sp4_r_v_b_27 <X> T_10_30.lc_trk_g1_3
 (15 8)  (507 488)  (507 488)  routing T_10_30.sp4_v_t_28 <X> T_10_30.lc_trk_g2_1
 (16 8)  (508 488)  (508 488)  routing T_10_30.sp4_v_t_28 <X> T_10_30.lc_trk_g2_1
 (17 8)  (509 488)  (509 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (8 11)  (500 491)  (500 491)  routing T_10_30.sp4_h_r_7 <X> T_10_30.sp4_v_t_42
 (9 11)  (501 491)  (501 491)  routing T_10_30.sp4_h_r_7 <X> T_10_30.sp4_v_t_42
 (3 12)  (495 492)  (495 492)  routing T_10_30.sp12_v_b_1 <X> T_10_30.sp12_h_r_1
 (32 12)  (524 492)  (524 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 492)  (525 492)  routing T_10_30.lc_trk_g2_1 <X> T_10_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 492)  (528 492)  LC_6 Logic Functioning bit
 (37 12)  (529 492)  (529 492)  LC_6 Logic Functioning bit
 (38 12)  (530 492)  (530 492)  LC_6 Logic Functioning bit
 (39 12)  (531 492)  (531 492)  LC_6 Logic Functioning bit
 (45 12)  (537 492)  (537 492)  LC_6 Logic Functioning bit
 (3 13)  (495 493)  (495 493)  routing T_10_30.sp12_v_b_1 <X> T_10_30.sp12_h_r_1
 (36 13)  (528 493)  (528 493)  LC_6 Logic Functioning bit
 (37 13)  (529 493)  (529 493)  LC_6 Logic Functioning bit
 (38 13)  (530 493)  (530 493)  LC_6 Logic Functioning bit
 (39 13)  (531 493)  (531 493)  LC_6 Logic Functioning bit
 (1 14)  (493 494)  (493 494)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (492 495)  (492 495)  routing T_10_30.glb_netwk_2 <X> T_10_30.wire_logic_cluster/lc_7/s_r


LogicTile_11_30

 (0 2)  (546 482)  (546 482)  routing T_11_30.glb_netwk_6 <X> T_11_30.wire_logic_cluster/lc_7/clk
 (1 2)  (547 482)  (547 482)  routing T_11_30.glb_netwk_6 <X> T_11_30.wire_logic_cluster/lc_7/clk
 (2 2)  (548 482)  (548 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (555 482)  (555 482)  routing T_11_30.sp4_v_b_1 <X> T_11_30.sp4_h_l_36
 (14 2)  (560 482)  (560 482)  routing T_11_30.sp4_h_l_9 <X> T_11_30.lc_trk_g0_4
 (31 2)  (577 482)  (577 482)  routing T_11_30.lc_trk_g3_5 <X> T_11_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 482)  (578 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 482)  (579 482)  routing T_11_30.lc_trk_g3_5 <X> T_11_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 482)  (580 482)  routing T_11_30.lc_trk_g3_5 <X> T_11_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 482)  (582 482)  LC_1 Logic Functioning bit
 (37 2)  (583 482)  (583 482)  LC_1 Logic Functioning bit
 (38 2)  (584 482)  (584 482)  LC_1 Logic Functioning bit
 (39 2)  (585 482)  (585 482)  LC_1 Logic Functioning bit
 (45 2)  (591 482)  (591 482)  LC_1 Logic Functioning bit
 (46 2)  (592 482)  (592 482)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (4 3)  (550 483)  (550 483)  routing T_11_30.sp4_v_b_7 <X> T_11_30.sp4_h_l_37
 (14 3)  (560 483)  (560 483)  routing T_11_30.sp4_h_l_9 <X> T_11_30.lc_trk_g0_4
 (15 3)  (561 483)  (561 483)  routing T_11_30.sp4_h_l_9 <X> T_11_30.lc_trk_g0_4
 (16 3)  (562 483)  (562 483)  routing T_11_30.sp4_h_l_9 <X> T_11_30.lc_trk_g0_4
 (17 3)  (563 483)  (563 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (36 3)  (582 483)  (582 483)  LC_1 Logic Functioning bit
 (37 3)  (583 483)  (583 483)  LC_1 Logic Functioning bit
 (38 3)  (584 483)  (584 483)  LC_1 Logic Functioning bit
 (39 3)  (585 483)  (585 483)  LC_1 Logic Functioning bit
 (0 4)  (546 484)  (546 484)  routing T_11_30.lc_trk_g3_3 <X> T_11_30.wire_logic_cluster/lc_7/cen
 (1 4)  (547 484)  (547 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (546 485)  (546 485)  routing T_11_30.lc_trk_g3_3 <X> T_11_30.wire_logic_cluster/lc_7/cen
 (1 5)  (547 485)  (547 485)  routing T_11_30.lc_trk_g3_3 <X> T_11_30.wire_logic_cluster/lc_7/cen
 (19 6)  (565 486)  (565 486)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (31 6)  (577 486)  (577 486)  routing T_11_30.lc_trk_g0_4 <X> T_11_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 486)  (578 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 486)  (582 486)  LC_3 Logic Functioning bit
 (37 6)  (583 486)  (583 486)  LC_3 Logic Functioning bit
 (38 6)  (584 486)  (584 486)  LC_3 Logic Functioning bit
 (39 6)  (585 486)  (585 486)  LC_3 Logic Functioning bit
 (45 6)  (591 486)  (591 486)  LC_3 Logic Functioning bit
 (36 7)  (582 487)  (582 487)  LC_3 Logic Functioning bit
 (37 7)  (583 487)  (583 487)  LC_3 Logic Functioning bit
 (38 7)  (584 487)  (584 487)  LC_3 Logic Functioning bit
 (39 7)  (585 487)  (585 487)  LC_3 Logic Functioning bit
 (21 12)  (567 492)  (567 492)  routing T_11_30.sp4_v_t_14 <X> T_11_30.lc_trk_g3_3
 (22 12)  (568 492)  (568 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (569 492)  (569 492)  routing T_11_30.sp4_v_t_14 <X> T_11_30.lc_trk_g3_3
 (1 14)  (547 494)  (547 494)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (12 14)  (558 494)  (558 494)  routing T_11_30.sp4_v_b_11 <X> T_11_30.sp4_h_l_46
 (15 14)  (561 494)  (561 494)  routing T_11_30.sp4_h_l_24 <X> T_11_30.lc_trk_g3_5
 (16 14)  (562 494)  (562 494)  routing T_11_30.sp4_h_l_24 <X> T_11_30.lc_trk_g3_5
 (17 14)  (563 494)  (563 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (564 494)  (564 494)  routing T_11_30.sp4_h_l_24 <X> T_11_30.lc_trk_g3_5
 (0 15)  (546 495)  (546 495)  routing T_11_30.glb_netwk_2 <X> T_11_30.wire_logic_cluster/lc_7/s_r


LogicTile_12_30

 (5 2)  (605 482)  (605 482)  routing T_12_30.sp4_v_t_37 <X> T_12_30.sp4_h_l_37
 (6 3)  (606 483)  (606 483)  routing T_12_30.sp4_v_t_37 <X> T_12_30.sp4_h_l_37
 (6 4)  (606 484)  (606 484)  routing T_12_30.sp4_v_t_37 <X> T_12_30.sp4_v_b_3
 (5 5)  (605 485)  (605 485)  routing T_12_30.sp4_v_t_37 <X> T_12_30.sp4_v_b_3
 (4 7)  (604 487)  (604 487)  routing T_12_30.sp4_v_b_10 <X> T_12_30.sp4_h_l_38
 (11 14)  (611 494)  (611 494)  routing T_12_30.sp4_v_b_8 <X> T_12_30.sp4_v_t_46
 (12 14)  (612 494)  (612 494)  routing T_12_30.sp4_v_t_46 <X> T_12_30.sp4_h_l_46
 (11 15)  (611 495)  (611 495)  routing T_12_30.sp4_v_t_46 <X> T_12_30.sp4_h_l_46
 (12 15)  (612 495)  (612 495)  routing T_12_30.sp4_v_b_8 <X> T_12_30.sp4_v_t_46


LogicTile_13_30

 (19 14)  (673 494)  (673 494)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_14_30

 (11 4)  (719 484)  (719 484)  routing T_14_30.sp4_v_t_44 <X> T_14_30.sp4_v_b_5
 (13 4)  (721 484)  (721 484)  routing T_14_30.sp4_v_t_44 <X> T_14_30.sp4_v_b_5
 (4 15)  (712 495)  (712 495)  routing T_14_30.sp4_v_b_4 <X> T_14_30.sp4_h_l_44


LogicTile_16_30

 (12 3)  (828 483)  (828 483)  routing T_16_30.sp4_h_l_39 <X> T_16_30.sp4_v_t_39
 (4 6)  (820 486)  (820 486)  routing T_16_30.sp4_h_r_9 <X> T_16_30.sp4_v_t_38
 (6 6)  (822 486)  (822 486)  routing T_16_30.sp4_h_r_9 <X> T_16_30.sp4_v_t_38
 (5 7)  (821 487)  (821 487)  routing T_16_30.sp4_h_r_9 <X> T_16_30.sp4_v_t_38


LogicTile_17_30

 (17 2)  (891 482)  (891 482)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (31 4)  (905 484)  (905 484)  routing T_17_30.lc_trk_g0_5 <X> T_17_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 484)  (906 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 484)  (910 484)  LC_2 Logic Functioning bit
 (37 4)  (911 484)  (911 484)  LC_2 Logic Functioning bit
 (38 4)  (912 484)  (912 484)  LC_2 Logic Functioning bit
 (39 4)  (913 484)  (913 484)  LC_2 Logic Functioning bit
 (46 4)  (920 484)  (920 484)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (36 5)  (910 485)  (910 485)  LC_2 Logic Functioning bit
 (37 5)  (911 485)  (911 485)  LC_2 Logic Functioning bit
 (38 5)  (912 485)  (912 485)  LC_2 Logic Functioning bit
 (39 5)  (913 485)  (913 485)  LC_2 Logic Functioning bit
 (2 6)  (876 486)  (876 486)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (0 8)  (874 488)  (874 488)  routing T_17_30.glb_netwk_2 <X> T_17_30.glb2local_1
 (1 8)  (875 488)  (875 488)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1


LogicTile_20_30

 (5 11)  (1041 491)  (1041 491)  routing T_20_30.sp4_h_l_43 <X> T_20_30.sp4_v_t_43


LogicTile_22_30

 (12 0)  (1156 480)  (1156 480)  routing T_22_30.sp4_v_b_2 <X> T_22_30.sp4_h_r_2
 (11 1)  (1155 481)  (1155 481)  routing T_22_30.sp4_v_b_2 <X> T_22_30.sp4_h_r_2
 (3 14)  (1147 494)  (1147 494)  routing T_22_30.sp12_v_b_1 <X> T_22_30.sp12_v_t_22


LogicTile_26_30

 (10 11)  (1358 491)  (1358 491)  routing T_26_30.sp4_h_l_39 <X> T_26_30.sp4_v_t_42


LogicTile_3_29

 (8 11)  (134 475)  (134 475)  routing T_3_29.sp4_h_r_1 <X> T_3_29.sp4_v_t_42
 (9 11)  (135 475)  (135 475)  routing T_3_29.sp4_h_r_1 <X> T_3_29.sp4_v_t_42
 (10 11)  (136 475)  (136 475)  routing T_3_29.sp4_h_r_1 <X> T_3_29.sp4_v_t_42


LogicTile_7_29

 (10 2)  (352 466)  (352 466)  routing T_7_29.sp4_v_b_8 <X> T_7_29.sp4_h_l_36
 (5 5)  (347 469)  (347 469)  routing T_7_29.sp4_h_r_3 <X> T_7_29.sp4_v_b_3
 (3 8)  (345 472)  (345 472)  routing T_7_29.sp12_h_r_1 <X> T_7_29.sp12_v_b_1
 (3 9)  (345 473)  (345 473)  routing T_7_29.sp12_h_r_1 <X> T_7_29.sp12_v_b_1


RAM_Tile_8_29

 (14 0)  (410 464)  (410 464)  routing T_8_29.bnr_op_0 <X> T_8_29.lc_trk_g0_0
 (15 0)  (411 464)  (411 464)  routing T_8_29.sp12_h_r_1 <X> T_8_29.lc_trk_g0_1
 (17 0)  (413 464)  (413 464)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (414 464)  (414 464)  routing T_8_29.sp12_h_r_1 <X> T_8_29.lc_trk_g0_1
 (21 0)  (417 464)  (417 464)  routing T_8_29.bnr_op_3 <X> T_8_29.lc_trk_g0_3
 (22 0)  (418 464)  (418 464)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (423 464)  (423 464)  routing T_8_29.lc_trk_g1_4 <X> T_8_29.wire_bram/ram/WDATA_15
 (29 0)  (425 464)  (425 464)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_4 wire_bram/ram/WDATA_15
 (30 0)  (426 464)  (426 464)  routing T_8_29.lc_trk_g1_4 <X> T_8_29.wire_bram/ram/WDATA_15
 (7 1)  (403 465)  (403 465)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 465)  (410 465)  routing T_8_29.bnr_op_0 <X> T_8_29.lc_trk_g0_0
 (17 1)  (413 465)  (413 465)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (414 465)  (414 465)  routing T_8_29.sp12_h_r_1 <X> T_8_29.lc_trk_g0_1
 (21 1)  (417 465)  (417 465)  routing T_8_29.bnr_op_3 <X> T_8_29.lc_trk_g0_3
 (39 1)  (435 465)  (435 465)  Enable bit of Mux _out_links/OutMux1_0 => wire_bram/ram/RDATA_15 sp4_v_b_16
 (0 2)  (396 466)  (396 466)  routing T_8_29.glb_netwk_6 <X> T_8_29.wire_bram/ram/RCLK
 (1 2)  (397 466)  (397 466)  routing T_8_29.glb_netwk_6 <X> T_8_29.wire_bram/ram/RCLK
 (2 2)  (398 466)  (398 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (22 2)  (418 466)  (418 466)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (419 466)  (419 466)  routing T_8_29.sp4_h_r_7 <X> T_8_29.lc_trk_g0_7
 (24 2)  (420 466)  (420 466)  routing T_8_29.sp4_h_r_7 <X> T_8_29.lc_trk_g0_7
 (29 2)  (425 466)  (425 466)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g0_0 wire_bram/ram/WDATA_14
 (21 3)  (417 467)  (417 467)  routing T_8_29.sp4_h_r_7 <X> T_8_29.lc_trk_g0_7
 (39 3)  (435 467)  (435 467)  Enable bit of Mux _out_links/OutMux1_1 => wire_bram/ram/RDATA_14 sp4_v_t_7
 (29 4)  (425 468)  (425 468)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_3 wire_bram/ram/WDATA_13
 (37 4)  (433 468)  (433 468)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_13 sp12_h_r_12
 (30 5)  (426 469)  (426 469)  routing T_8_29.lc_trk_g0_3 <X> T_8_29.wire_bram/ram/WDATA_13
 (14 6)  (410 470)  (410 470)  routing T_8_29.bnr_op_4 <X> T_8_29.lc_trk_g1_4
 (21 6)  (417 470)  (417 470)  routing T_8_29.bnr_op_7 <X> T_8_29.lc_trk_g1_7
 (22 6)  (418 470)  (418 470)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (423 470)  (423 470)  routing T_8_29.lc_trk_g3_5 <X> T_8_29.wire_bram/ram/WDATA_12
 (28 6)  (424 470)  (424 470)  routing T_8_29.lc_trk_g3_5 <X> T_8_29.wire_bram/ram/WDATA_12
 (29 6)  (425 470)  (425 470)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_5 wire_bram/ram/WDATA_12
 (30 6)  (426 470)  (426 470)  routing T_8_29.lc_trk_g3_5 <X> T_8_29.wire_bram/ram/WDATA_12
 (39 6)  (435 470)  (435 470)  Enable bit of Mux _out_links/OutMux3_3 => wire_bram/ram/RDATA_12 sp12_v_t_5
 (8 7)  (404 471)  (404 471)  routing T_8_29.sp4_h_r_4 <X> T_8_29.sp4_v_t_41
 (9 7)  (405 471)  (405 471)  routing T_8_29.sp4_h_r_4 <X> T_8_29.sp4_v_t_41
 (14 7)  (410 471)  (410 471)  routing T_8_29.bnr_op_4 <X> T_8_29.lc_trk_g1_4
 (17 7)  (413 471)  (413 471)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 7)  (417 471)  (417 471)  routing T_8_29.bnr_op_7 <X> T_8_29.lc_trk_g1_7
 (25 8)  (421 472)  (421 472)  routing T_8_29.sp4_h_r_34 <X> T_8_29.lc_trk_g2_2
 (29 8)  (425 472)  (425 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_11
 (22 9)  (418 473)  (418 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (419 473)  (419 473)  routing T_8_29.sp4_h_r_34 <X> T_8_29.lc_trk_g2_2
 (24 9)  (420 473)  (420 473)  routing T_8_29.sp4_h_r_34 <X> T_8_29.lc_trk_g2_2
 (40 9)  (436 473)  (436 473)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (14 10)  (410 474)  (410 474)  routing T_8_29.sp4_v_t_25 <X> T_8_29.lc_trk_g2_4
 (28 10)  (424 474)  (424 474)  routing T_8_29.lc_trk_g2_2 <X> T_8_29.wire_bram/ram/WDATA_10
 (29 10)  (425 474)  (425 474)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_2 wire_bram/ram/WDATA_10
 (37 10)  (433 474)  (433 474)  Enable bit of Mux _out_links/OutMux4_5 => wire_bram/ram/RDATA_10 sp12_h_l_1
 (14 11)  (410 475)  (410 475)  routing T_8_29.sp4_v_t_25 <X> T_8_29.lc_trk_g2_4
 (16 11)  (412 475)  (412 475)  routing T_8_29.sp4_v_t_25 <X> T_8_29.lc_trk_g2_4
 (17 11)  (413 475)  (413 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (30 11)  (426 475)  (426 475)  routing T_8_29.lc_trk_g2_2 <X> T_8_29.wire_bram/ram/WDATA_10
 (29 12)  (425 476)  (425 476)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_7 wire_bram/ram/WDATA_9
 (30 12)  (426 476)  (426 476)  routing T_8_29.lc_trk_g0_7 <X> T_8_29.wire_bram/ram/WDATA_9
 (30 13)  (426 477)  (426 477)  routing T_8_29.lc_trk_g0_7 <X> T_8_29.wire_bram/ram/WDATA_9
 (40 13)  (436 477)  (436 477)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_9 sp12_v_t_11
 (0 14)  (396 478)  (396 478)  routing T_8_29.lc_trk_g2_4 <X> T_8_29.wire_bram/ram/RE
 (1 14)  (397 478)  (397 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (16 14)  (412 478)  (412 478)  routing T_8_29.sp4_v_t_24 <X> T_8_29.lc_trk_g3_5
 (17 14)  (413 478)  (413 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_24 lc_trk_g3_5
 (18 14)  (414 478)  (414 478)  routing T_8_29.sp4_v_t_24 <X> T_8_29.lc_trk_g3_5
 (27 14)  (423 478)  (423 478)  routing T_8_29.lc_trk_g1_7 <X> T_8_29.wire_bram/ram/WDATA_8
 (29 14)  (425 478)  (425 478)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g1_7 wire_bram/ram/WDATA_8
 (30 14)  (426 478)  (426 478)  routing T_8_29.lc_trk_g1_7 <X> T_8_29.wire_bram/ram/WDATA_8
 (1 15)  (397 479)  (397 479)  routing T_8_29.lc_trk_g2_4 <X> T_8_29.wire_bram/ram/RE
 (18 15)  (414 479)  (414 479)  routing T_8_29.sp4_v_t_24 <X> T_8_29.lc_trk_g3_5
 (30 15)  (426 479)  (426 479)  routing T_8_29.lc_trk_g1_7 <X> T_8_29.wire_bram/ram/WDATA_8
 (36 15)  (432 479)  (432 479)  Enable bit of Mux _out_links/OutMux6_7 => wire_bram/ram/RDATA_8 sp4_h_l_3


LogicTile_9_29

 (11 0)  (449 464)  (449 464)  routing T_9_29.sp4_v_t_43 <X> T_9_29.sp4_v_b_2
 (13 0)  (451 464)  (451 464)  routing T_9_29.sp4_v_t_43 <X> T_9_29.sp4_v_b_2
 (26 0)  (464 464)  (464 464)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_0/in_0
 (31 0)  (469 464)  (469 464)  routing T_9_29.lc_trk_g1_6 <X> T_9_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 464)  (470 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 464)  (472 464)  routing T_9_29.lc_trk_g1_6 <X> T_9_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 464)  (474 464)  LC_0 Logic Functioning bit
 (38 0)  (476 464)  (476 464)  LC_0 Logic Functioning bit
 (9 1)  (447 465)  (447 465)  routing T_9_29.sp4_v_t_40 <X> T_9_29.sp4_v_b_1
 (10 1)  (448 465)  (448 465)  routing T_9_29.sp4_v_t_40 <X> T_9_29.sp4_v_b_1
 (27 1)  (465 465)  (465 465)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 465)  (466 465)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 465)  (467 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 465)  (469 465)  routing T_9_29.lc_trk_g1_6 <X> T_9_29.wire_logic_cluster/lc_0/in_3
 (37 1)  (475 465)  (475 465)  LC_0 Logic Functioning bit
 (39 1)  (477 465)  (477 465)  LC_0 Logic Functioning bit
 (32 2)  (470 466)  (470 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 466)  (471 466)  routing T_9_29.lc_trk_g2_0 <X> T_9_29.wire_logic_cluster/lc_1/in_3
 (40 2)  (478 466)  (478 466)  LC_1 Logic Functioning bit
 (41 2)  (479 466)  (479 466)  LC_1 Logic Functioning bit
 (42 2)  (480 466)  (480 466)  LC_1 Logic Functioning bit
 (43 2)  (481 466)  (481 466)  LC_1 Logic Functioning bit
 (51 2)  (489 466)  (489 466)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (40 3)  (478 467)  (478 467)  LC_1 Logic Functioning bit
 (41 3)  (479 467)  (479 467)  LC_1 Logic Functioning bit
 (42 3)  (480 467)  (480 467)  LC_1 Logic Functioning bit
 (43 3)  (481 467)  (481 467)  LC_1 Logic Functioning bit
 (26 4)  (464 468)  (464 468)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (31 4)  (469 468)  (469 468)  routing T_9_29.lc_trk_g1_4 <X> T_9_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 468)  (470 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 468)  (472 468)  routing T_9_29.lc_trk_g1_4 <X> T_9_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 468)  (474 468)  LC_2 Logic Functioning bit
 (38 4)  (476 468)  (476 468)  LC_2 Logic Functioning bit
 (27 5)  (465 469)  (465 469)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 469)  (466 469)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 469)  (467 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (475 469)  (475 469)  LC_2 Logic Functioning bit
 (39 5)  (477 469)  (477 469)  LC_2 Logic Functioning bit
 (14 6)  (452 470)  (452 470)  routing T_9_29.sp4_v_t_1 <X> T_9_29.lc_trk_g1_4
 (14 7)  (452 471)  (452 471)  routing T_9_29.sp4_v_t_1 <X> T_9_29.lc_trk_g1_4
 (16 7)  (454 471)  (454 471)  routing T_9_29.sp4_v_t_1 <X> T_9_29.lc_trk_g1_4
 (17 7)  (455 471)  (455 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (460 471)  (460 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (461 471)  (461 471)  routing T_9_29.sp4_v_b_22 <X> T_9_29.lc_trk_g1_6
 (24 7)  (462 471)  (462 471)  routing T_9_29.sp4_v_b_22 <X> T_9_29.lc_trk_g1_6
 (26 8)  (464 472)  (464 472)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_4/in_0
 (31 8)  (469 472)  (469 472)  routing T_9_29.lc_trk_g2_7 <X> T_9_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 472)  (470 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 472)  (471 472)  routing T_9_29.lc_trk_g2_7 <X> T_9_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 472)  (474 472)  LC_4 Logic Functioning bit
 (38 8)  (476 472)  (476 472)  LC_4 Logic Functioning bit
 (15 9)  (453 473)  (453 473)  routing T_9_29.sp4_v_t_29 <X> T_9_29.lc_trk_g2_0
 (16 9)  (454 473)  (454 473)  routing T_9_29.sp4_v_t_29 <X> T_9_29.lc_trk_g2_0
 (17 9)  (455 473)  (455 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (27 9)  (465 473)  (465 473)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 473)  (466 473)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 473)  (467 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 473)  (469 473)  routing T_9_29.lc_trk_g2_7 <X> T_9_29.wire_logic_cluster/lc_4/in_3
 (37 9)  (475 473)  (475 473)  LC_4 Logic Functioning bit
 (39 9)  (477 473)  (477 473)  LC_4 Logic Functioning bit
 (21 10)  (459 474)  (459 474)  routing T_9_29.rgt_op_7 <X> T_9_29.lc_trk_g2_7
 (22 10)  (460 474)  (460 474)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (462 474)  (462 474)  routing T_9_29.rgt_op_7 <X> T_9_29.lc_trk_g2_7
 (27 10)  (465 474)  (465 474)  routing T_9_29.lc_trk_g3_1 <X> T_9_29.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 474)  (466 474)  routing T_9_29.lc_trk_g3_1 <X> T_9_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 474)  (467 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 474)  (469 474)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 474)  (470 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 474)  (471 474)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 474)  (472 474)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 474)  (474 474)  LC_5 Logic Functioning bit
 (38 10)  (476 474)  (476 474)  LC_5 Logic Functioning bit
 (51 10)  (489 474)  (489 474)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (36 11)  (474 475)  (474 475)  LC_5 Logic Functioning bit
 (38 11)  (476 475)  (476 475)  LC_5 Logic Functioning bit
 (15 12)  (453 476)  (453 476)  routing T_9_29.rgt_op_1 <X> T_9_29.lc_trk_g3_1
 (17 12)  (455 476)  (455 476)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (456 476)  (456 476)  routing T_9_29.rgt_op_1 <X> T_9_29.lc_trk_g3_1
 (8 13)  (446 477)  (446 477)  routing T_9_29.sp4_v_t_42 <X> T_9_29.sp4_v_b_10
 (10 13)  (448 477)  (448 477)  routing T_9_29.sp4_v_t_42 <X> T_9_29.sp4_v_b_10
 (17 14)  (455 478)  (455 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (456 479)  (456 479)  routing T_9_29.sp4_r_v_b_45 <X> T_9_29.lc_trk_g3_5


LogicTile_10_29

 (11 0)  (503 464)  (503 464)  routing T_10_29.sp4_h_r_9 <X> T_10_29.sp4_v_b_2
 (22 0)  (514 464)  (514 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (0 2)  (492 466)  (492 466)  routing T_10_29.glb_netwk_6 <X> T_10_29.wire_logic_cluster/lc_7/clk
 (1 2)  (493 466)  (493 466)  routing T_10_29.glb_netwk_6 <X> T_10_29.wire_logic_cluster/lc_7/clk
 (2 2)  (494 466)  (494 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (524 466)  (524 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 466)  (525 466)  routing T_10_29.lc_trk_g3_3 <X> T_10_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 466)  (526 466)  routing T_10_29.lc_trk_g3_3 <X> T_10_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 466)  (528 466)  LC_1 Logic Functioning bit
 (37 2)  (529 466)  (529 466)  LC_1 Logic Functioning bit
 (38 2)  (530 466)  (530 466)  LC_1 Logic Functioning bit
 (39 2)  (531 466)  (531 466)  LC_1 Logic Functioning bit
 (45 2)  (537 466)  (537 466)  LC_1 Logic Functioning bit
 (31 3)  (523 467)  (523 467)  routing T_10_29.lc_trk_g3_3 <X> T_10_29.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 467)  (528 467)  LC_1 Logic Functioning bit
 (37 3)  (529 467)  (529 467)  LC_1 Logic Functioning bit
 (38 3)  (530 467)  (530 467)  LC_1 Logic Functioning bit
 (39 3)  (531 467)  (531 467)  LC_1 Logic Functioning bit
 (1 4)  (493 468)  (493 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (514 468)  (514 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (515 468)  (515 468)  routing T_10_29.sp4_v_b_19 <X> T_10_29.lc_trk_g1_3
 (24 4)  (516 468)  (516 468)  routing T_10_29.sp4_v_b_19 <X> T_10_29.lc_trk_g1_3
 (0 5)  (492 469)  (492 469)  routing T_10_29.lc_trk_g1_3 <X> T_10_29.wire_logic_cluster/lc_7/cen
 (1 5)  (493 469)  (493 469)  routing T_10_29.lc_trk_g1_3 <X> T_10_29.wire_logic_cluster/lc_7/cen
 (8 7)  (500 471)  (500 471)  routing T_10_29.sp4_h_r_10 <X> T_10_29.sp4_v_t_41
 (9 7)  (501 471)  (501 471)  routing T_10_29.sp4_h_r_10 <X> T_10_29.sp4_v_t_41
 (10 7)  (502 471)  (502 471)  routing T_10_29.sp4_h_r_10 <X> T_10_29.sp4_v_t_41
 (22 12)  (514 476)  (514 476)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (515 476)  (515 476)  routing T_10_29.sp12_v_b_11 <X> T_10_29.lc_trk_g3_3
 (8 13)  (500 477)  (500 477)  routing T_10_29.sp4_h_r_10 <X> T_10_29.sp4_v_b_10
 (1 14)  (493 478)  (493 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (10 14)  (502 478)  (502 478)  routing T_10_29.sp4_v_b_5 <X> T_10_29.sp4_h_l_47
 (36 14)  (528 478)  (528 478)  LC_7 Logic Functioning bit
 (38 14)  (530 478)  (530 478)  LC_7 Logic Functioning bit
 (41 14)  (533 478)  (533 478)  LC_7 Logic Functioning bit
 (43 14)  (535 478)  (535 478)  LC_7 Logic Functioning bit
 (45 14)  (537 478)  (537 478)  LC_7 Logic Functioning bit
 (0 15)  (492 479)  (492 479)  routing T_10_29.glb_netwk_2 <X> T_10_29.wire_logic_cluster/lc_7/s_r
 (26 15)  (518 479)  (518 479)  routing T_10_29.lc_trk_g0_3 <X> T_10_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 479)  (521 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (529 479)  (529 479)  LC_7 Logic Functioning bit
 (39 15)  (531 479)  (531 479)  LC_7 Logic Functioning bit
 (40 15)  (532 479)  (532 479)  LC_7 Logic Functioning bit
 (42 15)  (534 479)  (534 479)  LC_7 Logic Functioning bit


LogicTile_11_29

 (22 1)  (568 465)  (568 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (569 465)  (569 465)  routing T_11_29.sp4_h_r_2 <X> T_11_29.lc_trk_g0_2
 (24 1)  (570 465)  (570 465)  routing T_11_29.sp4_h_r_2 <X> T_11_29.lc_trk_g0_2
 (25 1)  (571 465)  (571 465)  routing T_11_29.sp4_h_r_2 <X> T_11_29.lc_trk_g0_2
 (32 2)  (578 466)  (578 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 466)  (582 466)  LC_1 Logic Functioning bit
 (38 2)  (584 466)  (584 466)  LC_1 Logic Functioning bit
 (22 3)  (568 467)  (568 467)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 467)  (570 467)  routing T_11_29.bot_op_6 <X> T_11_29.lc_trk_g0_6
 (27 3)  (573 467)  (573 467)  routing T_11_29.lc_trk_g1_0 <X> T_11_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 467)  (575 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 467)  (577 467)  routing T_11_29.lc_trk_g0_2 <X> T_11_29.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 467)  (583 467)  LC_1 Logic Functioning bit
 (39 3)  (585 467)  (585 467)  LC_1 Logic Functioning bit
 (48 3)  (594 467)  (594 467)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (560 468)  (560 468)  routing T_11_29.bnr_op_0 <X> T_11_29.lc_trk_g1_0
 (27 4)  (573 468)  (573 468)  routing T_11_29.lc_trk_g1_0 <X> T_11_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 468)  (575 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 468)  (577 468)  routing T_11_29.lc_trk_g1_6 <X> T_11_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 468)  (578 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 468)  (580 468)  routing T_11_29.lc_trk_g1_6 <X> T_11_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 468)  (582 468)  LC_2 Logic Functioning bit
 (38 4)  (584 468)  (584 468)  LC_2 Logic Functioning bit
 (14 5)  (560 469)  (560 469)  routing T_11_29.bnr_op_0 <X> T_11_29.lc_trk_g1_0
 (17 5)  (563 469)  (563 469)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (31 5)  (577 469)  (577 469)  routing T_11_29.lc_trk_g1_6 <X> T_11_29.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 469)  (582 469)  LC_2 Logic Functioning bit
 (38 5)  (584 469)  (584 469)  LC_2 Logic Functioning bit
 (51 5)  (597 469)  (597 469)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (568 470)  (568 470)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 470)  (570 470)  routing T_11_29.bot_op_7 <X> T_11_29.lc_trk_g1_7
 (25 6)  (571 470)  (571 470)  routing T_11_29.sp4_v_b_6 <X> T_11_29.lc_trk_g1_6
 (32 6)  (578 470)  (578 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 470)  (579 470)  routing T_11_29.lc_trk_g3_3 <X> T_11_29.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 470)  (580 470)  routing T_11_29.lc_trk_g3_3 <X> T_11_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 470)  (582 470)  LC_3 Logic Functioning bit
 (38 6)  (584 470)  (584 470)  LC_3 Logic Functioning bit
 (22 7)  (568 471)  (568 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (569 471)  (569 471)  routing T_11_29.sp4_v_b_6 <X> T_11_29.lc_trk_g1_6
 (27 7)  (573 471)  (573 471)  routing T_11_29.lc_trk_g1_0 <X> T_11_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 471)  (575 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 471)  (577 471)  routing T_11_29.lc_trk_g3_3 <X> T_11_29.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 471)  (583 471)  LC_3 Logic Functioning bit
 (39 7)  (585 471)  (585 471)  LC_3 Logic Functioning bit
 (48 7)  (594 471)  (594 471)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (561 472)  (561 472)  routing T_11_29.rgt_op_1 <X> T_11_29.lc_trk_g2_1
 (17 8)  (563 472)  (563 472)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 472)  (564 472)  routing T_11_29.rgt_op_1 <X> T_11_29.lc_trk_g2_1
 (31 10)  (577 474)  (577 474)  routing T_11_29.lc_trk_g1_7 <X> T_11_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 474)  (578 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 474)  (580 474)  routing T_11_29.lc_trk_g1_7 <X> T_11_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 474)  (582 474)  LC_5 Logic Functioning bit
 (38 10)  (584 474)  (584 474)  LC_5 Logic Functioning bit
 (27 11)  (573 475)  (573 475)  routing T_11_29.lc_trk_g1_0 <X> T_11_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 475)  (575 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 475)  (577 475)  routing T_11_29.lc_trk_g1_7 <X> T_11_29.wire_logic_cluster/lc_5/in_3
 (37 11)  (583 475)  (583 475)  LC_5 Logic Functioning bit
 (39 11)  (585 475)  (585 475)  LC_5 Logic Functioning bit
 (47 11)  (593 475)  (593 475)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (21 12)  (567 476)  (567 476)  routing T_11_29.rgt_op_3 <X> T_11_29.lc_trk_g3_3
 (22 12)  (568 476)  (568 476)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 476)  (570 476)  routing T_11_29.rgt_op_3 <X> T_11_29.lc_trk_g3_3
 (27 12)  (573 476)  (573 476)  routing T_11_29.lc_trk_g1_0 <X> T_11_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 476)  (575 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 476)  (578 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 476)  (579 476)  routing T_11_29.lc_trk_g2_1 <X> T_11_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 476)  (582 476)  LC_6 Logic Functioning bit
 (38 12)  (584 476)  (584 476)  LC_6 Logic Functioning bit
 (36 13)  (582 477)  (582 477)  LC_6 Logic Functioning bit
 (38 13)  (584 477)  (584 477)  LC_6 Logic Functioning bit
 (48 13)  (594 477)  (594 477)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (31 14)  (577 478)  (577 478)  routing T_11_29.lc_trk_g0_6 <X> T_11_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 478)  (578 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 478)  (582 478)  LC_7 Logic Functioning bit
 (38 14)  (584 478)  (584 478)  LC_7 Logic Functioning bit
 (47 14)  (593 478)  (593 478)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (27 15)  (573 479)  (573 479)  routing T_11_29.lc_trk_g1_0 <X> T_11_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 479)  (575 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 479)  (577 479)  routing T_11_29.lc_trk_g0_6 <X> T_11_29.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 479)  (583 479)  LC_7 Logic Functioning bit
 (39 15)  (585 479)  (585 479)  LC_7 Logic Functioning bit


LogicTile_12_29

 (32 0)  (632 464)  (632 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 464)  (633 464)  routing T_12_29.lc_trk_g3_2 <X> T_12_29.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 464)  (634 464)  routing T_12_29.lc_trk_g3_2 <X> T_12_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 464)  (636 464)  LC_0 Logic Functioning bit
 (37 0)  (637 464)  (637 464)  LC_0 Logic Functioning bit
 (38 0)  (638 464)  (638 464)  LC_0 Logic Functioning bit
 (39 0)  (639 464)  (639 464)  LC_0 Logic Functioning bit
 (45 0)  (645 464)  (645 464)  LC_0 Logic Functioning bit
 (22 1)  (622 465)  (622 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (31 1)  (631 465)  (631 465)  routing T_12_29.lc_trk_g3_2 <X> T_12_29.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 465)  (636 465)  LC_0 Logic Functioning bit
 (37 1)  (637 465)  (637 465)  LC_0 Logic Functioning bit
 (38 1)  (638 465)  (638 465)  LC_0 Logic Functioning bit
 (39 1)  (639 465)  (639 465)  LC_0 Logic Functioning bit
 (0 2)  (600 466)  (600 466)  routing T_12_29.glb_netwk_6 <X> T_12_29.wire_logic_cluster/lc_7/clk
 (1 2)  (601 466)  (601 466)  routing T_12_29.glb_netwk_6 <X> T_12_29.wire_logic_cluster/lc_7/clk
 (2 2)  (602 466)  (602 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (632 466)  (632 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 466)  (636 466)  LC_1 Logic Functioning bit
 (37 2)  (637 466)  (637 466)  LC_1 Logic Functioning bit
 (38 2)  (638 466)  (638 466)  LC_1 Logic Functioning bit
 (39 2)  (639 466)  (639 466)  LC_1 Logic Functioning bit
 (45 2)  (645 466)  (645 466)  LC_1 Logic Functioning bit
 (31 3)  (631 467)  (631 467)  routing T_12_29.lc_trk_g0_2 <X> T_12_29.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 467)  (636 467)  LC_1 Logic Functioning bit
 (37 3)  (637 467)  (637 467)  LC_1 Logic Functioning bit
 (38 3)  (638 467)  (638 467)  LC_1 Logic Functioning bit
 (39 3)  (639 467)  (639 467)  LC_1 Logic Functioning bit
 (0 4)  (600 468)  (600 468)  routing T_12_29.lc_trk_g3_3 <X> T_12_29.wire_logic_cluster/lc_7/cen
 (1 4)  (601 468)  (601 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (622 468)  (622 468)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (623 468)  (623 468)  routing T_12_29.sp12_h_l_16 <X> T_12_29.lc_trk_g1_3
 (0 5)  (600 469)  (600 469)  routing T_12_29.lc_trk_g3_3 <X> T_12_29.wire_logic_cluster/lc_7/cen
 (1 5)  (601 469)  (601 469)  routing T_12_29.lc_trk_g3_3 <X> T_12_29.wire_logic_cluster/lc_7/cen
 (10 5)  (610 469)  (610 469)  routing T_12_29.sp4_h_r_11 <X> T_12_29.sp4_v_b_4
 (21 5)  (621 469)  (621 469)  routing T_12_29.sp12_h_l_16 <X> T_12_29.lc_trk_g1_3
 (10 6)  (610 470)  (610 470)  routing T_12_29.sp4_v_b_11 <X> T_12_29.sp4_h_l_41
 (32 6)  (632 470)  (632 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 470)  (634 470)  routing T_12_29.lc_trk_g1_3 <X> T_12_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 470)  (636 470)  LC_3 Logic Functioning bit
 (37 6)  (637 470)  (637 470)  LC_3 Logic Functioning bit
 (38 6)  (638 470)  (638 470)  LC_3 Logic Functioning bit
 (39 6)  (639 470)  (639 470)  LC_3 Logic Functioning bit
 (45 6)  (645 470)  (645 470)  LC_3 Logic Functioning bit
 (31 7)  (631 471)  (631 471)  routing T_12_29.lc_trk_g1_3 <X> T_12_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 471)  (636 471)  LC_3 Logic Functioning bit
 (37 7)  (637 471)  (637 471)  LC_3 Logic Functioning bit
 (38 7)  (638 471)  (638 471)  LC_3 Logic Functioning bit
 (39 7)  (639 471)  (639 471)  LC_3 Logic Functioning bit
 (22 12)  (622 476)  (622 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (625 476)  (625 476)  routing T_12_29.sp4_h_r_34 <X> T_12_29.lc_trk_g3_2
 (22 13)  (622 477)  (622 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (623 477)  (623 477)  routing T_12_29.sp4_h_r_34 <X> T_12_29.lc_trk_g3_2
 (24 13)  (624 477)  (624 477)  routing T_12_29.sp4_h_r_34 <X> T_12_29.lc_trk_g3_2
 (1 14)  (601 478)  (601 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (600 479)  (600 479)  routing T_12_29.glb_netwk_2 <X> T_12_29.wire_logic_cluster/lc_7/s_r


LogicTile_13_29

 (0 2)  (654 466)  (654 466)  routing T_13_29.glb_netwk_6 <X> T_13_29.wire_logic_cluster/lc_7/clk
 (1 2)  (655 466)  (655 466)  routing T_13_29.glb_netwk_6 <X> T_13_29.wire_logic_cluster/lc_7/clk
 (2 2)  (656 466)  (656 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (654 468)  (654 468)  routing T_13_29.lc_trk_g3_3 <X> T_13_29.wire_logic_cluster/lc_7/cen
 (1 4)  (655 468)  (655 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (654 469)  (654 469)  routing T_13_29.lc_trk_g3_3 <X> T_13_29.wire_logic_cluster/lc_7/cen
 (1 5)  (655 469)  (655 469)  routing T_13_29.lc_trk_g3_3 <X> T_13_29.wire_logic_cluster/lc_7/cen
 (26 10)  (680 474)  (680 474)  routing T_13_29.lc_trk_g3_4 <X> T_13_29.wire_logic_cluster/lc_5/in_0
 (36 10)  (690 474)  (690 474)  LC_5 Logic Functioning bit
 (38 10)  (692 474)  (692 474)  LC_5 Logic Functioning bit
 (41 10)  (695 474)  (695 474)  LC_5 Logic Functioning bit
 (43 10)  (697 474)  (697 474)  LC_5 Logic Functioning bit
 (45 10)  (699 474)  (699 474)  LC_5 Logic Functioning bit
 (46 10)  (700 474)  (700 474)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (27 11)  (681 475)  (681 475)  routing T_13_29.lc_trk_g3_4 <X> T_13_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 475)  (682 475)  routing T_13_29.lc_trk_g3_4 <X> T_13_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 475)  (683 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 475)  (691 475)  LC_5 Logic Functioning bit
 (39 11)  (693 475)  (693 475)  LC_5 Logic Functioning bit
 (40 11)  (694 475)  (694 475)  LC_5 Logic Functioning bit
 (42 11)  (696 475)  (696 475)  LC_5 Logic Functioning bit
 (22 12)  (676 476)  (676 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (1 14)  (655 478)  (655 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 479)  (654 479)  routing T_13_29.glb_netwk_2 <X> T_13_29.wire_logic_cluster/lc_7/s_r
 (14 15)  (668 479)  (668 479)  routing T_13_29.sp12_v_b_20 <X> T_13_29.lc_trk_g3_4
 (16 15)  (670 479)  (670 479)  routing T_13_29.sp12_v_b_20 <X> T_13_29.lc_trk_g3_4
 (17 15)  (671 479)  (671 479)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_14_29

 (3 1)  (711 465)  (711 465)  routing T_14_29.sp12_h_l_23 <X> T_14_29.sp12_v_b_0
 (8 1)  (716 465)  (716 465)  routing T_14_29.sp4_h_r_1 <X> T_14_29.sp4_v_b_1
 (19 4)  (727 468)  (727 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (3 12)  (711 476)  (711 476)  routing T_14_29.sp12_v_b_1 <X> T_14_29.sp12_h_r_1
 (3 13)  (711 477)  (711 477)  routing T_14_29.sp12_v_b_1 <X> T_14_29.sp12_h_r_1
 (4 13)  (712 477)  (712 477)  routing T_14_29.sp4_v_t_41 <X> T_14_29.sp4_h_r_9
 (8 14)  (716 478)  (716 478)  routing T_14_29.sp4_v_t_41 <X> T_14_29.sp4_h_l_47
 (9 14)  (717 478)  (717 478)  routing T_14_29.sp4_v_t_41 <X> T_14_29.sp4_h_l_47
 (10 14)  (718 478)  (718 478)  routing T_14_29.sp4_v_t_41 <X> T_14_29.sp4_h_l_47
 (4 15)  (712 479)  (712 479)  routing T_14_29.sp4_h_r_1 <X> T_14_29.sp4_h_l_44
 (6 15)  (714 479)  (714 479)  routing T_14_29.sp4_h_r_1 <X> T_14_29.sp4_h_l_44


LogicTile_15_29

 (3 0)  (765 464)  (765 464)  routing T_15_29.sp12_h_r_0 <X> T_15_29.sp12_v_b_0
 (3 1)  (765 465)  (765 465)  routing T_15_29.sp12_h_r_0 <X> T_15_29.sp12_v_b_0
 (3 2)  (765 466)  (765 466)  routing T_15_29.sp12_h_r_0 <X> T_15_29.sp12_h_l_23
 (3 3)  (765 467)  (765 467)  routing T_15_29.sp12_h_r_0 <X> T_15_29.sp12_h_l_23
 (19 13)  (781 477)  (781 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_16_29

 (11 15)  (827 479)  (827 479)  routing T_16_29.sp4_h_r_3 <X> T_16_29.sp4_h_l_46
 (13 15)  (829 479)  (829 479)  routing T_16_29.sp4_h_r_3 <X> T_16_29.sp4_h_l_46


LogicTile_17_29

 (19 15)  (893 479)  (893 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_29

 (4 4)  (932 468)  (932 468)  routing T_18_29.sp4_h_l_44 <X> T_18_29.sp4_v_b_3
 (6 4)  (934 468)  (934 468)  routing T_18_29.sp4_h_l_44 <X> T_18_29.sp4_v_b_3
 (5 5)  (933 469)  (933 469)  routing T_18_29.sp4_h_l_44 <X> T_18_29.sp4_v_b_3


LogicTile_19_29

 (1 3)  (983 467)  (983 467)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_20_29

 (4 6)  (1040 470)  (1040 470)  routing T_20_29.sp4_v_b_3 <X> T_20_29.sp4_v_t_38
 (9 11)  (1045 475)  (1045 475)  routing T_20_29.sp4_v_b_11 <X> T_20_29.sp4_v_t_42
 (10 11)  (1046 475)  (1046 475)  routing T_20_29.sp4_v_b_11 <X> T_20_29.sp4_v_t_42


LogicTile_21_29

 (2 6)  (1092 470)  (1092 470)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_22_29

 (8 13)  (1152 477)  (1152 477)  routing T_22_29.sp4_h_l_41 <X> T_22_29.sp4_v_b_10
 (9 13)  (1153 477)  (1153 477)  routing T_22_29.sp4_h_l_41 <X> T_22_29.sp4_v_b_10
 (10 13)  (1154 477)  (1154 477)  routing T_22_29.sp4_h_l_41 <X> T_22_29.sp4_v_b_10


LogicTile_24_29

 (4 8)  (1256 472)  (1256 472)  routing T_24_29.sp4_h_l_43 <X> T_24_29.sp4_v_b_6
 (5 9)  (1257 473)  (1257 473)  routing T_24_29.sp4_h_l_43 <X> T_24_29.sp4_v_b_6
 (8 11)  (1260 475)  (1260 475)  routing T_24_29.sp4_v_b_4 <X> T_24_29.sp4_v_t_42
 (10 11)  (1262 475)  (1262 475)  routing T_24_29.sp4_v_b_4 <X> T_24_29.sp4_v_t_42


RAM_Tile_25_29

 (9 15)  (1315 479)  (1315 479)  routing T_25_29.sp4_v_b_2 <X> T_25_29.sp4_v_t_47
 (10 15)  (1316 479)  (1316 479)  routing T_25_29.sp4_v_b_2 <X> T_25_29.sp4_v_t_47


LogicTile_26_29

 (3 9)  (1351 473)  (1351 473)  routing T_26_29.sp12_h_l_22 <X> T_26_29.sp12_v_b_1
 (19 9)  (1367 473)  (1367 473)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_27_29

 (3 0)  (1405 464)  (1405 464)  routing T_27_29.sp12_v_t_23 <X> T_27_29.sp12_v_b_0
 (3 2)  (1405 466)  (1405 466)  routing T_27_29.sp12_v_t_23 <X> T_27_29.sp12_h_l_23
 (6 4)  (1408 468)  (1408 468)  routing T_27_29.sp4_v_t_37 <X> T_27_29.sp4_v_b_3
 (5 5)  (1407 469)  (1407 469)  routing T_27_29.sp4_v_t_37 <X> T_27_29.sp4_v_b_3


LogicTile_3_28

 (11 2)  (137 450)  (137 450)  routing T_3_28.sp4_v_b_11 <X> T_3_28.sp4_v_t_39
 (12 3)  (138 451)  (138 451)  routing T_3_28.sp4_v_b_11 <X> T_3_28.sp4_v_t_39


LogicTile_5_28

 (8 0)  (242 448)  (242 448)  routing T_5_28.sp4_v_b_1 <X> T_5_28.sp4_h_r_1
 (9 0)  (243 448)  (243 448)  routing T_5_28.sp4_v_b_1 <X> T_5_28.sp4_h_r_1
 (2 12)  (236 460)  (236 460)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_7_28

 (17 0)  (359 448)  (359 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (364 448)  (364 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (17 1)  (359 449)  (359 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (360 449)  (360 449)  routing T_7_28.sp4_r_v_b_34 <X> T_7_28.lc_trk_g0_1
 (21 1)  (363 449)  (363 449)  routing T_7_28.sp4_r_v_b_32 <X> T_7_28.lc_trk_g0_3
 (3 3)  (345 451)  (345 451)  routing T_7_28.sp12_v_b_0 <X> T_7_28.sp12_h_l_23
 (14 3)  (356 451)  (356 451)  routing T_7_28.sp4_r_v_b_28 <X> T_7_28.lc_trk_g0_4
 (17 3)  (359 451)  (359 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (364 451)  (364 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (367 451)  (367 451)  routing T_7_28.sp4_r_v_b_30 <X> T_7_28.lc_trk_g0_6
 (26 4)  (368 452)  (368 452)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 452)  (369 452)  routing T_7_28.lc_trk_g1_2 <X> T_7_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 452)  (371 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 452)  (374 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (377 452)  (377 452)  routing T_7_28.lc_trk_g2_4 <X> T_7_28.input_2_2
 (40 4)  (382 452)  (382 452)  LC_2 Logic Functioning bit
 (22 5)  (364 453)  (364 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (367 453)  (367 453)  routing T_7_28.sp4_r_v_b_26 <X> T_7_28.lc_trk_g1_2
 (26 5)  (368 453)  (368 453)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 453)  (370 453)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 453)  (371 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 453)  (372 453)  routing T_7_28.lc_trk_g1_2 <X> T_7_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 453)  (373 453)  routing T_7_28.lc_trk_g0_3 <X> T_7_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 453)  (374 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (375 453)  (375 453)  routing T_7_28.lc_trk_g2_4 <X> T_7_28.input_2_2
 (29 10)  (371 458)  (371 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 458)  (373 458)  routing T_7_28.lc_trk_g0_6 <X> T_7_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 458)  (374 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (40 10)  (382 458)  (382 458)  LC_5 Logic Functioning bit
 (42 10)  (384 458)  (384 458)  LC_5 Logic Functioning bit
 (14 11)  (356 459)  (356 459)  routing T_7_28.sp4_r_v_b_36 <X> T_7_28.lc_trk_g2_4
 (17 11)  (359 459)  (359 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (364 459)  (364 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (367 459)  (367 459)  routing T_7_28.sp4_r_v_b_38 <X> T_7_28.lc_trk_g2_6
 (31 11)  (373 459)  (373 459)  routing T_7_28.lc_trk_g0_6 <X> T_7_28.wire_logic_cluster/lc_5/in_3
 (40 11)  (382 459)  (382 459)  LC_5 Logic Functioning bit
 (42 11)  (384 459)  (384 459)  LC_5 Logic Functioning bit
 (25 12)  (367 460)  (367 460)  routing T_7_28.wire_logic_cluster/lc_2/out <X> T_7_28.lc_trk_g3_2
 (26 12)  (368 460)  (368 460)  routing T_7_28.lc_trk_g0_4 <X> T_7_28.wire_logic_cluster/lc_6/in_0
 (29 12)  (371 460)  (371 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 460)  (374 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 460)  (375 460)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 460)  (376 460)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (37 12)  (379 460)  (379 460)  LC_6 Logic Functioning bit
 (48 12)  (390 460)  (390 460)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (392 460)  (392 460)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (364 461)  (364 461)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (371 461)  (371 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 461)  (373 461)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_6/in_3


RAM_Tile_8_28

 (7 0)  (403 448)  (403 448)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (417 448)  (417 448)  routing T_8_28.sp4_h_r_19 <X> T_8_28.lc_trk_g0_3
 (22 0)  (418 448)  (418 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (419 448)  (419 448)  routing T_8_28.sp4_h_r_19 <X> T_8_28.lc_trk_g0_3
 (24 0)  (420 448)  (420 448)  routing T_8_28.sp4_h_r_19 <X> T_8_28.lc_trk_g0_3
 (25 0)  (421 448)  (421 448)  routing T_8_28.sp4_v_b_2 <X> T_8_28.lc_trk_g0_2
 (7 1)  (403 449)  (403 449)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (417 449)  (417 449)  routing T_8_28.sp4_h_r_19 <X> T_8_28.lc_trk_g0_3
 (22 1)  (418 449)  (418 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (419 449)  (419 449)  routing T_8_28.sp4_v_b_2 <X> T_8_28.lc_trk_g0_2
 (26 1)  (422 449)  (422 449)  routing T_8_28.lc_trk_g0_2 <X> T_8_28.input0_0
 (29 1)  (425 449)  (425 449)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (0 2)  (396 450)  (396 450)  routing T_8_28.glb_netwk_6 <X> T_8_28.wire_bram/ram/WCLK
 (1 2)  (397 450)  (397 450)  routing T_8_28.glb_netwk_6 <X> T_8_28.wire_bram/ram/WCLK
 (2 2)  (398 450)  (398 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (4 2)  (400 450)  (400 450)  routing T_8_28.sp4_h_r_0 <X> T_8_28.sp4_v_t_37
 (7 2)  (403 450)  (403 450)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (417 450)  (417 450)  routing T_8_28.sp12_h_l_4 <X> T_8_28.lc_trk_g0_7
 (22 2)  (418 450)  (418 450)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (420 450)  (420 450)  routing T_8_28.sp12_h_l_4 <X> T_8_28.lc_trk_g0_7
 (5 3)  (401 451)  (401 451)  routing T_8_28.sp4_h_r_0 <X> T_8_28.sp4_v_t_37
 (7 3)  (403 451)  (403 451)  Ram config bit: MEMT_bram_cbit_2

 (9 3)  (405 451)  (405 451)  routing T_8_28.sp4_v_b_5 <X> T_8_28.sp4_v_t_36
 (10 3)  (406 451)  (406 451)  routing T_8_28.sp4_v_b_5 <X> T_8_28.sp4_v_t_36
 (21 3)  (417 451)  (417 451)  routing T_8_28.sp12_h_l_4 <X> T_8_28.lc_trk_g0_7
 (26 3)  (422 451)  (422 451)  routing T_8_28.lc_trk_g0_3 <X> T_8_28.input0_1
 (29 3)  (425 451)  (425 451)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (0 4)  (396 452)  (396 452)  routing T_8_28.lc_trk_g3_3 <X> T_8_28.wire_bram/ram/WCLKE
 (1 4)  (397 452)  (397 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (21 4)  (417 452)  (417 452)  routing T_8_28.sp4_h_r_11 <X> T_8_28.lc_trk_g1_3
 (22 4)  (418 452)  (418 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (419 452)  (419 452)  routing T_8_28.sp4_h_r_11 <X> T_8_28.lc_trk_g1_3
 (24 4)  (420 452)  (420 452)  routing T_8_28.sp4_h_r_11 <X> T_8_28.lc_trk_g1_3
 (0 5)  (396 453)  (396 453)  routing T_8_28.lc_trk_g3_3 <X> T_8_28.wire_bram/ram/WCLKE
 (1 5)  (397 453)  (397 453)  routing T_8_28.lc_trk_g3_3 <X> T_8_28.wire_bram/ram/WCLKE
 (14 5)  (410 453)  (410 453)  routing T_8_28.sp4_r_v_b_24 <X> T_8_28.lc_trk_g1_0
 (17 5)  (413 453)  (413 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (27 5)  (423 453)  (423 453)  routing T_8_28.lc_trk_g3_1 <X> T_8_28.input0_2
 (28 5)  (424 453)  (424 453)  routing T_8_28.lc_trk_g3_1 <X> T_8_28.input0_2
 (29 5)  (425 453)  (425 453)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (13 6)  (409 454)  (409 454)  routing T_8_28.sp4_v_b_5 <X> T_8_28.sp4_v_t_40
 (14 6)  (410 454)  (410 454)  routing T_8_28.sp4_h_r_12 <X> T_8_28.lc_trk_g1_4
 (16 6)  (412 454)  (412 454)  routing T_8_28.sp4_v_b_5 <X> T_8_28.lc_trk_g1_5
 (17 6)  (413 454)  (413 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 454)  (414 454)  routing T_8_28.sp4_v_b_5 <X> T_8_28.lc_trk_g1_5
 (26 6)  (422 454)  (422 454)  routing T_8_28.lc_trk_g0_7 <X> T_8_28.input0_3
 (15 7)  (411 455)  (411 455)  routing T_8_28.sp4_h_r_12 <X> T_8_28.lc_trk_g1_4
 (16 7)  (412 455)  (412 455)  routing T_8_28.sp4_h_r_12 <X> T_8_28.lc_trk_g1_4
 (17 7)  (413 455)  (413 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_12 lc_trk_g1_4
 (26 7)  (422 455)  (422 455)  routing T_8_28.lc_trk_g0_7 <X> T_8_28.input0_3
 (29 7)  (425 455)  (425 455)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_7 input0_3
 (17 8)  (413 456)  (413 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (418 456)  (418 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (419 456)  (419 456)  routing T_8_28.sp4_v_t_30 <X> T_8_28.lc_trk_g2_3
 (24 8)  (420 456)  (420 456)  routing T_8_28.sp4_v_t_30 <X> T_8_28.lc_trk_g2_3
 (26 8)  (422 456)  (422 456)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.input0_4
 (27 8)  (423 456)  (423 456)  routing T_8_28.lc_trk_g1_0 <X> T_8_28.wire_bram/ram/WDATA_3
 (29 8)  (425 456)  (425 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (28 9)  (424 457)  (424 457)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.input0_4
 (29 9)  (425 457)  (425 457)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (38 9)  (434 457)  (434 457)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (14 10)  (410 458)  (410 458)  routing T_8_28.sp4_h_r_36 <X> T_8_28.lc_trk_g2_4
 (17 10)  (413 458)  (413 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (422 458)  (422 458)  routing T_8_28.lc_trk_g1_4 <X> T_8_28.input0_5
 (15 11)  (411 459)  (411 459)  routing T_8_28.sp4_h_r_36 <X> T_8_28.lc_trk_g2_4
 (16 11)  (412 459)  (412 459)  routing T_8_28.sp4_h_r_36 <X> T_8_28.lc_trk_g2_4
 (17 11)  (413 459)  (413 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (27 11)  (423 459)  (423 459)  routing T_8_28.lc_trk_g1_4 <X> T_8_28.input0_5
 (29 11)  (425 459)  (425 459)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (428 459)  (428 459)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_3 input2_5
 (33 11)  (429 459)  (429 459)  routing T_8_28.lc_trk_g2_3 <X> T_8_28.input2_5
 (35 11)  (431 459)  (431 459)  routing T_8_28.lc_trk_g2_3 <X> T_8_28.input2_5
 (16 12)  (412 460)  (412 460)  routing T_8_28.sp12_v_b_17 <X> T_8_28.lc_trk_g3_1
 (17 12)  (413 460)  (413 460)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_17 lc_trk_g3_1
 (21 12)  (417 460)  (417 460)  routing T_8_28.sp4_v_t_14 <X> T_8_28.lc_trk_g3_3
 (22 12)  (418 460)  (418 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (419 460)  (419 460)  routing T_8_28.sp4_v_t_14 <X> T_8_28.lc_trk_g3_3
 (26 12)  (422 460)  (422 460)  routing T_8_28.lc_trk_g3_7 <X> T_8_28.input0_6
 (18 13)  (414 461)  (414 461)  routing T_8_28.sp12_v_b_17 <X> T_8_28.lc_trk_g3_1
 (26 13)  (422 461)  (422 461)  routing T_8_28.lc_trk_g3_7 <X> T_8_28.input0_6
 (27 13)  (423 461)  (423 461)  routing T_8_28.lc_trk_g3_7 <X> T_8_28.input0_6
 (28 13)  (424 461)  (424 461)  routing T_8_28.lc_trk_g3_7 <X> T_8_28.input0_6
 (29 13)  (425 461)  (425 461)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (32 13)  (428 461)  (428 461)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_3 input2_6
 (34 13)  (430 461)  (430 461)  routing T_8_28.lc_trk_g1_3 <X> T_8_28.input2_6
 (35 13)  (431 461)  (431 461)  routing T_8_28.lc_trk_g1_3 <X> T_8_28.input2_6
 (1 14)  (397 462)  (397 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (21 14)  (417 462)  (417 462)  routing T_8_28.sp4_v_t_26 <X> T_8_28.lc_trk_g3_7
 (22 14)  (418 462)  (418 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (419 462)  (419 462)  routing T_8_28.sp4_v_t_26 <X> T_8_28.lc_trk_g3_7
 (35 14)  (431 462)  (431 462)  routing T_8_28.lc_trk_g2_5 <X> T_8_28.input2_7
 (0 15)  (396 463)  (396 463)  routing T_8_28.lc_trk_g1_5 <X> T_8_28.wire_bram/ram/WE
 (1 15)  (397 463)  (397 463)  routing T_8_28.lc_trk_g1_5 <X> T_8_28.wire_bram/ram/WE
 (12 15)  (408 463)  (408 463)  routing T_8_28.sp4_h_l_46 <X> T_8_28.sp4_v_t_46
 (21 15)  (417 463)  (417 463)  routing T_8_28.sp4_v_t_26 <X> T_8_28.lc_trk_g3_7
 (28 15)  (424 463)  (424 463)  routing T_8_28.lc_trk_g2_1 <X> T_8_28.input0_7
 (29 15)  (425 463)  (425 463)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7
 (32 15)  (428 463)  (428 463)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_5 input2_7
 (33 15)  (429 463)  (429 463)  routing T_8_28.lc_trk_g2_5 <X> T_8_28.input2_7


LogicTile_9_28

 (11 0)  (449 448)  (449 448)  routing T_9_28.sp4_v_t_46 <X> T_9_28.sp4_v_b_2
 (31 0)  (469 448)  (469 448)  routing T_9_28.lc_trk_g1_6 <X> T_9_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 448)  (470 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 448)  (472 448)  routing T_9_28.lc_trk_g1_6 <X> T_9_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 448)  (474 448)  LC_0 Logic Functioning bit
 (38 0)  (476 448)  (476 448)  LC_0 Logic Functioning bit
 (3 1)  (441 449)  (441 449)  routing T_9_28.sp12_h_l_23 <X> T_9_28.sp12_v_b_0
 (12 1)  (450 449)  (450 449)  routing T_9_28.sp4_v_t_46 <X> T_9_28.sp4_v_b_2
 (22 1)  (460 449)  (460 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (461 449)  (461 449)  routing T_9_28.sp4_h_r_2 <X> T_9_28.lc_trk_g0_2
 (24 1)  (462 449)  (462 449)  routing T_9_28.sp4_h_r_2 <X> T_9_28.lc_trk_g0_2
 (25 1)  (463 449)  (463 449)  routing T_9_28.sp4_h_r_2 <X> T_9_28.lc_trk_g0_2
 (27 1)  (465 449)  (465 449)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 449)  (466 449)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 449)  (467 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 449)  (469 449)  routing T_9_28.lc_trk_g1_6 <X> T_9_28.wire_logic_cluster/lc_0/in_3
 (37 1)  (475 449)  (475 449)  LC_0 Logic Functioning bit
 (39 1)  (477 449)  (477 449)  LC_0 Logic Functioning bit
 (28 2)  (466 450)  (466 450)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 450)  (467 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 450)  (468 450)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 450)  (469 450)  routing T_9_28.lc_trk_g2_4 <X> T_9_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 450)  (470 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 450)  (471 450)  routing T_9_28.lc_trk_g2_4 <X> T_9_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 450)  (474 450)  LC_1 Logic Functioning bit
 (38 2)  (476 450)  (476 450)  LC_1 Logic Functioning bit
 (30 3)  (468 451)  (468 451)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (36 3)  (474 451)  (474 451)  LC_1 Logic Functioning bit
 (38 3)  (476 451)  (476 451)  LC_1 Logic Functioning bit
 (48 3)  (486 451)  (486 451)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (11 4)  (449 452)  (449 452)  routing T_9_28.sp4_v_t_39 <X> T_9_28.sp4_v_b_5
 (21 4)  (459 452)  (459 452)  routing T_9_28.sp4_h_r_11 <X> T_9_28.lc_trk_g1_3
 (22 4)  (460 452)  (460 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (461 452)  (461 452)  routing T_9_28.sp4_h_r_11 <X> T_9_28.lc_trk_g1_3
 (24 4)  (462 452)  (462 452)  routing T_9_28.sp4_h_r_11 <X> T_9_28.lc_trk_g1_3
 (25 4)  (463 452)  (463 452)  routing T_9_28.sp4_h_r_10 <X> T_9_28.lc_trk_g1_2
 (8 5)  (446 453)  (446 453)  routing T_9_28.sp4_v_t_36 <X> T_9_28.sp4_v_b_4
 (10 5)  (448 453)  (448 453)  routing T_9_28.sp4_v_t_36 <X> T_9_28.sp4_v_b_4
 (12 5)  (450 453)  (450 453)  routing T_9_28.sp4_v_t_39 <X> T_9_28.sp4_v_b_5
 (22 5)  (460 453)  (460 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (461 453)  (461 453)  routing T_9_28.sp4_h_r_10 <X> T_9_28.lc_trk_g1_2
 (24 5)  (462 453)  (462 453)  routing T_9_28.sp4_h_r_10 <X> T_9_28.lc_trk_g1_2
 (17 6)  (455 454)  (455 454)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (456 454)  (456 454)  routing T_9_28.bnr_op_5 <X> T_9_28.lc_trk_g1_5
 (25 6)  (463 454)  (463 454)  routing T_9_28.bnr_op_6 <X> T_9_28.lc_trk_g1_6
 (29 6)  (467 454)  (467 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 454)  (470 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 454)  (471 454)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 454)  (472 454)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 454)  (474 454)  LC_3 Logic Functioning bit
 (38 6)  (476 454)  (476 454)  LC_3 Logic Functioning bit
 (18 7)  (456 455)  (456 455)  routing T_9_28.bnr_op_5 <X> T_9_28.lc_trk_g1_5
 (22 7)  (460 455)  (460 455)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (463 455)  (463 455)  routing T_9_28.bnr_op_6 <X> T_9_28.lc_trk_g1_6
 (30 7)  (468 455)  (468 455)  routing T_9_28.lc_trk_g0_2 <X> T_9_28.wire_logic_cluster/lc_3/in_1
 (36 7)  (474 455)  (474 455)  LC_3 Logic Functioning bit
 (38 7)  (476 455)  (476 455)  LC_3 Logic Functioning bit
 (13 8)  (451 456)  (451 456)  routing T_9_28.sp4_v_t_45 <X> T_9_28.sp4_v_b_8
 (32 8)  (470 456)  (470 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 456)  (472 456)  routing T_9_28.lc_trk_g1_2 <X> T_9_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 456)  (474 456)  LC_4 Logic Functioning bit
 (38 8)  (476 456)  (476 456)  LC_4 Logic Functioning bit
 (8 9)  (446 457)  (446 457)  routing T_9_28.sp4_v_t_41 <X> T_9_28.sp4_v_b_7
 (10 9)  (448 457)  (448 457)  routing T_9_28.sp4_v_t_41 <X> T_9_28.sp4_v_b_7
 (27 9)  (465 457)  (465 457)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 457)  (466 457)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 457)  (467 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 457)  (469 457)  routing T_9_28.lc_trk_g1_2 <X> T_9_28.wire_logic_cluster/lc_4/in_3
 (37 9)  (475 457)  (475 457)  LC_4 Logic Functioning bit
 (39 9)  (477 457)  (477 457)  LC_4 Logic Functioning bit
 (25 10)  (463 458)  (463 458)  routing T_9_28.sp4_v_b_38 <X> T_9_28.lc_trk_g2_6
 (27 10)  (465 458)  (465 458)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 458)  (467 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 458)  (470 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 458)  (471 458)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 458)  (472 458)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 458)  (474 458)  LC_5 Logic Functioning bit
 (38 10)  (476 458)  (476 458)  LC_5 Logic Functioning bit
 (51 10)  (489 458)  (489 458)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (452 459)  (452 459)  routing T_9_28.sp12_v_b_20 <X> T_9_28.lc_trk_g2_4
 (16 11)  (454 459)  (454 459)  routing T_9_28.sp12_v_b_20 <X> T_9_28.lc_trk_g2_4
 (17 11)  (455 459)  (455 459)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (460 459)  (460 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (461 459)  (461 459)  routing T_9_28.sp4_v_b_38 <X> T_9_28.lc_trk_g2_6
 (25 11)  (463 459)  (463 459)  routing T_9_28.sp4_v_b_38 <X> T_9_28.lc_trk_g2_6
 (30 11)  (468 459)  (468 459)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_5/in_1
 (36 11)  (474 459)  (474 459)  LC_5 Logic Functioning bit
 (38 11)  (476 459)  (476 459)  LC_5 Logic Functioning bit
 (15 12)  (453 460)  (453 460)  routing T_9_28.sp4_h_r_41 <X> T_9_28.lc_trk_g3_1
 (16 12)  (454 460)  (454 460)  routing T_9_28.sp4_h_r_41 <X> T_9_28.lc_trk_g3_1
 (17 12)  (455 460)  (455 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (456 460)  (456 460)  routing T_9_28.sp4_h_r_41 <X> T_9_28.lc_trk_g3_1
 (26 12)  (464 460)  (464 460)  routing T_9_28.lc_trk_g2_4 <X> T_9_28.wire_logic_cluster/lc_6/in_0
 (31 12)  (469 460)  (469 460)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 460)  (470 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 460)  (471 460)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 460)  (472 460)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 460)  (474 460)  LC_6 Logic Functioning bit
 (38 12)  (476 460)  (476 460)  LC_6 Logic Functioning bit
 (18 13)  (456 461)  (456 461)  routing T_9_28.sp4_h_r_41 <X> T_9_28.lc_trk_g3_1
 (28 13)  (466 461)  (466 461)  routing T_9_28.lc_trk_g2_4 <X> T_9_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 461)  (467 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (475 461)  (475 461)  LC_6 Logic Functioning bit
 (39 13)  (477 461)  (477 461)  LC_6 Logic Functioning bit
 (52 13)  (490 461)  (490 461)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 14)  (452 462)  (452 462)  routing T_9_28.sp4_v_b_36 <X> T_9_28.lc_trk_g3_4
 (27 14)  (465 462)  (465 462)  routing T_9_28.lc_trk_g1_5 <X> T_9_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 462)  (467 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 462)  (468 462)  routing T_9_28.lc_trk_g1_5 <X> T_9_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 462)  (470 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 462)  (471 462)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 462)  (472 462)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 462)  (474 462)  LC_7 Logic Functioning bit
 (38 14)  (476 462)  (476 462)  LC_7 Logic Functioning bit
 (14 15)  (452 463)  (452 463)  routing T_9_28.sp4_v_b_36 <X> T_9_28.lc_trk_g3_4
 (16 15)  (454 463)  (454 463)  routing T_9_28.sp4_v_b_36 <X> T_9_28.lc_trk_g3_4
 (17 15)  (455 463)  (455 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (36 15)  (474 463)  (474 463)  LC_7 Logic Functioning bit
 (38 15)  (476 463)  (476 463)  LC_7 Logic Functioning bit


LogicTile_10_28

 (29 0)  (521 448)  (521 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 448)  (522 448)  routing T_10_28.lc_trk_g0_7 <X> T_10_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 448)  (524 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 448)  (526 448)  routing T_10_28.lc_trk_g1_0 <X> T_10_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 448)  (528 448)  LC_0 Logic Functioning bit
 (38 0)  (530 448)  (530 448)  LC_0 Logic Functioning bit
 (30 1)  (522 449)  (522 449)  routing T_10_28.lc_trk_g0_7 <X> T_10_28.wire_logic_cluster/lc_0/in_1
 (36 1)  (528 449)  (528 449)  LC_0 Logic Functioning bit
 (38 1)  (530 449)  (530 449)  LC_0 Logic Functioning bit
 (48 1)  (540 449)  (540 449)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (11 2)  (503 450)  (503 450)  routing T_10_28.sp4_h_r_8 <X> T_10_28.sp4_v_t_39
 (13 2)  (505 450)  (505 450)  routing T_10_28.sp4_h_r_8 <X> T_10_28.sp4_v_t_39
 (22 2)  (514 450)  (514 450)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (516 450)  (516 450)  routing T_10_28.bot_op_7 <X> T_10_28.lc_trk_g0_7
 (12 3)  (504 451)  (504 451)  routing T_10_28.sp4_h_r_8 <X> T_10_28.sp4_v_t_39
 (14 4)  (506 452)  (506 452)  routing T_10_28.sp4_h_r_8 <X> T_10_28.lc_trk_g1_0
 (15 5)  (507 453)  (507 453)  routing T_10_28.sp4_h_r_8 <X> T_10_28.lc_trk_g1_0
 (16 5)  (508 453)  (508 453)  routing T_10_28.sp4_h_r_8 <X> T_10_28.lc_trk_g1_0
 (17 5)  (509 453)  (509 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (8 6)  (500 454)  (500 454)  routing T_10_28.sp4_h_r_8 <X> T_10_28.sp4_h_l_41
 (10 6)  (502 454)  (502 454)  routing T_10_28.sp4_h_r_8 <X> T_10_28.sp4_h_l_41
 (27 8)  (519 456)  (519 456)  routing T_10_28.lc_trk_g3_0 <X> T_10_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 456)  (520 456)  routing T_10_28.lc_trk_g3_0 <X> T_10_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 456)  (521 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 456)  (524 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 456)  (526 456)  routing T_10_28.lc_trk_g1_0 <X> T_10_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 456)  (528 456)  LC_4 Logic Functioning bit
 (38 8)  (530 456)  (530 456)  LC_4 Logic Functioning bit
 (46 8)  (538 456)  (538 456)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (36 9)  (528 457)  (528 457)  LC_4 Logic Functioning bit
 (38 9)  (530 457)  (530 457)  LC_4 Logic Functioning bit
 (13 10)  (505 458)  (505 458)  routing T_10_28.sp4_h_r_8 <X> T_10_28.sp4_v_t_45
 (12 11)  (504 459)  (504 459)  routing T_10_28.sp4_h_r_8 <X> T_10_28.sp4_v_t_45
 (14 12)  (506 460)  (506 460)  routing T_10_28.rgt_op_0 <X> T_10_28.lc_trk_g3_0
 (15 13)  (507 461)  (507 461)  routing T_10_28.rgt_op_0 <X> T_10_28.lc_trk_g3_0
 (17 13)  (509 461)  (509 461)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0


LogicTile_11_28

 (31 0)  (577 448)  (577 448)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 448)  (578 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 448)  (579 448)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 448)  (580 448)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 448)  (582 448)  LC_0 Logic Functioning bit
 (37 0)  (583 448)  (583 448)  LC_0 Logic Functioning bit
 (38 0)  (584 448)  (584 448)  LC_0 Logic Functioning bit
 (39 0)  (585 448)  (585 448)  LC_0 Logic Functioning bit
 (45 0)  (591 448)  (591 448)  LC_0 Logic Functioning bit
 (36 1)  (582 449)  (582 449)  LC_0 Logic Functioning bit
 (37 1)  (583 449)  (583 449)  LC_0 Logic Functioning bit
 (38 1)  (584 449)  (584 449)  LC_0 Logic Functioning bit
 (39 1)  (585 449)  (585 449)  LC_0 Logic Functioning bit
 (0 2)  (546 450)  (546 450)  routing T_11_28.glb_netwk_6 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (1 2)  (547 450)  (547 450)  routing T_11_28.glb_netwk_6 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (2 2)  (548 450)  (548 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 2)  (556 450)  (556 450)  routing T_11_28.sp4_v_b_8 <X> T_11_28.sp4_h_l_36
 (25 2)  (571 450)  (571 450)  routing T_11_28.sp4_h_l_11 <X> T_11_28.lc_trk_g0_6
 (31 2)  (577 450)  (577 450)  routing T_11_28.lc_trk_g0_6 <X> T_11_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 450)  (578 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 450)  (582 450)  LC_1 Logic Functioning bit
 (37 2)  (583 450)  (583 450)  LC_1 Logic Functioning bit
 (38 2)  (584 450)  (584 450)  LC_1 Logic Functioning bit
 (39 2)  (585 450)  (585 450)  LC_1 Logic Functioning bit
 (45 2)  (591 450)  (591 450)  LC_1 Logic Functioning bit
 (22 3)  (568 451)  (568 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 451)  (569 451)  routing T_11_28.sp4_h_l_11 <X> T_11_28.lc_trk_g0_6
 (24 3)  (570 451)  (570 451)  routing T_11_28.sp4_h_l_11 <X> T_11_28.lc_trk_g0_6
 (25 3)  (571 451)  (571 451)  routing T_11_28.sp4_h_l_11 <X> T_11_28.lc_trk_g0_6
 (31 3)  (577 451)  (577 451)  routing T_11_28.lc_trk_g0_6 <X> T_11_28.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 451)  (582 451)  LC_1 Logic Functioning bit
 (37 3)  (583 451)  (583 451)  LC_1 Logic Functioning bit
 (38 3)  (584 451)  (584 451)  LC_1 Logic Functioning bit
 (39 3)  (585 451)  (585 451)  LC_1 Logic Functioning bit
 (47 3)  (593 451)  (593 451)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (546 452)  (546 452)  routing T_11_28.lc_trk_g3_3 <X> T_11_28.wire_logic_cluster/lc_7/cen
 (1 4)  (547 452)  (547 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (568 452)  (568 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (546 453)  (546 453)  routing T_11_28.lc_trk_g3_3 <X> T_11_28.wire_logic_cluster/lc_7/cen
 (1 5)  (547 453)  (547 453)  routing T_11_28.lc_trk_g3_3 <X> T_11_28.wire_logic_cluster/lc_7/cen
 (21 5)  (567 453)  (567 453)  routing T_11_28.sp4_r_v_b_27 <X> T_11_28.lc_trk_g1_3
 (4 6)  (550 454)  (550 454)  routing T_11_28.sp4_h_r_9 <X> T_11_28.sp4_v_t_38
 (6 6)  (552 454)  (552 454)  routing T_11_28.sp4_h_r_9 <X> T_11_28.sp4_v_t_38
 (5 7)  (551 455)  (551 455)  routing T_11_28.sp4_h_r_9 <X> T_11_28.sp4_v_t_38
 (5 10)  (551 458)  (551 458)  routing T_11_28.sp4_h_r_3 <X> T_11_28.sp4_h_l_43
 (11 10)  (557 458)  (557 458)  routing T_11_28.sp4_v_b_0 <X> T_11_28.sp4_v_t_45
 (13 10)  (559 458)  (559 458)  routing T_11_28.sp4_v_b_0 <X> T_11_28.sp4_v_t_45
 (25 10)  (571 458)  (571 458)  routing T_11_28.sp4_v_b_38 <X> T_11_28.lc_trk_g2_6
 (31 10)  (577 458)  (577 458)  routing T_11_28.lc_trk_g2_6 <X> T_11_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 458)  (578 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 458)  (579 458)  routing T_11_28.lc_trk_g2_6 <X> T_11_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 458)  (582 458)  LC_5 Logic Functioning bit
 (37 10)  (583 458)  (583 458)  LC_5 Logic Functioning bit
 (38 10)  (584 458)  (584 458)  LC_5 Logic Functioning bit
 (39 10)  (585 458)  (585 458)  LC_5 Logic Functioning bit
 (45 10)  (591 458)  (591 458)  LC_5 Logic Functioning bit
 (46 10)  (592 458)  (592 458)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (550 459)  (550 459)  routing T_11_28.sp4_h_r_3 <X> T_11_28.sp4_h_l_43
 (22 11)  (568 459)  (568 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (569 459)  (569 459)  routing T_11_28.sp4_v_b_38 <X> T_11_28.lc_trk_g2_6
 (25 11)  (571 459)  (571 459)  routing T_11_28.sp4_v_b_38 <X> T_11_28.lc_trk_g2_6
 (31 11)  (577 459)  (577 459)  routing T_11_28.lc_trk_g2_6 <X> T_11_28.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 459)  (582 459)  LC_5 Logic Functioning bit
 (37 11)  (583 459)  (583 459)  LC_5 Logic Functioning bit
 (38 11)  (584 459)  (584 459)  LC_5 Logic Functioning bit
 (39 11)  (585 459)  (585 459)  LC_5 Logic Functioning bit
 (17 12)  (563 460)  (563 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (568 460)  (568 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (36 12)  (582 460)  (582 460)  LC_6 Logic Functioning bit
 (38 12)  (584 460)  (584 460)  LC_6 Logic Functioning bit
 (41 12)  (587 460)  (587 460)  LC_6 Logic Functioning bit
 (43 12)  (589 460)  (589 460)  LC_6 Logic Functioning bit
 (45 12)  (591 460)  (591 460)  LC_6 Logic Functioning bit
 (18 13)  (564 461)  (564 461)  routing T_11_28.sp4_r_v_b_41 <X> T_11_28.lc_trk_g3_1
 (27 13)  (573 461)  (573 461)  routing T_11_28.lc_trk_g3_1 <X> T_11_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 461)  (574 461)  routing T_11_28.lc_trk_g3_1 <X> T_11_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 461)  (575 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (583 461)  (583 461)  LC_6 Logic Functioning bit
 (39 13)  (585 461)  (585 461)  LC_6 Logic Functioning bit
 (40 13)  (586 461)  (586 461)  LC_6 Logic Functioning bit
 (42 13)  (588 461)  (588 461)  LC_6 Logic Functioning bit
 (1 14)  (547 462)  (547 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (32 14)  (578 462)  (578 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 462)  (580 462)  routing T_11_28.lc_trk_g1_3 <X> T_11_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 462)  (582 462)  LC_7 Logic Functioning bit
 (37 14)  (583 462)  (583 462)  LC_7 Logic Functioning bit
 (38 14)  (584 462)  (584 462)  LC_7 Logic Functioning bit
 (39 14)  (585 462)  (585 462)  LC_7 Logic Functioning bit
 (45 14)  (591 462)  (591 462)  LC_7 Logic Functioning bit
 (0 15)  (546 463)  (546 463)  routing T_11_28.glb_netwk_2 <X> T_11_28.wire_logic_cluster/lc_7/s_r
 (15 15)  (561 463)  (561 463)  routing T_11_28.sp4_v_t_33 <X> T_11_28.lc_trk_g3_4
 (16 15)  (562 463)  (562 463)  routing T_11_28.sp4_v_t_33 <X> T_11_28.lc_trk_g3_4
 (17 15)  (563 463)  (563 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (31 15)  (577 463)  (577 463)  routing T_11_28.lc_trk_g1_3 <X> T_11_28.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 463)  (582 463)  LC_7 Logic Functioning bit
 (37 15)  (583 463)  (583 463)  LC_7 Logic Functioning bit
 (38 15)  (584 463)  (584 463)  LC_7 Logic Functioning bit
 (39 15)  (585 463)  (585 463)  LC_7 Logic Functioning bit


LogicTile_12_28

 (14 0)  (614 448)  (614 448)  routing T_12_28.wire_logic_cluster/lc_0/out <X> T_12_28.lc_trk_g0_0
 (15 0)  (615 448)  (615 448)  routing T_12_28.sp4_v_b_17 <X> T_12_28.lc_trk_g0_1
 (16 0)  (616 448)  (616 448)  routing T_12_28.sp4_v_b_17 <X> T_12_28.lc_trk_g0_1
 (17 0)  (617 448)  (617 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (27 0)  (627 448)  (627 448)  routing T_12_28.lc_trk_g3_4 <X> T_12_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 448)  (628 448)  routing T_12_28.lc_trk_g3_4 <X> T_12_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 448)  (629 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 448)  (630 448)  routing T_12_28.lc_trk_g3_4 <X> T_12_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 448)  (632 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 448)  (634 448)  routing T_12_28.lc_trk_g1_2 <X> T_12_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 448)  (636 448)  LC_0 Logic Functioning bit
 (38 0)  (638 448)  (638 448)  LC_0 Logic Functioning bit
 (3 1)  (603 449)  (603 449)  routing T_12_28.sp12_h_l_23 <X> T_12_28.sp12_v_b_0
 (17 1)  (617 449)  (617 449)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (28 1)  (628 449)  (628 449)  routing T_12_28.lc_trk_g2_0 <X> T_12_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 449)  (629 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 449)  (631 449)  routing T_12_28.lc_trk_g1_2 <X> T_12_28.wire_logic_cluster/lc_0/in_3
 (47 1)  (647 449)  (647 449)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (651 449)  (651 449)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (36 2)  (636 450)  (636 450)  LC_1 Logic Functioning bit
 (43 2)  (643 450)  (643 450)  LC_1 Logic Functioning bit
 (50 2)  (650 450)  (650 450)  Cascade bit: LH_LC01_inmux02_5

 (9 3)  (609 451)  (609 451)  routing T_12_28.sp4_v_b_5 <X> T_12_28.sp4_v_t_36
 (10 3)  (610 451)  (610 451)  routing T_12_28.sp4_v_b_5 <X> T_12_28.sp4_v_t_36
 (17 3)  (617 451)  (617 451)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (29 3)  (629 451)  (629 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (637 451)  (637 451)  LC_1 Logic Functioning bit
 (42 3)  (642 451)  (642 451)  LC_1 Logic Functioning bit
 (51 3)  (651 451)  (651 451)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (25 4)  (625 452)  (625 452)  routing T_12_28.sp4_v_b_2 <X> T_12_28.lc_trk_g1_2
 (27 4)  (627 452)  (627 452)  routing T_12_28.lc_trk_g1_2 <X> T_12_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 452)  (629 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 452)  (631 452)  routing T_12_28.lc_trk_g3_4 <X> T_12_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 452)  (632 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 452)  (633 452)  routing T_12_28.lc_trk_g3_4 <X> T_12_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 452)  (634 452)  routing T_12_28.lc_trk_g3_4 <X> T_12_28.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 452)  (635 452)  routing T_12_28.lc_trk_g0_4 <X> T_12_28.input_2_2
 (36 4)  (636 452)  (636 452)  LC_2 Logic Functioning bit
 (37 4)  (637 452)  (637 452)  LC_2 Logic Functioning bit
 (42 4)  (642 452)  (642 452)  LC_2 Logic Functioning bit
 (43 4)  (643 452)  (643 452)  LC_2 Logic Functioning bit
 (46 4)  (646 452)  (646 452)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (614 453)  (614 453)  routing T_12_28.top_op_0 <X> T_12_28.lc_trk_g1_0
 (15 5)  (615 453)  (615 453)  routing T_12_28.top_op_0 <X> T_12_28.lc_trk_g1_0
 (17 5)  (617 453)  (617 453)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (622 453)  (622 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (623 453)  (623 453)  routing T_12_28.sp4_v_b_2 <X> T_12_28.lc_trk_g1_2
 (28 5)  (628 453)  (628 453)  routing T_12_28.lc_trk_g2_0 <X> T_12_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 453)  (629 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 453)  (630 453)  routing T_12_28.lc_trk_g1_2 <X> T_12_28.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 453)  (632 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (636 453)  (636 453)  LC_2 Logic Functioning bit
 (37 5)  (637 453)  (637 453)  LC_2 Logic Functioning bit
 (39 5)  (639 453)  (639 453)  LC_2 Logic Functioning bit
 (42 5)  (642 453)  (642 453)  LC_2 Logic Functioning bit
 (43 5)  (643 453)  (643 453)  LC_2 Logic Functioning bit
 (47 5)  (647 453)  (647 453)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (0 6)  (600 454)  (600 454)  routing T_12_28.glb_netwk_2 <X> T_12_28.glb2local_0
 (1 6)  (601 454)  (601 454)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (29 6)  (629 454)  (629 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (636 454)  (636 454)  LC_3 Logic Functioning bit
 (38 6)  (638 454)  (638 454)  LC_3 Logic Functioning bit
 (41 6)  (641 454)  (641 454)  LC_3 Logic Functioning bit
 (43 6)  (643 454)  (643 454)  LC_3 Logic Functioning bit
 (27 7)  (627 455)  (627 455)  routing T_12_28.lc_trk_g1_0 <X> T_12_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 455)  (629 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (48 7)  (648 455)  (648 455)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 9)  (617 457)  (617 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (6 10)  (606 458)  (606 458)  routing T_12_28.sp4_v_b_3 <X> T_12_28.sp4_v_t_43
 (5 11)  (605 459)  (605 459)  routing T_12_28.sp4_v_b_3 <X> T_12_28.sp4_v_t_43
 (12 14)  (612 462)  (612 462)  routing T_12_28.sp4_v_b_11 <X> T_12_28.sp4_h_l_46
 (8 15)  (608 463)  (608 463)  routing T_12_28.sp4_v_b_7 <X> T_12_28.sp4_v_t_47
 (10 15)  (610 463)  (610 463)  routing T_12_28.sp4_v_b_7 <X> T_12_28.sp4_v_t_47
 (17 15)  (617 463)  (617 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_13_28

 (6 10)  (660 458)  (660 458)  routing T_13_28.sp4_h_l_36 <X> T_13_28.sp4_v_t_43
 (12 14)  (666 462)  (666 462)  routing T_13_28.sp4_v_b_11 <X> T_13_28.sp4_h_l_46


LogicTile_14_28

 (3 12)  (711 460)  (711 460)  routing T_14_28.sp12_v_b_1 <X> T_14_28.sp12_h_r_1
 (3 13)  (711 461)  (711 461)  routing T_14_28.sp12_v_b_1 <X> T_14_28.sp12_h_r_1
 (13 15)  (721 463)  (721 463)  routing T_14_28.sp4_v_b_6 <X> T_14_28.sp4_h_l_46


LogicTile_15_28

 (5 6)  (767 454)  (767 454)  routing T_15_28.sp4_v_b_3 <X> T_15_28.sp4_h_l_38


LogicTile_17_28

 (3 3)  (877 451)  (877 451)  routing T_17_28.sp12_v_b_0 <X> T_17_28.sp12_h_l_23


LogicTile_20_28

 (3 0)  (1039 448)  (1039 448)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0
 (3 1)  (1039 449)  (1039 449)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0


LogicTile_23_28

 (3 0)  (1201 448)  (1201 448)  routing T_23_28.sp12_h_r_0 <X> T_23_28.sp12_v_b_0
 (3 1)  (1201 449)  (1201 449)  routing T_23_28.sp12_h_r_0 <X> T_23_28.sp12_v_b_0
 (2 10)  (1200 458)  (1200 458)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


RAM_Tile_25_28

 (7 0)  (1313 448)  (1313 448)  Ram config bit: MEMT_bram_cbit_1

 (22 1)  (1328 449)  (1328 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (1329 449)  (1329 449)  routing T_25_28.sp4_v_t_7 <X> T_25_28.lc_trk_g0_2
 (24 1)  (1330 449)  (1330 449)  routing T_25_28.sp4_v_t_7 <X> T_25_28.lc_trk_g0_2
 (27 1)  (1333 449)  (1333 449)  routing T_25_28.lc_trk_g3_1 <X> T_25_28.input0_0
 (28 1)  (1334 449)  (1334 449)  routing T_25_28.lc_trk_g3_1 <X> T_25_28.input0_0
 (29 1)  (1335 449)  (1335 449)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 450)  (1306 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (1 2)  (1307 450)  (1307 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (2 2)  (1308 450)  (1308 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 450)  (1313 450)  Ram config bit: MEMT_bram_cbit_3

 (28 3)  (1334 451)  (1334 451)  routing T_25_28.lc_trk_g2_1 <X> T_25_28.input0_1
 (29 3)  (1335 451)  (1335 451)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (0 4)  (1306 452)  (1306 452)  routing T_25_28.lc_trk_g2_2 <X> T_25_28.wire_bram/ram/WCLKE
 (1 4)  (1307 452)  (1307 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 452)  (1313 452)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (22 4)  (1328 452)  (1328 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (1332 452)  (1332 452)  routing T_25_28.lc_trk_g1_7 <X> T_25_28.input0_2
 (28 4)  (1334 452)  (1334 452)  routing T_25_28.lc_trk_g2_3 <X> T_25_28.wire_bram/ram/WDATA_5
 (29 4)  (1335 452)  (1335 452)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_3 wire_bram/ram/WDATA_5
 (1 5)  (1307 453)  (1307 453)  routing T_25_28.lc_trk_g2_2 <X> T_25_28.wire_bram/ram/WCLKE
 (15 5)  (1321 453)  (1321 453)  routing T_25_28.sp4_v_b_16 <X> T_25_28.lc_trk_g1_0
 (16 5)  (1322 453)  (1322 453)  routing T_25_28.sp4_v_b_16 <X> T_25_28.lc_trk_g1_0
 (17 5)  (1323 453)  (1323 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_16 lc_trk_g1_0
 (26 5)  (1332 453)  (1332 453)  routing T_25_28.lc_trk_g1_7 <X> T_25_28.input0_2
 (27 5)  (1333 453)  (1333 453)  routing T_25_28.lc_trk_g1_7 <X> T_25_28.input0_2
 (29 5)  (1335 453)  (1335 453)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (30 5)  (1336 453)  (1336 453)  routing T_25_28.lc_trk_g2_3 <X> T_25_28.wire_bram/ram/WDATA_5
 (40 5)  (1346 453)  (1346 453)  Enable bit of Mux _out_links/OutMux4_2 => wire_bram/ram/RDATA_5 sp12_v_t_19
 (7 6)  (1313 454)  (1313 454)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_7

 (16 6)  (1322 454)  (1322 454)  routing T_25_28.sp4_v_b_5 <X> T_25_28.lc_trk_g1_5
 (17 6)  (1323 454)  (1323 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1324 454)  (1324 454)  routing T_25_28.sp4_v_b_5 <X> T_25_28.lc_trk_g1_5
 (22 6)  (1328 454)  (1328 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 6)  (1331 454)  (1331 454)  routing T_25_28.sp4_v_b_6 <X> T_25_28.lc_trk_g1_6
 (22 7)  (1328 455)  (1328 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1329 455)  (1329 455)  routing T_25_28.sp4_v_b_6 <X> T_25_28.lc_trk_g1_6
 (27 7)  (1333 455)  (1333 455)  routing T_25_28.lc_trk_g3_0 <X> T_25_28.input0_3
 (28 7)  (1334 455)  (1334 455)  routing T_25_28.lc_trk_g3_0 <X> T_25_28.input0_3
 (29 7)  (1335 455)  (1335 455)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (17 8)  (1323 456)  (1323 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (21 8)  (1327 456)  (1327 456)  routing T_25_28.bnl_op_3 <X> T_25_28.lc_trk_g2_3
 (22 8)  (1328 456)  (1328 456)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (21 9)  (1327 457)  (1327 457)  routing T_25_28.bnl_op_3 <X> T_25_28.lc_trk_g2_3
 (22 9)  (1328 457)  (1328 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (1332 457)  (1332 457)  routing T_25_28.lc_trk_g1_3 <X> T_25_28.input0_4
 (27 9)  (1333 457)  (1333 457)  routing T_25_28.lc_trk_g1_3 <X> T_25_28.input0_4
 (29 9)  (1335 457)  (1335 457)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (26 10)  (1332 458)  (1332 458)  routing T_25_28.lc_trk_g3_4 <X> T_25_28.input0_5
 (14 11)  (1320 459)  (1320 459)  routing T_25_28.sp4_h_l_17 <X> T_25_28.lc_trk_g2_4
 (15 11)  (1321 459)  (1321 459)  routing T_25_28.sp4_h_l_17 <X> T_25_28.lc_trk_g2_4
 (16 11)  (1322 459)  (1322 459)  routing T_25_28.sp4_h_l_17 <X> T_25_28.lc_trk_g2_4
 (17 11)  (1323 459)  (1323 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (1333 459)  (1333 459)  routing T_25_28.lc_trk_g3_4 <X> T_25_28.input0_5
 (28 11)  (1334 459)  (1334 459)  routing T_25_28.lc_trk_g3_4 <X> T_25_28.input0_5
 (29 11)  (1335 459)  (1335 459)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (12 12)  (1318 460)  (1318 460)  routing T_25_28.sp4_v_b_11 <X> T_25_28.sp4_h_r_11
 (14 12)  (1320 460)  (1320 460)  routing T_25_28.sp4_h_l_29 <X> T_25_28.lc_trk_g3_0
 (15 12)  (1321 460)  (1321 460)  routing T_25_28.sp4_h_l_28 <X> T_25_28.lc_trk_g3_1
 (16 12)  (1322 460)  (1322 460)  routing T_25_28.sp4_h_l_28 <X> T_25_28.lc_trk_g3_1
 (17 12)  (1323 460)  (1323 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_28 lc_trk_g3_1
 (18 12)  (1324 460)  (1324 460)  routing T_25_28.sp4_h_l_28 <X> T_25_28.lc_trk_g3_1
 (27 12)  (1333 460)  (1333 460)  routing T_25_28.lc_trk_g1_6 <X> T_25_28.wire_bram/ram/WDATA_1
 (29 12)  (1335 460)  (1335 460)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_6 wire_bram/ram/WDATA_1
 (30 12)  (1336 460)  (1336 460)  routing T_25_28.lc_trk_g1_6 <X> T_25_28.wire_bram/ram/WDATA_1
 (35 12)  (1341 460)  (1341 460)  routing T_25_28.lc_trk_g2_4 <X> T_25_28.input2_6
 (37 12)  (1343 460)  (1343 460)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (11 13)  (1317 461)  (1317 461)  routing T_25_28.sp4_v_b_11 <X> T_25_28.sp4_h_r_11
 (14 13)  (1320 461)  (1320 461)  routing T_25_28.sp4_h_l_29 <X> T_25_28.lc_trk_g3_0
 (15 13)  (1321 461)  (1321 461)  routing T_25_28.sp4_h_l_29 <X> T_25_28.lc_trk_g3_0
 (16 13)  (1322 461)  (1322 461)  routing T_25_28.sp4_h_l_29 <X> T_25_28.lc_trk_g3_0
 (17 13)  (1323 461)  (1323 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_29 lc_trk_g3_0
 (18 13)  (1324 461)  (1324 461)  routing T_25_28.sp4_h_l_28 <X> T_25_28.lc_trk_g3_1
 (22 13)  (1328 461)  (1328 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1329 461)  (1329 461)  routing T_25_28.sp4_h_l_15 <X> T_25_28.lc_trk_g3_2
 (24 13)  (1330 461)  (1330 461)  routing T_25_28.sp4_h_l_15 <X> T_25_28.lc_trk_g3_2
 (25 13)  (1331 461)  (1331 461)  routing T_25_28.sp4_h_l_15 <X> T_25_28.lc_trk_g3_2
 (26 13)  (1332 461)  (1332 461)  routing T_25_28.lc_trk_g0_2 <X> T_25_28.input0_6
 (29 13)  (1335 461)  (1335 461)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_2 input0_6
 (30 13)  (1336 461)  (1336 461)  routing T_25_28.lc_trk_g1_6 <X> T_25_28.wire_bram/ram/WDATA_1
 (32 13)  (1338 461)  (1338 461)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_4 input2_6
 (33 13)  (1339 461)  (1339 461)  routing T_25_28.lc_trk_g2_4 <X> T_25_28.input2_6
 (1 14)  (1307 462)  (1307 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (14 14)  (1320 462)  (1320 462)  routing T_25_28.sp4_h_r_36 <X> T_25_28.lc_trk_g3_4
 (0 15)  (1306 463)  (1306 463)  routing T_25_28.lc_trk_g1_5 <X> T_25_28.wire_bram/ram/WE
 (1 15)  (1307 463)  (1307 463)  routing T_25_28.lc_trk_g1_5 <X> T_25_28.wire_bram/ram/WE
 (15 15)  (1321 463)  (1321 463)  routing T_25_28.sp4_h_r_36 <X> T_25_28.lc_trk_g3_4
 (16 15)  (1322 463)  (1322 463)  routing T_25_28.sp4_h_r_36 <X> T_25_28.lc_trk_g3_4
 (17 15)  (1323 463)  (1323 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (27 15)  (1333 463)  (1333 463)  routing T_25_28.lc_trk_g1_0 <X> T_25_28.input0_7
 (29 15)  (1335 463)  (1335 463)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_0 input0_7
 (32 15)  (1338 463)  (1338 463)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (1339 463)  (1339 463)  routing T_25_28.lc_trk_g3_2 <X> T_25_28.input2_7
 (34 15)  (1340 463)  (1340 463)  routing T_25_28.lc_trk_g3_2 <X> T_25_28.input2_7
 (35 15)  (1341 463)  (1341 463)  routing T_25_28.lc_trk_g3_2 <X> T_25_28.input2_7


LogicTile_26_28

 (11 0)  (1359 448)  (1359 448)  routing T_26_28.sp4_h_l_45 <X> T_26_28.sp4_v_b_2
 (13 0)  (1361 448)  (1361 448)  routing T_26_28.sp4_h_l_45 <X> T_26_28.sp4_v_b_2
 (19 0)  (1367 448)  (1367 448)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (12 1)  (1360 449)  (1360 449)  routing T_26_28.sp4_h_l_45 <X> T_26_28.sp4_v_b_2
 (9 2)  (1357 450)  (1357 450)  routing T_26_28.sp4_v_b_1 <X> T_26_28.sp4_h_l_36
 (10 6)  (1358 454)  (1358 454)  routing T_26_28.sp4_v_b_11 <X> T_26_28.sp4_h_l_41
 (12 6)  (1360 454)  (1360 454)  routing T_26_28.sp4_v_b_5 <X> T_26_28.sp4_h_l_40


LogicTile_27_28

 (13 3)  (1415 451)  (1415 451)  routing T_27_28.sp4_v_b_9 <X> T_27_28.sp4_h_l_39
 (10 6)  (1412 454)  (1412 454)  routing T_27_28.sp4_v_b_11 <X> T_27_28.sp4_h_l_41


LogicTile_29_28

 (12 0)  (1522 448)  (1522 448)  routing T_29_28.sp4_h_l_46 <X> T_29_28.sp4_h_r_2
 (13 1)  (1523 449)  (1523 449)  routing T_29_28.sp4_h_l_46 <X> T_29_28.sp4_h_r_2


LogicTile_32_28

 (3 2)  (1675 450)  (1675 450)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23
 (3 3)  (1675 451)  (1675 451)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23


IO_Tile_33_28

 (5 0)  (1731 448)  (1731 448)  routing T_33_28.span4_vert_b_9 <X> T_33_28.lc_trk_g0_1
 (7 0)  (1733 448)  (1733 448)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 448)  (1734 448)  routing T_33_28.span4_vert_b_9 <X> T_33_28.lc_trk_g0_1
 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (12 4)  (1738 452)  (1738 452)  routing T_33_28.lc_trk_g1_7 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 452)  (1739 452)  routing T_33_28.lc_trk_g1_7 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 452)  (1743 452)  IOB_0 IO Functioning bit
 (11 5)  (1737 453)  (1737 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 453)  (1738 453)  routing T_33_28.lc_trk_g1_7 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 453)  (1739 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0

 (5 14)  (1731 462)  (1731 462)  routing T_33_28.span4_horz_39 <X> T_33_28.lc_trk_g1_7
 (6 14)  (1732 462)  (1732 462)  routing T_33_28.span4_horz_39 <X> T_33_28.lc_trk_g1_7
 (7 14)  (1733 462)  (1733 462)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (1734 462)  (1734 462)  routing T_33_28.span4_horz_39 <X> T_33_28.lc_trk_g1_7


IO_Tile_0_27

 (4 0)  (13 432)  (13 432)  routing T_0_27.span4_horz_8 <X> T_0_27.lc_trk_g0_0
 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (4 1)  (13 433)  (13 433)  routing T_0_27.span4_horz_8 <X> T_0_27.lc_trk_g0_0
 (6 1)  (11 433)  (11 433)  routing T_0_27.span4_horz_8 <X> T_0_27.lc_trk_g0_0
 (7 1)  (10 433)  (10 433)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_8 lc_trk_g0_0
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0



LogicTile_4_27

 (12 10)  (192 442)  (192 442)  routing T_4_27.sp4_v_b_8 <X> T_4_27.sp4_h_l_45


LogicTile_5_27

 (19 1)  (253 433)  (253 433)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


RAM_Tile_8_27

 (3 0)  (399 432)  (399 432)  routing T_8_27.sp12_h_r_0 <X> T_8_27.sp12_v_b_0
 (16 0)  (412 432)  (412 432)  routing T_8_27.sp4_v_b_1 <X> T_8_27.lc_trk_g0_1
 (17 0)  (413 432)  (413 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (414 432)  (414 432)  routing T_8_27.sp4_v_b_1 <X> T_8_27.lc_trk_g0_1
 (22 0)  (418 432)  (418 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (419 432)  (419 432)  routing T_8_27.sp4_h_r_3 <X> T_8_27.lc_trk_g0_3
 (24 0)  (420 432)  (420 432)  routing T_8_27.sp4_h_r_3 <X> T_8_27.lc_trk_g0_3
 (26 0)  (422 432)  (422 432)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.input0_0
 (3 1)  (399 433)  (399 433)  routing T_8_27.sp12_h_r_0 <X> T_8_27.sp12_v_b_0
 (7 1)  (403 433)  (403 433)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (417 433)  (417 433)  routing T_8_27.sp4_h_r_3 <X> T_8_27.lc_trk_g0_3
 (27 1)  (423 433)  (423 433)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.input0_0
 (28 1)  (424 433)  (424 433)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.input0_0
 (29 1)  (425 433)  (425 433)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (396 434)  (396 434)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_bram/ram/RCLK
 (1 2)  (397 434)  (397 434)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_bram/ram/RCLK
 (2 2)  (398 434)  (398 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (13 2)  (409 434)  (409 434)  routing T_8_27.sp4_v_b_2 <X> T_8_27.sp4_v_t_39
 (22 2)  (418 434)  (418 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (419 434)  (419 434)  routing T_8_27.sp4_h_r_7 <X> T_8_27.lc_trk_g0_7
 (24 2)  (420 434)  (420 434)  routing T_8_27.sp4_h_r_7 <X> T_8_27.lc_trk_g0_7
 (26 2)  (422 434)  (422 434)  routing T_8_27.lc_trk_g0_7 <X> T_8_27.input0_1
 (21 3)  (417 435)  (417 435)  routing T_8_27.sp4_h_r_7 <X> T_8_27.lc_trk_g0_7
 (26 3)  (422 435)  (422 435)  routing T_8_27.lc_trk_g0_7 <X> T_8_27.input0_1
 (29 3)  (425 435)  (425 435)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_7 input0_1
 (4 4)  (400 436)  (400 436)  routing T_8_27.sp4_v_t_38 <X> T_8_27.sp4_v_b_3
 (5 4)  (401 436)  (401 436)  routing T_8_27.sp4_v_b_9 <X> T_8_27.sp4_h_r_3
 (22 4)  (418 436)  (418 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (422 436)  (422 436)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.input0_2
 (4 5)  (400 437)  (400 437)  routing T_8_27.sp4_v_b_9 <X> T_8_27.sp4_h_r_3
 (6 5)  (402 437)  (402 437)  routing T_8_27.sp4_v_b_9 <X> T_8_27.sp4_h_r_3
 (8 5)  (404 437)  (404 437)  routing T_8_27.sp4_v_t_36 <X> T_8_27.sp4_v_b_4
 (10 5)  (406 437)  (406 437)  routing T_8_27.sp4_v_t_36 <X> T_8_27.sp4_v_b_4
 (22 5)  (418 437)  (418 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (422 437)  (422 437)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.input0_2
 (27 5)  (423 437)  (423 437)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.input0_2
 (28 5)  (424 437)  (424 437)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.input0_2
 (29 5)  (425 437)  (425 437)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (16 6)  (412 438)  (412 438)  routing T_8_27.sp4_v_b_13 <X> T_8_27.lc_trk_g1_5
 (17 6)  (413 438)  (413 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (414 438)  (414 438)  routing T_8_27.sp4_v_b_13 <X> T_8_27.lc_trk_g1_5
 (21 6)  (417 438)  (417 438)  routing T_8_27.sp4_h_r_23 <X> T_8_27.lc_trk_g1_7
 (22 6)  (418 438)  (418 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_23 lc_trk_g1_7
 (23 6)  (419 438)  (419 438)  routing T_8_27.sp4_h_r_23 <X> T_8_27.lc_trk_g1_7
 (24 6)  (420 438)  (420 438)  routing T_8_27.sp4_h_r_23 <X> T_8_27.lc_trk_g1_7
 (18 7)  (414 439)  (414 439)  routing T_8_27.sp4_v_b_13 <X> T_8_27.lc_trk_g1_5
 (21 7)  (417 439)  (417 439)  routing T_8_27.sp4_h_r_23 <X> T_8_27.lc_trk_g1_7
 (29 7)  (425 439)  (425 439)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (14 8)  (410 440)  (410 440)  routing T_8_27.sp4_v_t_13 <X> T_8_27.lc_trk_g2_0
 (22 8)  (418 440)  (418 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 8)  (423 440)  (423 440)  routing T_8_27.lc_trk_g3_0 <X> T_8_27.wire_bram/ram/WDATA_11
 (28 8)  (424 440)  (424 440)  routing T_8_27.lc_trk_g3_0 <X> T_8_27.wire_bram/ram/WDATA_11
 (29 8)  (425 440)  (425 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (37 8)  (433 440)  (433 440)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (16 9)  (412 441)  (412 441)  routing T_8_27.sp4_v_t_13 <X> T_8_27.lc_trk_g2_0
 (17 9)  (413 441)  (413 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (28 9)  (424 441)  (424 441)  routing T_8_27.lc_trk_g2_0 <X> T_8_27.input0_4
 (29 9)  (425 441)  (425 441)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_0 input0_4
 (4 10)  (400 442)  (400 442)  routing T_8_27.sp4_v_b_6 <X> T_8_27.sp4_v_t_43
 (26 11)  (422 443)  (422 443)  routing T_8_27.lc_trk_g1_2 <X> T_8_27.input0_5
 (27 11)  (423 443)  (423 443)  routing T_8_27.lc_trk_g1_2 <X> T_8_27.input0_5
 (29 11)  (425 443)  (425 443)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (32 11)  (428 443)  (428 443)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_3 input2_5
 (35 11)  (431 443)  (431 443)  routing T_8_27.lc_trk_g0_3 <X> T_8_27.input2_5
 (26 12)  (422 444)  (422 444)  routing T_8_27.lc_trk_g1_7 <X> T_8_27.input0_6
 (16 13)  (412 445)  (412 445)  routing T_8_27.sp12_v_t_7 <X> T_8_27.lc_trk_g3_0
 (17 13)  (413 445)  (413 445)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_t_7 lc_trk_g3_0
 (26 13)  (422 445)  (422 445)  routing T_8_27.lc_trk_g1_7 <X> T_8_27.input0_6
 (27 13)  (423 445)  (423 445)  routing T_8_27.lc_trk_g1_7 <X> T_8_27.input0_6
 (29 13)  (425 445)  (425 445)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (428 445)  (428 445)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_3 input2_6
 (34 13)  (430 445)  (430 445)  routing T_8_27.lc_trk_g1_3 <X> T_8_27.input2_6
 (35 13)  (431 445)  (431 445)  routing T_8_27.lc_trk_g1_3 <X> T_8_27.input2_6
 (1 14)  (397 446)  (397 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (16 14)  (412 446)  (412 446)  routing T_8_27.sp12_v_t_18 <X> T_8_27.lc_trk_g3_5
 (17 14)  (413 446)  (413 446)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_18 lc_trk_g3_5
 (22 14)  (418 446)  (418 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (419 446)  (419 446)  routing T_8_27.sp4_h_r_31 <X> T_8_27.lc_trk_g3_7
 (24 14)  (420 446)  (420 446)  routing T_8_27.sp4_h_r_31 <X> T_8_27.lc_trk_g3_7
 (35 14)  (431 446)  (431 446)  routing T_8_27.lc_trk_g3_6 <X> T_8_27.input2_7
 (0 15)  (396 447)  (396 447)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.wire_bram/ram/RE
 (1 15)  (397 447)  (397 447)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.wire_bram/ram/RE
 (18 15)  (414 447)  (414 447)  routing T_8_27.sp12_v_t_18 <X> T_8_27.lc_trk_g3_5
 (21 15)  (417 447)  (417 447)  routing T_8_27.sp4_h_r_31 <X> T_8_27.lc_trk_g3_7
 (22 15)  (418 447)  (418 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_19 lc_trk_g3_6
 (23 15)  (419 447)  (419 447)  routing T_8_27.sp4_h_l_19 <X> T_8_27.lc_trk_g3_6
 (24 15)  (420 447)  (420 447)  routing T_8_27.sp4_h_l_19 <X> T_8_27.lc_trk_g3_6
 (25 15)  (421 447)  (421 447)  routing T_8_27.sp4_h_l_19 <X> T_8_27.lc_trk_g3_6
 (26 15)  (422 447)  (422 447)  routing T_8_27.lc_trk_g2_3 <X> T_8_27.input0_7
 (28 15)  (424 447)  (424 447)  routing T_8_27.lc_trk_g2_3 <X> T_8_27.input0_7
 (29 15)  (425 447)  (425 447)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (32 15)  (428 447)  (428 447)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_6 input2_7
 (33 15)  (429 447)  (429 447)  routing T_8_27.lc_trk_g3_6 <X> T_8_27.input2_7
 (34 15)  (430 447)  (430 447)  routing T_8_27.lc_trk_g3_6 <X> T_8_27.input2_7
 (35 15)  (431 447)  (431 447)  routing T_8_27.lc_trk_g3_6 <X> T_8_27.input2_7


LogicTile_9_27

 (0 2)  (438 434)  (438 434)  routing T_9_27.glb_netwk_6 <X> T_9_27.wire_logic_cluster/lc_7/clk
 (1 2)  (439 434)  (439 434)  routing T_9_27.glb_netwk_6 <X> T_9_27.wire_logic_cluster/lc_7/clk
 (2 2)  (440 434)  (440 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (438 436)  (438 436)  routing T_9_27.lc_trk_g2_2 <X> T_9_27.wire_logic_cluster/lc_7/cen
 (1 4)  (439 436)  (439 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (31 4)  (469 436)  (469 436)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 436)  (470 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 436)  (472 436)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 436)  (474 436)  LC_2 Logic Functioning bit
 (37 4)  (475 436)  (475 436)  LC_2 Logic Functioning bit
 (38 4)  (476 436)  (476 436)  LC_2 Logic Functioning bit
 (39 4)  (477 436)  (477 436)  LC_2 Logic Functioning bit
 (45 4)  (483 436)  (483 436)  LC_2 Logic Functioning bit
 (1 5)  (439 437)  (439 437)  routing T_9_27.lc_trk_g2_2 <X> T_9_27.wire_logic_cluster/lc_7/cen
 (16 5)  (454 437)  (454 437)  routing T_9_27.sp12_h_r_8 <X> T_9_27.lc_trk_g1_0
 (17 5)  (455 437)  (455 437)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (36 5)  (474 437)  (474 437)  LC_2 Logic Functioning bit
 (37 5)  (475 437)  (475 437)  LC_2 Logic Functioning bit
 (38 5)  (476 437)  (476 437)  LC_2 Logic Functioning bit
 (39 5)  (477 437)  (477 437)  LC_2 Logic Functioning bit
 (51 5)  (489 437)  (489 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (449 438)  (449 438)  routing T_9_27.sp4_v_b_9 <X> T_9_27.sp4_v_t_40
 (13 6)  (451 438)  (451 438)  routing T_9_27.sp4_v_b_9 <X> T_9_27.sp4_v_t_40
 (17 7)  (455 439)  (455 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (9 9)  (447 441)  (447 441)  routing T_9_27.sp4_v_t_46 <X> T_9_27.sp4_v_b_7
 (10 9)  (448 441)  (448 441)  routing T_9_27.sp4_v_t_46 <X> T_9_27.sp4_v_b_7
 (22 9)  (460 441)  (460 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 441)  (461 441)  routing T_9_27.sp4_v_b_42 <X> T_9_27.lc_trk_g2_2
 (24 9)  (462 441)  (462 441)  routing T_9_27.sp4_v_b_42 <X> T_9_27.lc_trk_g2_2
 (1 14)  (439 446)  (439 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (36 14)  (474 446)  (474 446)  LC_7 Logic Functioning bit
 (38 14)  (476 446)  (476 446)  LC_7 Logic Functioning bit
 (41 14)  (479 446)  (479 446)  LC_7 Logic Functioning bit
 (43 14)  (481 446)  (481 446)  LC_7 Logic Functioning bit
 (45 14)  (483 446)  (483 446)  LC_7 Logic Functioning bit
 (51 14)  (489 446)  (489 446)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (438 447)  (438 447)  routing T_9_27.glb_netwk_2 <X> T_9_27.wire_logic_cluster/lc_7/s_r
 (27 15)  (465 447)  (465 447)  routing T_9_27.lc_trk_g1_0 <X> T_9_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 447)  (467 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (475 447)  (475 447)  LC_7 Logic Functioning bit
 (39 15)  (477 447)  (477 447)  LC_7 Logic Functioning bit
 (40 15)  (478 447)  (478 447)  LC_7 Logic Functioning bit
 (42 15)  (480 447)  (480 447)  LC_7 Logic Functioning bit


LogicTile_10_27

 (25 0)  (517 432)  (517 432)  routing T_10_27.sp12_h_r_2 <X> T_10_27.lc_trk_g0_2
 (22 1)  (514 433)  (514 433)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (516 433)  (516 433)  routing T_10_27.sp12_h_r_2 <X> T_10_27.lc_trk_g0_2
 (25 1)  (517 433)  (517 433)  routing T_10_27.sp12_h_r_2 <X> T_10_27.lc_trk_g0_2
 (0 2)  (492 434)  (492 434)  routing T_10_27.glb_netwk_6 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (1 2)  (493 434)  (493 434)  routing T_10_27.glb_netwk_6 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (2 2)  (494 434)  (494 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (493 436)  (493 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (493 437)  (493 437)  routing T_10_27.lc_trk_g0_2 <X> T_10_27.wire_logic_cluster/lc_7/cen
 (9 7)  (501 439)  (501 439)  routing T_10_27.sp4_v_b_4 <X> T_10_27.sp4_v_t_41
 (14 7)  (506 439)  (506 439)  routing T_10_27.sp4_h_r_4 <X> T_10_27.lc_trk_g1_4
 (15 7)  (507 439)  (507 439)  routing T_10_27.sp4_h_r_4 <X> T_10_27.lc_trk_g1_4
 (16 7)  (508 439)  (508 439)  routing T_10_27.sp4_h_r_4 <X> T_10_27.lc_trk_g1_4
 (17 7)  (509 439)  (509 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (25 8)  (517 440)  (517 440)  routing T_10_27.sp4_v_t_23 <X> T_10_27.lc_trk_g2_2
 (22 9)  (514 441)  (514 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 441)  (515 441)  routing T_10_27.sp4_v_t_23 <X> T_10_27.lc_trk_g2_2
 (25 9)  (517 441)  (517 441)  routing T_10_27.sp4_v_t_23 <X> T_10_27.lc_trk_g2_2
 (9 10)  (501 442)  (501 442)  routing T_10_27.sp4_v_b_7 <X> T_10_27.sp4_h_l_42
 (32 10)  (524 442)  (524 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 442)  (525 442)  routing T_10_27.lc_trk_g2_2 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 442)  (528 442)  LC_5 Logic Functioning bit
 (37 10)  (529 442)  (529 442)  LC_5 Logic Functioning bit
 (38 10)  (530 442)  (530 442)  LC_5 Logic Functioning bit
 (39 10)  (531 442)  (531 442)  LC_5 Logic Functioning bit
 (45 10)  (537 442)  (537 442)  LC_5 Logic Functioning bit
 (4 11)  (496 443)  (496 443)  routing T_10_27.sp4_v_b_1 <X> T_10_27.sp4_h_l_43
 (8 11)  (500 443)  (500 443)  routing T_10_27.sp4_v_b_4 <X> T_10_27.sp4_v_t_42
 (10 11)  (502 443)  (502 443)  routing T_10_27.sp4_v_b_4 <X> T_10_27.sp4_v_t_42
 (31 11)  (523 443)  (523 443)  routing T_10_27.lc_trk_g2_2 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 443)  (528 443)  LC_5 Logic Functioning bit
 (37 11)  (529 443)  (529 443)  LC_5 Logic Functioning bit
 (38 11)  (530 443)  (530 443)  LC_5 Logic Functioning bit
 (39 11)  (531 443)  (531 443)  LC_5 Logic Functioning bit
 (25 12)  (517 444)  (517 444)  routing T_10_27.sp4_v_b_26 <X> T_10_27.lc_trk_g3_2
 (31 12)  (523 444)  (523 444)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 444)  (524 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 444)  (526 444)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 444)  (528 444)  LC_6 Logic Functioning bit
 (37 12)  (529 444)  (529 444)  LC_6 Logic Functioning bit
 (38 12)  (530 444)  (530 444)  LC_6 Logic Functioning bit
 (39 12)  (531 444)  (531 444)  LC_6 Logic Functioning bit
 (45 12)  (537 444)  (537 444)  LC_6 Logic Functioning bit
 (22 13)  (514 445)  (514 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (515 445)  (515 445)  routing T_10_27.sp4_v_b_26 <X> T_10_27.lc_trk_g3_2
 (36 13)  (528 445)  (528 445)  LC_6 Logic Functioning bit
 (37 13)  (529 445)  (529 445)  LC_6 Logic Functioning bit
 (38 13)  (530 445)  (530 445)  LC_6 Logic Functioning bit
 (39 13)  (531 445)  (531 445)  LC_6 Logic Functioning bit
 (1 14)  (493 446)  (493 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (36 14)  (528 446)  (528 446)  LC_7 Logic Functioning bit
 (38 14)  (530 446)  (530 446)  LC_7 Logic Functioning bit
 (41 14)  (533 446)  (533 446)  LC_7 Logic Functioning bit
 (43 14)  (535 446)  (535 446)  LC_7 Logic Functioning bit
 (45 14)  (537 446)  (537 446)  LC_7 Logic Functioning bit
 (0 15)  (492 447)  (492 447)  routing T_10_27.glb_netwk_2 <X> T_10_27.wire_logic_cluster/lc_7/s_r
 (26 15)  (518 447)  (518 447)  routing T_10_27.lc_trk_g3_2 <X> T_10_27.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 447)  (519 447)  routing T_10_27.lc_trk_g3_2 <X> T_10_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 447)  (520 447)  routing T_10_27.lc_trk_g3_2 <X> T_10_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 447)  (521 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (529 447)  (529 447)  LC_7 Logic Functioning bit
 (39 15)  (531 447)  (531 447)  LC_7 Logic Functioning bit
 (40 15)  (532 447)  (532 447)  LC_7 Logic Functioning bit
 (42 15)  (534 447)  (534 447)  LC_7 Logic Functioning bit


LogicTile_11_27

 (0 2)  (546 434)  (546 434)  routing T_11_27.glb_netwk_6 <X> T_11_27.wire_logic_cluster/lc_7/clk
 (1 2)  (547 434)  (547 434)  routing T_11_27.glb_netwk_6 <X> T_11_27.wire_logic_cluster/lc_7/clk
 (2 2)  (548 434)  (548 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (546 436)  (546 436)  routing T_11_27.lc_trk_g2_2 <X> T_11_27.wire_logic_cluster/lc_7/cen
 (1 4)  (547 436)  (547 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (567 436)  (567 436)  routing T_11_27.sp12_h_r_3 <X> T_11_27.lc_trk_g1_3
 (22 4)  (568 436)  (568 436)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (570 436)  (570 436)  routing T_11_27.sp12_h_r_3 <X> T_11_27.lc_trk_g1_3
 (1 5)  (547 437)  (547 437)  routing T_11_27.lc_trk_g2_2 <X> T_11_27.wire_logic_cluster/lc_7/cen
 (21 5)  (567 437)  (567 437)  routing T_11_27.sp12_h_r_3 <X> T_11_27.lc_trk_g1_3
 (4 6)  (550 438)  (550 438)  routing T_11_27.sp4_h_r_9 <X> T_11_27.sp4_v_t_38
 (6 6)  (552 438)  (552 438)  routing T_11_27.sp4_h_r_9 <X> T_11_27.sp4_v_t_38
 (5 7)  (551 439)  (551 439)  routing T_11_27.sp4_h_r_9 <X> T_11_27.sp4_v_t_38
 (22 9)  (568 441)  (568 441)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (570 441)  (570 441)  routing T_11_27.tnr_op_2 <X> T_11_27.lc_trk_g2_2
 (1 14)  (547 446)  (547 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (4 14)  (550 446)  (550 446)  routing T_11_27.sp4_h_r_3 <X> T_11_27.sp4_v_t_44
 (6 14)  (552 446)  (552 446)  routing T_11_27.sp4_h_r_3 <X> T_11_27.sp4_v_t_44
 (10 14)  (556 446)  (556 446)  routing T_11_27.sp4_v_b_5 <X> T_11_27.sp4_h_l_47
 (32 14)  (578 446)  (578 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 446)  (580 446)  routing T_11_27.lc_trk_g1_3 <X> T_11_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 446)  (582 446)  LC_7 Logic Functioning bit
 (37 14)  (583 446)  (583 446)  LC_7 Logic Functioning bit
 (38 14)  (584 446)  (584 446)  LC_7 Logic Functioning bit
 (39 14)  (585 446)  (585 446)  LC_7 Logic Functioning bit
 (45 14)  (591 446)  (591 446)  LC_7 Logic Functioning bit
 (0 15)  (546 447)  (546 447)  routing T_11_27.glb_netwk_2 <X> T_11_27.wire_logic_cluster/lc_7/s_r
 (5 15)  (551 447)  (551 447)  routing T_11_27.sp4_h_r_3 <X> T_11_27.sp4_v_t_44
 (31 15)  (577 447)  (577 447)  routing T_11_27.lc_trk_g1_3 <X> T_11_27.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 447)  (582 447)  LC_7 Logic Functioning bit
 (37 15)  (583 447)  (583 447)  LC_7 Logic Functioning bit
 (38 15)  (584 447)  (584 447)  LC_7 Logic Functioning bit
 (39 15)  (585 447)  (585 447)  LC_7 Logic Functioning bit
 (51 15)  (597 447)  (597 447)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_27

 (22 3)  (622 435)  (622 435)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (14 4)  (614 436)  (614 436)  routing T_12_27.bnr_op_0 <X> T_12_27.lc_trk_g1_0
 (14 5)  (614 437)  (614 437)  routing T_12_27.bnr_op_0 <X> T_12_27.lc_trk_g1_0
 (17 5)  (617 437)  (617 437)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 6)  (621 438)  (621 438)  routing T_12_27.sp4_v_b_15 <X> T_12_27.lc_trk_g1_7
 (22 6)  (622 438)  (622 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (623 438)  (623 438)  routing T_12_27.sp4_v_b_15 <X> T_12_27.lc_trk_g1_7
 (21 7)  (621 439)  (621 439)  routing T_12_27.sp4_v_b_15 <X> T_12_27.lc_trk_g1_7
 (17 8)  (617 440)  (617 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (618 441)  (618 441)  routing T_12_27.sp4_r_v_b_33 <X> T_12_27.lc_trk_g2_1
 (0 10)  (600 442)  (600 442)  routing T_12_27.glb_netwk_2 <X> T_12_27.glb2local_2
 (1 10)  (601 442)  (601 442)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (8 10)  (608 442)  (608 442)  routing T_12_27.sp4_h_r_7 <X> T_12_27.sp4_h_l_42
 (19 11)  (619 443)  (619 443)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (4 14)  (604 446)  (604 446)  routing T_12_27.sp4_v_b_9 <X> T_12_27.sp4_v_t_44
 (27 14)  (627 446)  (627 446)  routing T_12_27.lc_trk_g1_7 <X> T_12_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 446)  (629 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 446)  (630 446)  routing T_12_27.lc_trk_g1_7 <X> T_12_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 446)  (631 446)  routing T_12_27.lc_trk_g0_6 <X> T_12_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 446)  (632 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 446)  (636 446)  LC_7 Logic Functioning bit
 (37 14)  (637 446)  (637 446)  LC_7 Logic Functioning bit
 (38 14)  (638 446)  (638 446)  LC_7 Logic Functioning bit
 (39 14)  (639 446)  (639 446)  LC_7 Logic Functioning bit
 (47 14)  (647 446)  (647 446)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (19 15)  (619 447)  (619 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (27 15)  (627 447)  (627 447)  routing T_12_27.lc_trk_g1_0 <X> T_12_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 447)  (629 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 447)  (630 447)  routing T_12_27.lc_trk_g1_7 <X> T_12_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 447)  (631 447)  routing T_12_27.lc_trk_g0_6 <X> T_12_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 447)  (632 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (633 447)  (633 447)  routing T_12_27.lc_trk_g2_1 <X> T_12_27.input_2_7
 (36 15)  (636 447)  (636 447)  LC_7 Logic Functioning bit
 (37 15)  (637 447)  (637 447)  LC_7 Logic Functioning bit
 (38 15)  (638 447)  (638 447)  LC_7 Logic Functioning bit
 (39 15)  (639 447)  (639 447)  LC_7 Logic Functioning bit
 (43 15)  (643 447)  (643 447)  LC_7 Logic Functioning bit
 (51 15)  (651 447)  (651 447)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_27

 (17 0)  (671 432)  (671 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (0 2)  (654 434)  (654 434)  routing T_13_27.glb_netwk_6 <X> T_13_27.wire_logic_cluster/lc_7/clk
 (1 2)  (655 434)  (655 434)  routing T_13_27.glb_netwk_6 <X> T_13_27.wire_logic_cluster/lc_7/clk
 (2 2)  (656 434)  (656 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (665 434)  (665 434)  routing T_13_27.sp4_h_r_8 <X> T_13_27.sp4_v_t_39
 (13 2)  (667 434)  (667 434)  routing T_13_27.sp4_h_r_8 <X> T_13_27.sp4_v_t_39
 (12 3)  (666 435)  (666 435)  routing T_13_27.sp4_h_r_8 <X> T_13_27.sp4_v_t_39
 (0 4)  (654 436)  (654 436)  routing T_13_27.lc_trk_g2_2 <X> T_13_27.wire_logic_cluster/lc_7/cen
 (1 4)  (655 436)  (655 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (657 436)  (657 436)  routing T_13_27.sp12_v_b_0 <X> T_13_27.sp12_h_r_0
 (1 5)  (655 437)  (655 437)  routing T_13_27.lc_trk_g2_2 <X> T_13_27.wire_logic_cluster/lc_7/cen
 (3 5)  (657 437)  (657 437)  routing T_13_27.sp12_v_b_0 <X> T_13_27.sp12_h_r_0
 (36 6)  (690 438)  (690 438)  LC_3 Logic Functioning bit
 (38 6)  (692 438)  (692 438)  LC_3 Logic Functioning bit
 (41 6)  (695 438)  (695 438)  LC_3 Logic Functioning bit
 (43 6)  (697 438)  (697 438)  LC_3 Logic Functioning bit
 (45 6)  (699 438)  (699 438)  LC_3 Logic Functioning bit
 (29 7)  (683 439)  (683 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 439)  (691 439)  LC_3 Logic Functioning bit
 (39 7)  (693 439)  (693 439)  LC_3 Logic Functioning bit
 (40 7)  (694 439)  (694 439)  LC_3 Logic Functioning bit
 (42 7)  (696 439)  (696 439)  LC_3 Logic Functioning bit
 (48 7)  (702 439)  (702 439)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (12 9)  (666 441)  (666 441)  routing T_13_27.sp4_h_r_8 <X> T_13_27.sp4_v_b_8
 (22 9)  (676 441)  (676 441)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (678 441)  (678 441)  routing T_13_27.tnl_op_2 <X> T_13_27.lc_trk_g2_2
 (25 9)  (679 441)  (679 441)  routing T_13_27.tnl_op_2 <X> T_13_27.lc_trk_g2_2
 (1 14)  (655 446)  (655 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 447)  (654 447)  routing T_13_27.glb_netwk_2 <X> T_13_27.wire_logic_cluster/lc_7/s_r


LogicTile_14_27

 (3 4)  (711 436)  (711 436)  routing T_14_27.sp12_v_b_0 <X> T_14_27.sp12_h_r_0
 (3 5)  (711 437)  (711 437)  routing T_14_27.sp12_v_b_0 <X> T_14_27.sp12_h_r_0
 (10 6)  (718 438)  (718 438)  routing T_14_27.sp4_v_b_11 <X> T_14_27.sp4_h_l_41
 (19 6)  (727 438)  (727 438)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_15_27

 (4 15)  (766 447)  (766 447)  routing T_15_27.sp4_v_b_4 <X> T_15_27.sp4_h_l_44


LogicTile_16_27

 (10 10)  (826 442)  (826 442)  routing T_16_27.sp4_v_b_2 <X> T_16_27.sp4_h_l_42


LogicTile_17_27

 (3 2)  (877 434)  (877 434)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_h_l_23
 (3 3)  (877 435)  (877 435)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_h_l_23
 (12 10)  (886 442)  (886 442)  routing T_17_27.sp4_h_r_5 <X> T_17_27.sp4_h_l_45
 (13 11)  (887 443)  (887 443)  routing T_17_27.sp4_h_r_5 <X> T_17_27.sp4_h_l_45


LogicTile_20_27

 (11 4)  (1047 436)  (1047 436)  routing T_20_27.sp4_v_t_44 <X> T_20_27.sp4_v_b_5
 (13 4)  (1049 436)  (1049 436)  routing T_20_27.sp4_v_t_44 <X> T_20_27.sp4_v_b_5


LogicTile_21_27

 (11 0)  (1101 432)  (1101 432)  routing T_21_27.sp4_h_r_9 <X> T_21_27.sp4_v_b_2
 (11 7)  (1101 439)  (1101 439)  routing T_21_27.sp4_h_r_5 <X> T_21_27.sp4_h_l_40
 (10 13)  (1100 445)  (1100 445)  routing T_21_27.sp4_h_r_5 <X> T_21_27.sp4_v_b_10


LogicTile_22_27

 (3 2)  (1147 434)  (1147 434)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_h_l_23
 (3 3)  (1147 435)  (1147 435)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_h_l_23
 (11 10)  (1155 442)  (1155 442)  routing T_22_27.sp4_v_b_0 <X> T_22_27.sp4_v_t_45
 (13 10)  (1157 442)  (1157 442)  routing T_22_27.sp4_v_b_0 <X> T_22_27.sp4_v_t_45


LogicTile_23_27

 (3 0)  (1201 432)  (1201 432)  routing T_23_27.sp12_h_r_0 <X> T_23_27.sp12_v_b_0
 (3 1)  (1201 433)  (1201 433)  routing T_23_27.sp12_h_r_0 <X> T_23_27.sp12_v_b_0


LogicTile_24_27

 (17 5)  (1269 437)  (1269 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (31 6)  (1283 438)  (1283 438)  routing T_24_27.lc_trk_g2_6 <X> T_24_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 438)  (1284 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 438)  (1285 438)  routing T_24_27.lc_trk_g2_6 <X> T_24_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 438)  (1288 438)  LC_3 Logic Functioning bit
 (38 6)  (1290 438)  (1290 438)  LC_3 Logic Functioning bit
 (27 7)  (1279 439)  (1279 439)  routing T_24_27.lc_trk_g1_0 <X> T_24_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 439)  (1281 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 439)  (1283 439)  routing T_24_27.lc_trk_g2_6 <X> T_24_27.wire_logic_cluster/lc_3/in_3
 (37 7)  (1289 439)  (1289 439)  LC_3 Logic Functioning bit
 (39 7)  (1291 439)  (1291 439)  LC_3 Logic Functioning bit
 (26 8)  (1278 440)  (1278 440)  routing T_24_27.lc_trk_g2_6 <X> T_24_27.wire_logic_cluster/lc_4/in_0
 (31 8)  (1283 440)  (1283 440)  routing T_24_27.lc_trk_g2_5 <X> T_24_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 440)  (1284 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 440)  (1285 440)  routing T_24_27.lc_trk_g2_5 <X> T_24_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 440)  (1288 440)  LC_4 Logic Functioning bit
 (38 8)  (1290 440)  (1290 440)  LC_4 Logic Functioning bit
 (26 9)  (1278 441)  (1278 441)  routing T_24_27.lc_trk_g2_6 <X> T_24_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 441)  (1280 441)  routing T_24_27.lc_trk_g2_6 <X> T_24_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 441)  (1281 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (1289 441)  (1289 441)  LC_4 Logic Functioning bit
 (39 9)  (1291 441)  (1291 441)  LC_4 Logic Functioning bit
 (17 10)  (1269 442)  (1269 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (1277 442)  (1277 442)  routing T_24_27.sp4_v_b_30 <X> T_24_27.lc_trk_g2_6
 (18 11)  (1270 443)  (1270 443)  routing T_24_27.sp4_r_v_b_37 <X> T_24_27.lc_trk_g2_5
 (22 11)  (1274 443)  (1274 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1275 443)  (1275 443)  routing T_24_27.sp4_v_b_30 <X> T_24_27.lc_trk_g2_6


RAM_Tile_25_27

 (11 0)  (1317 432)  (1317 432)  routing T_25_27.sp4_h_r_9 <X> T_25_27.sp4_v_b_2
 (7 1)  (1313 433)  (1313 433)  Ram config bit: MEMB_Power_Up_Control

 (17 1)  (1323 433)  (1323 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (26 1)  (1332 433)  (1332 433)  routing T_25_27.lc_trk_g2_2 <X> T_25_27.input0_0
 (28 1)  (1334 433)  (1334 433)  routing T_25_27.lc_trk_g2_2 <X> T_25_27.input0_0
 (29 1)  (1335 433)  (1335 433)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (1306 434)  (1306 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (1 2)  (1307 434)  (1307 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (2 2)  (1308 434)  (1308 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (1320 434)  (1320 434)  routing T_25_27.sp4_v_b_12 <X> T_25_27.lc_trk_g0_4
 (22 2)  (1328 434)  (1328 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1329 434)  (1329 434)  routing T_25_27.sp4_v_b_23 <X> T_25_27.lc_trk_g0_7
 (24 2)  (1330 434)  (1330 434)  routing T_25_27.sp4_v_b_23 <X> T_25_27.lc_trk_g0_7
 (26 2)  (1332 434)  (1332 434)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.input0_1
 (14 3)  (1320 435)  (1320 435)  routing T_25_27.sp4_v_b_12 <X> T_25_27.lc_trk_g0_4
 (16 3)  (1322 435)  (1322 435)  routing T_25_27.sp4_v_b_12 <X> T_25_27.lc_trk_g0_4
 (17 3)  (1323 435)  (1323 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_12 lc_trk_g0_4
 (26 3)  (1332 435)  (1332 435)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.input0_1
 (27 3)  (1333 435)  (1333 435)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.input0_1
 (28 3)  (1334 435)  (1334 435)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.input0_1
 (29 3)  (1335 435)  (1335 435)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (14 4)  (1320 436)  (1320 436)  routing T_25_27.sp12_h_r_0 <X> T_25_27.lc_trk_g1_0
 (27 4)  (1333 436)  (1333 436)  routing T_25_27.lc_trk_g1_4 <X> T_25_27.wire_bram/ram/WDATA_13
 (29 4)  (1335 436)  (1335 436)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_4 wire_bram/ram/WDATA_13
 (30 4)  (1336 436)  (1336 436)  routing T_25_27.lc_trk_g1_4 <X> T_25_27.wire_bram/ram/WDATA_13
 (39 4)  (1345 436)  (1345 436)  Enable bit of Mux _out_links/OutMux3_2 => wire_bram/ram/RDATA_13 sp12_v_b_4
 (3 5)  (1309 437)  (1309 437)  routing T_25_27.sp12_h_l_23 <X> T_25_27.sp12_h_r_0
 (14 5)  (1320 437)  (1320 437)  routing T_25_27.sp12_h_r_0 <X> T_25_27.lc_trk_g1_0
 (15 5)  (1321 437)  (1321 437)  routing T_25_27.sp12_h_r_0 <X> T_25_27.lc_trk_g1_0
 (17 5)  (1323 437)  (1323 437)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (26 5)  (1332 437)  (1332 437)  routing T_25_27.lc_trk_g3_3 <X> T_25_27.input0_2
 (27 5)  (1333 437)  (1333 437)  routing T_25_27.lc_trk_g3_3 <X> T_25_27.input0_2
 (28 5)  (1334 437)  (1334 437)  routing T_25_27.lc_trk_g3_3 <X> T_25_27.input0_2
 (29 5)  (1335 437)  (1335 437)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_3 input0_2
 (14 6)  (1320 438)  (1320 438)  routing T_25_27.lft_op_4 <X> T_25_27.lc_trk_g1_4
 (22 6)  (1328 438)  (1328 438)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_20 lc_trk_g1_7
 (23 6)  (1329 438)  (1329 438)  routing T_25_27.sp12_h_l_20 <X> T_25_27.lc_trk_g1_7
 (26 6)  (1332 438)  (1332 438)  routing T_25_27.lc_trk_g2_7 <X> T_25_27.input0_3
 (11 7)  (1317 439)  (1317 439)  routing T_25_27.sp4_h_r_9 <X> T_25_27.sp4_h_l_40
 (13 7)  (1319 439)  (1319 439)  routing T_25_27.sp4_h_r_9 <X> T_25_27.sp4_h_l_40
 (15 7)  (1321 439)  (1321 439)  routing T_25_27.lft_op_4 <X> T_25_27.lc_trk_g1_4
 (17 7)  (1323 439)  (1323 439)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (1327 439)  (1327 439)  routing T_25_27.sp12_h_l_20 <X> T_25_27.lc_trk_g1_7
 (26 7)  (1332 439)  (1332 439)  routing T_25_27.lc_trk_g2_7 <X> T_25_27.input0_3
 (28 7)  (1334 439)  (1334 439)  routing T_25_27.lc_trk_g2_7 <X> T_25_27.input0_3
 (29 7)  (1335 439)  (1335 439)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (21 8)  (1327 440)  (1327 440)  routing T_25_27.sp12_v_b_3 <X> T_25_27.lc_trk_g2_3
 (22 8)  (1328 440)  (1328 440)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_3 lc_trk_g2_3
 (24 8)  (1330 440)  (1330 440)  routing T_25_27.sp12_v_b_3 <X> T_25_27.lc_trk_g2_3
 (26 8)  (1332 440)  (1332 440)  routing T_25_27.lc_trk_g3_5 <X> T_25_27.input0_4
 (21 9)  (1327 441)  (1327 441)  routing T_25_27.sp12_v_b_3 <X> T_25_27.lc_trk_g2_3
 (22 9)  (1328 441)  (1328 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 441)  (1329 441)  routing T_25_27.sp4_v_t_31 <X> T_25_27.lc_trk_g2_2
 (24 9)  (1330 441)  (1330 441)  routing T_25_27.sp4_v_t_31 <X> T_25_27.lc_trk_g2_2
 (27 9)  (1333 441)  (1333 441)  routing T_25_27.lc_trk_g3_5 <X> T_25_27.input0_4
 (28 9)  (1334 441)  (1334 441)  routing T_25_27.lc_trk_g3_5 <X> T_25_27.input0_4
 (29 9)  (1335 441)  (1335 441)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_5 input0_4
 (22 10)  (1328 442)  (1328 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (27 11)  (1333 443)  (1333 443)  routing T_25_27.lc_trk_g1_0 <X> T_25_27.input0_5
 (29 11)  (1335 443)  (1335 443)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (11 12)  (1317 444)  (1317 444)  routing T_25_27.sp4_v_t_38 <X> T_25_27.sp4_v_b_11
 (13 12)  (1319 444)  (1319 444)  routing T_25_27.sp4_v_t_38 <X> T_25_27.sp4_v_b_11
 (22 12)  (1328 444)  (1328 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (29 12)  (1335 444)  (1335 444)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_7 wire_bram/ram/WDATA_9
 (30 12)  (1336 444)  (1336 444)  routing T_25_27.lc_trk_g0_7 <X> T_25_27.wire_bram/ram/WDATA_9
 (35 12)  (1341 444)  (1341 444)  routing T_25_27.lc_trk_g1_7 <X> T_25_27.input2_6
 (37 12)  (1343 444)  (1343 444)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_9 sp12_h_l_3
 (29 13)  (1335 445)  (1335 445)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_0 input0_6
 (30 13)  (1336 445)  (1336 445)  routing T_25_27.lc_trk_g0_7 <X> T_25_27.wire_bram/ram/WDATA_9
 (32 13)  (1338 445)  (1338 445)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (1340 445)  (1340 445)  routing T_25_27.lc_trk_g1_7 <X> T_25_27.input2_6
 (35 13)  (1341 445)  (1341 445)  routing T_25_27.lc_trk_g1_7 <X> T_25_27.input2_6
 (1 14)  (1307 446)  (1307 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (5 14)  (1311 446)  (1311 446)  routing T_25_27.sp4_v_t_38 <X> T_25_27.sp4_h_l_44
 (16 14)  (1322 446)  (1322 446)  routing T_25_27.sp12_v_t_18 <X> T_25_27.lc_trk_g3_5
 (17 14)  (1323 446)  (1323 446)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_18 lc_trk_g3_5
 (25 14)  (1331 446)  (1331 446)  routing T_25_27.sp12_v_t_5 <X> T_25_27.lc_trk_g3_6
 (35 14)  (1341 446)  (1341 446)  routing T_25_27.lc_trk_g3_4 <X> T_25_27.input2_7
 (1 15)  (1307 447)  (1307 447)  routing T_25_27.lc_trk_g0_4 <X> T_25_27.wire_bram/ram/RE
 (4 15)  (1310 447)  (1310 447)  routing T_25_27.sp4_v_t_38 <X> T_25_27.sp4_h_l_44
 (6 15)  (1312 447)  (1312 447)  routing T_25_27.sp4_v_t_38 <X> T_25_27.sp4_h_l_44
 (14 15)  (1320 447)  (1320 447)  routing T_25_27.sp4_r_v_b_44 <X> T_25_27.lc_trk_g3_4
 (17 15)  (1323 447)  (1323 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (1324 447)  (1324 447)  routing T_25_27.sp12_v_t_18 <X> T_25_27.lc_trk_g3_5
 (22 15)  (1328 447)  (1328 447)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_5 lc_trk_g3_6
 (24 15)  (1330 447)  (1330 447)  routing T_25_27.sp12_v_t_5 <X> T_25_27.lc_trk_g3_6
 (25 15)  (1331 447)  (1331 447)  routing T_25_27.sp12_v_t_5 <X> T_25_27.lc_trk_g3_6
 (26 15)  (1332 447)  (1332 447)  routing T_25_27.lc_trk_g2_3 <X> T_25_27.input0_7
 (28 15)  (1334 447)  (1334 447)  routing T_25_27.lc_trk_g2_3 <X> T_25_27.input0_7
 (29 15)  (1335 447)  (1335 447)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (32 15)  (1338 447)  (1338 447)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_4 input2_7
 (33 15)  (1339 447)  (1339 447)  routing T_25_27.lc_trk_g3_4 <X> T_25_27.input2_7
 (34 15)  (1340 447)  (1340 447)  routing T_25_27.lc_trk_g3_4 <X> T_25_27.input2_7


LogicTile_26_27

 (3 0)  (1351 432)  (1351 432)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0
 (3 1)  (1351 433)  (1351 433)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0


LogicTile_29_27

 (3 2)  (1513 434)  (1513 434)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_h_l_23
 (6 15)  (1516 447)  (1516 447)  routing T_29_27.sp4_h_r_9 <X> T_29_27.sp4_h_l_44


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 441)  (1743 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (0 11)  (1726 443)  (1726 443)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


LogicTile_4_26

 (13 10)  (193 426)  (193 426)  routing T_4_26.sp4_v_b_8 <X> T_4_26.sp4_v_t_45


LogicTile_5_26

 (5 4)  (239 420)  (239 420)  routing T_5_26.sp4_v_b_3 <X> T_5_26.sp4_h_r_3
 (6 5)  (240 421)  (240 421)  routing T_5_26.sp4_v_b_3 <X> T_5_26.sp4_h_r_3


LogicTile_7_26

 (3 4)  (345 420)  (345 420)  routing T_7_26.sp12_v_b_0 <X> T_7_26.sp12_h_r_0
 (3 5)  (345 421)  (345 421)  routing T_7_26.sp12_v_b_0 <X> T_7_26.sp12_h_r_0


RAM_Tile_8_26

 (7 0)  (403 416)  (403 416)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (418 416)  (418 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (7 1)  (403 417)  (403 417)  Ram config bit: MEMT_bram_cbit_0

 (8 1)  (404 417)  (404 417)  routing T_8_26.sp4_v_t_47 <X> T_8_26.sp4_v_b_1
 (10 1)  (406 417)  (406 417)  routing T_8_26.sp4_v_t_47 <X> T_8_26.sp4_v_b_1
 (26 1)  (422 417)  (422 417)  routing T_8_26.lc_trk_g2_2 <X> T_8_26.input0_0
 (28 1)  (424 417)  (424 417)  routing T_8_26.lc_trk_g2_2 <X> T_8_26.input0_0
 (29 1)  (425 417)  (425 417)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (396 418)  (396 418)  routing T_8_26.glb_netwk_6 <X> T_8_26.wire_bram/ram/WCLK
 (1 2)  (397 418)  (397 418)  routing T_8_26.glb_netwk_6 <X> T_8_26.wire_bram/ram/WCLK
 (2 2)  (398 418)  (398 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 418)  (403 418)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (418 418)  (418 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (419 418)  (419 418)  routing T_8_26.sp4_h_r_7 <X> T_8_26.lc_trk_g0_7
 (24 2)  (420 418)  (420 418)  routing T_8_26.sp4_h_r_7 <X> T_8_26.lc_trk_g0_7
 (26 2)  (422 418)  (422 418)  routing T_8_26.lc_trk_g1_6 <X> T_8_26.input0_1
 (7 3)  (403 419)  (403 419)  Ram config bit: MEMT_bram_cbit_2

 (21 3)  (417 419)  (417 419)  routing T_8_26.sp4_h_r_7 <X> T_8_26.lc_trk_g0_7
 (26 3)  (422 419)  (422 419)  routing T_8_26.lc_trk_g1_6 <X> T_8_26.input0_1
 (27 3)  (423 419)  (423 419)  routing T_8_26.lc_trk_g1_6 <X> T_8_26.input0_1
 (29 3)  (425 419)  (425 419)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (1 4)  (397 420)  (397 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (6 4)  (402 420)  (402 420)  routing T_8_26.sp4_v_t_37 <X> T_8_26.sp4_v_b_3
 (13 4)  (409 420)  (409 420)  routing T_8_26.sp4_v_t_40 <X> T_8_26.sp4_v_b_5
 (15 4)  (411 420)  (411 420)  routing T_8_26.sp4_h_r_1 <X> T_8_26.lc_trk_g1_1
 (16 4)  (412 420)  (412 420)  routing T_8_26.sp4_h_r_1 <X> T_8_26.lc_trk_g1_1
 (17 4)  (413 420)  (413 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (417 420)  (417 420)  routing T_8_26.sp12_h_l_0 <X> T_8_26.lc_trk_g1_3
 (22 4)  (418 420)  (418 420)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_0 lc_trk_g1_3
 (24 4)  (420 420)  (420 420)  routing T_8_26.sp12_h_l_0 <X> T_8_26.lc_trk_g1_3
 (25 4)  (421 420)  (421 420)  routing T_8_26.sp4_h_l_7 <X> T_8_26.lc_trk_g1_2
 (26 4)  (422 420)  (422 420)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.input0_2
 (0 5)  (396 421)  (396 421)  routing T_8_26.lc_trk_g1_3 <X> T_8_26.wire_bram/ram/WCLKE
 (1 5)  (397 421)  (397 421)  routing T_8_26.lc_trk_g1_3 <X> T_8_26.wire_bram/ram/WCLKE
 (5 5)  (401 421)  (401 421)  routing T_8_26.sp4_v_t_37 <X> T_8_26.sp4_v_b_3
 (9 5)  (405 421)  (405 421)  routing T_8_26.sp4_v_t_45 <X> T_8_26.sp4_v_b_4
 (10 5)  (406 421)  (406 421)  routing T_8_26.sp4_v_t_45 <X> T_8_26.sp4_v_b_4
 (15 5)  (411 421)  (411 421)  routing T_8_26.sp4_v_b_16 <X> T_8_26.lc_trk_g1_0
 (16 5)  (412 421)  (412 421)  routing T_8_26.sp4_v_b_16 <X> T_8_26.lc_trk_g1_0
 (17 5)  (413 421)  (413 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_16 lc_trk_g1_0
 (18 5)  (414 421)  (414 421)  routing T_8_26.sp4_h_r_1 <X> T_8_26.lc_trk_g1_1
 (21 5)  (417 421)  (417 421)  routing T_8_26.sp12_h_l_0 <X> T_8_26.lc_trk_g1_3
 (22 5)  (418 421)  (418 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (419 421)  (419 421)  routing T_8_26.sp4_h_l_7 <X> T_8_26.lc_trk_g1_2
 (24 5)  (420 421)  (420 421)  routing T_8_26.sp4_h_l_7 <X> T_8_26.lc_trk_g1_2
 (25 5)  (421 421)  (421 421)  routing T_8_26.sp4_h_l_7 <X> T_8_26.lc_trk_g1_2
 (28 5)  (424 421)  (424 421)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.input0_2
 (29 5)  (425 421)  (425 421)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (4 6)  (400 422)  (400 422)  routing T_8_26.sp4_h_r_3 <X> T_8_26.sp4_v_t_38
 (21 6)  (417 422)  (417 422)  routing T_8_26.sp4_v_t_2 <X> T_8_26.lc_trk_g1_7
 (22 6)  (418 422)  (418 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_2 lc_trk_g1_7
 (23 6)  (419 422)  (419 422)  routing T_8_26.sp4_v_t_2 <X> T_8_26.lc_trk_g1_7
 (25 6)  (421 422)  (421 422)  routing T_8_26.sp4_h_l_3 <X> T_8_26.lc_trk_g1_6
 (5 7)  (401 423)  (401 423)  routing T_8_26.sp4_h_r_3 <X> T_8_26.sp4_v_t_38
 (21 7)  (417 423)  (417 423)  routing T_8_26.sp4_v_t_2 <X> T_8_26.lc_trk_g1_7
 (22 7)  (418 423)  (418 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_3 lc_trk_g1_6
 (23 7)  (419 423)  (419 423)  routing T_8_26.sp4_h_l_3 <X> T_8_26.lc_trk_g1_6
 (24 7)  (420 423)  (420 423)  routing T_8_26.sp4_h_l_3 <X> T_8_26.lc_trk_g1_6
 (26 7)  (422 423)  (422 423)  routing T_8_26.lc_trk_g0_3 <X> T_8_26.input0_3
 (29 7)  (425 423)  (425 423)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (17 8)  (413 424)  (413 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (421 424)  (421 424)  routing T_8_26.sp4_v_b_26 <X> T_8_26.lc_trk_g2_2
 (26 8)  (422 424)  (422 424)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input0_4
 (29 8)  (425 424)  (425 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (426 424)  (426 424)  routing T_8_26.lc_trk_g0_7 <X> T_8_26.wire_bram/ram/WDATA_3
 (40 8)  (436 424)  (436 424)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_25
 (8 9)  (404 425)  (404 425)  routing T_8_26.sp4_v_t_41 <X> T_8_26.sp4_v_b_7
 (10 9)  (406 425)  (406 425)  routing T_8_26.sp4_v_t_41 <X> T_8_26.sp4_v_b_7
 (18 9)  (414 425)  (414 425)  routing T_8_26.sp4_r_v_b_33 <X> T_8_26.lc_trk_g2_1
 (22 9)  (418 425)  (418 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (419 425)  (419 425)  routing T_8_26.sp4_v_b_26 <X> T_8_26.lc_trk_g2_2
 (26 9)  (422 425)  (422 425)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input0_4
 (28 9)  (424 425)  (424 425)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input0_4
 (29 9)  (425 425)  (425 425)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (30 9)  (426 425)  (426 425)  routing T_8_26.lc_trk_g0_7 <X> T_8_26.wire_bram/ram/WDATA_3
 (14 10)  (410 426)  (410 426)  routing T_8_26.sp4_v_t_25 <X> T_8_26.lc_trk_g2_4
 (17 10)  (413 426)  (413 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (421 426)  (421 426)  routing T_8_26.sp4_h_l_27 <X> T_8_26.lc_trk_g2_6
 (14 11)  (410 427)  (410 427)  routing T_8_26.sp4_v_t_25 <X> T_8_26.lc_trk_g2_4
 (16 11)  (412 427)  (412 427)  routing T_8_26.sp4_v_t_25 <X> T_8_26.lc_trk_g2_4
 (17 11)  (413 427)  (413 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (18 11)  (414 427)  (414 427)  routing T_8_26.sp4_r_v_b_37 <X> T_8_26.lc_trk_g2_5
 (22 11)  (418 427)  (418 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_27 lc_trk_g2_6
 (23 11)  (419 427)  (419 427)  routing T_8_26.sp4_h_l_27 <X> T_8_26.lc_trk_g2_6
 (24 11)  (420 427)  (420 427)  routing T_8_26.sp4_h_l_27 <X> T_8_26.lc_trk_g2_6
 (26 11)  (422 427)  (422 427)  routing T_8_26.lc_trk_g1_2 <X> T_8_26.input0_5
 (27 11)  (423 427)  (423 427)  routing T_8_26.lc_trk_g1_2 <X> T_8_26.input0_5
 (29 11)  (425 427)  (425 427)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (32 11)  (428 427)  (428 427)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_0 input2_5
 (34 11)  (430 427)  (430 427)  routing T_8_26.lc_trk_g1_0 <X> T_8_26.input2_5
 (6 12)  (402 428)  (402 428)  routing T_8_26.sp4_v_t_43 <X> T_8_26.sp4_v_b_9
 (26 12)  (422 428)  (422 428)  routing T_8_26.lc_trk_g1_7 <X> T_8_26.input0_6
 (5 13)  (401 429)  (401 429)  routing T_8_26.sp4_v_t_43 <X> T_8_26.sp4_v_b_9
 (8 13)  (404 429)  (404 429)  routing T_8_26.sp4_v_t_42 <X> T_8_26.sp4_v_b_10
 (10 13)  (406 429)  (406 429)  routing T_8_26.sp4_v_t_42 <X> T_8_26.sp4_v_b_10
 (26 13)  (422 429)  (422 429)  routing T_8_26.lc_trk_g1_7 <X> T_8_26.input0_6
 (27 13)  (423 429)  (423 429)  routing T_8_26.lc_trk_g1_7 <X> T_8_26.input0_6
 (29 13)  (425 429)  (425 429)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (428 429)  (428 429)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_1 input2_6
 (34 13)  (430 429)  (430 429)  routing T_8_26.lc_trk_g1_1 <X> T_8_26.input2_6
 (0 14)  (396 430)  (396 430)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.wire_bram/ram/WE
 (1 14)  (397 430)  (397 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (412 430)  (412 430)  routing T_8_26.sp4_v_b_29 <X> T_8_26.lc_trk_g3_5
 (17 14)  (413 430)  (413 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 430)  (414 430)  routing T_8_26.sp4_v_b_29 <X> T_8_26.lc_trk_g3_5
 (35 14)  (431 430)  (431 430)  routing T_8_26.lc_trk_g2_5 <X> T_8_26.input2_7
 (0 15)  (396 431)  (396 431)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.wire_bram/ram/WE
 (1 15)  (397 431)  (397 431)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.wire_bram/ram/WE
 (28 15)  (424 431)  (424 431)  routing T_8_26.lc_trk_g2_1 <X> T_8_26.input0_7
 (29 15)  (425 431)  (425 431)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7
 (32 15)  (428 431)  (428 431)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_5 input2_7
 (33 15)  (429 431)  (429 431)  routing T_8_26.lc_trk_g2_5 <X> T_8_26.input2_7


LogicTile_9_26

 (5 1)  (443 417)  (443 417)  routing T_9_26.sp4_h_r_0 <X> T_9_26.sp4_v_b_0
 (4 2)  (442 418)  (442 418)  routing T_9_26.sp4_v_b_0 <X> T_9_26.sp4_v_t_37
 (13 2)  (451 418)  (451 418)  routing T_9_26.sp4_h_r_2 <X> T_9_26.sp4_v_t_39
 (19 2)  (457 418)  (457 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (12 3)  (450 419)  (450 419)  routing T_9_26.sp4_h_r_2 <X> T_9_26.sp4_v_t_39
 (3 6)  (441 422)  (441 422)  routing T_9_26.sp12_v_b_0 <X> T_9_26.sp12_v_t_23
 (8 11)  (446 427)  (446 427)  routing T_9_26.sp4_h_r_1 <X> T_9_26.sp4_v_t_42
 (9 11)  (447 427)  (447 427)  routing T_9_26.sp4_h_r_1 <X> T_9_26.sp4_v_t_42
 (10 11)  (448 427)  (448 427)  routing T_9_26.sp4_h_r_1 <X> T_9_26.sp4_v_t_42
 (19 15)  (457 431)  (457 431)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_10_26

 (4 10)  (496 426)  (496 426)  routing T_10_26.sp4_h_r_0 <X> T_10_26.sp4_v_t_43
 (6 10)  (498 426)  (498 426)  routing T_10_26.sp4_h_r_0 <X> T_10_26.sp4_v_t_43
 (5 11)  (497 427)  (497 427)  routing T_10_26.sp4_h_r_0 <X> T_10_26.sp4_v_t_43
 (19 12)  (511 428)  (511 428)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_11_26

 (0 2)  (546 418)  (546 418)  routing T_11_26.glb_netwk_6 <X> T_11_26.wire_logic_cluster/lc_7/clk
 (1 2)  (547 418)  (547 418)  routing T_11_26.glb_netwk_6 <X> T_11_26.wire_logic_cluster/lc_7/clk
 (2 2)  (548 418)  (548 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 418)  (560 418)  routing T_11_26.wire_logic_cluster/lc_4/out <X> T_11_26.lc_trk_g0_4
 (17 3)  (563 419)  (563 419)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (17 6)  (563 422)  (563 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 422)  (564 422)  routing T_11_26.wire_logic_cluster/lc_5/out <X> T_11_26.lc_trk_g1_5
 (6 7)  (552 423)  (552 423)  routing T_11_26.sp4_h_r_3 <X> T_11_26.sp4_h_l_38
 (26 8)  (572 424)  (572 424)  routing T_11_26.lc_trk_g0_4 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 424)  (574 424)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 424)  (575 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 424)  (576 424)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 424)  (578 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 424)  (579 424)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 424)  (580 424)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 424)  (583 424)  LC_4 Logic Functioning bit
 (39 8)  (585 424)  (585 424)  LC_4 Logic Functioning bit
 (45 8)  (591 424)  (591 424)  LC_4 Logic Functioning bit
 (29 9)  (575 425)  (575 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 425)  (577 425)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (40 9)  (586 425)  (586 425)  LC_4 Logic Functioning bit
 (42 9)  (588 425)  (588 425)  LC_4 Logic Functioning bit
 (51 9)  (597 425)  (597 425)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (10 10)  (556 426)  (556 426)  routing T_11_26.sp4_v_b_2 <X> T_11_26.sp4_h_l_42
 (15 10)  (561 426)  (561 426)  routing T_11_26.sp4_h_l_16 <X> T_11_26.lc_trk_g2_5
 (16 10)  (562 426)  (562 426)  routing T_11_26.sp4_h_l_16 <X> T_11_26.lc_trk_g2_5
 (17 10)  (563 426)  (563 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (27 10)  (573 426)  (573 426)  routing T_11_26.lc_trk_g1_5 <X> T_11_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 426)  (575 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 426)  (576 426)  routing T_11_26.lc_trk_g1_5 <X> T_11_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 426)  (577 426)  routing T_11_26.lc_trk_g0_4 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 426)  (578 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (581 426)  (581 426)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.input_2_5
 (41 10)  (587 426)  (587 426)  LC_5 Logic Functioning bit
 (45 10)  (591 426)  (591 426)  LC_5 Logic Functioning bit
 (46 10)  (592 426)  (592 426)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (18 11)  (564 427)  (564 427)  routing T_11_26.sp4_h_l_16 <X> T_11_26.lc_trk_g2_5
 (26 11)  (572 427)  (572 427)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 427)  (573 427)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 427)  (574 427)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 427)  (575 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 427)  (578 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (579 427)  (579 427)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.input_2_5
 (38 11)  (584 427)  (584 427)  LC_5 Logic Functioning bit
 (39 11)  (585 427)  (585 427)  LC_5 Logic Functioning bit
 (41 11)  (587 427)  (587 427)  LC_5 Logic Functioning bit
 (25 12)  (571 428)  (571 428)  routing T_11_26.rgt_op_2 <X> T_11_26.lc_trk_g3_2
 (22 13)  (568 429)  (568 429)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 429)  (570 429)  routing T_11_26.rgt_op_2 <X> T_11_26.lc_trk_g3_2
 (0 14)  (546 430)  (546 430)  routing T_11_26.glb_netwk_4 <X> T_11_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 430)  (547 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_26

 (22 0)  (622 416)  (622 416)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 416)  (624 416)  routing T_12_26.bot_op_3 <X> T_12_26.lc_trk_g0_3
 (15 1)  (615 417)  (615 417)  routing T_12_26.bot_op_0 <X> T_12_26.lc_trk_g0_0
 (17 1)  (617 417)  (617 417)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (9 2)  (609 418)  (609 418)  routing T_12_26.sp4_v_b_1 <X> T_12_26.sp4_h_l_36
 (29 2)  (629 418)  (629 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 418)  (631 418)  routing T_12_26.lc_trk_g1_5 <X> T_12_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 418)  (632 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 418)  (634 418)  routing T_12_26.lc_trk_g1_5 <X> T_12_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 418)  (636 418)  LC_1 Logic Functioning bit
 (38 2)  (638 418)  (638 418)  LC_1 Logic Functioning bit
 (27 3)  (627 419)  (627 419)  routing T_12_26.lc_trk_g3_0 <X> T_12_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 419)  (628 419)  routing T_12_26.lc_trk_g3_0 <X> T_12_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 419)  (629 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (4 4)  (604 420)  (604 420)  routing T_12_26.sp4_v_t_38 <X> T_12_26.sp4_v_b_3
 (27 4)  (627 420)  (627 420)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 420)  (629 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 420)  (630 420)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 420)  (632 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 420)  (636 420)  LC_2 Logic Functioning bit
 (50 4)  (650 420)  (650 420)  Cascade bit: LH_LC02_inmux02_5

 (31 5)  (631 421)  (631 421)  routing T_12_26.lc_trk_g0_3 <X> T_12_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 421)  (636 421)  LC_2 Logic Functioning bit
 (15 6)  (615 422)  (615 422)  routing T_12_26.bot_op_5 <X> T_12_26.lc_trk_g1_5
 (17 6)  (617 422)  (617 422)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (15 7)  (615 423)  (615 423)  routing T_12_26.bot_op_4 <X> T_12_26.lc_trk_g1_4
 (17 7)  (617 423)  (617 423)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (5 8)  (605 424)  (605 424)  routing T_12_26.sp4_v_b_0 <X> T_12_26.sp4_h_r_6
 (4 9)  (604 425)  (604 425)  routing T_12_26.sp4_v_b_0 <X> T_12_26.sp4_h_r_6
 (6 9)  (606 425)  (606 425)  routing T_12_26.sp4_v_b_0 <X> T_12_26.sp4_h_r_6
 (9 10)  (609 426)  (609 426)  routing T_12_26.sp4_v_b_7 <X> T_12_26.sp4_h_l_42
 (17 13)  (617 429)  (617 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0


LogicTile_13_26

 (3 0)  (657 416)  (657 416)  routing T_13_26.sp12_h_r_0 <X> T_13_26.sp12_v_b_0
 (14 0)  (668 416)  (668 416)  routing T_13_26.sp4_v_b_0 <X> T_13_26.lc_trk_g0_0
 (21 0)  (675 416)  (675 416)  routing T_13_26.sp4_h_r_19 <X> T_13_26.lc_trk_g0_3
 (22 0)  (676 416)  (676 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (677 416)  (677 416)  routing T_13_26.sp4_h_r_19 <X> T_13_26.lc_trk_g0_3
 (24 0)  (678 416)  (678 416)  routing T_13_26.sp4_h_r_19 <X> T_13_26.lc_trk_g0_3
 (26 0)  (680 416)  (680 416)  routing T_13_26.lc_trk_g2_4 <X> T_13_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 416)  (681 416)  routing T_13_26.lc_trk_g1_0 <X> T_13_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 416)  (683 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 416)  (686 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (41 0)  (695 416)  (695 416)  LC_0 Logic Functioning bit
 (45 0)  (699 416)  (699 416)  LC_0 Logic Functioning bit
 (53 0)  (707 416)  (707 416)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (3 1)  (657 417)  (657 417)  routing T_13_26.sp12_h_r_0 <X> T_13_26.sp12_v_b_0
 (16 1)  (670 417)  (670 417)  routing T_13_26.sp4_v_b_0 <X> T_13_26.lc_trk_g0_0
 (17 1)  (671 417)  (671 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (21 1)  (675 417)  (675 417)  routing T_13_26.sp4_h_r_19 <X> T_13_26.lc_trk_g0_3
 (28 1)  (682 417)  (682 417)  routing T_13_26.lc_trk_g2_4 <X> T_13_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 417)  (683 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 417)  (685 417)  routing T_13_26.lc_trk_g0_3 <X> T_13_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 417)  (686 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (692 417)  (692 417)  LC_0 Logic Functioning bit
 (39 1)  (693 417)  (693 417)  LC_0 Logic Functioning bit
 (41 1)  (695 417)  (695 417)  LC_0 Logic Functioning bit
 (51 1)  (705 417)  (705 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 418)  (654 418)  routing T_13_26.glb_netwk_6 <X> T_13_26.wire_logic_cluster/lc_7/clk
 (1 2)  (655 418)  (655 418)  routing T_13_26.glb_netwk_6 <X> T_13_26.wire_logic_cluster/lc_7/clk
 (2 2)  (656 418)  (656 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (662 418)  (662 418)  routing T_13_26.sp4_h_r_5 <X> T_13_26.sp4_h_l_36
 (10 2)  (664 418)  (664 418)  routing T_13_26.sp4_h_r_5 <X> T_13_26.sp4_h_l_36
 (14 4)  (668 420)  (668 420)  routing T_13_26.wire_logic_cluster/lc_0/out <X> T_13_26.lc_trk_g1_0
 (17 5)  (671 421)  (671 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (13 7)  (667 423)  (667 423)  routing T_13_26.sp4_v_b_0 <X> T_13_26.sp4_h_l_40
 (6 10)  (660 426)  (660 426)  routing T_13_26.sp4_h_l_36 <X> T_13_26.sp4_v_t_43
 (15 11)  (669 427)  (669 427)  routing T_13_26.sp4_v_t_33 <X> T_13_26.lc_trk_g2_4
 (16 11)  (670 427)  (670 427)  routing T_13_26.sp4_v_t_33 <X> T_13_26.lc_trk_g2_4
 (17 11)  (671 427)  (671 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (0 14)  (654 430)  (654 430)  routing T_13_26.glb_netwk_4 <X> T_13_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 430)  (655 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_26

 (14 0)  (722 416)  (722 416)  routing T_14_26.lft_op_0 <X> T_14_26.lc_trk_g0_0
 (27 0)  (735 416)  (735 416)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 416)  (736 416)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 416)  (737 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 416)  (738 416)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 416)  (739 416)  routing T_14_26.lc_trk_g0_5 <X> T_14_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 416)  (740 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (743 416)  (743 416)  routing T_14_26.lc_trk_g2_6 <X> T_14_26.input_2_0
 (36 0)  (744 416)  (744 416)  LC_0 Logic Functioning bit
 (37 0)  (745 416)  (745 416)  LC_0 Logic Functioning bit
 (38 0)  (746 416)  (746 416)  LC_0 Logic Functioning bit
 (39 0)  (747 416)  (747 416)  LC_0 Logic Functioning bit
 (42 0)  (750 416)  (750 416)  LC_0 Logic Functioning bit
 (46 0)  (754 416)  (754 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (9 1)  (717 417)  (717 417)  routing T_14_26.sp4_v_t_40 <X> T_14_26.sp4_v_b_1
 (10 1)  (718 417)  (718 417)  routing T_14_26.sp4_v_t_40 <X> T_14_26.sp4_v_b_1
 (15 1)  (723 417)  (723 417)  routing T_14_26.lft_op_0 <X> T_14_26.lc_trk_g0_0
 (17 1)  (725 417)  (725 417)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (737 417)  (737 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 417)  (738 417)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 417)  (740 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (741 417)  (741 417)  routing T_14_26.lc_trk_g2_6 <X> T_14_26.input_2_0
 (35 1)  (743 417)  (743 417)  routing T_14_26.lc_trk_g2_6 <X> T_14_26.input_2_0
 (36 1)  (744 417)  (744 417)  LC_0 Logic Functioning bit
 (37 1)  (745 417)  (745 417)  LC_0 Logic Functioning bit
 (38 1)  (746 417)  (746 417)  LC_0 Logic Functioning bit
 (39 1)  (747 417)  (747 417)  LC_0 Logic Functioning bit
 (46 1)  (754 417)  (754 417)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (708 418)  (708 418)  routing T_14_26.glb_netwk_6 <X> T_14_26.wire_logic_cluster/lc_7/clk
 (1 2)  (709 418)  (709 418)  routing T_14_26.glb_netwk_6 <X> T_14_26.wire_logic_cluster/lc_7/clk
 (2 2)  (710 418)  (710 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (713 418)  (713 418)  routing T_14_26.sp4_v_t_43 <X> T_14_26.sp4_h_l_37
 (17 2)  (725 418)  (725 418)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (4 3)  (712 419)  (712 419)  routing T_14_26.sp4_v_t_43 <X> T_14_26.sp4_h_l_37
 (6 3)  (714 419)  (714 419)  routing T_14_26.sp4_v_t_43 <X> T_14_26.sp4_h_l_37
 (32 4)  (740 420)  (740 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 420)  (741 420)  routing T_14_26.lc_trk_g3_0 <X> T_14_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 420)  (742 420)  routing T_14_26.lc_trk_g3_0 <X> T_14_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 420)  (744 420)  LC_2 Logic Functioning bit
 (37 4)  (745 420)  (745 420)  LC_2 Logic Functioning bit
 (38 4)  (746 420)  (746 420)  LC_2 Logic Functioning bit
 (39 4)  (747 420)  (747 420)  LC_2 Logic Functioning bit
 (40 4)  (748 420)  (748 420)  LC_2 Logic Functioning bit
 (42 4)  (750 420)  (750 420)  LC_2 Logic Functioning bit
 (45 4)  (753 420)  (753 420)  LC_2 Logic Functioning bit
 (28 5)  (736 421)  (736 421)  routing T_14_26.lc_trk_g2_0 <X> T_14_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 421)  (737 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 421)  (744 421)  LC_2 Logic Functioning bit
 (37 5)  (745 421)  (745 421)  LC_2 Logic Functioning bit
 (38 5)  (746 421)  (746 421)  LC_2 Logic Functioning bit
 (39 5)  (747 421)  (747 421)  LC_2 Logic Functioning bit
 (41 5)  (749 421)  (749 421)  LC_2 Logic Functioning bit
 (43 5)  (751 421)  (751 421)  LC_2 Logic Functioning bit
 (0 8)  (708 424)  (708 424)  routing T_14_26.glb_netwk_2 <X> T_14_26.glb2local_1
 (1 8)  (709 424)  (709 424)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (32 8)  (740 424)  (740 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 424)  (741 424)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 424)  (742 424)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 424)  (744 424)  LC_4 Logic Functioning bit
 (37 8)  (745 424)  (745 424)  LC_4 Logic Functioning bit
 (38 8)  (746 424)  (746 424)  LC_4 Logic Functioning bit
 (39 8)  (747 424)  (747 424)  LC_4 Logic Functioning bit
 (40 8)  (748 424)  (748 424)  LC_4 Logic Functioning bit
 (42 8)  (750 424)  (750 424)  LC_4 Logic Functioning bit
 (45 8)  (753 424)  (753 424)  LC_4 Logic Functioning bit
 (15 9)  (723 425)  (723 425)  routing T_14_26.sp4_v_t_29 <X> T_14_26.lc_trk_g2_0
 (16 9)  (724 425)  (724 425)  routing T_14_26.sp4_v_t_29 <X> T_14_26.lc_trk_g2_0
 (17 9)  (725 425)  (725 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (28 9)  (736 425)  (736 425)  routing T_14_26.lc_trk_g2_0 <X> T_14_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 425)  (737 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 425)  (739 425)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 425)  (744 425)  LC_4 Logic Functioning bit
 (37 9)  (745 425)  (745 425)  LC_4 Logic Functioning bit
 (38 9)  (746 425)  (746 425)  LC_4 Logic Functioning bit
 (39 9)  (747 425)  (747 425)  LC_4 Logic Functioning bit
 (41 9)  (749 425)  (749 425)  LC_4 Logic Functioning bit
 (43 9)  (751 425)  (751 425)  LC_4 Logic Functioning bit
 (4 10)  (712 426)  (712 426)  routing T_14_26.sp4_h_r_0 <X> T_14_26.sp4_v_t_43
 (6 10)  (714 426)  (714 426)  routing T_14_26.sp4_h_r_0 <X> T_14_26.sp4_v_t_43
 (25 10)  (733 426)  (733 426)  routing T_14_26.sp4_v_b_38 <X> T_14_26.lc_trk_g2_6
 (5 11)  (713 427)  (713 427)  routing T_14_26.sp4_h_r_0 <X> T_14_26.sp4_v_t_43
 (22 11)  (730 427)  (730 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 427)  (731 427)  routing T_14_26.sp4_v_b_38 <X> T_14_26.lc_trk_g2_6
 (25 11)  (733 427)  (733 427)  routing T_14_26.sp4_v_b_38 <X> T_14_26.lc_trk_g2_6
 (14 12)  (722 428)  (722 428)  routing T_14_26.rgt_op_0 <X> T_14_26.lc_trk_g3_0
 (25 12)  (733 428)  (733 428)  routing T_14_26.wire_logic_cluster/lc_2/out <X> T_14_26.lc_trk_g3_2
 (15 13)  (723 429)  (723 429)  routing T_14_26.rgt_op_0 <X> T_14_26.lc_trk_g3_0
 (17 13)  (725 429)  (725 429)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (730 429)  (730 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (22 15)  (730 431)  (730 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (731 431)  (731 431)  routing T_14_26.sp4_h_r_30 <X> T_14_26.lc_trk_g3_6
 (24 15)  (732 431)  (732 431)  routing T_14_26.sp4_h_r_30 <X> T_14_26.lc_trk_g3_6
 (25 15)  (733 431)  (733 431)  routing T_14_26.sp4_h_r_30 <X> T_14_26.lc_trk_g3_6


LogicTile_15_26

 (26 0)  (788 416)  (788 416)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_0/in_0
 (32 0)  (794 416)  (794 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 416)  (795 416)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 416)  (796 416)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 416)  (798 416)  LC_0 Logic Functioning bit
 (37 0)  (799 416)  (799 416)  LC_0 Logic Functioning bit
 (38 0)  (800 416)  (800 416)  LC_0 Logic Functioning bit
 (39 0)  (801 416)  (801 416)  LC_0 Logic Functioning bit
 (40 0)  (802 416)  (802 416)  LC_0 Logic Functioning bit
 (42 0)  (804 416)  (804 416)  LC_0 Logic Functioning bit
 (45 0)  (807 416)  (807 416)  LC_0 Logic Functioning bit
 (28 1)  (790 417)  (790 417)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 417)  (791 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 417)  (793 417)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 417)  (798 417)  LC_0 Logic Functioning bit
 (37 1)  (799 417)  (799 417)  LC_0 Logic Functioning bit
 (38 1)  (800 417)  (800 417)  LC_0 Logic Functioning bit
 (39 1)  (801 417)  (801 417)  LC_0 Logic Functioning bit
 (41 1)  (803 417)  (803 417)  LC_0 Logic Functioning bit
 (43 1)  (805 417)  (805 417)  LC_0 Logic Functioning bit
 (0 2)  (762 418)  (762 418)  routing T_15_26.glb_netwk_6 <X> T_15_26.wire_logic_cluster/lc_7/clk
 (1 2)  (763 418)  (763 418)  routing T_15_26.glb_netwk_6 <X> T_15_26.wire_logic_cluster/lc_7/clk
 (2 2)  (764 418)  (764 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 418)  (776 418)  routing T_15_26.lft_op_4 <X> T_15_26.lc_trk_g0_4
 (28 2)  (790 418)  (790 418)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 418)  (791 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 418)  (792 418)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 418)  (793 418)  routing T_15_26.lc_trk_g0_4 <X> T_15_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 418)  (794 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 418)  (798 418)  LC_1 Logic Functioning bit
 (37 2)  (799 418)  (799 418)  LC_1 Logic Functioning bit
 (38 2)  (800 418)  (800 418)  LC_1 Logic Functioning bit
 (39 2)  (801 418)  (801 418)  LC_1 Logic Functioning bit
 (40 2)  (802 418)  (802 418)  LC_1 Logic Functioning bit
 (42 2)  (804 418)  (804 418)  LC_1 Logic Functioning bit
 (45 2)  (807 418)  (807 418)  LC_1 Logic Functioning bit
 (15 3)  (777 419)  (777 419)  routing T_15_26.lft_op_4 <X> T_15_26.lc_trk_g0_4
 (17 3)  (779 419)  (779 419)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (36 3)  (798 419)  (798 419)  LC_1 Logic Functioning bit
 (37 3)  (799 419)  (799 419)  LC_1 Logic Functioning bit
 (38 3)  (800 419)  (800 419)  LC_1 Logic Functioning bit
 (39 3)  (801 419)  (801 419)  LC_1 Logic Functioning bit
 (40 3)  (802 419)  (802 419)  LC_1 Logic Functioning bit
 (42 3)  (804 419)  (804 419)  LC_1 Logic Functioning bit
 (26 4)  (788 420)  (788 420)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (37 4)  (799 420)  (799 420)  LC_2 Logic Functioning bit
 (39 4)  (801 420)  (801 420)  LC_2 Logic Functioning bit
 (40 4)  (802 420)  (802 420)  LC_2 Logic Functioning bit
 (42 4)  (804 420)  (804 420)  LC_2 Logic Functioning bit
 (45 4)  (807 420)  (807 420)  LC_2 Logic Functioning bit
 (28 5)  (790 421)  (790 421)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 421)  (791 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 421)  (798 421)  LC_2 Logic Functioning bit
 (38 5)  (800 421)  (800 421)  LC_2 Logic Functioning bit
 (41 5)  (803 421)  (803 421)  LC_2 Logic Functioning bit
 (43 5)  (805 421)  (805 421)  LC_2 Logic Functioning bit
 (4 7)  (766 423)  (766 423)  routing T_15_26.sp4_v_b_10 <X> T_15_26.sp4_h_l_38
 (14 11)  (776 427)  (776 427)  routing T_15_26.sp4_r_v_b_36 <X> T_15_26.lc_trk_g2_4
 (17 11)  (779 427)  (779 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (25 12)  (787 428)  (787 428)  routing T_15_26.wire_logic_cluster/lc_2/out <X> T_15_26.lc_trk_g3_2
 (22 13)  (784 429)  (784 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_16_26

 (19 2)  (835 418)  (835 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_21_26

 (3 11)  (1093 427)  (1093 427)  routing T_21_26.sp12_v_b_1 <X> T_21_26.sp12_h_l_22


LogicTile_22_26

 (11 2)  (1155 418)  (1155 418)  routing T_22_26.sp4_v_b_11 <X> T_22_26.sp4_v_t_39
 (12 3)  (1156 419)  (1156 419)  routing T_22_26.sp4_v_b_11 <X> T_22_26.sp4_v_t_39
 (12 4)  (1156 420)  (1156 420)  routing T_22_26.sp4_v_b_5 <X> T_22_26.sp4_h_r_5
 (11 5)  (1155 421)  (1155 421)  routing T_22_26.sp4_v_b_5 <X> T_22_26.sp4_h_r_5
 (8 8)  (1152 424)  (1152 424)  routing T_22_26.sp4_v_b_7 <X> T_22_26.sp4_h_r_7
 (9 8)  (1153 424)  (1153 424)  routing T_22_26.sp4_v_b_7 <X> T_22_26.sp4_h_r_7


RAM_Tile_25_26

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (1 2)  (1307 418)  (1307 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (3 2)  (1309 418)  (1309 418)  routing T_25_26.sp12_v_t_23 <X> T_25_26.sp12_h_l_23
 (6 2)  (1312 418)  (1312 418)  routing T_25_26.sp4_v_b_9 <X> T_25_26.sp4_v_t_37
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (5 3)  (1311 419)  (1311 419)  routing T_25_26.sp4_v_b_9 <X> T_25_26.sp4_v_t_37
 (0 4)  (1306 420)  (1306 420)  routing T_25_26.lc_trk_g2_2 <X> T_25_26.wire_bram/ram/WCLKE
 (1 4)  (1307 420)  (1307 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (27 4)  (1333 420)  (1333 420)  routing T_25_26.lc_trk_g3_2 <X> T_25_26.wire_bram/ram/WDATA_5
 (28 4)  (1334 420)  (1334 420)  routing T_25_26.lc_trk_g3_2 <X> T_25_26.wire_bram/ram/WDATA_5
 (29 4)  (1335 420)  (1335 420)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_5
 (1 5)  (1307 421)  (1307 421)  routing T_25_26.lc_trk_g2_2 <X> T_25_26.wire_bram/ram/WCLKE
 (7 5)  (1313 421)  (1313 421)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (30 5)  (1336 421)  (1336 421)  routing T_25_26.lc_trk_g3_2 <X> T_25_26.wire_bram/ram/WDATA_5
 (39 5)  (1345 421)  (1345 421)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_5 sp4_v_b_20
 (7 7)  (1313 423)  (1313 423)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_6

 (25 8)  (1331 424)  (1331 424)  routing T_25_26.sp4_h_r_42 <X> T_25_26.lc_trk_g2_2
 (22 9)  (1328 425)  (1328 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1329 425)  (1329 425)  routing T_25_26.sp4_h_r_42 <X> T_25_26.lc_trk_g2_2
 (24 9)  (1330 425)  (1330 425)  routing T_25_26.sp4_h_r_42 <X> T_25_26.lc_trk_g2_2
 (25 9)  (1331 425)  (1331 425)  routing T_25_26.sp4_h_r_42 <X> T_25_26.lc_trk_g2_2
 (8 11)  (1314 427)  (1314 427)  routing T_25_26.sp4_v_b_4 <X> T_25_26.sp4_v_t_42
 (10 11)  (1316 427)  (1316 427)  routing T_25_26.sp4_v_b_4 <X> T_25_26.sp4_v_t_42
 (14 12)  (1320 428)  (1320 428)  routing T_25_26.sp4_h_l_29 <X> T_25_26.lc_trk_g3_0
 (25 12)  (1331 428)  (1331 428)  routing T_25_26.bnl_op_2 <X> T_25_26.lc_trk_g3_2
 (27 12)  (1333 428)  (1333 428)  routing T_25_26.lc_trk_g3_0 <X> T_25_26.wire_bram/ram/WDATA_1
 (28 12)  (1334 428)  (1334 428)  routing T_25_26.lc_trk_g3_0 <X> T_25_26.wire_bram/ram/WDATA_1
 (29 12)  (1335 428)  (1335 428)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_1
 (14 13)  (1320 429)  (1320 429)  routing T_25_26.sp4_h_l_29 <X> T_25_26.lc_trk_g3_0
 (15 13)  (1321 429)  (1321 429)  routing T_25_26.sp4_h_l_29 <X> T_25_26.lc_trk_g3_0
 (16 13)  (1322 429)  (1322 429)  routing T_25_26.sp4_h_l_29 <X> T_25_26.lc_trk_g3_0
 (17 13)  (1323 429)  (1323 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_29 lc_trk_g3_0
 (22 13)  (1328 429)  (1328 429)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1331 429)  (1331 429)  routing T_25_26.bnl_op_2 <X> T_25_26.lc_trk_g3_2
 (39 13)  (1345 429)  (1345 429)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_1 sp4_v_t_1
 (0 14)  (1306 430)  (1306 430)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WE
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 430)  (1322 430)  routing T_25_26.sp4_v_b_29 <X> T_25_26.lc_trk_g3_5
 (17 14)  (1323 430)  (1323 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1324 430)  (1324 430)  routing T_25_26.sp4_v_b_29 <X> T_25_26.lc_trk_g3_5
 (0 15)  (1306 431)  (1306 431)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WE
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WE


LogicTile_26_26

 (17 0)  (1365 416)  (1365 416)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1366 416)  (1366 416)  routing T_26_26.wire_logic_cluster/lc_1/out <X> T_26_26.lc_trk_g0_1
 (26 0)  (1374 416)  (1374 416)  routing T_26_26.lc_trk_g1_7 <X> T_26_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (1375 416)  (1375 416)  routing T_26_26.lc_trk_g3_0 <X> T_26_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (1376 416)  (1376 416)  routing T_26_26.lc_trk_g3_0 <X> T_26_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 416)  (1377 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 416)  (1380 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (1385 416)  (1385 416)  LC_0 Logic Functioning bit
 (39 0)  (1387 416)  (1387 416)  LC_0 Logic Functioning bit
 (44 0)  (1392 416)  (1392 416)  LC_0 Logic Functioning bit
 (45 0)  (1393 416)  (1393 416)  LC_0 Logic Functioning bit
 (26 1)  (1374 417)  (1374 417)  routing T_26_26.lc_trk_g1_7 <X> T_26_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (1375 417)  (1375 417)  routing T_26_26.lc_trk_g1_7 <X> T_26_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 417)  (1377 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (41 1)  (1389 417)  (1389 417)  LC_0 Logic Functioning bit
 (43 1)  (1391 417)  (1391 417)  LC_0 Logic Functioning bit
 (49 1)  (1397 417)  (1397 417)  Carry_In_Mux bit 

 (53 1)  (1401 417)  (1401 417)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1348 418)  (1348 418)  routing T_26_26.glb_netwk_6 <X> T_26_26.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 418)  (1349 418)  routing T_26_26.glb_netwk_6 <X> T_26_26.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 418)  (1350 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1375 418)  (1375 418)  routing T_26_26.lc_trk_g1_7 <X> T_26_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 418)  (1377 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1378 418)  (1378 418)  routing T_26_26.lc_trk_g1_7 <X> T_26_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (1380 418)  (1380 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1385 418)  (1385 418)  LC_1 Logic Functioning bit
 (39 2)  (1387 418)  (1387 418)  LC_1 Logic Functioning bit
 (45 2)  (1393 418)  (1393 418)  LC_1 Logic Functioning bit
 (29 3)  (1377 419)  (1377 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1378 419)  (1378 419)  routing T_26_26.lc_trk_g1_7 <X> T_26_26.wire_logic_cluster/lc_1/in_1
 (40 3)  (1388 419)  (1388 419)  LC_1 Logic Functioning bit
 (42 3)  (1390 419)  (1390 419)  LC_1 Logic Functioning bit
 (53 3)  (1401 419)  (1401 419)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 6)  (1369 422)  (1369 422)  routing T_26_26.sp4_v_b_15 <X> T_26_26.lc_trk_g1_7
 (22 6)  (1370 422)  (1370 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1371 422)  (1371 422)  routing T_26_26.sp4_v_b_15 <X> T_26_26.lc_trk_g1_7
 (21 7)  (1369 423)  (1369 423)  routing T_26_26.sp4_v_b_15 <X> T_26_26.lc_trk_g1_7
 (14 12)  (1362 428)  (1362 428)  routing T_26_26.wire_logic_cluster/lc_0/out <X> T_26_26.lc_trk_g3_0
 (17 13)  (1365 429)  (1365 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (1348 430)  (1348 430)  routing T_26_26.glb_netwk_4 <X> T_26_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 430)  (1349 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


IO_Tile_33_26

 (11 2)  (1737 418)  (1737 418)  routing T_33_26.span4_vert_b_1 <X> T_33_26.span4_vert_t_13


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (13 4)  (4 404)  (4 404)  routing T_0_25.lc_trk_g0_4 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (4 5)  (13 405)  (13 405)  routing T_0_25.span4_vert_b_4 <X> T_0_25.lc_trk_g0_4
 (5 5)  (12 405)  (12 405)  routing T_0_25.span4_vert_b_4 <X> T_0_25.lc_trk_g0_4
 (7 5)  (10 405)  (10 405)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25

 (19 3)  (253 403)  (253 403)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_6_25



LogicTile_7_25

 (6 8)  (348 408)  (348 408)  routing T_7_25.sp4_v_t_38 <X> T_7_25.sp4_v_b_6
 (5 9)  (347 409)  (347 409)  routing T_7_25.sp4_v_t_38 <X> T_7_25.sp4_v_b_6
 (11 10)  (353 410)  (353 410)  routing T_7_25.sp4_h_r_2 <X> T_7_25.sp4_v_t_45
 (13 10)  (355 410)  (355 410)  routing T_7_25.sp4_h_r_2 <X> T_7_25.sp4_v_t_45
 (12 11)  (354 411)  (354 411)  routing T_7_25.sp4_h_r_2 <X> T_7_25.sp4_v_t_45


RAM_Tile_8_25

 (7 1)  (403 401)  (403 401)  Ram config bit: MEMB_Power_Up_Control

 (27 1)  (423 401)  (423 401)  routing T_8_25.lc_trk_g3_1 <X> T_8_25.input0_0
 (28 1)  (424 401)  (424 401)  routing T_8_25.lc_trk_g3_1 <X> T_8_25.input0_0
 (29 1)  (425 401)  (425 401)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (396 402)  (396 402)  routing T_8_25.glb_netwk_6 <X> T_8_25.wire_bram/ram/RCLK
 (1 2)  (397 402)  (397 402)  routing T_8_25.glb_netwk_6 <X> T_8_25.wire_bram/ram/RCLK
 (2 2)  (398 402)  (398 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (6 2)  (402 402)  (402 402)  routing T_8_25.sp4_v_b_9 <X> T_8_25.sp4_v_t_37
 (5 3)  (401 403)  (401 403)  routing T_8_25.sp4_v_b_9 <X> T_8_25.sp4_v_t_37
 (9 3)  (405 403)  (405 403)  routing T_8_25.sp4_v_b_1 <X> T_8_25.sp4_v_t_36
 (27 3)  (423 403)  (423 403)  routing T_8_25.lc_trk_g1_0 <X> T_8_25.input0_1
 (29 3)  (425 403)  (425 403)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (16 4)  (412 404)  (412 404)  routing T_8_25.sp4_v_b_9 <X> T_8_25.lc_trk_g1_1
 (17 4)  (413 404)  (413 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (414 404)  (414 404)  routing T_8_25.sp4_v_b_9 <X> T_8_25.lc_trk_g1_1
 (21 4)  (417 404)  (417 404)  routing T_8_25.sp4_h_l_6 <X> T_8_25.lc_trk_g1_3
 (22 4)  (418 404)  (418 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_l_6 lc_trk_g1_3
 (23 4)  (419 404)  (419 404)  routing T_8_25.sp4_h_l_6 <X> T_8_25.lc_trk_g1_3
 (24 4)  (420 404)  (420 404)  routing T_8_25.sp4_h_l_6 <X> T_8_25.lc_trk_g1_3
 (26 4)  (422 404)  (422 404)  routing T_8_25.lc_trk_g2_4 <X> T_8_25.input0_2
 (14 5)  (410 405)  (410 405)  routing T_8_25.sp4_h_r_0 <X> T_8_25.lc_trk_g1_0
 (15 5)  (411 405)  (411 405)  routing T_8_25.sp4_h_r_0 <X> T_8_25.lc_trk_g1_0
 (16 5)  (412 405)  (412 405)  routing T_8_25.sp4_h_r_0 <X> T_8_25.lc_trk_g1_0
 (17 5)  (413 405)  (413 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (414 405)  (414 405)  routing T_8_25.sp4_v_b_9 <X> T_8_25.lc_trk_g1_1
 (21 5)  (417 405)  (417 405)  routing T_8_25.sp4_h_l_6 <X> T_8_25.lc_trk_g1_3
 (28 5)  (424 405)  (424 405)  routing T_8_25.lc_trk_g2_4 <X> T_8_25.input0_2
 (29 5)  (425 405)  (425 405)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (3 6)  (399 406)  (399 406)  routing T_8_25.sp12_h_r_0 <X> T_8_25.sp12_v_t_23
 (3 7)  (399 407)  (399 407)  routing T_8_25.sp12_h_r_0 <X> T_8_25.sp12_v_t_23
 (17 7)  (413 407)  (413 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (26 7)  (422 407)  (422 407)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.input0_3
 (27 7)  (423 407)  (423 407)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.input0_3
 (28 7)  (424 407)  (424 407)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.input0_3
 (29 7)  (425 407)  (425 407)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_2 input0_3
 (16 8)  (412 408)  (412 408)  routing T_8_25.sp4_v_t_20 <X> T_8_25.lc_trk_g2_1
 (17 8)  (413 408)  (413 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (414 408)  (414 408)  routing T_8_25.sp4_v_t_20 <X> T_8_25.lc_trk_g2_1
 (22 8)  (418 408)  (418 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (424 408)  (424 408)  routing T_8_25.lc_trk_g2_5 <X> T_8_25.wire_bram/ram/WDATA_11
 (29 8)  (425 408)  (425 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (426 408)  (426 408)  routing T_8_25.lc_trk_g2_5 <X> T_8_25.wire_bram/ram/WDATA_11
 (14 9)  (410 409)  (410 409)  routing T_8_25.sp4_r_v_b_32 <X> T_8_25.lc_trk_g2_0
 (17 9)  (413 409)  (413 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (414 409)  (414 409)  routing T_8_25.sp4_v_t_20 <X> T_8_25.lc_trk_g2_1
 (21 9)  (417 409)  (417 409)  routing T_8_25.sp4_r_v_b_35 <X> T_8_25.lc_trk_g2_3
 (27 9)  (423 409)  (423 409)  routing T_8_25.lc_trk_g1_1 <X> T_8_25.input0_4
 (29 9)  (425 409)  (425 409)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_1 input0_4
 (38 9)  (434 409)  (434 409)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (16 10)  (412 410)  (412 410)  routing T_8_25.sp12_v_t_18 <X> T_8_25.lc_trk_g2_5
 (17 10)  (413 410)  (413 410)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_18 lc_trk_g2_5
 (26 10)  (422 410)  (422 410)  routing T_8_25.lc_trk_g1_4 <X> T_8_25.input0_5
 (14 11)  (410 411)  (410 411)  routing T_8_25.sp4_h_r_28 <X> T_8_25.lc_trk_g2_4
 (15 11)  (411 411)  (411 411)  routing T_8_25.sp4_h_r_28 <X> T_8_25.lc_trk_g2_4
 (16 11)  (412 411)  (412 411)  routing T_8_25.sp4_h_r_28 <X> T_8_25.lc_trk_g2_4
 (17 11)  (413 411)  (413 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_28 lc_trk_g2_4
 (18 11)  (414 411)  (414 411)  routing T_8_25.sp12_v_t_18 <X> T_8_25.lc_trk_g2_5
 (27 11)  (423 411)  (423 411)  routing T_8_25.lc_trk_g1_4 <X> T_8_25.input0_5
 (29 11)  (425 411)  (425 411)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (428 411)  (428 411)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_1 input2_5
 (33 11)  (429 411)  (429 411)  routing T_8_25.lc_trk_g2_1 <X> T_8_25.input2_5
 (15 12)  (411 412)  (411 412)  routing T_8_25.sp12_v_b_1 <X> T_8_25.lc_trk_g3_1
 (17 12)  (413 412)  (413 412)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (414 412)  (414 412)  routing T_8_25.sp12_v_b_1 <X> T_8_25.lc_trk_g3_1
 (25 12)  (421 412)  (421 412)  routing T_8_25.sp4_v_b_34 <X> T_8_25.lc_trk_g3_2
 (18 13)  (414 413)  (414 413)  routing T_8_25.sp12_v_b_1 <X> T_8_25.lc_trk_g3_1
 (22 13)  (418 413)  (418 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_34 lc_trk_g3_2
 (23 13)  (419 413)  (419 413)  routing T_8_25.sp4_v_b_34 <X> T_8_25.lc_trk_g3_2
 (25 13)  (421 413)  (421 413)  routing T_8_25.sp4_v_b_34 <X> T_8_25.lc_trk_g3_2
 (26 13)  (422 413)  (422 413)  routing T_8_25.lc_trk_g1_3 <X> T_8_25.input0_6
 (27 13)  (423 413)  (423 413)  routing T_8_25.lc_trk_g1_3 <X> T_8_25.input0_6
 (29 13)  (425 413)  (425 413)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (428 413)  (428 413)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_0 input2_6
 (33 13)  (429 413)  (429 413)  routing T_8_25.lc_trk_g2_0 <X> T_8_25.input2_6
 (0 14)  (396 414)  (396 414)  routing T_8_25.lc_trk_g3_5 <X> T_8_25.wire_bram/ram/RE
 (1 14)  (397 414)  (397 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (3 14)  (399 414)  (399 414)  routing T_8_25.sp12_v_b_1 <X> T_8_25.sp12_v_t_22
 (16 14)  (412 414)  (412 414)  routing T_8_25.sp4_v_t_24 <X> T_8_25.lc_trk_g3_5
 (17 14)  (413 414)  (413 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_24 lc_trk_g3_5
 (18 14)  (414 414)  (414 414)  routing T_8_25.sp4_v_t_24 <X> T_8_25.lc_trk_g3_5
 (19 14)  (415 414)  (415 414)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_r_15
 (35 14)  (431 414)  (431 414)  routing T_8_25.lc_trk_g3_6 <X> T_8_25.input2_7
 (0 15)  (396 415)  (396 415)  routing T_8_25.lc_trk_g3_5 <X> T_8_25.wire_bram/ram/RE
 (1 15)  (397 415)  (397 415)  routing T_8_25.lc_trk_g3_5 <X> T_8_25.wire_bram/ram/RE
 (7 15)  (403 415)  (403 415)  Column buffer control bit: MEMB_colbuf_cntl_6

 (18 15)  (414 415)  (414 415)  routing T_8_25.sp4_v_t_24 <X> T_8_25.lc_trk_g3_5
 (22 15)  (418 415)  (418 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_19 lc_trk_g3_6
 (23 15)  (419 415)  (419 415)  routing T_8_25.sp4_h_l_19 <X> T_8_25.lc_trk_g3_6
 (24 15)  (420 415)  (420 415)  routing T_8_25.sp4_h_l_19 <X> T_8_25.lc_trk_g3_6
 (25 15)  (421 415)  (421 415)  routing T_8_25.sp4_h_l_19 <X> T_8_25.lc_trk_g3_6
 (26 15)  (422 415)  (422 415)  routing T_8_25.lc_trk_g2_3 <X> T_8_25.input0_7
 (28 15)  (424 415)  (424 415)  routing T_8_25.lc_trk_g2_3 <X> T_8_25.input0_7
 (29 15)  (425 415)  (425 415)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (32 15)  (428 415)  (428 415)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_6 input2_7
 (33 15)  (429 415)  (429 415)  routing T_8_25.lc_trk_g3_6 <X> T_8_25.input2_7
 (34 15)  (430 415)  (430 415)  routing T_8_25.lc_trk_g3_6 <X> T_8_25.input2_7
 (35 15)  (431 415)  (431 415)  routing T_8_25.lc_trk_g3_6 <X> T_8_25.input2_7


LogicTile_9_25

 (13 0)  (451 400)  (451 400)  routing T_9_25.sp4_v_t_39 <X> T_9_25.sp4_v_b_2
 (4 2)  (442 402)  (442 402)  routing T_9_25.sp4_h_r_0 <X> T_9_25.sp4_v_t_37
 (5 3)  (443 403)  (443 403)  routing T_9_25.sp4_h_r_0 <X> T_9_25.sp4_v_t_37
 (4 4)  (442 404)  (442 404)  routing T_9_25.sp4_v_t_42 <X> T_9_25.sp4_v_b_3
 (6 4)  (444 404)  (444 404)  routing T_9_25.sp4_v_t_42 <X> T_9_25.sp4_v_b_3
 (11 4)  (449 404)  (449 404)  routing T_9_25.sp4_h_r_0 <X> T_9_25.sp4_v_b_5
 (3 8)  (441 408)  (441 408)  routing T_9_25.sp12_v_t_22 <X> T_9_25.sp12_v_b_1
 (4 8)  (442 408)  (442 408)  routing T_9_25.sp4_v_t_47 <X> T_9_25.sp4_v_b_6
 (6 8)  (444 408)  (444 408)  routing T_9_25.sp4_v_t_47 <X> T_9_25.sp4_v_b_6
 (7 11)  (445 411)  (445 411)  Column buffer control bit: LH_colbuf_cntl_2

 (4 12)  (442 412)  (442 412)  routing T_9_25.sp4_v_t_36 <X> T_9_25.sp4_v_b_9
 (6 12)  (444 412)  (444 412)  routing T_9_25.sp4_v_t_36 <X> T_9_25.sp4_v_b_9
 (10 13)  (448 413)  (448 413)  routing T_9_25.sp4_h_r_5 <X> T_9_25.sp4_v_b_10
 (7 15)  (445 415)  (445 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_25

 (9 6)  (501 406)  (501 406)  routing T_10_25.sp4_v_b_4 <X> T_10_25.sp4_h_l_41
 (11 8)  (503 408)  (503 408)  routing T_10_25.sp4_v_t_37 <X> T_10_25.sp4_v_b_8
 (13 8)  (505 408)  (505 408)  routing T_10_25.sp4_v_t_37 <X> T_10_25.sp4_v_b_8
 (6 11)  (498 411)  (498 411)  routing T_10_25.sp4_h_r_6 <X> T_10_25.sp4_h_l_43
 (7 11)  (499 411)  (499 411)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (499 415)  (499 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_25

 (3 6)  (549 406)  (549 406)  routing T_11_25.sp12_v_b_0 <X> T_11_25.sp12_v_t_23
 (5 10)  (551 410)  (551 410)  routing T_11_25.sp4_h_r_3 <X> T_11_25.sp4_h_l_43
 (4 11)  (550 411)  (550 411)  routing T_11_25.sp4_h_r_3 <X> T_11_25.sp4_h_l_43
 (7 11)  (553 411)  (553 411)  Column buffer control bit: LH_colbuf_cntl_2

 (7 13)  (553 413)  (553 413)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 415)  (553 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_25

 (14 0)  (614 400)  (614 400)  routing T_12_25.wire_logic_cluster/lc_0/out <X> T_12_25.lc_trk_g0_0
 (21 0)  (621 400)  (621 400)  routing T_12_25.wire_logic_cluster/lc_3/out <X> T_12_25.lc_trk_g0_3
 (22 0)  (622 400)  (622 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (626 400)  (626 400)  routing T_12_25.lc_trk_g0_4 <X> T_12_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 400)  (629 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 400)  (630 400)  routing T_12_25.lc_trk_g0_5 <X> T_12_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 400)  (631 400)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 400)  (632 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 400)  (633 400)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_0/in_3
 (41 0)  (641 400)  (641 400)  LC_0 Logic Functioning bit
 (42 0)  (642 400)  (642 400)  LC_0 Logic Functioning bit
 (45 0)  (645 400)  (645 400)  LC_0 Logic Functioning bit
 (47 0)  (647 400)  (647 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (3 1)  (603 401)  (603 401)  routing T_12_25.sp12_h_l_23 <X> T_12_25.sp12_v_b_0
 (17 1)  (617 401)  (617 401)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (19 1)  (619 401)  (619 401)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (29 1)  (629 401)  (629 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 401)  (632 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (642 401)  (642 401)  LC_0 Logic Functioning bit
 (43 1)  (643 401)  (643 401)  LC_0 Logic Functioning bit
 (0 2)  (600 402)  (600 402)  routing T_12_25.glb_netwk_6 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (1 2)  (601 402)  (601 402)  routing T_12_25.glb_netwk_6 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (2 2)  (602 402)  (602 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 402)  (614 402)  routing T_12_25.bnr_op_4 <X> T_12_25.lc_trk_g0_4
 (17 2)  (617 402)  (617 402)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (618 402)  (618 402)  routing T_12_25.wire_logic_cluster/lc_5/out <X> T_12_25.lc_trk_g0_5
 (4 3)  (604 403)  (604 403)  routing T_12_25.sp4_h_r_4 <X> T_12_25.sp4_h_l_37
 (6 3)  (606 403)  (606 403)  routing T_12_25.sp4_h_r_4 <X> T_12_25.sp4_h_l_37
 (14 3)  (614 403)  (614 403)  routing T_12_25.bnr_op_4 <X> T_12_25.lc_trk_g0_4
 (17 3)  (617 403)  (617 403)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (15 4)  (615 404)  (615 404)  routing T_12_25.top_op_1 <X> T_12_25.lc_trk_g1_1
 (17 4)  (617 404)  (617 404)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (621 404)  (621 404)  routing T_12_25.wire_logic_cluster/lc_3/out <X> T_12_25.lc_trk_g1_3
 (22 4)  (622 404)  (622 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (18 5)  (618 405)  (618 405)  routing T_12_25.top_op_1 <X> T_12_25.lc_trk_g1_1
 (14 6)  (614 406)  (614 406)  routing T_12_25.wire_logic_cluster/lc_4/out <X> T_12_25.lc_trk_g1_4
 (28 6)  (628 406)  (628 406)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 406)  (629 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 406)  (630 406)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 406)  (632 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 406)  (634 406)  routing T_12_25.lc_trk_g1_1 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 406)  (637 406)  LC_3 Logic Functioning bit
 (39 6)  (639 406)  (639 406)  LC_3 Logic Functioning bit
 (45 6)  (645 406)  (645 406)  LC_3 Logic Functioning bit
 (17 7)  (617 407)  (617 407)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (19 7)  (619 407)  (619 407)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (26 7)  (626 407)  (626 407)  routing T_12_25.lc_trk_g0_3 <X> T_12_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 407)  (629 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (40 7)  (640 407)  (640 407)  LC_3 Logic Functioning bit
 (42 7)  (642 407)  (642 407)  LC_3 Logic Functioning bit
 (51 7)  (651 407)  (651 407)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (627 408)  (627 408)  routing T_12_25.lc_trk_g1_4 <X> T_12_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 408)  (629 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 408)  (630 408)  routing T_12_25.lc_trk_g1_4 <X> T_12_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 408)  (631 408)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 408)  (632 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 408)  (633 408)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (41 8)  (641 408)  (641 408)  LC_4 Logic Functioning bit
 (45 8)  (645 408)  (645 408)  LC_4 Logic Functioning bit
 (51 8)  (651 408)  (651 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (627 409)  (627 409)  routing T_12_25.lc_trk_g1_1 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 409)  (629 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 409)  (632 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (634 409)  (634 409)  routing T_12_25.lc_trk_g1_3 <X> T_12_25.input_2_4
 (35 9)  (635 409)  (635 409)  routing T_12_25.lc_trk_g1_3 <X> T_12_25.input_2_4
 (41 9)  (641 409)  (641 409)  LC_4 Logic Functioning bit
 (42 9)  (642 409)  (642 409)  LC_4 Logic Functioning bit
 (43 9)  (643 409)  (643 409)  LC_4 Logic Functioning bit
 (17 10)  (617 410)  (617 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (626 410)  (626 410)  routing T_12_25.lc_trk_g0_5 <X> T_12_25.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 410)  (628 410)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 410)  (629 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 410)  (630 410)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 410)  (631 410)  routing T_12_25.lc_trk_g0_4 <X> T_12_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 410)  (632 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (637 410)  (637 410)  LC_5 Logic Functioning bit
 (39 10)  (639 410)  (639 410)  LC_5 Logic Functioning bit
 (45 10)  (645 410)  (645 410)  LC_5 Logic Functioning bit
 (51 10)  (651 410)  (651 410)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (7 11)  (607 411)  (607 411)  Column buffer control bit: LH_colbuf_cntl_2

 (14 11)  (614 411)  (614 411)  routing T_12_25.sp4_r_v_b_36 <X> T_12_25.lc_trk_g2_4
 (17 11)  (617 411)  (617 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (29 11)  (629 411)  (629 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (40 11)  (640 411)  (640 411)  LC_5 Logic Functioning bit
 (42 11)  (642 411)  (642 411)  LC_5 Logic Functioning bit
 (7 13)  (607 413)  (607 413)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (600 414)  (600 414)  routing T_12_25.glb_netwk_4 <X> T_12_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 414)  (601 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (603 414)  (603 414)  routing T_12_25.sp12_v_b_1 <X> T_12_25.sp12_v_t_22
 (7 15)  (607 415)  (607 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_25

 (5 2)  (659 402)  (659 402)  routing T_13_25.sp4_v_b_0 <X> T_13_25.sp4_h_l_37
 (11 7)  (665 407)  (665 407)  routing T_13_25.sp4_h_r_9 <X> T_13_25.sp4_h_l_40
 (13 7)  (667 407)  (667 407)  routing T_13_25.sp4_h_r_9 <X> T_13_25.sp4_h_l_40
 (7 11)  (661 411)  (661 411)  Column buffer control bit: LH_colbuf_cntl_2

 (3 12)  (657 412)  (657 412)  routing T_13_25.sp12_v_b_1 <X> T_13_25.sp12_h_r_1
 (3 13)  (657 413)  (657 413)  routing T_13_25.sp12_v_b_1 <X> T_13_25.sp12_h_r_1
 (7 13)  (661 413)  (661 413)  Column buffer control bit: LH_colbuf_cntl_4

 (4 14)  (658 414)  (658 414)  routing T_13_25.sp4_v_b_1 <X> T_13_25.sp4_v_t_44
 (6 14)  (660 414)  (660 414)  routing T_13_25.sp4_v_b_1 <X> T_13_25.sp4_v_t_44
 (7 15)  (661 415)  (661 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_25

 (27 4)  (735 404)  (735 404)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 404)  (736 404)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 404)  (737 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 404)  (740 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 404)  (741 404)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 404)  (742 404)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 404)  (744 404)  LC_2 Logic Functioning bit
 (38 4)  (746 404)  (746 404)  LC_2 Logic Functioning bit
 (46 4)  (754 404)  (754 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (31 5)  (739 405)  (739 405)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 405)  (744 405)  LC_2 Logic Functioning bit
 (38 5)  (746 405)  (746 405)  LC_2 Logic Functioning bit
 (6 6)  (714 406)  (714 406)  routing T_14_25.sp4_v_b_0 <X> T_14_25.sp4_v_t_38
 (11 6)  (719 406)  (719 406)  routing T_14_25.sp4_h_r_11 <X> T_14_25.sp4_v_t_40
 (13 6)  (721 406)  (721 406)  routing T_14_25.sp4_h_r_11 <X> T_14_25.sp4_v_t_40
 (5 7)  (713 407)  (713 407)  routing T_14_25.sp4_v_b_0 <X> T_14_25.sp4_v_t_38
 (12 7)  (720 407)  (720 407)  routing T_14_25.sp4_h_r_11 <X> T_14_25.sp4_v_t_40
 (4 11)  (712 411)  (712 411)  routing T_14_25.sp4_v_b_1 <X> T_14_25.sp4_h_l_43
 (7 11)  (715 411)  (715 411)  Column buffer control bit: LH_colbuf_cntl_2

 (3 12)  (711 412)  (711 412)  routing T_14_25.sp12_v_b_1 <X> T_14_25.sp12_h_r_1
 (4 12)  (712 412)  (712 412)  routing T_14_25.sp4_v_t_36 <X> T_14_25.sp4_v_b_9
 (6 12)  (714 412)  (714 412)  routing T_14_25.sp4_v_t_36 <X> T_14_25.sp4_v_b_9
 (25 12)  (733 412)  (733 412)  routing T_14_25.sp4_v_b_26 <X> T_14_25.lc_trk_g3_2
 (3 13)  (711 413)  (711 413)  routing T_14_25.sp12_v_b_1 <X> T_14_25.sp12_h_r_1
 (16 13)  (724 413)  (724 413)  routing T_14_25.sp12_v_b_8 <X> T_14_25.lc_trk_g3_0
 (17 13)  (725 413)  (725 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (730 413)  (730 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (731 413)  (731 413)  routing T_14_25.sp4_v_b_26 <X> T_14_25.lc_trk_g3_2
 (7 15)  (715 415)  (715 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_25

 (3 0)  (765 400)  (765 400)  routing T_15_25.sp12_h_r_0 <X> T_15_25.sp12_v_b_0
 (15 0)  (777 400)  (777 400)  routing T_15_25.top_op_1 <X> T_15_25.lc_trk_g0_1
 (17 0)  (779 400)  (779 400)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (3 1)  (765 401)  (765 401)  routing T_15_25.sp12_h_r_0 <X> T_15_25.sp12_v_b_0
 (18 1)  (780 401)  (780 401)  routing T_15_25.top_op_1 <X> T_15_25.lc_trk_g0_1
 (0 2)  (762 402)  (762 402)  routing T_15_25.glb_netwk_6 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (1 2)  (763 402)  (763 402)  routing T_15_25.glb_netwk_6 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (2 2)  (764 402)  (764 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 4)  (791 404)  (791 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 404)  (794 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 404)  (795 404)  routing T_15_25.lc_trk_g3_0 <X> T_15_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 404)  (796 404)  routing T_15_25.lc_trk_g3_0 <X> T_15_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 404)  (798 404)  LC_2 Logic Functioning bit
 (38 4)  (800 404)  (800 404)  LC_2 Logic Functioning bit
 (40 4)  (802 404)  (802 404)  LC_2 Logic Functioning bit
 (41 4)  (803 404)  (803 404)  LC_2 Logic Functioning bit
 (42 4)  (804 404)  (804 404)  LC_2 Logic Functioning bit
 (43 4)  (805 404)  (805 404)  LC_2 Logic Functioning bit
 (45 4)  (807 404)  (807 404)  LC_2 Logic Functioning bit
 (53 4)  (815 404)  (815 404)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (36 5)  (798 405)  (798 405)  LC_2 Logic Functioning bit
 (38 5)  (800 405)  (800 405)  LC_2 Logic Functioning bit
 (40 5)  (802 405)  (802 405)  LC_2 Logic Functioning bit
 (41 5)  (803 405)  (803 405)  LC_2 Logic Functioning bit
 (42 5)  (804 405)  (804 405)  LC_2 Logic Functioning bit
 (43 5)  (805 405)  (805 405)  LC_2 Logic Functioning bit
 (5 6)  (767 406)  (767 406)  routing T_15_25.sp4_v_b_3 <X> T_15_25.sp4_h_l_38
 (2 12)  (764 412)  (764 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 13)  (776 413)  (776 413)  routing T_15_25.sp4_h_r_24 <X> T_15_25.lc_trk_g3_0
 (15 13)  (777 413)  (777 413)  routing T_15_25.sp4_h_r_24 <X> T_15_25.lc_trk_g3_0
 (16 13)  (778 413)  (778 413)  routing T_15_25.sp4_h_r_24 <X> T_15_25.lc_trk_g3_0
 (17 13)  (779 413)  (779 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (7 15)  (769 415)  (769 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_25

 (8 3)  (824 403)  (824 403)  routing T_16_25.sp4_h_r_1 <X> T_16_25.sp4_v_t_36
 (9 3)  (825 403)  (825 403)  routing T_16_25.sp4_h_r_1 <X> T_16_25.sp4_v_t_36
 (9 6)  (825 406)  (825 406)  routing T_16_25.sp4_v_b_4 <X> T_16_25.sp4_h_l_41


LogicTile_17_25

 (5 2)  (879 402)  (879 402)  routing T_17_25.sp4_v_b_0 <X> T_17_25.sp4_h_l_37
 (3 3)  (877 403)  (877 403)  routing T_17_25.sp12_v_b_0 <X> T_17_25.sp12_h_l_23
 (3 4)  (877 404)  (877 404)  routing T_17_25.sp12_v_b_0 <X> T_17_25.sp12_h_r_0
 (3 5)  (877 405)  (877 405)  routing T_17_25.sp12_v_b_0 <X> T_17_25.sp12_h_r_0
 (3 11)  (877 411)  (877 411)  routing T_17_25.sp12_v_b_1 <X> T_17_25.sp12_h_l_22
 (7 11)  (881 411)  (881 411)  Column buffer control bit: LH_colbuf_cntl_2

 (19 13)  (893 413)  (893 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_25

 (13 9)  (941 409)  (941 409)  routing T_18_25.sp4_v_t_38 <X> T_18_25.sp4_h_r_8


LogicTile_19_25

 (3 0)  (985 400)  (985 400)  routing T_19_25.sp12_h_r_0 <X> T_19_25.sp12_v_b_0
 (3 1)  (985 401)  (985 401)  routing T_19_25.sp12_h_r_0 <X> T_19_25.sp12_v_b_0


LogicTile_20_25

 (4 6)  (1040 406)  (1040 406)  routing T_20_25.sp4_h_r_9 <X> T_20_25.sp4_v_t_38
 (6 6)  (1042 406)  (1042 406)  routing T_20_25.sp4_h_r_9 <X> T_20_25.sp4_v_t_38
 (5 7)  (1041 407)  (1041 407)  routing T_20_25.sp4_h_r_9 <X> T_20_25.sp4_v_t_38
 (11 14)  (1047 414)  (1047 414)  routing T_20_25.sp4_h_r_5 <X> T_20_25.sp4_v_t_46
 (13 14)  (1049 414)  (1049 414)  routing T_20_25.sp4_h_r_5 <X> T_20_25.sp4_v_t_46
 (12 15)  (1048 415)  (1048 415)  routing T_20_25.sp4_h_r_5 <X> T_20_25.sp4_v_t_46


LogicTile_21_25

 (14 0)  (1104 400)  (1104 400)  routing T_21_25.wire_logic_cluster/lc_0/out <X> T_21_25.lc_trk_g0_0
 (16 0)  (1106 400)  (1106 400)  routing T_21_25.sp4_v_b_1 <X> T_21_25.lc_trk_g0_1
 (17 0)  (1107 400)  (1107 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1108 400)  (1108 400)  routing T_21_25.sp4_v_b_1 <X> T_21_25.lc_trk_g0_1
 (21 0)  (1111 400)  (1111 400)  routing T_21_25.wire_logic_cluster/lc_3/out <X> T_21_25.lc_trk_g0_3
 (22 0)  (1112 400)  (1112 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1115 400)  (1115 400)  routing T_21_25.wire_logic_cluster/lc_2/out <X> T_21_25.lc_trk_g0_2
 (26 0)  (1116 400)  (1116 400)  routing T_21_25.lc_trk_g3_5 <X> T_21_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (1119 400)  (1119 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 400)  (1122 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 400)  (1126 400)  LC_0 Logic Functioning bit
 (38 0)  (1128 400)  (1128 400)  LC_0 Logic Functioning bit
 (39 0)  (1129 400)  (1129 400)  LC_0 Logic Functioning bit
 (41 0)  (1131 400)  (1131 400)  LC_0 Logic Functioning bit
 (42 0)  (1132 400)  (1132 400)  LC_0 Logic Functioning bit
 (43 0)  (1133 400)  (1133 400)  LC_0 Logic Functioning bit
 (44 0)  (1134 400)  (1134 400)  LC_0 Logic Functioning bit
 (45 0)  (1135 400)  (1135 400)  LC_0 Logic Functioning bit
 (46 0)  (1136 400)  (1136 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (1107 401)  (1107 401)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1112 401)  (1112 401)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (1117 401)  (1117 401)  routing T_21_25.lc_trk_g3_5 <X> T_21_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 401)  (1118 401)  routing T_21_25.lc_trk_g3_5 <X> T_21_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 401)  (1119 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 401)  (1122 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (1129 401)  (1129 401)  LC_0 Logic Functioning bit
 (42 1)  (1132 401)  (1132 401)  LC_0 Logic Functioning bit
 (49 1)  (1139 401)  (1139 401)  Carry_In_Mux bit 

 (0 2)  (1090 402)  (1090 402)  routing T_21_25.glb_netwk_6 <X> T_21_25.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 402)  (1091 402)  routing T_21_25.glb_netwk_6 <X> T_21_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 402)  (1092 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 402)  (1104 402)  routing T_21_25.wire_logic_cluster/lc_4/out <X> T_21_25.lc_trk_g0_4
 (17 2)  (1107 402)  (1107 402)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1108 402)  (1108 402)  routing T_21_25.wire_logic_cluster/lc_5/out <X> T_21_25.lc_trk_g0_5
 (22 2)  (1112 402)  (1112 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (1116 402)  (1116 402)  routing T_21_25.lc_trk_g0_7 <X> T_21_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 402)  (1117 402)  routing T_21_25.lc_trk_g1_1 <X> T_21_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 402)  (1119 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 402)  (1122 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 402)  (1126 402)  LC_1 Logic Functioning bit
 (38 2)  (1128 402)  (1128 402)  LC_1 Logic Functioning bit
 (39 2)  (1129 402)  (1129 402)  LC_1 Logic Functioning bit
 (41 2)  (1131 402)  (1131 402)  LC_1 Logic Functioning bit
 (42 2)  (1132 402)  (1132 402)  LC_1 Logic Functioning bit
 (43 2)  (1133 402)  (1133 402)  LC_1 Logic Functioning bit
 (44 2)  (1134 402)  (1134 402)  LC_1 Logic Functioning bit
 (45 2)  (1135 402)  (1135 402)  LC_1 Logic Functioning bit
 (17 3)  (1107 403)  (1107 403)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (1111 403)  (1111 403)  routing T_21_25.sp4_r_v_b_31 <X> T_21_25.lc_trk_g0_7
 (26 3)  (1116 403)  (1116 403)  routing T_21_25.lc_trk_g0_7 <X> T_21_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 403)  (1119 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (1122 403)  (1122 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1123 403)  (1123 403)  routing T_21_25.lc_trk_g2_1 <X> T_21_25.input_2_1
 (39 3)  (1129 403)  (1129 403)  LC_1 Logic Functioning bit
 (42 3)  (1132 403)  (1132 403)  LC_1 Logic Functioning bit
 (46 3)  (1136 403)  (1136 403)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (16 4)  (1106 404)  (1106 404)  routing T_21_25.sp4_v_b_1 <X> T_21_25.lc_trk_g1_1
 (17 4)  (1107 404)  (1107 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (1108 404)  (1108 404)  routing T_21_25.sp4_v_b_1 <X> T_21_25.lc_trk_g1_1
 (29 4)  (1119 404)  (1119 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 404)  (1122 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 404)  (1126 404)  LC_2 Logic Functioning bit
 (38 4)  (1128 404)  (1128 404)  LC_2 Logic Functioning bit
 (39 4)  (1129 404)  (1129 404)  LC_2 Logic Functioning bit
 (41 4)  (1131 404)  (1131 404)  LC_2 Logic Functioning bit
 (42 4)  (1132 404)  (1132 404)  LC_2 Logic Functioning bit
 (43 4)  (1133 404)  (1133 404)  LC_2 Logic Functioning bit
 (44 4)  (1134 404)  (1134 404)  LC_2 Logic Functioning bit
 (45 4)  (1135 404)  (1135 404)  LC_2 Logic Functioning bit
 (46 4)  (1136 404)  (1136 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (28 5)  (1118 405)  (1118 405)  routing T_21_25.lc_trk_g2_0 <X> T_21_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 405)  (1119 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (1122 405)  (1122 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1125 405)  (1125 405)  routing T_21_25.lc_trk_g0_2 <X> T_21_25.input_2_2
 (39 5)  (1129 405)  (1129 405)  LC_2 Logic Functioning bit
 (42 5)  (1132 405)  (1132 405)  LC_2 Logic Functioning bit
 (14 6)  (1104 406)  (1104 406)  routing T_21_25.sp4_v_t_1 <X> T_21_25.lc_trk_g1_4
 (21 6)  (1111 406)  (1111 406)  routing T_21_25.sp4_h_l_2 <X> T_21_25.lc_trk_g1_7
 (22 6)  (1112 406)  (1112 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1113 406)  (1113 406)  routing T_21_25.sp4_h_l_2 <X> T_21_25.lc_trk_g1_7
 (24 6)  (1114 406)  (1114 406)  routing T_21_25.sp4_h_l_2 <X> T_21_25.lc_trk_g1_7
 (27 6)  (1117 406)  (1117 406)  routing T_21_25.lc_trk_g1_1 <X> T_21_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 406)  (1119 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 406)  (1122 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 406)  (1126 406)  LC_3 Logic Functioning bit
 (38 6)  (1128 406)  (1128 406)  LC_3 Logic Functioning bit
 (39 6)  (1129 406)  (1129 406)  LC_3 Logic Functioning bit
 (41 6)  (1131 406)  (1131 406)  LC_3 Logic Functioning bit
 (42 6)  (1132 406)  (1132 406)  LC_3 Logic Functioning bit
 (43 6)  (1133 406)  (1133 406)  LC_3 Logic Functioning bit
 (44 6)  (1134 406)  (1134 406)  LC_3 Logic Functioning bit
 (45 6)  (1135 406)  (1135 406)  LC_3 Logic Functioning bit
 (46 6)  (1136 406)  (1136 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (1104 407)  (1104 407)  routing T_21_25.sp4_v_t_1 <X> T_21_25.lc_trk_g1_4
 (16 7)  (1106 407)  (1106 407)  routing T_21_25.sp4_v_t_1 <X> T_21_25.lc_trk_g1_4
 (17 7)  (1107 407)  (1107 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 7)  (1116 407)  (1116 407)  routing T_21_25.lc_trk_g3_2 <X> T_21_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 407)  (1117 407)  routing T_21_25.lc_trk_g3_2 <X> T_21_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 407)  (1118 407)  routing T_21_25.lc_trk_g3_2 <X> T_21_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 407)  (1119 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (1122 407)  (1122 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1125 407)  (1125 407)  routing T_21_25.lc_trk_g0_3 <X> T_21_25.input_2_3
 (39 7)  (1129 407)  (1129 407)  LC_3 Logic Functioning bit
 (42 7)  (1132 407)  (1132 407)  LC_3 Logic Functioning bit
 (17 8)  (1107 408)  (1107 408)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1108 408)  (1108 408)  routing T_21_25.wire_logic_cluster/lc_1/out <X> T_21_25.lc_trk_g2_1
 (25 8)  (1115 408)  (1115 408)  routing T_21_25.sp4_v_t_23 <X> T_21_25.lc_trk_g2_2
 (29 8)  (1119 408)  (1119 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 408)  (1122 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 408)  (1125 408)  routing T_21_25.lc_trk_g0_4 <X> T_21_25.input_2_4
 (36 8)  (1126 408)  (1126 408)  LC_4 Logic Functioning bit
 (38 8)  (1128 408)  (1128 408)  LC_4 Logic Functioning bit
 (39 8)  (1129 408)  (1129 408)  LC_4 Logic Functioning bit
 (41 8)  (1131 408)  (1131 408)  LC_4 Logic Functioning bit
 (42 8)  (1132 408)  (1132 408)  LC_4 Logic Functioning bit
 (43 8)  (1133 408)  (1133 408)  LC_4 Logic Functioning bit
 (44 8)  (1134 408)  (1134 408)  LC_4 Logic Functioning bit
 (45 8)  (1135 408)  (1135 408)  LC_4 Logic Functioning bit
 (51 8)  (1141 408)  (1141 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (1104 409)  (1104 409)  routing T_21_25.sp4_h_r_24 <X> T_21_25.lc_trk_g2_0
 (15 9)  (1105 409)  (1105 409)  routing T_21_25.sp4_h_r_24 <X> T_21_25.lc_trk_g2_0
 (16 9)  (1106 409)  (1106 409)  routing T_21_25.sp4_h_r_24 <X> T_21_25.lc_trk_g2_0
 (17 9)  (1107 409)  (1107 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (1112 409)  (1112 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1113 409)  (1113 409)  routing T_21_25.sp4_v_t_23 <X> T_21_25.lc_trk_g2_2
 (25 9)  (1115 409)  (1115 409)  routing T_21_25.sp4_v_t_23 <X> T_21_25.lc_trk_g2_2
 (26 9)  (1116 409)  (1116 409)  routing T_21_25.lc_trk_g2_2 <X> T_21_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 409)  (1118 409)  routing T_21_25.lc_trk_g2_2 <X> T_21_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 409)  (1119 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (1122 409)  (1122 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (39 9)  (1129 409)  (1129 409)  LC_4 Logic Functioning bit
 (42 9)  (1132 409)  (1132 409)  LC_4 Logic Functioning bit
 (21 10)  (1111 410)  (1111 410)  routing T_21_25.wire_logic_cluster/lc_7/out <X> T_21_25.lc_trk_g2_7
 (22 10)  (1112 410)  (1112 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1115 410)  (1115 410)  routing T_21_25.wire_logic_cluster/lc_6/out <X> T_21_25.lc_trk_g2_6
 (26 10)  (1116 410)  (1116 410)  routing T_21_25.lc_trk_g3_4 <X> T_21_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 410)  (1117 410)  routing T_21_25.lc_trk_g1_1 <X> T_21_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 410)  (1119 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 410)  (1122 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 410)  (1125 410)  routing T_21_25.lc_trk_g0_5 <X> T_21_25.input_2_5
 (36 10)  (1126 410)  (1126 410)  LC_5 Logic Functioning bit
 (38 10)  (1128 410)  (1128 410)  LC_5 Logic Functioning bit
 (39 10)  (1129 410)  (1129 410)  LC_5 Logic Functioning bit
 (41 10)  (1131 410)  (1131 410)  LC_5 Logic Functioning bit
 (42 10)  (1132 410)  (1132 410)  LC_5 Logic Functioning bit
 (43 10)  (1133 410)  (1133 410)  LC_5 Logic Functioning bit
 (44 10)  (1134 410)  (1134 410)  LC_5 Logic Functioning bit
 (45 10)  (1135 410)  (1135 410)  LC_5 Logic Functioning bit
 (47 10)  (1137 410)  (1137 410)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (7 11)  (1097 411)  (1097 411)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (1112 411)  (1112 411)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (1117 411)  (1117 411)  routing T_21_25.lc_trk_g3_4 <X> T_21_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 411)  (1118 411)  routing T_21_25.lc_trk_g3_4 <X> T_21_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 411)  (1119 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (1122 411)  (1122 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (39 11)  (1129 411)  (1129 411)  LC_5 Logic Functioning bit
 (42 11)  (1132 411)  (1132 411)  LC_5 Logic Functioning bit
 (25 12)  (1115 412)  (1115 412)  routing T_21_25.sp4_v_b_26 <X> T_21_25.lc_trk_g3_2
 (26 12)  (1116 412)  (1116 412)  routing T_21_25.lc_trk_g1_7 <X> T_21_25.wire_logic_cluster/lc_6/in_0
 (29 12)  (1119 412)  (1119 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 412)  (1122 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 412)  (1125 412)  routing T_21_25.lc_trk_g2_6 <X> T_21_25.input_2_6
 (36 12)  (1126 412)  (1126 412)  LC_6 Logic Functioning bit
 (38 12)  (1128 412)  (1128 412)  LC_6 Logic Functioning bit
 (39 12)  (1129 412)  (1129 412)  LC_6 Logic Functioning bit
 (41 12)  (1131 412)  (1131 412)  LC_6 Logic Functioning bit
 (42 12)  (1132 412)  (1132 412)  LC_6 Logic Functioning bit
 (43 12)  (1133 412)  (1133 412)  LC_6 Logic Functioning bit
 (44 12)  (1134 412)  (1134 412)  LC_6 Logic Functioning bit
 (45 12)  (1135 412)  (1135 412)  LC_6 Logic Functioning bit
 (52 12)  (1142 412)  (1142 412)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (1112 413)  (1112 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1113 413)  (1113 413)  routing T_21_25.sp4_v_b_26 <X> T_21_25.lc_trk_g3_2
 (26 13)  (1116 413)  (1116 413)  routing T_21_25.lc_trk_g1_7 <X> T_21_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 413)  (1117 413)  routing T_21_25.lc_trk_g1_7 <X> T_21_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 413)  (1119 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (1122 413)  (1122 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1123 413)  (1123 413)  routing T_21_25.lc_trk_g2_6 <X> T_21_25.input_2_6
 (35 13)  (1125 413)  (1125 413)  routing T_21_25.lc_trk_g2_6 <X> T_21_25.input_2_6
 (39 13)  (1129 413)  (1129 413)  LC_6 Logic Functioning bit
 (42 13)  (1132 413)  (1132 413)  LC_6 Logic Functioning bit
 (1 14)  (1091 414)  (1091 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (1104 414)  (1104 414)  routing T_21_25.sp4_v_t_17 <X> T_21_25.lc_trk_g3_4
 (15 14)  (1105 414)  (1105 414)  routing T_21_25.sp4_h_r_45 <X> T_21_25.lc_trk_g3_5
 (16 14)  (1106 414)  (1106 414)  routing T_21_25.sp4_h_r_45 <X> T_21_25.lc_trk_g3_5
 (17 14)  (1107 414)  (1107 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1108 414)  (1108 414)  routing T_21_25.sp4_h_r_45 <X> T_21_25.lc_trk_g3_5
 (26 14)  (1116 414)  (1116 414)  routing T_21_25.lc_trk_g2_7 <X> T_21_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 414)  (1117 414)  routing T_21_25.lc_trk_g1_1 <X> T_21_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 414)  (1119 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 414)  (1122 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 414)  (1125 414)  routing T_21_25.lc_trk_g1_4 <X> T_21_25.input_2_7
 (36 14)  (1126 414)  (1126 414)  LC_7 Logic Functioning bit
 (37 14)  (1127 414)  (1127 414)  LC_7 Logic Functioning bit
 (39 14)  (1129 414)  (1129 414)  LC_7 Logic Functioning bit
 (43 14)  (1133 414)  (1133 414)  LC_7 Logic Functioning bit
 (45 14)  (1135 414)  (1135 414)  LC_7 Logic Functioning bit
 (47 14)  (1137 414)  (1137 414)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (1090 415)  (1090 415)  routing T_21_25.glb_netwk_2 <X> T_21_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (1097 415)  (1097 415)  Column buffer control bit: LH_colbuf_cntl_6

 (16 15)  (1106 415)  (1106 415)  routing T_21_25.sp4_v_t_17 <X> T_21_25.lc_trk_g3_4
 (17 15)  (1107 415)  (1107 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (1108 415)  (1108 415)  routing T_21_25.sp4_h_r_45 <X> T_21_25.lc_trk_g3_5
 (26 15)  (1116 415)  (1116 415)  routing T_21_25.lc_trk_g2_7 <X> T_21_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 415)  (1118 415)  routing T_21_25.lc_trk_g2_7 <X> T_21_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 415)  (1119 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (1122 415)  (1122 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (1124 415)  (1124 415)  routing T_21_25.lc_trk_g1_4 <X> T_21_25.input_2_7
 (36 15)  (1126 415)  (1126 415)  LC_7 Logic Functioning bit
 (40 15)  (1130 415)  (1130 415)  LC_7 Logic Functioning bit
 (42 15)  (1132 415)  (1132 415)  LC_7 Logic Functioning bit
 (43 15)  (1133 415)  (1133 415)  LC_7 Logic Functioning bit


LogicTile_22_25

 (26 0)  (1170 400)  (1170 400)  routing T_22_25.lc_trk_g0_4 <X> T_22_25.wire_logic_cluster/lc_0/in_0
 (32 0)  (1176 400)  (1176 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 400)  (1178 400)  routing T_22_25.lc_trk_g1_2 <X> T_22_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 400)  (1180 400)  LC_0 Logic Functioning bit
 (38 0)  (1182 400)  (1182 400)  LC_0 Logic Functioning bit
 (29 1)  (1173 401)  (1173 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 401)  (1175 401)  routing T_22_25.lc_trk_g1_2 <X> T_22_25.wire_logic_cluster/lc_0/in_3
 (37 1)  (1181 401)  (1181 401)  LC_0 Logic Functioning bit
 (39 1)  (1183 401)  (1183 401)  LC_0 Logic Functioning bit
 (48 1)  (1192 401)  (1192 401)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (14 3)  (1158 403)  (1158 403)  routing T_22_25.sp4_h_r_4 <X> T_22_25.lc_trk_g0_4
 (15 3)  (1159 403)  (1159 403)  routing T_22_25.sp4_h_r_4 <X> T_22_25.lc_trk_g0_4
 (16 3)  (1160 403)  (1160 403)  routing T_22_25.sp4_h_r_4 <X> T_22_25.lc_trk_g0_4
 (17 3)  (1161 403)  (1161 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (8 4)  (1152 404)  (1152 404)  routing T_22_25.sp4_h_l_45 <X> T_22_25.sp4_h_r_4
 (10 4)  (1154 404)  (1154 404)  routing T_22_25.sp4_h_l_45 <X> T_22_25.sp4_h_r_4
 (4 5)  (1148 405)  (1148 405)  routing T_22_25.sp4_v_t_47 <X> T_22_25.sp4_h_r_3
 (22 5)  (1166 405)  (1166 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1167 405)  (1167 405)  routing T_22_25.sp4_v_b_18 <X> T_22_25.lc_trk_g1_2
 (24 5)  (1168 405)  (1168 405)  routing T_22_25.sp4_v_b_18 <X> T_22_25.lc_trk_g1_2


LogicTile_23_25

 (5 2)  (1203 402)  (1203 402)  routing T_23_25.sp4_h_r_9 <X> T_23_25.sp4_h_l_37
 (4 3)  (1202 403)  (1202 403)  routing T_23_25.sp4_h_r_9 <X> T_23_25.sp4_h_l_37


LogicTile_24_25

 (22 1)  (1274 401)  (1274 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (12 2)  (1264 402)  (1264 402)  routing T_24_25.sp4_v_b_2 <X> T_24_25.sp4_h_l_39
 (14 2)  (1266 402)  (1266 402)  routing T_24_25.sp4_h_l_9 <X> T_24_25.lc_trk_g0_4
 (14 3)  (1266 403)  (1266 403)  routing T_24_25.sp4_h_l_9 <X> T_24_25.lc_trk_g0_4
 (15 3)  (1267 403)  (1267 403)  routing T_24_25.sp4_h_l_9 <X> T_24_25.lc_trk_g0_4
 (16 3)  (1268 403)  (1268 403)  routing T_24_25.sp4_h_l_9 <X> T_24_25.lc_trk_g0_4
 (17 3)  (1269 403)  (1269 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (32 4)  (1284 404)  (1284 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 404)  (1285 404)  routing T_24_25.lc_trk_g2_3 <X> T_24_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 404)  (1288 404)  LC_2 Logic Functioning bit
 (38 4)  (1290 404)  (1290 404)  LC_2 Logic Functioning bit
 (26 5)  (1278 405)  (1278 405)  routing T_24_25.lc_trk_g2_2 <X> T_24_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 405)  (1280 405)  routing T_24_25.lc_trk_g2_2 <X> T_24_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 405)  (1281 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 405)  (1283 405)  routing T_24_25.lc_trk_g2_3 <X> T_24_25.wire_logic_cluster/lc_2/in_3
 (37 5)  (1289 405)  (1289 405)  LC_2 Logic Functioning bit
 (39 5)  (1291 405)  (1291 405)  LC_2 Logic Functioning bit
 (31 6)  (1283 406)  (1283 406)  routing T_24_25.lc_trk_g0_4 <X> T_24_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 406)  (1284 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 406)  (1288 406)  LC_3 Logic Functioning bit
 (38 6)  (1290 406)  (1290 406)  LC_3 Logic Functioning bit
 (10 7)  (1262 407)  (1262 407)  routing T_24_25.sp4_h_l_46 <X> T_24_25.sp4_v_t_41
 (26 7)  (1278 407)  (1278 407)  routing T_24_25.lc_trk_g2_3 <X> T_24_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 407)  (1280 407)  routing T_24_25.lc_trk_g2_3 <X> T_24_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 407)  (1281 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (1289 407)  (1289 407)  LC_3 Logic Functioning bit
 (39 7)  (1291 407)  (1291 407)  LC_3 Logic Functioning bit
 (22 8)  (1274 408)  (1274 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1275 408)  (1275 408)  routing T_24_25.sp4_h_r_27 <X> T_24_25.lc_trk_g2_3
 (24 8)  (1276 408)  (1276 408)  routing T_24_25.sp4_h_r_27 <X> T_24_25.lc_trk_g2_3
 (25 8)  (1277 408)  (1277 408)  routing T_24_25.sp4_v_b_26 <X> T_24_25.lc_trk_g2_2
 (21 9)  (1273 409)  (1273 409)  routing T_24_25.sp4_h_r_27 <X> T_24_25.lc_trk_g2_3
 (22 9)  (1274 409)  (1274 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1275 409)  (1275 409)  routing T_24_25.sp4_v_b_26 <X> T_24_25.lc_trk_g2_2
 (32 10)  (1284 410)  (1284 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 410)  (1288 410)  LC_5 Logic Functioning bit
 (38 10)  (1290 410)  (1290 410)  LC_5 Logic Functioning bit
 (14 11)  (1266 411)  (1266 411)  routing T_24_25.sp12_v_b_20 <X> T_24_25.lc_trk_g2_4
 (16 11)  (1268 411)  (1268 411)  routing T_24_25.sp12_v_b_20 <X> T_24_25.lc_trk_g2_4
 (17 11)  (1269 411)  (1269 411)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (26 11)  (1278 411)  (1278 411)  routing T_24_25.lc_trk_g2_3 <X> T_24_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 411)  (1280 411)  routing T_24_25.lc_trk_g2_3 <X> T_24_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 411)  (1281 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 411)  (1283 411)  routing T_24_25.lc_trk_g0_2 <X> T_24_25.wire_logic_cluster/lc_5/in_3
 (37 11)  (1289 411)  (1289 411)  LC_5 Logic Functioning bit
 (39 11)  (1291 411)  (1291 411)  LC_5 Logic Functioning bit
 (53 11)  (1305 411)  (1305 411)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (31 14)  (1283 414)  (1283 414)  routing T_24_25.lc_trk_g2_4 <X> T_24_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 414)  (1284 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 414)  (1285 414)  routing T_24_25.lc_trk_g2_4 <X> T_24_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 414)  (1288 414)  LC_7 Logic Functioning bit
 (38 14)  (1290 414)  (1290 414)  LC_7 Logic Functioning bit
 (26 15)  (1278 415)  (1278 415)  routing T_24_25.lc_trk_g2_3 <X> T_24_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 415)  (1280 415)  routing T_24_25.lc_trk_g2_3 <X> T_24_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 415)  (1281 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (1289 415)  (1289 415)  LC_7 Logic Functioning bit
 (39 15)  (1291 415)  (1291 415)  LC_7 Logic Functioning bit
 (53 15)  (1305 415)  (1305 415)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_25_25

 (21 0)  (1327 400)  (1327 400)  routing T_25_25.lft_op_3 <X> T_25_25.lc_trk_g0_3
 (22 0)  (1328 400)  (1328 400)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1330 400)  (1330 400)  routing T_25_25.lft_op_3 <X> T_25_25.lc_trk_g0_3
 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 402)  (1306 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (1 2)  (1307 402)  (1307 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (12 3)  (1318 403)  (1318 403)  routing T_25_25.sp4_h_l_39 <X> T_25_25.sp4_v_t_39
 (28 4)  (1334 404)  (1334 404)  routing T_25_25.lc_trk_g2_1 <X> T_25_25.wire_bram/ram/WDATA_13
 (29 4)  (1335 404)  (1335 404)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_1 wire_bram/ram/WDATA_13
 (37 4)  (1343 404)  (1343 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_13 sp12_h_r_12
 (13 6)  (1319 406)  (1319 406)  routing T_25_25.sp4_h_r_5 <X> T_25_25.sp4_v_t_40
 (12 7)  (1318 407)  (1318 407)  routing T_25_25.sp4_h_r_5 <X> T_25_25.sp4_v_t_40
 (17 8)  (1323 408)  (1323 408)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1324 408)  (1324 408)  routing T_25_25.bnl_op_1 <X> T_25_25.lc_trk_g2_1
 (18 9)  (1324 409)  (1324 409)  routing T_25_25.bnl_op_1 <X> T_25_25.lc_trk_g2_1
 (14 10)  (1320 410)  (1320 410)  routing T_25_25.sp4_v_t_25 <X> T_25_25.lc_trk_g2_4
 (8 11)  (1314 411)  (1314 411)  routing T_25_25.sp4_h_r_7 <X> T_25_25.sp4_v_t_42
 (9 11)  (1315 411)  (1315 411)  routing T_25_25.sp4_h_r_7 <X> T_25_25.sp4_v_t_42
 (14 11)  (1320 411)  (1320 411)  routing T_25_25.sp4_v_t_25 <X> T_25_25.lc_trk_g2_4
 (16 11)  (1322 411)  (1322 411)  routing T_25_25.sp4_v_t_25 <X> T_25_25.lc_trk_g2_4
 (17 11)  (1323 411)  (1323 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (29 12)  (1335 412)  (1335 412)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_3 wire_bram/ram/WDATA_9
 (30 13)  (1336 413)  (1336 413)  routing T_25_25.lc_trk_g0_3 <X> T_25_25.wire_bram/ram/WDATA_9
 (38 13)  (1344 413)  (1344 413)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_9 sp12_h_r_20
 (0 14)  (1306 414)  (1306 414)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE
 (3 15)  (1309 415)  (1309 415)  routing T_25_25.sp12_h_l_22 <X> T_25_25.sp12_v_t_22
 (7 15)  (1313 415)  (1313 415)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_26_25

 (27 0)  (1375 400)  (1375 400)  routing T_26_25.lc_trk_g1_0 <X> T_26_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 400)  (1377 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 400)  (1380 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1381 400)  (1381 400)  routing T_26_25.lc_trk_g2_1 <X> T_26_25.wire_logic_cluster/lc_0/in_3
 (37 0)  (1385 400)  (1385 400)  LC_0 Logic Functioning bit
 (39 0)  (1387 400)  (1387 400)  LC_0 Logic Functioning bit
 (44 0)  (1392 400)  (1392 400)  LC_0 Logic Functioning bit
 (45 0)  (1393 400)  (1393 400)  LC_0 Logic Functioning bit
 (46 0)  (1394 400)  (1394 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (1374 401)  (1374 401)  routing T_26_25.lc_trk_g2_2 <X> T_26_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (1376 401)  (1376 401)  routing T_26_25.lc_trk_g2_2 <X> T_26_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 401)  (1377 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (1380 401)  (1380 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1381 401)  (1381 401)  routing T_26_25.lc_trk_g3_1 <X> T_26_25.input_2_0
 (34 1)  (1382 401)  (1382 401)  routing T_26_25.lc_trk_g3_1 <X> T_26_25.input_2_0
 (41 1)  (1389 401)  (1389 401)  LC_0 Logic Functioning bit
 (43 1)  (1391 401)  (1391 401)  LC_0 Logic Functioning bit
 (0 2)  (1348 402)  (1348 402)  routing T_26_25.glb_netwk_6 <X> T_26_25.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 402)  (1349 402)  routing T_26_25.glb_netwk_6 <X> T_26_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 402)  (1350 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1375 402)  (1375 402)  routing T_26_25.lc_trk_g1_1 <X> T_26_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 402)  (1377 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1380 402)  (1380 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1385 402)  (1385 402)  LC_1 Logic Functioning bit
 (39 2)  (1387 402)  (1387 402)  LC_1 Logic Functioning bit
 (44 2)  (1392 402)  (1392 402)  LC_1 Logic Functioning bit
 (45 2)  (1393 402)  (1393 402)  LC_1 Logic Functioning bit
 (46 2)  (1394 402)  (1394 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (1374 403)  (1374 403)  routing T_26_25.lc_trk_g3_2 <X> T_26_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (1375 403)  (1375 403)  routing T_26_25.lc_trk_g3_2 <X> T_26_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (1376 403)  (1376 403)  routing T_26_25.lc_trk_g3_2 <X> T_26_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1377 403)  (1377 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (41 3)  (1389 403)  (1389 403)  LC_1 Logic Functioning bit
 (43 3)  (1391 403)  (1391 403)  LC_1 Logic Functioning bit
 (14 4)  (1362 404)  (1362 404)  routing T_26_25.sp4_h_l_5 <X> T_26_25.lc_trk_g1_0
 (17 4)  (1365 404)  (1365 404)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1366 404)  (1366 404)  routing T_26_25.wire_logic_cluster/lc_1/out <X> T_26_25.lc_trk_g1_1
 (21 4)  (1369 404)  (1369 404)  routing T_26_25.wire_logic_cluster/lc_3/out <X> T_26_25.lc_trk_g1_3
 (22 4)  (1370 404)  (1370 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1373 404)  (1373 404)  routing T_26_25.wire_logic_cluster/lc_2/out <X> T_26_25.lc_trk_g1_2
 (27 4)  (1375 404)  (1375 404)  routing T_26_25.lc_trk_g1_2 <X> T_26_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 404)  (1377 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 404)  (1380 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (1385 404)  (1385 404)  LC_2 Logic Functioning bit
 (39 4)  (1387 404)  (1387 404)  LC_2 Logic Functioning bit
 (44 4)  (1392 404)  (1392 404)  LC_2 Logic Functioning bit
 (45 4)  (1393 404)  (1393 404)  LC_2 Logic Functioning bit
 (14 5)  (1362 405)  (1362 405)  routing T_26_25.sp4_h_l_5 <X> T_26_25.lc_trk_g1_0
 (15 5)  (1363 405)  (1363 405)  routing T_26_25.sp4_h_l_5 <X> T_26_25.lc_trk_g1_0
 (16 5)  (1364 405)  (1364 405)  routing T_26_25.sp4_h_l_5 <X> T_26_25.lc_trk_g1_0
 (17 5)  (1365 405)  (1365 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (1370 405)  (1370 405)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (1374 405)  (1374 405)  routing T_26_25.lc_trk_g2_2 <X> T_26_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (1376 405)  (1376 405)  routing T_26_25.lc_trk_g2_2 <X> T_26_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1377 405)  (1377 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1378 405)  (1378 405)  routing T_26_25.lc_trk_g1_2 <X> T_26_25.wire_logic_cluster/lc_2/in_1
 (41 5)  (1389 405)  (1389 405)  LC_2 Logic Functioning bit
 (43 5)  (1391 405)  (1391 405)  LC_2 Logic Functioning bit
 (51 5)  (1399 405)  (1399 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (1365 406)  (1365 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1366 406)  (1366 406)  routing T_26_25.wire_logic_cluster/lc_5/out <X> T_26_25.lc_trk_g1_5
 (25 6)  (1373 406)  (1373 406)  routing T_26_25.wire_logic_cluster/lc_6/out <X> T_26_25.lc_trk_g1_6
 (27 6)  (1375 406)  (1375 406)  routing T_26_25.lc_trk_g1_3 <X> T_26_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 406)  (1377 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1380 406)  (1380 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1385 406)  (1385 406)  LC_3 Logic Functioning bit
 (39 6)  (1387 406)  (1387 406)  LC_3 Logic Functioning bit
 (44 6)  (1392 406)  (1392 406)  LC_3 Logic Functioning bit
 (45 6)  (1393 406)  (1393 406)  LC_3 Logic Functioning bit
 (22 7)  (1370 407)  (1370 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1374 407)  (1374 407)  routing T_26_25.lc_trk_g3_2 <X> T_26_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (1375 407)  (1375 407)  routing T_26_25.lc_trk_g3_2 <X> T_26_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (1376 407)  (1376 407)  routing T_26_25.lc_trk_g3_2 <X> T_26_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1377 407)  (1377 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1378 407)  (1378 407)  routing T_26_25.lc_trk_g1_3 <X> T_26_25.wire_logic_cluster/lc_3/in_1
 (41 7)  (1389 407)  (1389 407)  LC_3 Logic Functioning bit
 (43 7)  (1391 407)  (1391 407)  LC_3 Logic Functioning bit
 (51 7)  (1399 407)  (1399 407)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (16 8)  (1364 408)  (1364 408)  routing T_26_25.sp12_v_t_6 <X> T_26_25.lc_trk_g2_1
 (17 8)  (1365 408)  (1365 408)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (25 8)  (1373 408)  (1373 408)  routing T_26_25.sp4_v_b_26 <X> T_26_25.lc_trk_g2_2
 (27 8)  (1375 408)  (1375 408)  routing T_26_25.lc_trk_g3_4 <X> T_26_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (1376 408)  (1376 408)  routing T_26_25.lc_trk_g3_4 <X> T_26_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 408)  (1377 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1378 408)  (1378 408)  routing T_26_25.lc_trk_g3_4 <X> T_26_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (1380 408)  (1380 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1385 408)  (1385 408)  LC_4 Logic Functioning bit
 (39 8)  (1387 408)  (1387 408)  LC_4 Logic Functioning bit
 (44 8)  (1392 408)  (1392 408)  LC_4 Logic Functioning bit
 (45 8)  (1393 408)  (1393 408)  LC_4 Logic Functioning bit
 (51 8)  (1399 408)  (1399 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (1370 409)  (1370 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1371 409)  (1371 409)  routing T_26_25.sp4_v_b_26 <X> T_26_25.lc_trk_g2_2
 (26 9)  (1374 409)  (1374 409)  routing T_26_25.lc_trk_g2_2 <X> T_26_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (1376 409)  (1376 409)  routing T_26_25.lc_trk_g2_2 <X> T_26_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1377 409)  (1377 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (1389 409)  (1389 409)  LC_4 Logic Functioning bit
 (43 9)  (1391 409)  (1391 409)  LC_4 Logic Functioning bit
 (27 10)  (1375 410)  (1375 410)  routing T_26_25.lc_trk_g1_5 <X> T_26_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (1377 410)  (1377 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1378 410)  (1378 410)  routing T_26_25.lc_trk_g1_5 <X> T_26_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (1380 410)  (1380 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (1385 410)  (1385 410)  LC_5 Logic Functioning bit
 (39 10)  (1387 410)  (1387 410)  LC_5 Logic Functioning bit
 (44 10)  (1392 410)  (1392 410)  LC_5 Logic Functioning bit
 (45 10)  (1393 410)  (1393 410)  LC_5 Logic Functioning bit
 (51 10)  (1399 410)  (1399 410)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (1374 411)  (1374 411)  routing T_26_25.lc_trk_g3_2 <X> T_26_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (1375 411)  (1375 411)  routing T_26_25.lc_trk_g3_2 <X> T_26_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (1376 411)  (1376 411)  routing T_26_25.lc_trk_g3_2 <X> T_26_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (1377 411)  (1377 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (41 11)  (1389 411)  (1389 411)  LC_5 Logic Functioning bit
 (43 11)  (1391 411)  (1391 411)  LC_5 Logic Functioning bit
 (16 12)  (1364 412)  (1364 412)  routing T_26_25.sp12_v_t_6 <X> T_26_25.lc_trk_g3_1
 (17 12)  (1365 412)  (1365 412)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (25 12)  (1373 412)  (1373 412)  routing T_26_25.sp4_v_b_26 <X> T_26_25.lc_trk_g3_2
 (27 12)  (1375 412)  (1375 412)  routing T_26_25.lc_trk_g1_6 <X> T_26_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 412)  (1377 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1378 412)  (1378 412)  routing T_26_25.lc_trk_g1_6 <X> T_26_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (1380 412)  (1380 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (1385 412)  (1385 412)  LC_6 Logic Functioning bit
 (39 12)  (1387 412)  (1387 412)  LC_6 Logic Functioning bit
 (44 12)  (1392 412)  (1392 412)  LC_6 Logic Functioning bit
 (45 12)  (1393 412)  (1393 412)  LC_6 Logic Functioning bit
 (51 12)  (1399 412)  (1399 412)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (7 13)  (1355 413)  (1355 413)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (1370 413)  (1370 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1371 413)  (1371 413)  routing T_26_25.sp4_v_b_26 <X> T_26_25.lc_trk_g3_2
 (26 13)  (1374 413)  (1374 413)  routing T_26_25.lc_trk_g2_2 <X> T_26_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (1376 413)  (1376 413)  routing T_26_25.lc_trk_g2_2 <X> T_26_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (1377 413)  (1377 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1378 413)  (1378 413)  routing T_26_25.lc_trk_g1_6 <X> T_26_25.wire_logic_cluster/lc_6/in_1
 (41 13)  (1389 413)  (1389 413)  LC_6 Logic Functioning bit
 (43 13)  (1391 413)  (1391 413)  LC_6 Logic Functioning bit
 (0 14)  (1348 414)  (1348 414)  routing T_26_25.glb_netwk_4 <X> T_26_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 414)  (1349 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1362 414)  (1362 414)  routing T_26_25.wire_logic_cluster/lc_4/out <X> T_26_25.lc_trk_g3_4
 (21 14)  (1369 414)  (1369 414)  routing T_26_25.wire_logic_cluster/lc_7/out <X> T_26_25.lc_trk_g3_7
 (22 14)  (1370 414)  (1370 414)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1375 414)  (1375 414)  routing T_26_25.lc_trk_g3_7 <X> T_26_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (1376 414)  (1376 414)  routing T_26_25.lc_trk_g3_7 <X> T_26_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (1377 414)  (1377 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1378 414)  (1378 414)  routing T_26_25.lc_trk_g3_7 <X> T_26_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (1380 414)  (1380 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1385 414)  (1385 414)  LC_7 Logic Functioning bit
 (39 14)  (1387 414)  (1387 414)  LC_7 Logic Functioning bit
 (44 14)  (1392 414)  (1392 414)  LC_7 Logic Functioning bit
 (45 14)  (1393 414)  (1393 414)  LC_7 Logic Functioning bit
 (51 14)  (1399 414)  (1399 414)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (3 15)  (1351 415)  (1351 415)  routing T_26_25.sp12_h_l_22 <X> T_26_25.sp12_v_t_22
 (7 15)  (1355 415)  (1355 415)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (1365 415)  (1365 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (1374 415)  (1374 415)  routing T_26_25.lc_trk_g3_2 <X> T_26_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (1375 415)  (1375 415)  routing T_26_25.lc_trk_g3_2 <X> T_26_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (1376 415)  (1376 415)  routing T_26_25.lc_trk_g3_2 <X> T_26_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (1377 415)  (1377 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1378 415)  (1378 415)  routing T_26_25.lc_trk_g3_7 <X> T_26_25.wire_logic_cluster/lc_7/in_1
 (41 15)  (1389 415)  (1389 415)  LC_7 Logic Functioning bit
 (43 15)  (1391 415)  (1391 415)  LC_7 Logic Functioning bit


LogicTile_27_25

 (2 6)  (1404 406)  (1404 406)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (5 14)  (1407 414)  (1407 414)  routing T_27_25.sp4_v_t_38 <X> T_27_25.sp4_h_l_44
 (4 15)  (1406 415)  (1406 415)  routing T_27_25.sp4_v_t_38 <X> T_27_25.sp4_h_l_44
 (6 15)  (1408 415)  (1408 415)  routing T_27_25.sp4_v_t_38 <X> T_27_25.sp4_h_l_44


LogicTile_28_25



LogicTile_29_25



LogicTile_30_25

 (4 0)  (1568 400)  (1568 400)  routing T_30_25.sp4_h_l_43 <X> T_30_25.sp4_v_b_0
 (6 0)  (1570 400)  (1570 400)  routing T_30_25.sp4_h_l_43 <X> T_30_25.sp4_v_b_0
 (5 1)  (1569 401)  (1569 401)  routing T_30_25.sp4_h_l_43 <X> T_30_25.sp4_v_b_0
 (3 9)  (1567 409)  (1567 409)  routing T_30_25.sp12_h_l_22 <X> T_30_25.sp12_v_b_1


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24

 (7 15)  (79 399)  (79 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_3_24

 (11 14)  (137 398)  (137 398)  routing T_3_24.sp4_v_b_8 <X> T_3_24.sp4_v_t_46
 (7 15)  (133 399)  (133 399)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (138 399)  (138 399)  routing T_3_24.sp4_v_b_8 <X> T_3_24.sp4_v_t_46


LogicTile_4_24



LogicTile_5_24

 (12 4)  (246 388)  (246 388)  routing T_5_24.sp4_v_b_5 <X> T_5_24.sp4_h_r_5
 (32 4)  (266 388)  (266 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 388)  (267 388)  routing T_5_24.lc_trk_g2_1 <X> T_5_24.wire_logic_cluster/lc_2/in_3
 (40 4)  (274 388)  (274 388)  LC_2 Logic Functioning bit
 (41 4)  (275 388)  (275 388)  LC_2 Logic Functioning bit
 (42 4)  (276 388)  (276 388)  LC_2 Logic Functioning bit
 (43 4)  (277 388)  (277 388)  LC_2 Logic Functioning bit
 (52 4)  (286 388)  (286 388)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (11 5)  (245 389)  (245 389)  routing T_5_24.sp4_v_b_5 <X> T_5_24.sp4_h_r_5
 (40 5)  (274 389)  (274 389)  LC_2 Logic Functioning bit
 (41 5)  (275 389)  (275 389)  LC_2 Logic Functioning bit
 (42 5)  (276 389)  (276 389)  LC_2 Logic Functioning bit
 (43 5)  (277 389)  (277 389)  LC_2 Logic Functioning bit
 (15 8)  (249 392)  (249 392)  routing T_5_24.sp12_v_b_1 <X> T_5_24.lc_trk_g2_1
 (17 8)  (251 392)  (251 392)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (252 392)  (252 392)  routing T_5_24.sp12_v_b_1 <X> T_5_24.lc_trk_g2_1
 (18 9)  (252 393)  (252 393)  routing T_5_24.sp12_v_b_1 <X> T_5_24.lc_trk_g2_1


LogicTile_6_24

 (5 5)  (293 389)  (293 389)  routing T_6_24.sp4_h_r_3 <X> T_6_24.sp4_v_b_3
 (3 12)  (291 396)  (291 396)  routing T_6_24.sp12_v_b_1 <X> T_6_24.sp12_h_r_1
 (3 13)  (291 397)  (291 397)  routing T_6_24.sp12_v_b_1 <X> T_6_24.sp12_h_r_1
 (7 15)  (295 399)  (295 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_24

 (22 0)  (364 384)  (364 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (22 1)  (364 385)  (364 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (367 385)  (367 385)  routing T_7_24.sp4_r_v_b_33 <X> T_7_24.lc_trk_g0_2
 (22 2)  (364 386)  (364 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (363 387)  (363 387)  routing T_7_24.sp4_r_v_b_31 <X> T_7_24.lc_trk_g0_7
 (17 4)  (359 388)  (359 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (18 5)  (360 389)  (360 389)  routing T_7_24.sp4_r_v_b_25 <X> T_7_24.lc_trk_g1_1
 (22 6)  (364 390)  (364 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (369 390)  (369 390)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 390)  (371 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 390)  (372 390)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 390)  (374 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 390)  (376 390)  routing T_7_24.lc_trk_g1_1 <X> T_7_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 390)  (378 390)  LC_3 Logic Functioning bit
 (38 6)  (380 390)  (380 390)  LC_3 Logic Functioning bit
 (48 6)  (390 390)  (390 390)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (30 7)  (372 391)  (372 391)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (378 391)  (378 391)  LC_3 Logic Functioning bit
 (38 7)  (380 391)  (380 391)  LC_3 Logic Functioning bit
 (26 8)  (368 392)  (368 392)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_4/in_0
 (31 8)  (373 392)  (373 392)  routing T_7_24.lc_trk_g0_7 <X> T_7_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 392)  (374 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (378 392)  (378 392)  LC_4 Logic Functioning bit
 (38 8)  (380 392)  (380 392)  LC_4 Logic Functioning bit
 (26 9)  (368 393)  (368 393)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 393)  (369 393)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 393)  (371 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 393)  (373 393)  routing T_7_24.lc_trk_g0_7 <X> T_7_24.wire_logic_cluster/lc_4/in_3
 (37 9)  (379 393)  (379 393)  LC_4 Logic Functioning bit
 (39 9)  (381 393)  (381 393)  LC_4 Logic Functioning bit
 (48 9)  (390 393)  (390 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (27 10)  (369 394)  (369 394)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 394)  (371 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 394)  (372 394)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 394)  (374 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 394)  (378 394)  LC_5 Logic Functioning bit
 (38 10)  (380 394)  (380 394)  LC_5 Logic Functioning bit
 (30 11)  (372 395)  (372 395)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 395)  (373 395)  routing T_7_24.lc_trk_g0_2 <X> T_7_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 395)  (378 395)  LC_5 Logic Functioning bit
 (38 11)  (380 395)  (380 395)  LC_5 Logic Functioning bit
 (52 11)  (394 395)  (394 395)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (359 396)  (359 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (368 396)  (368 396)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_6/in_0
 (32 12)  (374 396)  (374 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (378 396)  (378 396)  LC_6 Logic Functioning bit
 (38 12)  (380 396)  (380 396)  LC_6 Logic Functioning bit
 (7 13)  (349 397)  (349 397)  Column buffer control bit: LH_colbuf_cntl_4

 (18 13)  (360 397)  (360 397)  routing T_7_24.sp4_r_v_b_41 <X> T_7_24.lc_trk_g3_1
 (26 13)  (368 397)  (368 397)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 397)  (369 397)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 397)  (371 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 397)  (373 397)  routing T_7_24.lc_trk_g0_3 <X> T_7_24.wire_logic_cluster/lc_6/in_3
 (37 13)  (379 397)  (379 397)  LC_6 Logic Functioning bit
 (39 13)  (381 397)  (381 397)  LC_6 Logic Functioning bit
 (53 13)  (395 397)  (395 397)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (27 14)  (369 398)  (369 398)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 398)  (371 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 398)  (372 398)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 398)  (374 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 398)  (375 398)  routing T_7_24.lc_trk_g3_1 <X> T_7_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 398)  (376 398)  routing T_7_24.lc_trk_g3_1 <X> T_7_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 398)  (378 398)  LC_7 Logic Functioning bit
 (38 14)  (380 398)  (380 398)  LC_7 Logic Functioning bit
 (7 15)  (349 399)  (349 399)  Column buffer control bit: LH_colbuf_cntl_6

 (30 15)  (372 399)  (372 399)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (36 15)  (378 399)  (378 399)  LC_7 Logic Functioning bit
 (38 15)  (380 399)  (380 399)  LC_7 Logic Functioning bit
 (46 15)  (388 399)  (388 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_8_24

 (7 0)  (403 384)  (403 384)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (418 384)  (418 384)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (419 384)  (419 384)  routing T_8_24.sp12_h_r_11 <X> T_8_24.lc_trk_g0_3
 (7 1)  (403 385)  (403 385)  Ram config bit: MEMT_bram_cbit_0

 (19 1)  (415 385)  (415 385)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (418 385)  (418 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (419 385)  (419 385)  routing T_8_24.sp4_h_r_2 <X> T_8_24.lc_trk_g0_2
 (24 1)  (420 385)  (420 385)  routing T_8_24.sp4_h_r_2 <X> T_8_24.lc_trk_g0_2
 (25 1)  (421 385)  (421 385)  routing T_8_24.sp4_h_r_2 <X> T_8_24.lc_trk_g0_2
 (26 1)  (422 385)  (422 385)  routing T_8_24.lc_trk_g0_2 <X> T_8_24.input0_0
 (29 1)  (425 385)  (425 385)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (0 2)  (396 386)  (396 386)  routing T_8_24.glb_netwk_6 <X> T_8_24.wire_bram/ram/WCLK
 (1 2)  (397 386)  (397 386)  routing T_8_24.glb_netwk_6 <X> T_8_24.wire_bram/ram/WCLK
 (2 2)  (398 386)  (398 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (4 2)  (400 386)  (400 386)  routing T_8_24.sp4_v_b_4 <X> T_8_24.sp4_v_t_37
 (6 2)  (402 386)  (402 386)  routing T_8_24.sp4_v_b_4 <X> T_8_24.sp4_v_t_37
 (7 2)  (403 386)  (403 386)  Ram config bit: MEMT_bram_cbit_3

 (13 2)  (409 386)  (409 386)  routing T_8_24.sp4_h_r_2 <X> T_8_24.sp4_v_t_39
 (14 2)  (410 386)  (410 386)  routing T_8_24.sp4_v_b_4 <X> T_8_24.lc_trk_g0_4
 (15 2)  (411 386)  (411 386)  routing T_8_24.sp4_h_r_13 <X> T_8_24.lc_trk_g0_5
 (16 2)  (412 386)  (412 386)  routing T_8_24.sp4_h_r_13 <X> T_8_24.lc_trk_g0_5
 (17 2)  (413 386)  (413 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (414 386)  (414 386)  routing T_8_24.sp4_h_r_13 <X> T_8_24.lc_trk_g0_5
 (21 2)  (417 386)  (417 386)  routing T_8_24.sp12_h_l_4 <X> T_8_24.lc_trk_g0_7
 (22 2)  (418 386)  (418 386)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (420 386)  (420 386)  routing T_8_24.sp12_h_l_4 <X> T_8_24.lc_trk_g0_7
 (7 3)  (403 387)  (403 387)  Ram config bit: MEMT_bram_cbit_2

 (12 3)  (408 387)  (408 387)  routing T_8_24.sp4_h_r_2 <X> T_8_24.sp4_v_t_39
 (16 3)  (412 387)  (412 387)  routing T_8_24.sp4_v_b_4 <X> T_8_24.lc_trk_g0_4
 (17 3)  (413 387)  (413 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (417 387)  (417 387)  routing T_8_24.sp12_h_l_4 <X> T_8_24.lc_trk_g0_7
 (26 3)  (422 387)  (422 387)  routing T_8_24.lc_trk_g0_3 <X> T_8_24.input0_1
 (29 3)  (425 387)  (425 387)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (0 4)  (396 388)  (396 388)  routing T_8_24.lc_trk_g2_2 <X> T_8_24.wire_bram/ram/WCLKE
 (1 4)  (397 388)  (397 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (4 4)  (400 388)  (400 388)  routing T_8_24.sp4_v_t_38 <X> T_8_24.sp4_v_b_3
 (16 4)  (412 388)  (412 388)  routing T_8_24.sp12_h_r_17 <X> T_8_24.lc_trk_g1_1
 (17 4)  (413 388)  (413 388)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_17 lc_trk_g1_1
 (22 4)  (418 388)  (418 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (419 388)  (419 388)  routing T_8_24.sp4_h_r_3 <X> T_8_24.lc_trk_g1_3
 (24 4)  (420 388)  (420 388)  routing T_8_24.sp4_h_r_3 <X> T_8_24.lc_trk_g1_3
 (1 5)  (397 389)  (397 389)  routing T_8_24.lc_trk_g2_2 <X> T_8_24.wire_bram/ram/WCLKE
 (14 5)  (410 389)  (410 389)  routing T_8_24.sp4_r_v_b_24 <X> T_8_24.lc_trk_g1_0
 (17 5)  (413 389)  (413 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (414 389)  (414 389)  routing T_8_24.sp12_h_r_17 <X> T_8_24.lc_trk_g1_1
 (21 5)  (417 389)  (417 389)  routing T_8_24.sp4_h_r_3 <X> T_8_24.lc_trk_g1_3
 (27 5)  (423 389)  (423 389)  routing T_8_24.lc_trk_g3_1 <X> T_8_24.input0_2
 (28 5)  (424 389)  (424 389)  routing T_8_24.lc_trk_g3_1 <X> T_8_24.input0_2
 (29 5)  (425 389)  (425 389)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (4 6)  (400 390)  (400 390)  routing T_8_24.sp4_v_b_7 <X> T_8_24.sp4_v_t_38
 (6 6)  (402 390)  (402 390)  routing T_8_24.sp4_v_b_7 <X> T_8_24.sp4_v_t_38
 (11 6)  (407 390)  (407 390)  routing T_8_24.sp4_v_b_2 <X> T_8_24.sp4_v_t_40
 (26 6)  (422 390)  (422 390)  routing T_8_24.lc_trk_g2_5 <X> T_8_24.input0_3
 (12 7)  (408 391)  (408 391)  routing T_8_24.sp4_v_b_2 <X> T_8_24.sp4_v_t_40
 (28 7)  (424 391)  (424 391)  routing T_8_24.lc_trk_g2_5 <X> T_8_24.input0_3
 (29 7)  (425 391)  (425 391)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_5 input0_3
 (14 8)  (410 392)  (410 392)  routing T_8_24.sp4_h_l_29 <X> T_8_24.lc_trk_g2_0
 (22 8)  (418 392)  (418 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (419 392)  (419 392)  routing T_8_24.sp4_v_t_30 <X> T_8_24.lc_trk_g2_3
 (24 8)  (420 392)  (420 392)  routing T_8_24.sp4_v_t_30 <X> T_8_24.lc_trk_g2_3
 (25 8)  (421 392)  (421 392)  routing T_8_24.sp4_h_r_34 <X> T_8_24.lc_trk_g2_2
 (27 8)  (423 392)  (423 392)  routing T_8_24.lc_trk_g1_0 <X> T_8_24.wire_bram/ram/WDATA_3
 (29 8)  (425 392)  (425 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (14 9)  (410 393)  (410 393)  routing T_8_24.sp4_h_l_29 <X> T_8_24.lc_trk_g2_0
 (15 9)  (411 393)  (411 393)  routing T_8_24.sp4_h_l_29 <X> T_8_24.lc_trk_g2_0
 (16 9)  (412 393)  (412 393)  routing T_8_24.sp4_h_l_29 <X> T_8_24.lc_trk_g2_0
 (17 9)  (413 393)  (413 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_29 lc_trk_g2_0
 (22 9)  (418 393)  (418 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (419 393)  (419 393)  routing T_8_24.sp4_h_r_34 <X> T_8_24.lc_trk_g2_2
 (24 9)  (420 393)  (420 393)  routing T_8_24.sp4_h_r_34 <X> T_8_24.lc_trk_g2_2
 (28 9)  (424 393)  (424 393)  routing T_8_24.lc_trk_g2_0 <X> T_8_24.input0_4
 (29 9)  (425 393)  (425 393)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_0 input0_4
 (38 9)  (434 393)  (434 393)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (15 10)  (411 394)  (411 394)  routing T_8_24.sp4_h_r_37 <X> T_8_24.lc_trk_g2_5
 (16 10)  (412 394)  (412 394)  routing T_8_24.sp4_h_r_37 <X> T_8_24.lc_trk_g2_5
 (17 10)  (413 394)  (413 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_37 lc_trk_g2_5
 (18 10)  (414 394)  (414 394)  routing T_8_24.sp4_h_r_37 <X> T_8_24.lc_trk_g2_5
 (19 10)  (415 394)  (415 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (26 10)  (422 394)  (422 394)  routing T_8_24.lc_trk_g0_5 <X> T_8_24.input0_5
 (29 11)  (425 395)  (425 395)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_5 input0_5
 (32 11)  (428 395)  (428 395)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_3 input2_5
 (33 11)  (429 395)  (429 395)  routing T_8_24.lc_trk_g2_3 <X> T_8_24.input2_5
 (35 11)  (431 395)  (431 395)  routing T_8_24.lc_trk_g2_3 <X> T_8_24.input2_5
 (15 12)  (411 396)  (411 396)  routing T_8_24.sp12_v_b_1 <X> T_8_24.lc_trk_g3_1
 (17 12)  (413 396)  (413 396)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (414 396)  (414 396)  routing T_8_24.sp12_v_b_1 <X> T_8_24.lc_trk_g3_1
 (17 13)  (413 397)  (413 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (414 397)  (414 397)  routing T_8_24.sp12_v_b_1 <X> T_8_24.lc_trk_g3_1
 (27 13)  (423 397)  (423 397)  routing T_8_24.lc_trk_g1_1 <X> T_8_24.input0_6
 (29 13)  (425 397)  (425 397)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_1 input0_6
 (32 13)  (428 397)  (428 397)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_3 input2_6
 (34 13)  (430 397)  (430 397)  routing T_8_24.lc_trk_g1_3 <X> T_8_24.input2_6
 (35 13)  (431 397)  (431 397)  routing T_8_24.lc_trk_g1_3 <X> T_8_24.input2_6
 (1 14)  (397 398)  (397 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (3 14)  (399 398)  (399 398)  routing T_8_24.sp12_v_b_1 <X> T_8_24.sp12_v_t_22
 (26 14)  (422 398)  (422 398)  routing T_8_24.lc_trk_g0_7 <X> T_8_24.input0_7
 (1 15)  (397 399)  (397 399)  routing T_8_24.lc_trk_g0_4 <X> T_8_24.wire_bram/ram/WE
 (7 15)  (403 399)  (403 399)  Column buffer control bit: MEMT_colbuf_cntl_6

 (26 15)  (422 399)  (422 399)  routing T_8_24.lc_trk_g0_7 <X> T_8_24.input0_7
 (29 15)  (425 399)  (425 399)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7
 (32 15)  (428 399)  (428 399)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_0 input2_7
 (33 15)  (429 399)  (429 399)  routing T_8_24.lc_trk_g3_0 <X> T_8_24.input2_7
 (34 15)  (430 399)  (430 399)  routing T_8_24.lc_trk_g3_0 <X> T_8_24.input2_7


LogicTile_9_24

 (9 0)  (447 384)  (447 384)  routing T_9_24.sp4_v_t_36 <X> T_9_24.sp4_h_r_1
 (13 0)  (451 384)  (451 384)  routing T_9_24.sp4_v_t_39 <X> T_9_24.sp4_v_b_2
 (5 2)  (443 386)  (443 386)  routing T_9_24.sp4_v_b_0 <X> T_9_24.sp4_h_l_37
 (4 4)  (442 388)  (442 388)  routing T_9_24.sp4_v_t_42 <X> T_9_24.sp4_v_b_3
 (6 4)  (444 388)  (444 388)  routing T_9_24.sp4_v_t_42 <X> T_9_24.sp4_v_b_3
 (13 4)  (451 388)  (451 388)  routing T_9_24.sp4_v_t_40 <X> T_9_24.sp4_v_b_5
 (19 4)  (457 388)  (457 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (9 5)  (447 389)  (447 389)  routing T_9_24.sp4_v_t_45 <X> T_9_24.sp4_v_b_4
 (10 5)  (448 389)  (448 389)  routing T_9_24.sp4_v_t_45 <X> T_9_24.sp4_v_b_4
 (6 6)  (444 390)  (444 390)  routing T_9_24.sp4_v_b_0 <X> T_9_24.sp4_v_t_38
 (5 7)  (443 391)  (443 391)  routing T_9_24.sp4_v_b_0 <X> T_9_24.sp4_v_t_38
 (8 9)  (446 393)  (446 393)  routing T_9_24.sp4_v_t_41 <X> T_9_24.sp4_v_b_7
 (10 9)  (448 393)  (448 393)  routing T_9_24.sp4_v_t_41 <X> T_9_24.sp4_v_b_7
 (7 11)  (445 395)  (445 395)  Column buffer control bit: LH_colbuf_cntl_2

 (4 14)  (442 398)  (442 398)  routing T_9_24.sp4_h_r_3 <X> T_9_24.sp4_v_t_44
 (6 14)  (444 398)  (444 398)  routing T_9_24.sp4_h_r_3 <X> T_9_24.sp4_v_t_44
 (19 14)  (457 398)  (457 398)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (5 15)  (443 399)  (443 399)  routing T_9_24.sp4_h_r_3 <X> T_9_24.sp4_v_t_44
 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_24

 (19 4)  (511 388)  (511 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (12 8)  (504 392)  (504 392)  routing T_10_24.sp4_v_b_8 <X> T_10_24.sp4_h_r_8
 (11 9)  (503 393)  (503 393)  routing T_10_24.sp4_v_b_8 <X> T_10_24.sp4_h_r_8
 (7 11)  (499 395)  (499 395)  Column buffer control bit: LH_colbuf_cntl_2

 (8 14)  (500 398)  (500 398)  routing T_10_24.sp4_h_r_10 <X> T_10_24.sp4_h_l_47
 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (19 0)  (565 384)  (565 384)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (19 1)  (565 385)  (565 385)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (5 2)  (551 386)  (551 386)  routing T_11_24.sp4_v_b_0 <X> T_11_24.sp4_h_l_37
 (19 9)  (565 393)  (565 393)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (11 10)  (557 394)  (557 394)  routing T_11_24.sp4_v_b_0 <X> T_11_24.sp4_v_t_45
 (13 10)  (559 394)  (559 394)  routing T_11_24.sp4_v_b_0 <X> T_11_24.sp4_v_t_45
 (7 11)  (553 395)  (553 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (3 1)  (603 385)  (603 385)  routing T_12_24.sp12_h_l_23 <X> T_12_24.sp12_v_b_0
 (0 2)  (600 386)  (600 386)  routing T_12_24.glb_netwk_6 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (1 2)  (601 386)  (601 386)  routing T_12_24.glb_netwk_6 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (2 2)  (602 386)  (602 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (611 386)  (611 386)  routing T_12_24.sp4_h_r_8 <X> T_12_24.sp4_v_t_39
 (13 2)  (613 386)  (613 386)  routing T_12_24.sp4_h_r_8 <X> T_12_24.sp4_v_t_39
 (12 3)  (612 387)  (612 387)  routing T_12_24.sp4_h_r_8 <X> T_12_24.sp4_v_t_39
 (17 4)  (617 388)  (617 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (5 6)  (605 390)  (605 390)  routing T_12_24.sp4_v_b_3 <X> T_12_24.sp4_h_l_38
 (14 6)  (614 390)  (614 390)  routing T_12_24.wire_logic_cluster/lc_4/out <X> T_12_24.lc_trk_g1_4
 (17 7)  (617 391)  (617 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (626 392)  (626 392)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (31 8)  (631 392)  (631 392)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 392)  (632 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 392)  (634 392)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (39 8)  (639 392)  (639 392)  LC_4 Logic Functioning bit
 (41 8)  (641 392)  (641 392)  LC_4 Logic Functioning bit
 (45 8)  (645 392)  (645 392)  LC_4 Logic Functioning bit
 (28 9)  (628 393)  (628 393)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 393)  (629 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 393)  (632 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (634 393)  (634 393)  routing T_12_24.lc_trk_g1_1 <X> T_12_24.input_2_4
 (38 9)  (638 393)  (638 393)  LC_4 Logic Functioning bit
 (40 9)  (640 393)  (640 393)  LC_4 Logic Functioning bit
 (46 9)  (646 393)  (646 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (651 393)  (651 393)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (3 11)  (603 395)  (603 395)  routing T_12_24.sp12_v_b_1 <X> T_12_24.sp12_h_l_22
 (7 11)  (607 395)  (607 395)  Column buffer control bit: LH_colbuf_cntl_2

 (17 11)  (617 395)  (617 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (600 398)  (600 398)  routing T_12_24.glb_netwk_4 <X> T_12_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 398)  (601 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (19 0)  (673 384)  (673 384)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (14 2)  (668 386)  (668 386)  routing T_13_24.lft_op_4 <X> T_13_24.lc_trk_g0_4
 (9 3)  (663 387)  (663 387)  routing T_13_24.sp4_v_b_1 <X> T_13_24.sp4_v_t_36
 (15 3)  (669 387)  (669 387)  routing T_13_24.lft_op_4 <X> T_13_24.lc_trk_g0_4
 (17 3)  (671 387)  (671 387)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (25 4)  (679 388)  (679 388)  routing T_13_24.sp4_v_b_10 <X> T_13_24.lc_trk_g1_2
 (8 5)  (662 389)  (662 389)  routing T_13_24.sp4_h_r_4 <X> T_13_24.sp4_v_b_4
 (22 5)  (676 389)  (676 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (677 389)  (677 389)  routing T_13_24.sp4_v_b_10 <X> T_13_24.lc_trk_g1_2
 (25 5)  (679 389)  (679 389)  routing T_13_24.sp4_v_b_10 <X> T_13_24.lc_trk_g1_2
 (5 6)  (659 390)  (659 390)  routing T_13_24.sp4_h_r_0 <X> T_13_24.sp4_h_l_38
 (4 7)  (658 391)  (658 391)  routing T_13_24.sp4_h_r_0 <X> T_13_24.sp4_h_l_38
 (14 7)  (668 391)  (668 391)  routing T_13_24.sp4_h_r_4 <X> T_13_24.lc_trk_g1_4
 (15 7)  (669 391)  (669 391)  routing T_13_24.sp4_h_r_4 <X> T_13_24.lc_trk_g1_4
 (16 7)  (670 391)  (670 391)  routing T_13_24.sp4_h_r_4 <X> T_13_24.lc_trk_g1_4
 (17 7)  (671 391)  (671 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 8)  (680 392)  (680 392)  routing T_13_24.lc_trk_g0_4 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 392)  (681 392)  routing T_13_24.lc_trk_g1_2 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 392)  (683 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 392)  (685 392)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 392)  (686 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 392)  (688 392)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 392)  (690 392)  LC_4 Logic Functioning bit
 (51 8)  (705 392)  (705 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (662 393)  (662 393)  routing T_13_24.sp4_h_l_36 <X> T_13_24.sp4_v_b_7
 (9 9)  (663 393)  (663 393)  routing T_13_24.sp4_h_l_36 <X> T_13_24.sp4_v_b_7
 (10 9)  (664 393)  (664 393)  routing T_13_24.sp4_h_l_36 <X> T_13_24.sp4_v_b_7
 (29 9)  (683 393)  (683 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 393)  (684 393)  routing T_13_24.lc_trk_g1_2 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 393)  (686 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (687 393)  (687 393)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.input_2_4
 (34 9)  (688 393)  (688 393)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.input_2_4
 (19 10)  (673 394)  (673 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (7 11)  (661 395)  (661 395)  Column buffer control bit: LH_colbuf_cntl_2

 (17 12)  (671 396)  (671 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (672 397)  (672 397)  routing T_13_24.sp4_r_v_b_41 <X> T_13_24.lc_trk_g3_1
 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (11 0)  (719 384)  (719 384)  routing T_14_24.sp4_h_l_45 <X> T_14_24.sp4_v_b_2
 (13 0)  (721 384)  (721 384)  routing T_14_24.sp4_h_l_45 <X> T_14_24.sp4_v_b_2
 (12 1)  (720 385)  (720 385)  routing T_14_24.sp4_h_l_45 <X> T_14_24.sp4_v_b_2
 (19 1)  (727 385)  (727 385)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (7 11)  (715 395)  (715 395)  Column buffer control bit: LH_colbuf_cntl_2

 (10 14)  (718 398)  (718 398)  routing T_14_24.sp4_v_b_5 <X> T_14_24.sp4_h_l_47
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (3 3)  (765 387)  (765 387)  routing T_15_24.sp12_v_b_0 <X> T_15_24.sp12_h_l_23
 (19 3)  (781 387)  (781 387)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (6 6)  (768 390)  (768 390)  routing T_15_24.sp4_v_b_0 <X> T_15_24.sp4_v_t_38
 (5 7)  (767 391)  (767 391)  routing T_15_24.sp4_v_b_0 <X> T_15_24.sp4_v_t_38
 (7 11)  (769 395)  (769 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (19 4)  (835 388)  (835 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (7 11)  (823 395)  (823 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (19 0)  (893 384)  (893 384)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (5 2)  (879 386)  (879 386)  routing T_17_24.sp4_v_b_0 <X> T_17_24.sp4_h_l_37
 (3 3)  (877 387)  (877 387)  routing T_17_24.sp12_v_b_0 <X> T_17_24.sp12_h_l_23
 (3 6)  (877 390)  (877 390)  routing T_17_24.sp12_h_r_0 <X> T_17_24.sp12_v_t_23
 (8 6)  (882 390)  (882 390)  routing T_17_24.sp4_h_r_4 <X> T_17_24.sp4_h_l_41
 (3 7)  (877 391)  (877 391)  routing T_17_24.sp12_h_r_0 <X> T_17_24.sp12_v_t_23
 (7 9)  (881 393)  (881 393)  Column buffer control bit: LH_colbuf_cntl_0

 (19 9)  (893 393)  (893 393)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (6 12)  (880 396)  (880 396)  routing T_17_24.sp4_h_r_4 <X> T_17_24.sp4_v_b_9
 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24

 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_24

 (26 0)  (1008 384)  (1008 384)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (32 0)  (1014 384)  (1014 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 384)  (1015 384)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 384)  (1016 384)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 384)  (1019 384)  LC_0 Logic Functioning bit
 (39 0)  (1021 384)  (1021 384)  LC_0 Logic Functioning bit
 (52 0)  (1034 384)  (1034 384)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (1008 385)  (1008 385)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 385)  (1010 385)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 385)  (1011 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (1018 385)  (1018 385)  LC_0 Logic Functioning bit
 (38 1)  (1020 385)  (1020 385)  LC_0 Logic Functioning bit
 (52 1)  (1034 385)  (1034 385)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (7 9)  (989 393)  (989 393)  Column buffer control bit: LH_colbuf_cntl_0

 (25 10)  (1007 394)  (1007 394)  routing T_19_24.sp4_v_b_38 <X> T_19_24.lc_trk_g2_6
 (7 11)  (989 395)  (989 395)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (1004 395)  (1004 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1005 395)  (1005 395)  routing T_19_24.sp4_v_b_38 <X> T_19_24.lc_trk_g2_6
 (25 11)  (1007 395)  (1007 395)  routing T_19_24.sp4_v_b_38 <X> T_19_24.lc_trk_g2_6
 (14 13)  (996 397)  (996 397)  routing T_19_24.sp4_r_v_b_40 <X> T_19_24.lc_trk_g3_0
 (17 13)  (999 397)  (999 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_24

 (7 9)  (1043 393)  (1043 393)  Column buffer control bit: LH_colbuf_cntl_0

 (7 11)  (1043 395)  (1043 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_24

 (26 0)  (1116 384)  (1116 384)  routing T_21_24.lc_trk_g0_4 <X> T_21_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 384)  (1117 384)  routing T_21_24.lc_trk_g3_0 <X> T_21_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 384)  (1118 384)  routing T_21_24.lc_trk_g3_0 <X> T_21_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 384)  (1119 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 384)  (1122 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 384)  (1124 384)  routing T_21_24.lc_trk_g1_0 <X> T_21_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (1127 384)  (1127 384)  LC_0 Logic Functioning bit
 (39 0)  (1129 384)  (1129 384)  LC_0 Logic Functioning bit
 (44 0)  (1134 384)  (1134 384)  LC_0 Logic Functioning bit
 (45 0)  (1135 384)  (1135 384)  LC_0 Logic Functioning bit
 (47 0)  (1137 384)  (1137 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (1105 385)  (1105 385)  routing T_21_24.sp4_v_t_5 <X> T_21_24.lc_trk_g0_0
 (16 1)  (1106 385)  (1106 385)  routing T_21_24.sp4_v_t_5 <X> T_21_24.lc_trk_g0_0
 (17 1)  (1107 385)  (1107 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (29 1)  (1119 385)  (1119 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 385)  (1122 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (41 1)  (1131 385)  (1131 385)  LC_0 Logic Functioning bit
 (43 1)  (1133 385)  (1133 385)  LC_0 Logic Functioning bit
 (0 2)  (1090 386)  (1090 386)  routing T_21_24.glb_netwk_6 <X> T_21_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 386)  (1091 386)  routing T_21_24.glb_netwk_6 <X> T_21_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 386)  (1092 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 386)  (1104 386)  routing T_21_24.sp4_v_t_1 <X> T_21_24.lc_trk_g0_4
 (26 2)  (1116 386)  (1116 386)  routing T_21_24.lc_trk_g1_4 <X> T_21_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 386)  (1117 386)  routing T_21_24.lc_trk_g3_1 <X> T_21_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 386)  (1118 386)  routing T_21_24.lc_trk_g3_1 <X> T_21_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 386)  (1119 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 386)  (1122 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 386)  (1127 386)  LC_1 Logic Functioning bit
 (39 2)  (1129 386)  (1129 386)  LC_1 Logic Functioning bit
 (44 2)  (1134 386)  (1134 386)  LC_1 Logic Functioning bit
 (45 2)  (1135 386)  (1135 386)  LC_1 Logic Functioning bit
 (14 3)  (1104 387)  (1104 387)  routing T_21_24.sp4_v_t_1 <X> T_21_24.lc_trk_g0_4
 (16 3)  (1106 387)  (1106 387)  routing T_21_24.sp4_v_t_1 <X> T_21_24.lc_trk_g0_4
 (17 3)  (1107 387)  (1107 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (27 3)  (1117 387)  (1117 387)  routing T_21_24.lc_trk_g1_4 <X> T_21_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 387)  (1119 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (41 3)  (1131 387)  (1131 387)  LC_1 Logic Functioning bit
 (43 3)  (1133 387)  (1133 387)  LC_1 Logic Functioning bit
 (53 3)  (1143 387)  (1143 387)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (12 4)  (1102 388)  (1102 388)  routing T_21_24.sp4_v_t_40 <X> T_21_24.sp4_h_r_5
 (21 4)  (1111 388)  (1111 388)  routing T_21_24.wire_logic_cluster/lc_3/out <X> T_21_24.lc_trk_g1_3
 (22 4)  (1112 388)  (1112 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1115 388)  (1115 388)  routing T_21_24.wire_logic_cluster/lc_2/out <X> T_21_24.lc_trk_g1_2
 (26 4)  (1116 388)  (1116 388)  routing T_21_24.lc_trk_g0_4 <X> T_21_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 388)  (1117 388)  routing T_21_24.lc_trk_g1_2 <X> T_21_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 388)  (1119 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 388)  (1122 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 388)  (1127 388)  LC_2 Logic Functioning bit
 (39 4)  (1129 388)  (1129 388)  LC_2 Logic Functioning bit
 (44 4)  (1134 388)  (1134 388)  LC_2 Logic Functioning bit
 (45 4)  (1135 388)  (1135 388)  LC_2 Logic Functioning bit
 (15 5)  (1105 389)  (1105 389)  routing T_21_24.sp4_v_t_5 <X> T_21_24.lc_trk_g1_0
 (16 5)  (1106 389)  (1106 389)  routing T_21_24.sp4_v_t_5 <X> T_21_24.lc_trk_g1_0
 (17 5)  (1107 389)  (1107 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (1112 389)  (1112 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (1119 389)  (1119 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 389)  (1120 389)  routing T_21_24.lc_trk_g1_2 <X> T_21_24.wire_logic_cluster/lc_2/in_1
 (41 5)  (1131 389)  (1131 389)  LC_2 Logic Functioning bit
 (43 5)  (1133 389)  (1133 389)  LC_2 Logic Functioning bit
 (53 5)  (1143 389)  (1143 389)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (10 6)  (1100 390)  (1100 390)  routing T_21_24.sp4_v_b_11 <X> T_21_24.sp4_h_l_41
 (14 6)  (1104 390)  (1104 390)  routing T_21_24.sp4_v_t_1 <X> T_21_24.lc_trk_g1_4
 (17 6)  (1107 390)  (1107 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1108 390)  (1108 390)  routing T_21_24.wire_logic_cluster/lc_5/out <X> T_21_24.lc_trk_g1_5
 (25 6)  (1115 390)  (1115 390)  routing T_21_24.wire_logic_cluster/lc_6/out <X> T_21_24.lc_trk_g1_6
 (26 6)  (1116 390)  (1116 390)  routing T_21_24.lc_trk_g1_4 <X> T_21_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 390)  (1117 390)  routing T_21_24.lc_trk_g1_3 <X> T_21_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 390)  (1119 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 390)  (1122 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1127 390)  (1127 390)  LC_3 Logic Functioning bit
 (39 6)  (1129 390)  (1129 390)  LC_3 Logic Functioning bit
 (44 6)  (1134 390)  (1134 390)  LC_3 Logic Functioning bit
 (45 6)  (1135 390)  (1135 390)  LC_3 Logic Functioning bit
 (14 7)  (1104 391)  (1104 391)  routing T_21_24.sp4_v_t_1 <X> T_21_24.lc_trk_g1_4
 (16 7)  (1106 391)  (1106 391)  routing T_21_24.sp4_v_t_1 <X> T_21_24.lc_trk_g1_4
 (17 7)  (1107 391)  (1107 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (1112 391)  (1112 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (1117 391)  (1117 391)  routing T_21_24.lc_trk_g1_4 <X> T_21_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 391)  (1119 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 391)  (1120 391)  routing T_21_24.lc_trk_g1_3 <X> T_21_24.wire_logic_cluster/lc_3/in_1
 (41 7)  (1131 391)  (1131 391)  LC_3 Logic Functioning bit
 (43 7)  (1133 391)  (1133 391)  LC_3 Logic Functioning bit
 (46 7)  (1136 391)  (1136 391)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (26 8)  (1116 392)  (1116 392)  routing T_21_24.lc_trk_g0_4 <X> T_21_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 392)  (1117 392)  routing T_21_24.lc_trk_g3_4 <X> T_21_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 392)  (1118 392)  routing T_21_24.lc_trk_g3_4 <X> T_21_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 392)  (1119 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 392)  (1120 392)  routing T_21_24.lc_trk_g3_4 <X> T_21_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 392)  (1122 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1127 392)  (1127 392)  LC_4 Logic Functioning bit
 (39 8)  (1129 392)  (1129 392)  LC_4 Logic Functioning bit
 (44 8)  (1134 392)  (1134 392)  LC_4 Logic Functioning bit
 (45 8)  (1135 392)  (1135 392)  LC_4 Logic Functioning bit
 (51 8)  (1141 392)  (1141 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (7 9)  (1097 393)  (1097 393)  Column buffer control bit: LH_colbuf_cntl_0

 (29 9)  (1119 393)  (1119 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (41 9)  (1131 393)  (1131 393)  LC_4 Logic Functioning bit
 (43 9)  (1133 393)  (1133 393)  LC_4 Logic Functioning bit
 (26 10)  (1116 394)  (1116 394)  routing T_21_24.lc_trk_g1_4 <X> T_21_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 394)  (1117 394)  routing T_21_24.lc_trk_g1_5 <X> T_21_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 394)  (1119 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 394)  (1120 394)  routing T_21_24.lc_trk_g1_5 <X> T_21_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 394)  (1122 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 394)  (1127 394)  LC_5 Logic Functioning bit
 (39 10)  (1129 394)  (1129 394)  LC_5 Logic Functioning bit
 (44 10)  (1134 394)  (1134 394)  LC_5 Logic Functioning bit
 (45 10)  (1135 394)  (1135 394)  LC_5 Logic Functioning bit
 (7 11)  (1097 395)  (1097 395)  Column buffer control bit: LH_colbuf_cntl_2

 (27 11)  (1117 395)  (1117 395)  routing T_21_24.lc_trk_g1_4 <X> T_21_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 395)  (1119 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (41 11)  (1131 395)  (1131 395)  LC_5 Logic Functioning bit
 (43 11)  (1133 395)  (1133 395)  LC_5 Logic Functioning bit
 (46 11)  (1136 395)  (1136 395)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (1104 396)  (1104 396)  routing T_21_24.wire_logic_cluster/lc_0/out <X> T_21_24.lc_trk_g3_0
 (17 12)  (1107 396)  (1107 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 396)  (1108 396)  routing T_21_24.wire_logic_cluster/lc_1/out <X> T_21_24.lc_trk_g3_1
 (26 12)  (1116 396)  (1116 396)  routing T_21_24.lc_trk_g0_4 <X> T_21_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 396)  (1117 396)  routing T_21_24.lc_trk_g1_6 <X> T_21_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 396)  (1119 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 396)  (1120 396)  routing T_21_24.lc_trk_g1_6 <X> T_21_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 396)  (1122 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 396)  (1127 396)  LC_6 Logic Functioning bit
 (39 12)  (1129 396)  (1129 396)  LC_6 Logic Functioning bit
 (44 12)  (1134 396)  (1134 396)  LC_6 Logic Functioning bit
 (45 12)  (1135 396)  (1135 396)  LC_6 Logic Functioning bit
 (47 12)  (1137 396)  (1137 396)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (1107 397)  (1107 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (29 13)  (1119 397)  (1119 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 397)  (1120 397)  routing T_21_24.lc_trk_g1_6 <X> T_21_24.wire_logic_cluster/lc_6/in_1
 (41 13)  (1131 397)  (1131 397)  LC_6 Logic Functioning bit
 (43 13)  (1133 397)  (1133 397)  LC_6 Logic Functioning bit
 (1 14)  (1091 398)  (1091 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (1104 398)  (1104 398)  routing T_21_24.wire_logic_cluster/lc_4/out <X> T_21_24.lc_trk_g3_4
 (21 14)  (1111 398)  (1111 398)  routing T_21_24.wire_logic_cluster/lc_7/out <X> T_21_24.lc_trk_g3_7
 (22 14)  (1112 398)  (1112 398)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (1116 398)  (1116 398)  routing T_21_24.lc_trk_g1_4 <X> T_21_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 398)  (1117 398)  routing T_21_24.lc_trk_g3_7 <X> T_21_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 398)  (1118 398)  routing T_21_24.lc_trk_g3_7 <X> T_21_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 398)  (1119 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 398)  (1120 398)  routing T_21_24.lc_trk_g3_7 <X> T_21_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 398)  (1122 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 398)  (1127 398)  LC_7 Logic Functioning bit
 (39 14)  (1129 398)  (1129 398)  LC_7 Logic Functioning bit
 (44 14)  (1134 398)  (1134 398)  LC_7 Logic Functioning bit
 (45 14)  (1135 398)  (1135 398)  LC_7 Logic Functioning bit
 (47 14)  (1137 398)  (1137 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (1090 399)  (1090 399)  routing T_21_24.glb_netwk_2 <X> T_21_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (1097 399)  (1097 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (1107 399)  (1107 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (1117 399)  (1117 399)  routing T_21_24.lc_trk_g1_4 <X> T_21_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 399)  (1119 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 399)  (1120 399)  routing T_21_24.lc_trk_g3_7 <X> T_21_24.wire_logic_cluster/lc_7/in_1
 (41 15)  (1131 399)  (1131 399)  LC_7 Logic Functioning bit
 (43 15)  (1133 399)  (1133 399)  LC_7 Logic Functioning bit


LogicTile_22_24

 (7 11)  (1151 395)  (1151 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (1151 399)  (1151 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_24



LogicTile_24_24

 (26 2)  (1278 386)  (1278 386)  routing T_24_24.lc_trk_g3_6 <X> T_24_24.wire_logic_cluster/lc_1/in_0
 (31 2)  (1283 386)  (1283 386)  routing T_24_24.lc_trk_g3_7 <X> T_24_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 386)  (1284 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 386)  (1285 386)  routing T_24_24.lc_trk_g3_7 <X> T_24_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 386)  (1286 386)  routing T_24_24.lc_trk_g3_7 <X> T_24_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 386)  (1288 386)  LC_1 Logic Functioning bit
 (38 2)  (1290 386)  (1290 386)  LC_1 Logic Functioning bit
 (26 3)  (1278 387)  (1278 387)  routing T_24_24.lc_trk_g3_6 <X> T_24_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (1279 387)  (1279 387)  routing T_24_24.lc_trk_g3_6 <X> T_24_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 387)  (1280 387)  routing T_24_24.lc_trk_g3_6 <X> T_24_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 387)  (1281 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 387)  (1283 387)  routing T_24_24.lc_trk_g3_7 <X> T_24_24.wire_logic_cluster/lc_1/in_3
 (37 3)  (1289 387)  (1289 387)  LC_1 Logic Functioning bit
 (39 3)  (1291 387)  (1291 387)  LC_1 Logic Functioning bit
 (22 14)  (1274 398)  (1274 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1275 398)  (1275 398)  routing T_24_24.sp4_h_r_31 <X> T_24_24.lc_trk_g3_7
 (24 14)  (1276 398)  (1276 398)  routing T_24_24.sp4_h_r_31 <X> T_24_24.lc_trk_g3_7
 (21 15)  (1273 399)  (1273 399)  routing T_24_24.sp4_h_r_31 <X> T_24_24.lc_trk_g3_7
 (22 15)  (1274 399)  (1274 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1277 399)  (1277 399)  routing T_24_24.sp4_r_v_b_46 <X> T_24_24.lc_trk_g3_6


RAM_Tile_25_24

 (8 3)  (1314 387)  (1314 387)  routing T_25_24.sp4_v_b_10 <X> T_25_24.sp4_v_t_36
 (10 3)  (1316 387)  (1316 387)  routing T_25_24.sp4_v_b_10 <X> T_25_24.sp4_v_t_36
 (11 5)  (1317 389)  (1317 389)  routing T_25_24.sp4_h_l_40 <X> T_25_24.sp4_h_r_5
 (13 6)  (1319 390)  (1319 390)  routing T_25_24.sp4_v_b_5 <X> T_25_24.sp4_v_t_40
 (8 12)  (1314 396)  (1314 396)  routing T_25_24.sp4_h_l_47 <X> T_25_24.sp4_h_r_10
 (11 14)  (1317 398)  (1317 398)  routing T_25_24.sp4_h_l_43 <X> T_25_24.sp4_v_t_46
 (7 15)  (1313 399)  (1313 399)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_26_24

 (4 10)  (1352 394)  (1352 394)  routing T_26_24.sp4_v_b_6 <X> T_26_24.sp4_v_t_43
 (9 10)  (1357 394)  (1357 394)  routing T_26_24.sp4_v_b_7 <X> T_26_24.sp4_h_l_42
 (8 15)  (1356 399)  (1356 399)  routing T_26_24.sp4_v_b_7 <X> T_26_24.sp4_v_t_47
 (10 15)  (1358 399)  (1358 399)  routing T_26_24.sp4_v_b_7 <X> T_26_24.sp4_v_t_47


LogicTile_27_24



LogicTile_28_24



LogicTile_29_24

 (11 5)  (1521 389)  (1521 389)  routing T_29_24.sp4_h_l_40 <X> T_29_24.sp4_h_r_5
 (4 9)  (1514 393)  (1514 393)  routing T_29_24.sp4_h_l_47 <X> T_29_24.sp4_h_r_6
 (6 9)  (1516 393)  (1516 393)  routing T_29_24.sp4_h_l_47 <X> T_29_24.sp4_h_r_6
 (2 12)  (1512 396)  (1512 396)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_30_24

 (3 9)  (1567 393)  (1567 393)  routing T_30_24.sp12_h_l_22 <X> T_30_24.sp12_v_b_1


LogicTile_31_24



LogicTile_32_24

 (8 8)  (1680 392)  (1680 392)  routing T_32_24.sp4_h_l_46 <X> T_32_24.sp4_h_r_7
 (10 8)  (1682 392)  (1682 392)  routing T_32_24.sp4_h_l_46 <X> T_32_24.sp4_h_r_7


IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 387)  (1739 387)  routing T_33_24.span4_horz_7 <X> T_33_24.span4_vert_b_1
 (14 3)  (1740 387)  (1740 387)  routing T_33_24.span4_horz_7 <X> T_33_24.span4_vert_b_1
 (4 8)  (1730 392)  (1730 392)  routing T_33_24.span4_horz_40 <X> T_33_24.lc_trk_g1_0
 (5 8)  (1731 392)  (1731 392)  routing T_33_24.span4_vert_b_9 <X> T_33_24.lc_trk_g1_1
 (7 8)  (1733 392)  (1733 392)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (1734 392)  (1734 392)  routing T_33_24.span4_vert_b_9 <X> T_33_24.lc_trk_g1_1
 (4 9)  (1730 393)  (1730 393)  routing T_33_24.span4_horz_40 <X> T_33_24.lc_trk_g1_0
 (5 9)  (1731 393)  (1731 393)  routing T_33_24.span4_horz_40 <X> T_33_24.lc_trk_g1_0
 (6 9)  (1732 393)  (1732 393)  routing T_33_24.span4_horz_40 <X> T_33_24.lc_trk_g1_0
 (7 9)  (1733 393)  (1733 393)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_40 lc_trk_g1_0
 (11 10)  (1737 394)  (1737 394)  routing T_33_24.lc_trk_g1_1 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 394)  (1738 394)  routing T_33_24.lc_trk_g1_0 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 394)  (1742 394)  IOB_1 IO Functioning bit
 (11 11)  (1737 395)  (1737 395)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 395)  (1739 395)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 397)  (1739 397)  routing T_33_24.span4_horz_43 <X> T_33_24.span4_vert_b_3
 (17 13)  (1743 397)  (1743 397)  IOB_1 IO Functioning bit
 (17 14)  (1743 398)  (1743 398)  IOB_1 IO Functioning bit


LogicTile_4_23

 (11 10)  (191 378)  (191 378)  routing T_4_23.sp4_v_b_0 <X> T_4_23.sp4_v_t_45
 (13 10)  (193 378)  (193 378)  routing T_4_23.sp4_v_b_0 <X> T_4_23.sp4_v_t_45


LogicTile_5_23

 (19 5)  (253 373)  (253 373)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (19 13)  (253 381)  (253 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_8_23

 (3 0)  (399 368)  (399 368)  routing T_8_23.sp12_h_r_0 <X> T_8_23.sp12_v_b_0
 (21 0)  (417 368)  (417 368)  routing T_8_23.sp12_h_r_3 <X> T_8_23.lc_trk_g0_3
 (22 0)  (418 368)  (418 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (420 368)  (420 368)  routing T_8_23.sp12_h_r_3 <X> T_8_23.lc_trk_g0_3
 (25 0)  (421 368)  (421 368)  routing T_8_23.sp4_h_r_18 <X> T_8_23.lc_trk_g0_2
 (26 0)  (422 368)  (422 368)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.input0_0
 (3 1)  (399 369)  (399 369)  routing T_8_23.sp12_h_r_0 <X> T_8_23.sp12_v_b_0
 (7 1)  (403 369)  (403 369)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (417 369)  (417 369)  routing T_8_23.sp12_h_r_3 <X> T_8_23.lc_trk_g0_3
 (22 1)  (418 369)  (418 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_18 lc_trk_g0_2
 (23 1)  (419 369)  (419 369)  routing T_8_23.sp4_h_r_18 <X> T_8_23.lc_trk_g0_2
 (24 1)  (420 369)  (420 369)  routing T_8_23.sp4_h_r_18 <X> T_8_23.lc_trk_g0_2
 (25 1)  (421 369)  (421 369)  routing T_8_23.sp4_h_r_18 <X> T_8_23.lc_trk_g0_2
 (27 1)  (423 369)  (423 369)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.input0_0
 (28 1)  (424 369)  (424 369)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.input0_0
 (29 1)  (425 369)  (425 369)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (396 370)  (396 370)  routing T_8_23.glb_netwk_6 <X> T_8_23.wire_bram/ram/RCLK
 (1 2)  (397 370)  (397 370)  routing T_8_23.glb_netwk_6 <X> T_8_23.wire_bram/ram/RCLK
 (2 2)  (398 370)  (398 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (11 2)  (407 370)  (407 370)  routing T_8_23.sp4_h_r_8 <X> T_8_23.sp4_v_t_39
 (13 2)  (409 370)  (409 370)  routing T_8_23.sp4_h_r_8 <X> T_8_23.sp4_v_t_39
 (15 2)  (411 370)  (411 370)  routing T_8_23.sp4_h_r_5 <X> T_8_23.lc_trk_g0_5
 (16 2)  (412 370)  (412 370)  routing T_8_23.sp4_h_r_5 <X> T_8_23.lc_trk_g0_5
 (17 2)  (413 370)  (413 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (418 370)  (418 370)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (419 370)  (419 370)  routing T_8_23.sp12_h_l_12 <X> T_8_23.lc_trk_g0_7
 (26 2)  (422 370)  (422 370)  routing T_8_23.lc_trk_g0_5 <X> T_8_23.input0_1
 (8 3)  (404 371)  (404 371)  routing T_8_23.sp4_v_b_10 <X> T_8_23.sp4_v_t_36
 (10 3)  (406 371)  (406 371)  routing T_8_23.sp4_v_b_10 <X> T_8_23.sp4_v_t_36
 (12 3)  (408 371)  (408 371)  routing T_8_23.sp4_h_r_8 <X> T_8_23.sp4_v_t_39
 (18 3)  (414 371)  (414 371)  routing T_8_23.sp4_h_r_5 <X> T_8_23.lc_trk_g0_5
 (29 3)  (425 371)  (425 371)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_5 input0_1
 (4 4)  (400 372)  (400 372)  routing T_8_23.sp4_v_t_38 <X> T_8_23.sp4_v_b_3
 (25 4)  (421 372)  (421 372)  routing T_8_23.sp4_v_b_10 <X> T_8_23.lc_trk_g1_2
 (26 4)  (422 372)  (422 372)  routing T_8_23.lc_trk_g2_4 <X> T_8_23.input0_2
 (9 5)  (405 373)  (405 373)  routing T_8_23.sp4_v_t_45 <X> T_8_23.sp4_v_b_4
 (10 5)  (406 373)  (406 373)  routing T_8_23.sp4_v_t_45 <X> T_8_23.sp4_v_b_4
 (22 5)  (418 373)  (418 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (419 373)  (419 373)  routing T_8_23.sp4_v_b_10 <X> T_8_23.lc_trk_g1_2
 (25 5)  (421 373)  (421 373)  routing T_8_23.sp4_v_b_10 <X> T_8_23.lc_trk_g1_2
 (28 5)  (424 373)  (424 373)  routing T_8_23.lc_trk_g2_4 <X> T_8_23.input0_2
 (29 5)  (425 373)  (425 373)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (11 6)  (407 374)  (407 374)  routing T_8_23.sp4_h_r_11 <X> T_8_23.sp4_v_t_40
 (13 6)  (409 374)  (409 374)  routing T_8_23.sp4_h_r_11 <X> T_8_23.sp4_v_t_40
 (15 6)  (411 374)  (411 374)  routing T_8_23.sp4_v_t_8 <X> T_8_23.lc_trk_g1_5
 (16 6)  (412 374)  (412 374)  routing T_8_23.sp4_v_t_8 <X> T_8_23.lc_trk_g1_5
 (17 6)  (413 374)  (413 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (22 6)  (418 374)  (418 374)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_20 lc_trk_g1_7
 (23 6)  (419 374)  (419 374)  routing T_8_23.sp12_h_l_20 <X> T_8_23.lc_trk_g1_7
 (12 7)  (408 375)  (408 375)  routing T_8_23.sp4_h_r_11 <X> T_8_23.sp4_v_t_40
 (21 7)  (417 375)  (417 375)  routing T_8_23.sp12_h_l_20 <X> T_8_23.lc_trk_g1_7
 (22 7)  (418 375)  (418 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (422 375)  (422 375)  routing T_8_23.lc_trk_g1_2 <X> T_8_23.input0_3
 (27 7)  (423 375)  (423 375)  routing T_8_23.lc_trk_g1_2 <X> T_8_23.input0_3
 (29 7)  (425 375)  (425 375)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_2 input0_3
 (27 8)  (423 376)  (423 376)  routing T_8_23.lc_trk_g3_0 <X> T_8_23.wire_bram/ram/WDATA_11
 (28 8)  (424 376)  (424 376)  routing T_8_23.lc_trk_g3_0 <X> T_8_23.wire_bram/ram/WDATA_11
 (29 8)  (425 376)  (425 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (37 8)  (433 376)  (433 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (27 9)  (423 377)  (423 377)  routing T_8_23.lc_trk_g3_1 <X> T_8_23.input0_4
 (28 9)  (424 377)  (424 377)  routing T_8_23.lc_trk_g3_1 <X> T_8_23.input0_4
 (29 9)  (425 377)  (425 377)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (6 10)  (402 378)  (402 378)  routing T_8_23.sp4_h_l_36 <X> T_8_23.sp4_v_t_43
 (22 10)  (418 378)  (418 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (419 378)  (419 378)  routing T_8_23.sp4_h_r_31 <X> T_8_23.lc_trk_g2_7
 (24 10)  (420 378)  (420 378)  routing T_8_23.sp4_h_r_31 <X> T_8_23.lc_trk_g2_7
 (26 10)  (422 378)  (422 378)  routing T_8_23.lc_trk_g1_6 <X> T_8_23.input0_5
 (14 11)  (410 379)  (410 379)  routing T_8_23.sp4_h_r_28 <X> T_8_23.lc_trk_g2_4
 (15 11)  (411 379)  (411 379)  routing T_8_23.sp4_h_r_28 <X> T_8_23.lc_trk_g2_4
 (16 11)  (412 379)  (412 379)  routing T_8_23.sp4_h_r_28 <X> T_8_23.lc_trk_g2_4
 (17 11)  (413 379)  (413 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_28 lc_trk_g2_4
 (21 11)  (417 379)  (417 379)  routing T_8_23.sp4_h_r_31 <X> T_8_23.lc_trk_g2_7
 (26 11)  (422 379)  (422 379)  routing T_8_23.lc_trk_g1_6 <X> T_8_23.input0_5
 (27 11)  (423 379)  (423 379)  routing T_8_23.lc_trk_g1_6 <X> T_8_23.input0_5
 (29 11)  (425 379)  (425 379)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_6 input0_5
 (32 11)  (428 379)  (428 379)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_3 input2_5
 (35 11)  (431 379)  (431 379)  routing T_8_23.lc_trk_g0_3 <X> T_8_23.input2_5
 (16 12)  (412 380)  (412 380)  routing T_8_23.sp4_v_t_20 <X> T_8_23.lc_trk_g3_1
 (17 12)  (413 380)  (413 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_20 lc_trk_g3_1
 (18 12)  (414 380)  (414 380)  routing T_8_23.sp4_v_t_20 <X> T_8_23.lc_trk_g3_1
 (35 12)  (431 380)  (431 380)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.input2_6
 (13 13)  (409 381)  (409 381)  routing T_8_23.sp4_v_t_43 <X> T_8_23.sp4_h_r_11
 (14 13)  (410 381)  (410 381)  routing T_8_23.sp12_v_b_16 <X> T_8_23.lc_trk_g3_0
 (16 13)  (412 381)  (412 381)  routing T_8_23.sp12_v_b_16 <X> T_8_23.lc_trk_g3_0
 (17 13)  (413 381)  (413 381)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (414 381)  (414 381)  routing T_8_23.sp4_v_t_20 <X> T_8_23.lc_trk_g3_1
 (26 13)  (422 381)  (422 381)  routing T_8_23.lc_trk_g0_2 <X> T_8_23.input0_6
 (29 13)  (425 381)  (425 381)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_2 input0_6
 (32 13)  (428 381)  (428 381)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (430 381)  (430 381)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.input2_6
 (35 13)  (431 381)  (431 381)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.input2_6
 (1 14)  (397 382)  (397 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (3 14)  (399 382)  (399 382)  routing T_8_23.sp12_h_r_1 <X> T_8_23.sp12_v_t_22
 (4 14)  (400 382)  (400 382)  routing T_8_23.sp4_h_r_3 <X> T_8_23.sp4_v_t_44
 (6 14)  (402 382)  (402 382)  routing T_8_23.sp4_h_r_3 <X> T_8_23.sp4_v_t_44
 (15 14)  (411 382)  (411 382)  routing T_8_23.sp12_v_b_5 <X> T_8_23.lc_trk_g3_5
 (17 14)  (413 382)  (413 382)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_5 lc_trk_g3_5
 (18 14)  (414 382)  (414 382)  routing T_8_23.sp12_v_b_5 <X> T_8_23.lc_trk_g3_5
 (26 14)  (422 382)  (422 382)  routing T_8_23.lc_trk_g0_7 <X> T_8_23.input0_7
 (35 14)  (431 382)  (431 382)  routing T_8_23.lc_trk_g2_7 <X> T_8_23.input2_7
 (0 15)  (396 383)  (396 383)  routing T_8_23.lc_trk_g1_5 <X> T_8_23.wire_bram/ram/RE
 (1 15)  (397 383)  (397 383)  routing T_8_23.lc_trk_g1_5 <X> T_8_23.wire_bram/ram/RE
 (3 15)  (399 383)  (399 383)  routing T_8_23.sp12_h_r_1 <X> T_8_23.sp12_v_t_22
 (5 15)  (401 383)  (401 383)  routing T_8_23.sp4_h_r_3 <X> T_8_23.sp4_v_t_44
 (9 15)  (405 383)  (405 383)  routing T_8_23.sp4_v_b_10 <X> T_8_23.sp4_v_t_47
 (18 15)  (414 383)  (414 383)  routing T_8_23.sp12_v_b_5 <X> T_8_23.lc_trk_g3_5
 (26 15)  (422 383)  (422 383)  routing T_8_23.lc_trk_g0_7 <X> T_8_23.input0_7
 (29 15)  (425 383)  (425 383)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7
 (32 15)  (428 383)  (428 383)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (429 383)  (429 383)  routing T_8_23.lc_trk_g2_7 <X> T_8_23.input2_7
 (35 15)  (431 383)  (431 383)  routing T_8_23.lc_trk_g2_7 <X> T_8_23.input2_7


LogicTile_9_23

 (19 0)  (457 368)  (457 368)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 3)  (441 371)  (441 371)  routing T_9_23.sp12_v_b_0 <X> T_9_23.sp12_h_l_23
 (4 4)  (442 372)  (442 372)  routing T_9_23.sp4_v_t_42 <X> T_9_23.sp4_v_b_3
 (6 4)  (444 372)  (444 372)  routing T_9_23.sp4_v_t_42 <X> T_9_23.sp4_v_b_3
 (6 6)  (444 374)  (444 374)  routing T_9_23.sp4_v_b_0 <X> T_9_23.sp4_v_t_38
 (5 7)  (443 375)  (443 375)  routing T_9_23.sp4_v_b_0 <X> T_9_23.sp4_v_t_38
 (19 9)  (457 377)  (457 377)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (11 10)  (449 378)  (449 378)  routing T_9_23.sp4_v_b_0 <X> T_9_23.sp4_v_t_45
 (13 10)  (451 378)  (451 378)  routing T_9_23.sp4_v_b_0 <X> T_9_23.sp4_v_t_45
 (4 14)  (442 382)  (442 382)  routing T_9_23.sp4_v_b_1 <X> T_9_23.sp4_v_t_44
 (6 14)  (444 382)  (444 382)  routing T_9_23.sp4_v_b_1 <X> T_9_23.sp4_v_t_44
 (11 14)  (449 382)  (449 382)  routing T_9_23.sp4_h_r_5 <X> T_9_23.sp4_v_t_46
 (13 14)  (451 382)  (451 382)  routing T_9_23.sp4_h_r_5 <X> T_9_23.sp4_v_t_46
 (12 15)  (450 383)  (450 383)  routing T_9_23.sp4_h_r_5 <X> T_9_23.sp4_v_t_46
 (19 15)  (457 383)  (457 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_10_23

 (12 0)  (504 368)  (504 368)  routing T_10_23.sp4_v_b_8 <X> T_10_23.sp4_h_r_2
 (27 0)  (519 368)  (519 368)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 368)  (520 368)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 368)  (521 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 368)  (524 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 368)  (528 368)  LC_0 Logic Functioning bit
 (37 0)  (529 368)  (529 368)  LC_0 Logic Functioning bit
 (38 0)  (530 368)  (530 368)  LC_0 Logic Functioning bit
 (39 0)  (531 368)  (531 368)  LC_0 Logic Functioning bit
 (44 0)  (536 368)  (536 368)  LC_0 Logic Functioning bit
 (45 0)  (537 368)  (537 368)  LC_0 Logic Functioning bit
 (11 1)  (503 369)  (503 369)  routing T_10_23.sp4_v_b_8 <X> T_10_23.sp4_h_r_2
 (13 1)  (505 369)  (505 369)  routing T_10_23.sp4_v_b_8 <X> T_10_23.sp4_h_r_2
 (40 1)  (532 369)  (532 369)  LC_0 Logic Functioning bit
 (41 1)  (533 369)  (533 369)  LC_0 Logic Functioning bit
 (42 1)  (534 369)  (534 369)  LC_0 Logic Functioning bit
 (43 1)  (535 369)  (535 369)  LC_0 Logic Functioning bit
 (49 1)  (541 369)  (541 369)  Carry_In_Mux bit 

 (0 2)  (492 370)  (492 370)  routing T_10_23.glb_netwk_6 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (1 2)  (493 370)  (493 370)  routing T_10_23.glb_netwk_6 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (2 2)  (494 370)  (494 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (519 370)  (519 370)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 370)  (520 370)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 370)  (521 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 370)  (524 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 370)  (528 370)  LC_1 Logic Functioning bit
 (37 2)  (529 370)  (529 370)  LC_1 Logic Functioning bit
 (38 2)  (530 370)  (530 370)  LC_1 Logic Functioning bit
 (39 2)  (531 370)  (531 370)  LC_1 Logic Functioning bit
 (44 2)  (536 370)  (536 370)  LC_1 Logic Functioning bit
 (45 2)  (537 370)  (537 370)  LC_1 Logic Functioning bit
 (8 3)  (500 371)  (500 371)  routing T_10_23.sp4_h_r_7 <X> T_10_23.sp4_v_t_36
 (9 3)  (501 371)  (501 371)  routing T_10_23.sp4_h_r_7 <X> T_10_23.sp4_v_t_36
 (10 3)  (502 371)  (502 371)  routing T_10_23.sp4_h_r_7 <X> T_10_23.sp4_v_t_36
 (40 3)  (532 371)  (532 371)  LC_1 Logic Functioning bit
 (41 3)  (533 371)  (533 371)  LC_1 Logic Functioning bit
 (42 3)  (534 371)  (534 371)  LC_1 Logic Functioning bit
 (43 3)  (535 371)  (535 371)  LC_1 Logic Functioning bit
 (21 4)  (513 372)  (513 372)  routing T_10_23.wire_logic_cluster/lc_3/out <X> T_10_23.lc_trk_g1_3
 (22 4)  (514 372)  (514 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 372)  (517 372)  routing T_10_23.wire_logic_cluster/lc_2/out <X> T_10_23.lc_trk_g1_2
 (27 4)  (519 372)  (519 372)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 372)  (521 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 372)  (524 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 372)  (528 372)  LC_2 Logic Functioning bit
 (37 4)  (529 372)  (529 372)  LC_2 Logic Functioning bit
 (38 4)  (530 372)  (530 372)  LC_2 Logic Functioning bit
 (39 4)  (531 372)  (531 372)  LC_2 Logic Functioning bit
 (44 4)  (536 372)  (536 372)  LC_2 Logic Functioning bit
 (45 4)  (537 372)  (537 372)  LC_2 Logic Functioning bit
 (22 5)  (514 373)  (514 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 373)  (522 373)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (40 5)  (532 373)  (532 373)  LC_2 Logic Functioning bit
 (41 5)  (533 373)  (533 373)  LC_2 Logic Functioning bit
 (42 5)  (534 373)  (534 373)  LC_2 Logic Functioning bit
 (43 5)  (535 373)  (535 373)  LC_2 Logic Functioning bit
 (9 6)  (501 374)  (501 374)  routing T_10_23.sp4_v_b_4 <X> T_10_23.sp4_h_l_41
 (14 6)  (506 374)  (506 374)  routing T_10_23.wire_logic_cluster/lc_4/out <X> T_10_23.lc_trk_g1_4
 (27 6)  (519 374)  (519 374)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 374)  (521 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 374)  (524 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (529 374)  (529 374)  LC_3 Logic Functioning bit
 (39 6)  (531 374)  (531 374)  LC_3 Logic Functioning bit
 (41 6)  (533 374)  (533 374)  LC_3 Logic Functioning bit
 (43 6)  (535 374)  (535 374)  LC_3 Logic Functioning bit
 (45 6)  (537 374)  (537 374)  LC_3 Logic Functioning bit
 (8 7)  (500 375)  (500 375)  routing T_10_23.sp4_h_r_4 <X> T_10_23.sp4_v_t_41
 (9 7)  (501 375)  (501 375)  routing T_10_23.sp4_h_r_4 <X> T_10_23.sp4_v_t_41
 (17 7)  (509 375)  (509 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (522 375)  (522 375)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (37 7)  (529 375)  (529 375)  LC_3 Logic Functioning bit
 (39 7)  (531 375)  (531 375)  LC_3 Logic Functioning bit
 (41 7)  (533 375)  (533 375)  LC_3 Logic Functioning bit
 (43 7)  (535 375)  (535 375)  LC_3 Logic Functioning bit
 (19 8)  (511 376)  (511 376)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (31 8)  (523 376)  (523 376)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 376)  (524 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 376)  (526 376)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 376)  (528 376)  LC_4 Logic Functioning bit
 (37 8)  (529 376)  (529 376)  LC_4 Logic Functioning bit
 (38 8)  (530 376)  (530 376)  LC_4 Logic Functioning bit
 (39 8)  (531 376)  (531 376)  LC_4 Logic Functioning bit
 (41 8)  (533 376)  (533 376)  LC_4 Logic Functioning bit
 (43 8)  (535 376)  (535 376)  LC_4 Logic Functioning bit
 (45 8)  (537 376)  (537 376)  LC_4 Logic Functioning bit
 (52 8)  (544 376)  (544 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (518 377)  (518 377)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 377)  (519 377)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 377)  (521 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 377)  (528 377)  LC_4 Logic Functioning bit
 (37 9)  (529 377)  (529 377)  LC_4 Logic Functioning bit
 (38 9)  (530 377)  (530 377)  LC_4 Logic Functioning bit
 (39 9)  (531 377)  (531 377)  LC_4 Logic Functioning bit
 (40 9)  (532 377)  (532 377)  LC_4 Logic Functioning bit
 (42 9)  (534 377)  (534 377)  LC_4 Logic Functioning bit
 (51 9)  (543 377)  (543 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 10)  (500 378)  (500 378)  routing T_10_23.sp4_h_r_7 <X> T_10_23.sp4_h_l_42
 (8 11)  (500 379)  (500 379)  routing T_10_23.sp4_v_b_4 <X> T_10_23.sp4_v_t_42
 (10 11)  (502 379)  (502 379)  routing T_10_23.sp4_v_b_4 <X> T_10_23.sp4_v_t_42
 (14 12)  (506 380)  (506 380)  routing T_10_23.wire_logic_cluster/lc_0/out <X> T_10_23.lc_trk_g3_0
 (17 12)  (509 380)  (509 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 380)  (510 380)  routing T_10_23.wire_logic_cluster/lc_1/out <X> T_10_23.lc_trk_g3_1
 (17 13)  (509 381)  (509 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (493 382)  (493 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (492 383)  (492 383)  routing T_10_23.glb_netwk_2 <X> T_10_23.wire_logic_cluster/lc_7/s_r


LogicTile_11_23

 (19 0)  (565 368)  (565 368)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (11 6)  (557 374)  (557 374)  routing T_11_23.sp4_h_r_11 <X> T_11_23.sp4_v_t_40
 (13 6)  (559 374)  (559 374)  routing T_11_23.sp4_h_r_11 <X> T_11_23.sp4_v_t_40
 (12 7)  (558 375)  (558 375)  routing T_11_23.sp4_h_r_11 <X> T_11_23.sp4_v_t_40
 (3 8)  (549 376)  (549 376)  routing T_11_23.sp12_h_r_1 <X> T_11_23.sp12_v_b_1
 (3 9)  (549 377)  (549 377)  routing T_11_23.sp12_h_r_1 <X> T_11_23.sp12_v_b_1
 (8 10)  (554 378)  (554 378)  routing T_11_23.sp4_h_r_11 <X> T_11_23.sp4_h_l_42
 (10 10)  (556 378)  (556 378)  routing T_11_23.sp4_h_r_11 <X> T_11_23.sp4_h_l_42


LogicTile_12_23

 (19 3)  (619 371)  (619 371)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (12 6)  (612 374)  (612 374)  routing T_12_23.sp4_h_r_2 <X> T_12_23.sp4_h_l_40
 (13 7)  (613 375)  (613 375)  routing T_12_23.sp4_h_r_2 <X> T_12_23.sp4_h_l_40
 (13 11)  (613 379)  (613 379)  routing T_12_23.sp4_v_b_3 <X> T_12_23.sp4_h_l_45
 (4 14)  (604 382)  (604 382)  routing T_12_23.sp4_v_b_9 <X> T_12_23.sp4_v_t_44


LogicTile_13_23

 (3 3)  (657 371)  (657 371)  routing T_13_23.sp12_v_b_0 <X> T_13_23.sp12_h_l_23
 (3 4)  (657 372)  (657 372)  routing T_13_23.sp12_v_t_23 <X> T_13_23.sp12_h_r_0
 (10 5)  (664 373)  (664 373)  routing T_13_23.sp4_h_r_11 <X> T_13_23.sp4_v_b_4
 (13 7)  (667 375)  (667 375)  routing T_13_23.sp4_v_b_0 <X> T_13_23.sp4_h_l_40
 (11 12)  (665 380)  (665 380)  routing T_13_23.sp4_v_t_45 <X> T_13_23.sp4_v_b_11
 (12 13)  (666 381)  (666 381)  routing T_13_23.sp4_v_t_45 <X> T_13_23.sp4_v_b_11


LogicTile_14_23

 (12 3)  (720 371)  (720 371)  routing T_14_23.sp4_h_l_39 <X> T_14_23.sp4_v_t_39
 (19 5)  (727 373)  (727 373)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (10 6)  (718 374)  (718 374)  routing T_14_23.sp4_v_b_11 <X> T_14_23.sp4_h_l_41
 (11 8)  (719 376)  (719 376)  routing T_14_23.sp4_h_l_39 <X> T_14_23.sp4_v_b_8
 (13 8)  (721 376)  (721 376)  routing T_14_23.sp4_h_l_39 <X> T_14_23.sp4_v_b_8
 (12 9)  (720 377)  (720 377)  routing T_14_23.sp4_h_l_39 <X> T_14_23.sp4_v_b_8
 (10 10)  (718 378)  (718 378)  routing T_14_23.sp4_v_b_2 <X> T_14_23.sp4_h_l_42
 (13 14)  (721 382)  (721 382)  routing T_14_23.sp4_v_b_11 <X> T_14_23.sp4_v_t_46


LogicTile_15_23

 (19 0)  (781 368)  (781 368)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (5 5)  (767 373)  (767 373)  routing T_15_23.sp4_h_r_3 <X> T_15_23.sp4_v_b_3
 (8 7)  (770 375)  (770 375)  routing T_15_23.sp4_v_b_1 <X> T_15_23.sp4_v_t_41
 (10 7)  (772 375)  (772 375)  routing T_15_23.sp4_v_b_1 <X> T_15_23.sp4_v_t_41
 (13 15)  (775 383)  (775 383)  routing T_15_23.sp4_v_b_6 <X> T_15_23.sp4_h_l_46


LogicTile_16_23

 (0 2)  (816 370)  (816 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (1 2)  (817 370)  (817 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (828 370)  (828 370)  routing T_16_23.sp4_v_t_39 <X> T_16_23.sp4_h_l_39
 (11 3)  (827 371)  (827 371)  routing T_16_23.sp4_v_t_39 <X> T_16_23.sp4_h_l_39
 (11 4)  (827 372)  (827 372)  routing T_16_23.sp4_h_l_46 <X> T_16_23.sp4_v_b_5
 (13 4)  (829 372)  (829 372)  routing T_16_23.sp4_h_l_46 <X> T_16_23.sp4_v_b_5
 (12 5)  (828 373)  (828 373)  routing T_16_23.sp4_h_l_46 <X> T_16_23.sp4_v_b_5
 (22 5)  (838 373)  (838 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (12 8)  (828 376)  (828 376)  routing T_16_23.sp4_v_b_8 <X> T_16_23.sp4_h_r_8
 (11 9)  (827 377)  (827 377)  routing T_16_23.sp4_v_b_8 <X> T_16_23.sp4_h_r_8
 (31 10)  (847 378)  (847 378)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 378)  (848 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 378)  (849 378)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 378)  (850 378)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 378)  (852 378)  LC_5 Logic Functioning bit
 (37 10)  (853 378)  (853 378)  LC_5 Logic Functioning bit
 (38 10)  (854 378)  (854 378)  LC_5 Logic Functioning bit
 (39 10)  (855 378)  (855 378)  LC_5 Logic Functioning bit
 (40 10)  (856 378)  (856 378)  LC_5 Logic Functioning bit
 (42 10)  (858 378)  (858 378)  LC_5 Logic Functioning bit
 (45 10)  (861 378)  (861 378)  LC_5 Logic Functioning bit
 (26 11)  (842 379)  (842 379)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 379)  (843 379)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 379)  (845 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 379)  (852 379)  LC_5 Logic Functioning bit
 (37 11)  (853 379)  (853 379)  LC_5 Logic Functioning bit
 (38 11)  (854 379)  (854 379)  LC_5 Logic Functioning bit
 (39 11)  (855 379)  (855 379)  LC_5 Logic Functioning bit
 (41 11)  (857 379)  (857 379)  LC_5 Logic Functioning bit
 (43 11)  (859 379)  (859 379)  LC_5 Logic Functioning bit
 (46 11)  (862 379)  (862 379)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 14)  (831 382)  (831 382)  routing T_16_23.sp4_v_t_32 <X> T_16_23.lc_trk_g3_5
 (16 14)  (832 382)  (832 382)  routing T_16_23.sp4_v_t_32 <X> T_16_23.lc_trk_g3_5
 (17 14)  (833 382)  (833 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (11 15)  (827 383)  (827 383)  routing T_16_23.sp4_h_r_3 <X> T_16_23.sp4_h_l_46
 (13 15)  (829 383)  (829 383)  routing T_16_23.sp4_h_r_3 <X> T_16_23.sp4_h_l_46


LogicTile_17_23

 (15 0)  (889 368)  (889 368)  routing T_17_23.sp4_v_b_17 <X> T_17_23.lc_trk_g0_1
 (16 0)  (890 368)  (890 368)  routing T_17_23.sp4_v_b_17 <X> T_17_23.lc_trk_g0_1
 (17 0)  (891 368)  (891 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (19 0)  (893 368)  (893 368)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (29 0)  (903 368)  (903 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 368)  (905 368)  routing T_17_23.lc_trk_g1_4 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 368)  (906 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 368)  (908 368)  routing T_17_23.lc_trk_g1_4 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (41 0)  (915 368)  (915 368)  LC_0 Logic Functioning bit
 (43 0)  (917 368)  (917 368)  LC_0 Logic Functioning bit
 (41 1)  (915 369)  (915 369)  LC_0 Logic Functioning bit
 (43 1)  (917 369)  (917 369)  LC_0 Logic Functioning bit
 (51 1)  (925 369)  (925 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (3 3)  (877 371)  (877 371)  routing T_17_23.sp12_v_b_0 <X> T_17_23.sp12_h_l_23
 (14 7)  (888 375)  (888 375)  routing T_17_23.sp4_h_r_4 <X> T_17_23.lc_trk_g1_4
 (15 7)  (889 375)  (889 375)  routing T_17_23.sp4_h_r_4 <X> T_17_23.lc_trk_g1_4
 (16 7)  (890 375)  (890 375)  routing T_17_23.sp4_h_r_4 <X> T_17_23.lc_trk_g1_4
 (17 7)  (891 375)  (891 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (12 8)  (886 376)  (886 376)  routing T_17_23.sp4_v_b_2 <X> T_17_23.sp4_h_r_8
 (11 9)  (885 377)  (885 377)  routing T_17_23.sp4_v_b_2 <X> T_17_23.sp4_h_r_8
 (13 9)  (887 377)  (887 377)  routing T_17_23.sp4_v_b_2 <X> T_17_23.sp4_h_r_8
 (8 13)  (882 381)  (882 381)  routing T_17_23.sp4_h_r_10 <X> T_17_23.sp4_v_b_10
 (11 15)  (885 383)  (885 383)  routing T_17_23.sp4_h_r_11 <X> T_17_23.sp4_h_l_46


LogicTile_18_23

 (26 0)  (954 368)  (954 368)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (32 0)  (960 368)  (960 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 368)  (961 368)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 368)  (962 368)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 368)  (964 368)  LC_0 Logic Functioning bit
 (37 0)  (965 368)  (965 368)  LC_0 Logic Functioning bit
 (38 0)  (966 368)  (966 368)  LC_0 Logic Functioning bit
 (39 0)  (967 368)  (967 368)  LC_0 Logic Functioning bit
 (40 0)  (968 368)  (968 368)  LC_0 Logic Functioning bit
 (42 0)  (970 368)  (970 368)  LC_0 Logic Functioning bit
 (45 0)  (973 368)  (973 368)  LC_0 Logic Functioning bit
 (27 1)  (955 369)  (955 369)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 369)  (957 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 369)  (959 369)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 369)  (964 369)  LC_0 Logic Functioning bit
 (37 1)  (965 369)  (965 369)  LC_0 Logic Functioning bit
 (38 1)  (966 369)  (966 369)  LC_0 Logic Functioning bit
 (39 1)  (967 369)  (967 369)  LC_0 Logic Functioning bit
 (41 1)  (969 369)  (969 369)  LC_0 Logic Functioning bit
 (43 1)  (971 369)  (971 369)  LC_0 Logic Functioning bit
 (0 2)  (928 370)  (928 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (1 2)  (929 370)  (929 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 2)  (930 370)  (930 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 370)  (942 370)  routing T_18_23.wire_logic_cluster/lc_4/out <X> T_18_23.lc_trk_g0_4
 (17 3)  (945 371)  (945 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 4)  (942 372)  (942 372)  routing T_18_23.wire_logic_cluster/lc_0/out <X> T_18_23.lc_trk_g1_0
 (17 5)  (945 373)  (945 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 6)  (943 374)  (943 374)  routing T_18_23.sp4_h_r_21 <X> T_18_23.lc_trk_g1_5
 (16 6)  (944 374)  (944 374)  routing T_18_23.sp4_h_r_21 <X> T_18_23.lc_trk_g1_5
 (17 6)  (945 374)  (945 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (946 374)  (946 374)  routing T_18_23.sp4_h_r_21 <X> T_18_23.lc_trk_g1_5
 (27 6)  (955 374)  (955 374)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 374)  (957 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 374)  (958 374)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 374)  (959 374)  routing T_18_23.lc_trk_g0_4 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 374)  (960 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (964 374)  (964 374)  LC_3 Logic Functioning bit
 (37 6)  (965 374)  (965 374)  LC_3 Logic Functioning bit
 (38 6)  (966 374)  (966 374)  LC_3 Logic Functioning bit
 (39 6)  (967 374)  (967 374)  LC_3 Logic Functioning bit
 (40 6)  (968 374)  (968 374)  LC_3 Logic Functioning bit
 (42 6)  (970 374)  (970 374)  LC_3 Logic Functioning bit
 (45 6)  (973 374)  (973 374)  LC_3 Logic Functioning bit
 (46 6)  (974 374)  (974 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (975 374)  (975 374)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (946 375)  (946 375)  routing T_18_23.sp4_h_r_21 <X> T_18_23.lc_trk_g1_5
 (36 7)  (964 375)  (964 375)  LC_3 Logic Functioning bit
 (37 7)  (965 375)  (965 375)  LC_3 Logic Functioning bit
 (38 7)  (966 375)  (966 375)  LC_3 Logic Functioning bit
 (39 7)  (967 375)  (967 375)  LC_3 Logic Functioning bit
 (40 7)  (968 375)  (968 375)  LC_3 Logic Functioning bit
 (42 7)  (970 375)  (970 375)  LC_3 Logic Functioning bit
 (47 7)  (975 375)  (975 375)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (976 375)  (976 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (26 8)  (954 376)  (954 376)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (32 8)  (960 376)  (960 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 376)  (962 376)  routing T_18_23.lc_trk_g1_0 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 376)  (964 376)  LC_4 Logic Functioning bit
 (37 8)  (965 376)  (965 376)  LC_4 Logic Functioning bit
 (38 8)  (966 376)  (966 376)  LC_4 Logic Functioning bit
 (39 8)  (967 376)  (967 376)  LC_4 Logic Functioning bit
 (40 8)  (968 376)  (968 376)  LC_4 Logic Functioning bit
 (42 8)  (970 376)  (970 376)  LC_4 Logic Functioning bit
 (45 8)  (973 376)  (973 376)  LC_4 Logic Functioning bit
 (27 9)  (955 377)  (955 377)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 377)  (957 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 377)  (964 377)  LC_4 Logic Functioning bit
 (37 9)  (965 377)  (965 377)  LC_4 Logic Functioning bit
 (38 9)  (966 377)  (966 377)  LC_4 Logic Functioning bit
 (39 9)  (967 377)  (967 377)  LC_4 Logic Functioning bit
 (41 9)  (969 377)  (969 377)  LC_4 Logic Functioning bit
 (43 9)  (971 377)  (971 377)  LC_4 Logic Functioning bit
 (25 12)  (953 380)  (953 380)  routing T_18_23.sp4_h_r_34 <X> T_18_23.lc_trk_g3_2
 (22 13)  (950 381)  (950 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (951 381)  (951 381)  routing T_18_23.sp4_h_r_34 <X> T_18_23.lc_trk_g3_2
 (24 13)  (952 381)  (952 381)  routing T_18_23.sp4_h_r_34 <X> T_18_23.lc_trk_g3_2


LogicTile_19_23

 (3 3)  (985 371)  (985 371)  routing T_19_23.sp12_v_b_0 <X> T_19_23.sp12_h_l_23
 (2 4)  (984 372)  (984 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 6)  (986 374)  (986 374)  routing T_19_23.sp4_h_r_3 <X> T_19_23.sp4_v_t_38
 (27 6)  (1009 374)  (1009 374)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 374)  (1010 374)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 374)  (1011 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 374)  (1012 374)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 374)  (1013 374)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 374)  (1014 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 374)  (1015 374)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 374)  (1016 374)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 374)  (1018 374)  LC_3 Logic Functioning bit
 (38 6)  (1020 374)  (1020 374)  LC_3 Logic Functioning bit
 (46 6)  (1028 374)  (1028 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (987 375)  (987 375)  routing T_19_23.sp4_h_r_3 <X> T_19_23.sp4_v_t_38
 (31 7)  (1013 375)  (1013 375)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 375)  (1018 375)  LC_3 Logic Functioning bit
 (38 7)  (1020 375)  (1020 375)  LC_3 Logic Functioning bit
 (47 7)  (1029 375)  (1029 375)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (15 14)  (997 382)  (997 382)  routing T_19_23.sp4_h_r_45 <X> T_19_23.lc_trk_g3_5
 (16 14)  (998 382)  (998 382)  routing T_19_23.sp4_h_r_45 <X> T_19_23.lc_trk_g3_5
 (17 14)  (999 382)  (999 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1000 382)  (1000 382)  routing T_19_23.sp4_h_r_45 <X> T_19_23.lc_trk_g3_5
 (22 14)  (1004 382)  (1004 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1005 382)  (1005 382)  routing T_19_23.sp4_h_r_31 <X> T_19_23.lc_trk_g3_7
 (24 14)  (1006 382)  (1006 382)  routing T_19_23.sp4_h_r_31 <X> T_19_23.lc_trk_g3_7
 (18 15)  (1000 383)  (1000 383)  routing T_19_23.sp4_h_r_45 <X> T_19_23.lc_trk_g3_5
 (21 15)  (1003 383)  (1003 383)  routing T_19_23.sp4_h_r_31 <X> T_19_23.lc_trk_g3_7


LogicTile_20_23

 (11 8)  (1047 376)  (1047 376)  routing T_20_23.sp4_v_t_40 <X> T_20_23.sp4_v_b_8
 (12 9)  (1048 377)  (1048 377)  routing T_20_23.sp4_v_t_40 <X> T_20_23.sp4_v_b_8
 (3 11)  (1039 379)  (1039 379)  routing T_20_23.sp12_v_b_1 <X> T_20_23.sp12_h_l_22
 (19 15)  (1055 383)  (1055 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_23

 (11 4)  (1101 372)  (1101 372)  routing T_21_23.sp4_v_t_39 <X> T_21_23.sp4_v_b_5
 (12 5)  (1102 373)  (1102 373)  routing T_21_23.sp4_v_t_39 <X> T_21_23.sp4_v_b_5
 (9 6)  (1099 374)  (1099 374)  routing T_21_23.sp4_v_b_4 <X> T_21_23.sp4_h_l_41
 (8 7)  (1098 375)  (1098 375)  routing T_21_23.sp4_h_r_4 <X> T_21_23.sp4_v_t_41
 (9 7)  (1099 375)  (1099 375)  routing T_21_23.sp4_h_r_4 <X> T_21_23.sp4_v_t_41
 (2 8)  (1092 376)  (1092 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (6 8)  (1096 376)  (1096 376)  routing T_21_23.sp4_h_r_1 <X> T_21_23.sp4_v_b_6
 (11 8)  (1101 376)  (1101 376)  routing T_21_23.sp4_h_r_3 <X> T_21_23.sp4_v_b_8
 (10 10)  (1100 378)  (1100 378)  routing T_21_23.sp4_v_b_2 <X> T_21_23.sp4_h_l_42
 (10 12)  (1100 380)  (1100 380)  routing T_21_23.sp4_v_t_40 <X> T_21_23.sp4_h_r_10
 (9 14)  (1099 382)  (1099 382)  routing T_21_23.sp4_h_r_7 <X> T_21_23.sp4_h_l_47
 (10 14)  (1100 382)  (1100 382)  routing T_21_23.sp4_h_r_7 <X> T_21_23.sp4_h_l_47


LogicTile_22_23

 (12 0)  (1156 368)  (1156 368)  routing T_22_23.sp4_h_l_46 <X> T_22_23.sp4_h_r_2
 (13 1)  (1157 369)  (1157 369)  routing T_22_23.sp4_h_l_46 <X> T_22_23.sp4_h_r_2
 (8 11)  (1152 379)  (1152 379)  routing T_22_23.sp4_h_l_42 <X> T_22_23.sp4_v_t_42
 (19 13)  (1163 381)  (1163 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_23

 (3 13)  (1201 381)  (1201 381)  routing T_23_23.sp12_h_l_22 <X> T_23_23.sp12_h_r_1


LogicTile_24_23

 (11 2)  (1263 370)  (1263 370)  routing T_24_23.sp4_h_l_44 <X> T_24_23.sp4_v_t_39
 (3 6)  (1255 374)  (1255 374)  routing T_24_23.sp12_v_b_0 <X> T_24_23.sp12_v_t_23


RAM_Tile_25_23

 (13 0)  (1319 368)  (1319 368)  routing T_25_23.sp4_v_t_39 <X> T_25_23.sp4_v_b_2
 (4 2)  (1310 370)  (1310 370)  routing T_25_23.sp4_v_b_4 <X> T_25_23.sp4_v_t_37
 (6 2)  (1312 370)  (1312 370)  routing T_25_23.sp4_v_b_4 <X> T_25_23.sp4_v_t_37
 (5 6)  (1311 374)  (1311 374)  routing T_25_23.sp4_v_t_44 <X> T_25_23.sp4_h_l_38
 (9 6)  (1315 374)  (1315 374)  routing T_25_23.sp4_v_b_4 <X> T_25_23.sp4_h_l_41
 (4 7)  (1310 375)  (1310 375)  routing T_25_23.sp4_v_t_44 <X> T_25_23.sp4_h_l_38
 (6 7)  (1312 375)  (1312 375)  routing T_25_23.sp4_v_t_44 <X> T_25_23.sp4_h_l_38
 (8 10)  (1314 378)  (1314 378)  routing T_25_23.sp4_v_t_36 <X> T_25_23.sp4_h_l_42
 (9 10)  (1315 378)  (1315 378)  routing T_25_23.sp4_v_t_36 <X> T_25_23.sp4_h_l_42
 (10 10)  (1316 378)  (1316 378)  routing T_25_23.sp4_v_t_36 <X> T_25_23.sp4_h_l_42
 (8 12)  (1314 380)  (1314 380)  routing T_25_23.sp4_h_l_47 <X> T_25_23.sp4_h_r_10


LogicTile_26_23

 (12 3)  (1360 371)  (1360 371)  routing T_26_23.sp4_h_l_39 <X> T_26_23.sp4_v_t_39
 (19 6)  (1367 374)  (1367 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (19 7)  (1367 375)  (1367 375)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_29_23

 (8 12)  (1518 380)  (1518 380)  routing T_29_23.sp4_h_l_47 <X> T_29_23.sp4_h_r_10


LogicTile_30_23

 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (2 6)  (1566 374)  (1566 374)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 374)  (1731 374)  routing T_33_23.span4_horz_47 <X> T_33_23.lc_trk_g0_7
 (6 6)  (1732 374)  (1732 374)  routing T_33_23.span4_horz_47 <X> T_33_23.lc_trk_g0_7
 (7 6)  (1733 374)  (1733 374)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_47 lc_trk_g0_7
 (8 6)  (1734 374)  (1734 374)  routing T_33_23.span4_horz_47 <X> T_33_23.lc_trk_g0_7
 (8 7)  (1734 375)  (1734 375)  routing T_33_23.span4_horz_47 <X> T_33_23.lc_trk_g0_7
 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (1736 378)  (1736 378)  routing T_33_23.lc_trk_g1_5 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 378)  (1737 378)  routing T_33_23.lc_trk_g1_5 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 378)  (1739 378)  routing T_33_23.lc_trk_g0_7 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 379)  (1738 379)  routing T_33_23.lc_trk_g0_7 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 380)  (1731 380)  routing T_33_23.span4_vert_b_13 <X> T_33_23.lc_trk_g1_5
 (7 12)  (1733 380)  (1733 380)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 380)  (1734 380)  routing T_33_23.span4_vert_b_13 <X> T_33_23.lc_trk_g1_5
 (13 13)  (1739 381)  (1739 381)  routing T_33_23.span4_horz_43 <X> T_33_23.span4_vert_b_3
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (11 0)  (6 352)  (6 352)  routing T_0_22.span4_vert_b_0 <X> T_0_22.span4_vert_t_12
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (5 6)  (12 358)  (12 358)  routing T_0_22.logic_op_bnr_7 <X> T_0_22.lc_trk_g0_7
 (7 6)  (10 358)  (10 358)  Enable bit of Mux _local_links/g0_mux_7 => logic_op_bnr_7 lc_trk_g0_7
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g0_7 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (12 11)  (5 363)  (5 363)  routing T_0_22.lc_trk_g0_7 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_4_22

 (13 10)  (193 362)  (193 362)  routing T_4_22.sp4_v_b_8 <X> T_4_22.sp4_v_t_45


RAM_Tile_8_22

 (29 0)  (425 352)  (425 352)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g0_5 wire_bram/ram/WDATA_7
 (30 0)  (426 352)  (426 352)  routing T_8_22.lc_trk_g0_5 <X> T_8_22.wire_bram/ram/WDATA_7
 (0 2)  (396 354)  (396 354)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_bram/ram/WCLK
 (1 2)  (397 354)  (397 354)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_bram/ram/WCLK
 (2 2)  (398 354)  (398 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (15 2)  (411 354)  (411 354)  routing T_8_22.sp4_h_r_13 <X> T_8_22.lc_trk_g0_5
 (16 2)  (412 354)  (412 354)  routing T_8_22.sp4_h_r_13 <X> T_8_22.lc_trk_g0_5
 (17 2)  (413 354)  (413 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (414 354)  (414 354)  routing T_8_22.sp4_h_r_13 <X> T_8_22.lc_trk_g0_5
 (22 2)  (418 354)  (418 354)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (419 354)  (419 354)  routing T_8_22.sp12_h_r_23 <X> T_8_22.lc_trk_g0_7
 (28 2)  (424 354)  (424 354)  routing T_8_22.lc_trk_g2_2 <X> T_8_22.wire_bram/ram/WDATA_6
 (29 2)  (425 354)  (425 354)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_2 wire_bram/ram/WDATA_6
 (21 3)  (417 355)  (417 355)  routing T_8_22.sp12_h_r_23 <X> T_8_22.lc_trk_g0_7
 (30 3)  (426 355)  (426 355)  routing T_8_22.lc_trk_g2_2 <X> T_8_22.wire_bram/ram/WDATA_6
 (0 4)  (396 356)  (396 356)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.wire_bram/ram/WCLKE
 (1 4)  (397 356)  (397 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (3 4)  (399 356)  (399 356)  routing T_8_22.sp12_v_t_23 <X> T_8_22.sp12_h_r_0
 (7 4)  (403 356)  (403 356)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (13 4)  (409 356)  (409 356)  routing T_8_22.sp4_v_t_40 <X> T_8_22.sp4_v_b_5
 (22 4)  (418 356)  (418 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (423 356)  (423 356)  routing T_8_22.lc_trk_g3_0 <X> T_8_22.wire_bram/ram/WDATA_5
 (28 4)  (424 356)  (424 356)  routing T_8_22.lc_trk_g3_0 <X> T_8_22.wire_bram/ram/WDATA_5
 (29 4)  (425 356)  (425 356)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_0 wire_bram/ram/WDATA_5
 (0 5)  (396 357)  (396 357)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.wire_bram/ram/WCLKE
 (1 5)  (397 357)  (397 357)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.wire_bram/ram/WCLKE
 (9 5)  (405 357)  (405 357)  routing T_8_22.sp4_v_t_41 <X> T_8_22.sp4_v_b_4
 (21 5)  (417 357)  (417 357)  routing T_8_22.sp4_r_v_b_27 <X> T_8_22.lc_trk_g1_3
 (7 6)  (403 358)  (403 358)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_7

 (27 6)  (423 358)  (423 358)  routing T_8_22.lc_trk_g1_3 <X> T_8_22.wire_bram/ram/WDATA_4
 (29 6)  (425 358)  (425 358)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_3 wire_bram/ram/WDATA_4
 (30 7)  (426 359)  (426 359)  routing T_8_22.lc_trk_g1_3 <X> T_8_22.wire_bram/ram/WDATA_4
 (15 8)  (411 360)  (411 360)  routing T_8_22.sp4_v_b_41 <X> T_8_22.lc_trk_g2_1
 (16 8)  (412 360)  (412 360)  routing T_8_22.sp4_v_b_41 <X> T_8_22.lc_trk_g2_1
 (17 8)  (413 360)  (413 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (21 8)  (417 360)  (417 360)  routing T_8_22.bnl_op_3 <X> T_8_22.lc_trk_g2_3
 (22 8)  (418 360)  (418 360)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (421 360)  (421 360)  routing T_8_22.rgt_op_2 <X> T_8_22.lc_trk_g2_2
 (26 8)  (422 360)  (422 360)  routing T_8_22.lc_trk_g2_6 <X> T_8_22.input0_4
 (29 8)  (425 360)  (425 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (426 360)  (426 360)  routing T_8_22.lc_trk_g0_7 <X> T_8_22.wire_bram/ram/WDATA_3
 (21 9)  (417 361)  (417 361)  routing T_8_22.bnl_op_3 <X> T_8_22.lc_trk_g2_3
 (22 9)  (418 361)  (418 361)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (420 361)  (420 361)  routing T_8_22.rgt_op_2 <X> T_8_22.lc_trk_g2_2
 (26 9)  (422 361)  (422 361)  routing T_8_22.lc_trk_g2_6 <X> T_8_22.input0_4
 (28 9)  (424 361)  (424 361)  routing T_8_22.lc_trk_g2_6 <X> T_8_22.input0_4
 (29 9)  (425 361)  (425 361)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (30 9)  (426 361)  (426 361)  routing T_8_22.lc_trk_g0_7 <X> T_8_22.wire_bram/ram/WDATA_3
 (14 10)  (410 362)  (410 362)  routing T_8_22.sp4_v_b_28 <X> T_8_22.lc_trk_g2_4
 (25 10)  (421 362)  (421 362)  routing T_8_22.bnl_op_6 <X> T_8_22.lc_trk_g2_6
 (26 10)  (422 362)  (422 362)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.input0_5
 (27 10)  (423 362)  (423 362)  routing T_8_22.lc_trk_g3_1 <X> T_8_22.wire_bram/ram/WDATA_2
 (28 10)  (424 362)  (424 362)  routing T_8_22.lc_trk_g3_1 <X> T_8_22.wire_bram/ram/WDATA_2
 (29 10)  (425 362)  (425 362)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_1 wire_bram/ram/WDATA_2
 (16 11)  (412 363)  (412 363)  routing T_8_22.sp4_v_b_28 <X> T_8_22.lc_trk_g2_4
 (17 11)  (413 363)  (413 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (22 11)  (418 363)  (418 363)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (421 363)  (421 363)  routing T_8_22.bnl_op_6 <X> T_8_22.lc_trk_g2_6
 (27 11)  (423 363)  (423 363)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.input0_5
 (28 11)  (424 363)  (424 363)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.input0_5
 (29 11)  (425 363)  (425 363)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (41 11)  (437 363)  (437 363)  Enable bit of Mux _out_links/OutMux9_5 => wire_bram/ram/RDATA_2 sp4_r_v_b_11
 (14 12)  (410 364)  (410 364)  routing T_8_22.rgt_op_0 <X> T_8_22.lc_trk_g3_0
 (15 12)  (411 364)  (411 364)  routing T_8_22.sp4_h_l_20 <X> T_8_22.lc_trk_g3_1
 (16 12)  (412 364)  (412 364)  routing T_8_22.sp4_h_l_20 <X> T_8_22.lc_trk_g3_1
 (17 12)  (413 364)  (413 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_20 lc_trk_g3_1
 (18 12)  (414 364)  (414 364)  routing T_8_22.sp4_h_l_20 <X> T_8_22.lc_trk_g3_1
 (21 12)  (417 364)  (417 364)  routing T_8_22.sp4_v_t_14 <X> T_8_22.lc_trk_g3_3
 (22 12)  (418 364)  (418 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (419 364)  (419 364)  routing T_8_22.sp4_v_t_14 <X> T_8_22.lc_trk_g3_3
 (26 12)  (422 364)  (422 364)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.input0_6
 (28 12)  (424 364)  (424 364)  routing T_8_22.lc_trk_g2_1 <X> T_8_22.wire_bram/ram/WDATA_1
 (29 12)  (425 364)  (425 364)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_1
 (9 13)  (405 365)  (405 365)  routing T_8_22.sp4_v_t_47 <X> T_8_22.sp4_v_b_10
 (15 13)  (411 365)  (411 365)  routing T_8_22.rgt_op_0 <X> T_8_22.lc_trk_g3_0
 (17 13)  (413 365)  (413 365)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (27 13)  (423 365)  (423 365)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.input0_6
 (28 13)  (424 365)  (424 365)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.input0_6
 (29 13)  (425 365)  (425 365)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_5 input0_6
 (39 13)  (435 365)  (435 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_1 sp4_v_t_1
 (0 14)  (396 366)  (396 366)  routing T_8_22.lc_trk_g2_4 <X> T_8_22.wire_bram/ram/WE
 (1 14)  (397 366)  (397 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (14 14)  (410 366)  (410 366)  routing T_8_22.bnl_op_4 <X> T_8_22.lc_trk_g3_4
 (17 14)  (413 366)  (413 366)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (414 366)  (414 366)  routing T_8_22.bnl_op_5 <X> T_8_22.lc_trk_g3_5
 (21 14)  (417 366)  (417 366)  routing T_8_22.sp4_v_t_26 <X> T_8_22.lc_trk_g3_7
 (22 14)  (418 366)  (418 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (419 366)  (419 366)  routing T_8_22.sp4_v_t_26 <X> T_8_22.lc_trk_g3_7
 (27 14)  (423 366)  (423 366)  routing T_8_22.lc_trk_g3_7 <X> T_8_22.wire_bram/ram/WDATA_0
 (28 14)  (424 366)  (424 366)  routing T_8_22.lc_trk_g3_7 <X> T_8_22.wire_bram/ram/WDATA_0
 (29 14)  (425 366)  (425 366)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_7 wire_bram/ram/WDATA_0
 (30 14)  (426 366)  (426 366)  routing T_8_22.lc_trk_g3_7 <X> T_8_22.wire_bram/ram/WDATA_0
 (1 15)  (397 367)  (397 367)  routing T_8_22.lc_trk_g2_4 <X> T_8_22.wire_bram/ram/WE
 (14 15)  (410 367)  (410 367)  routing T_8_22.bnl_op_4 <X> T_8_22.lc_trk_g3_4
 (17 15)  (413 367)  (413 367)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (414 367)  (414 367)  routing T_8_22.bnl_op_5 <X> T_8_22.lc_trk_g3_5
 (21 15)  (417 367)  (417 367)  routing T_8_22.sp4_v_t_26 <X> T_8_22.lc_trk_g3_7
 (26 15)  (422 367)  (422 367)  routing T_8_22.lc_trk_g2_3 <X> T_8_22.input0_7
 (28 15)  (424 367)  (424 367)  routing T_8_22.lc_trk_g2_3 <X> T_8_22.input0_7
 (29 15)  (425 367)  (425 367)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (30 15)  (426 367)  (426 367)  routing T_8_22.lc_trk_g3_7 <X> T_8_22.wire_bram/ram/WDATA_0
 (37 15)  (433 367)  (433 367)  Enable bit of Mux _out_links/OutMux7_7 => wire_bram/ram/RDATA_0 sp4_h_r_30


LogicTile_9_22

 (19 0)  (457 352)  (457 352)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (21 0)  (459 352)  (459 352)  routing T_9_22.sp12_h_r_3 <X> T_9_22.lc_trk_g0_3
 (22 0)  (460 352)  (460 352)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (462 352)  (462 352)  routing T_9_22.sp12_h_r_3 <X> T_9_22.lc_trk_g0_3
 (26 0)  (464 352)  (464 352)  routing T_9_22.lc_trk_g0_4 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (32 0)  (470 352)  (470 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (474 352)  (474 352)  LC_0 Logic Functioning bit
 (38 0)  (476 352)  (476 352)  LC_0 Logic Functioning bit
 (21 1)  (459 353)  (459 353)  routing T_9_22.sp12_h_r_3 <X> T_9_22.lc_trk_g0_3
 (29 1)  (467 353)  (467 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 353)  (469 353)  routing T_9_22.lc_trk_g0_3 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (37 1)  (475 353)  (475 353)  LC_0 Logic Functioning bit
 (39 1)  (477 353)  (477 353)  LC_0 Logic Functioning bit
 (3 2)  (441 354)  (441 354)  routing T_9_22.sp12_v_t_23 <X> T_9_22.sp12_h_l_23
 (25 2)  (463 354)  (463 354)  routing T_9_22.sp4_v_t_3 <X> T_9_22.lc_trk_g0_6
 (15 3)  (453 355)  (453 355)  routing T_9_22.sp4_v_t_9 <X> T_9_22.lc_trk_g0_4
 (16 3)  (454 355)  (454 355)  routing T_9_22.sp4_v_t_9 <X> T_9_22.lc_trk_g0_4
 (17 3)  (455 355)  (455 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (460 355)  (460 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (461 355)  (461 355)  routing T_9_22.sp4_v_t_3 <X> T_9_22.lc_trk_g0_6
 (25 3)  (463 355)  (463 355)  routing T_9_22.sp4_v_t_3 <X> T_9_22.lc_trk_g0_6
 (8 4)  (446 356)  (446 356)  routing T_9_22.sp4_v_b_4 <X> T_9_22.sp4_h_r_4
 (9 4)  (447 356)  (447 356)  routing T_9_22.sp4_v_b_4 <X> T_9_22.sp4_h_r_4
 (26 4)  (464 356)  (464 356)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (31 4)  (469 356)  (469 356)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 356)  (470 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 356)  (472 356)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 356)  (474 356)  LC_2 Logic Functioning bit
 (38 4)  (476 356)  (476 356)  LC_2 Logic Functioning bit
 (26 5)  (464 357)  (464 357)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 357)  (465 357)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 357)  (466 357)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 357)  (467 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (475 357)  (475 357)  LC_2 Logic Functioning bit
 (39 5)  (477 357)  (477 357)  LC_2 Logic Functioning bit
 (19 6)  (457 358)  (457 358)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (31 6)  (469 358)  (469 358)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 358)  (470 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 358)  (471 358)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 358)  (472 358)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (40 6)  (478 358)  (478 358)  LC_3 Logic Functioning bit
 (41 6)  (479 358)  (479 358)  LC_3 Logic Functioning bit
 (42 6)  (480 358)  (480 358)  LC_3 Logic Functioning bit
 (43 6)  (481 358)  (481 358)  LC_3 Logic Functioning bit
 (15 7)  (453 359)  (453 359)  routing T_9_22.sp4_v_t_9 <X> T_9_22.lc_trk_g1_4
 (16 7)  (454 359)  (454 359)  routing T_9_22.sp4_v_t_9 <X> T_9_22.lc_trk_g1_4
 (17 7)  (455 359)  (455 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (31 7)  (469 359)  (469 359)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (40 7)  (478 359)  (478 359)  LC_3 Logic Functioning bit
 (41 7)  (479 359)  (479 359)  LC_3 Logic Functioning bit
 (42 7)  (480 359)  (480 359)  LC_3 Logic Functioning bit
 (43 7)  (481 359)  (481 359)  LC_3 Logic Functioning bit
 (27 8)  (465 360)  (465 360)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 360)  (467 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 360)  (468 360)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 360)  (469 360)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 360)  (470 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 360)  (471 360)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 360)  (474 360)  LC_4 Logic Functioning bit
 (38 8)  (476 360)  (476 360)  LC_4 Logic Functioning bit
 (46 8)  (484 360)  (484 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (31 9)  (469 361)  (469 361)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 361)  (474 361)  LC_4 Logic Functioning bit
 (38 9)  (476 361)  (476 361)  LC_4 Logic Functioning bit
 (21 10)  (459 362)  (459 362)  routing T_9_22.sp4_v_t_18 <X> T_9_22.lc_trk_g2_7
 (22 10)  (460 362)  (460 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (461 362)  (461 362)  routing T_9_22.sp4_v_t_18 <X> T_9_22.lc_trk_g2_7
 (29 10)  (467 362)  (467 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 362)  (468 362)  routing T_9_22.lc_trk_g0_4 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 362)  (470 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 362)  (471 362)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 362)  (472 362)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 362)  (474 362)  LC_5 Logic Functioning bit
 (38 10)  (476 362)  (476 362)  LC_5 Logic Functioning bit
 (51 10)  (489 362)  (489 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (31 11)  (469 363)  (469 363)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 363)  (474 363)  LC_5 Logic Functioning bit
 (38 11)  (476 363)  (476 363)  LC_5 Logic Functioning bit
 (5 12)  (443 364)  (443 364)  routing T_9_22.sp4_v_b_3 <X> T_9_22.sp4_h_r_9
 (22 12)  (460 364)  (460 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (461 364)  (461 364)  routing T_9_22.sp4_v_t_30 <X> T_9_22.lc_trk_g3_3
 (24 12)  (462 364)  (462 364)  routing T_9_22.sp4_v_t_30 <X> T_9_22.lc_trk_g3_3
 (27 12)  (465 364)  (465 364)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 364)  (466 364)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 364)  (467 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 364)  (468 364)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 364)  (469 364)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 364)  (470 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 364)  (472 364)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 364)  (474 364)  LC_6 Logic Functioning bit
 (38 12)  (476 364)  (476 364)  LC_6 Logic Functioning bit
 (4 13)  (442 365)  (442 365)  routing T_9_22.sp4_v_b_3 <X> T_9_22.sp4_h_r_9
 (6 13)  (444 365)  (444 365)  routing T_9_22.sp4_v_b_3 <X> T_9_22.sp4_h_r_9
 (36 13)  (474 365)  (474 365)  LC_6 Logic Functioning bit
 (38 13)  (476 365)  (476 365)  LC_6 Logic Functioning bit
 (21 14)  (459 366)  (459 366)  routing T_9_22.sp4_v_t_26 <X> T_9_22.lc_trk_g3_7
 (22 14)  (460 366)  (460 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (461 366)  (461 366)  routing T_9_22.sp4_v_t_26 <X> T_9_22.lc_trk_g3_7
 (29 14)  (467 366)  (467 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 366)  (468 366)  routing T_9_22.lc_trk_g0_4 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 366)  (469 366)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 366)  (470 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 366)  (474 366)  LC_7 Logic Functioning bit
 (38 14)  (476 366)  (476 366)  LC_7 Logic Functioning bit
 (15 15)  (453 367)  (453 367)  routing T_9_22.sp4_v_t_33 <X> T_9_22.lc_trk_g3_4
 (16 15)  (454 367)  (454 367)  routing T_9_22.sp4_v_t_33 <X> T_9_22.lc_trk_g3_4
 (17 15)  (455 367)  (455 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (459 367)  (459 367)  routing T_9_22.sp4_v_t_26 <X> T_9_22.lc_trk_g3_7
 (31 15)  (469 367)  (469 367)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 367)  (474 367)  LC_7 Logic Functioning bit
 (38 15)  (476 367)  (476 367)  LC_7 Logic Functioning bit
 (51 15)  (489 367)  (489 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_22

 (27 0)  (519 352)  (519 352)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 352)  (520 352)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 352)  (521 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 352)  (524 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 352)  (528 352)  LC_0 Logic Functioning bit
 (37 0)  (529 352)  (529 352)  LC_0 Logic Functioning bit
 (38 0)  (530 352)  (530 352)  LC_0 Logic Functioning bit
 (39 0)  (531 352)  (531 352)  LC_0 Logic Functioning bit
 (44 0)  (536 352)  (536 352)  LC_0 Logic Functioning bit
 (45 0)  (537 352)  (537 352)  LC_0 Logic Functioning bit
 (40 1)  (532 353)  (532 353)  LC_0 Logic Functioning bit
 (41 1)  (533 353)  (533 353)  LC_0 Logic Functioning bit
 (42 1)  (534 353)  (534 353)  LC_0 Logic Functioning bit
 (43 1)  (535 353)  (535 353)  LC_0 Logic Functioning bit
 (49 1)  (541 353)  (541 353)  Carry_In_Mux bit 

 (0 2)  (492 354)  (492 354)  routing T_10_22.glb_netwk_6 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (1 2)  (493 354)  (493 354)  routing T_10_22.glb_netwk_6 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (2 2)  (494 354)  (494 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (519 354)  (519 354)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 354)  (520 354)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 354)  (521 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 354)  (524 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 354)  (528 354)  LC_1 Logic Functioning bit
 (37 2)  (529 354)  (529 354)  LC_1 Logic Functioning bit
 (38 2)  (530 354)  (530 354)  LC_1 Logic Functioning bit
 (39 2)  (531 354)  (531 354)  LC_1 Logic Functioning bit
 (44 2)  (536 354)  (536 354)  LC_1 Logic Functioning bit
 (45 2)  (537 354)  (537 354)  LC_1 Logic Functioning bit
 (40 3)  (532 355)  (532 355)  LC_1 Logic Functioning bit
 (41 3)  (533 355)  (533 355)  LC_1 Logic Functioning bit
 (42 3)  (534 355)  (534 355)  LC_1 Logic Functioning bit
 (43 3)  (535 355)  (535 355)  LC_1 Logic Functioning bit
 (21 4)  (513 356)  (513 356)  routing T_10_22.wire_logic_cluster/lc_3/out <X> T_10_22.lc_trk_g1_3
 (22 4)  (514 356)  (514 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 356)  (517 356)  routing T_10_22.wire_logic_cluster/lc_2/out <X> T_10_22.lc_trk_g1_2
 (27 4)  (519 356)  (519 356)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 356)  (521 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 356)  (524 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 356)  (528 356)  LC_2 Logic Functioning bit
 (37 4)  (529 356)  (529 356)  LC_2 Logic Functioning bit
 (38 4)  (530 356)  (530 356)  LC_2 Logic Functioning bit
 (39 4)  (531 356)  (531 356)  LC_2 Logic Functioning bit
 (44 4)  (536 356)  (536 356)  LC_2 Logic Functioning bit
 (45 4)  (537 356)  (537 356)  LC_2 Logic Functioning bit
 (22 5)  (514 357)  (514 357)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 357)  (522 357)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (40 5)  (532 357)  (532 357)  LC_2 Logic Functioning bit
 (41 5)  (533 357)  (533 357)  LC_2 Logic Functioning bit
 (42 5)  (534 357)  (534 357)  LC_2 Logic Functioning bit
 (43 5)  (535 357)  (535 357)  LC_2 Logic Functioning bit
 (3 6)  (495 358)  (495 358)  routing T_10_22.sp12_v_b_0 <X> T_10_22.sp12_v_t_23
 (17 6)  (509 358)  (509 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 358)  (510 358)  routing T_10_22.wire_logic_cluster/lc_5/out <X> T_10_22.lc_trk_g1_5
 (25 6)  (517 358)  (517 358)  routing T_10_22.wire_logic_cluster/lc_6/out <X> T_10_22.lc_trk_g1_6
 (27 6)  (519 358)  (519 358)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 358)  (521 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 358)  (524 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 358)  (528 358)  LC_3 Logic Functioning bit
 (37 6)  (529 358)  (529 358)  LC_3 Logic Functioning bit
 (38 6)  (530 358)  (530 358)  LC_3 Logic Functioning bit
 (39 6)  (531 358)  (531 358)  LC_3 Logic Functioning bit
 (44 6)  (536 358)  (536 358)  LC_3 Logic Functioning bit
 (45 6)  (537 358)  (537 358)  LC_3 Logic Functioning bit
 (22 7)  (514 359)  (514 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (522 359)  (522 359)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (40 7)  (532 359)  (532 359)  LC_3 Logic Functioning bit
 (41 7)  (533 359)  (533 359)  LC_3 Logic Functioning bit
 (42 7)  (534 359)  (534 359)  LC_3 Logic Functioning bit
 (43 7)  (535 359)  (535 359)  LC_3 Logic Functioning bit
 (4 8)  (496 360)  (496 360)  routing T_10_22.sp4_h_l_43 <X> T_10_22.sp4_v_b_6
 (27 8)  (519 360)  (519 360)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 360)  (520 360)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 360)  (521 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 360)  (522 360)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 360)  (524 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 360)  (528 360)  LC_4 Logic Functioning bit
 (37 8)  (529 360)  (529 360)  LC_4 Logic Functioning bit
 (38 8)  (530 360)  (530 360)  LC_4 Logic Functioning bit
 (39 8)  (531 360)  (531 360)  LC_4 Logic Functioning bit
 (44 8)  (536 360)  (536 360)  LC_4 Logic Functioning bit
 (45 8)  (537 360)  (537 360)  LC_4 Logic Functioning bit
 (5 9)  (497 361)  (497 361)  routing T_10_22.sp4_h_l_43 <X> T_10_22.sp4_v_b_6
 (40 9)  (532 361)  (532 361)  LC_4 Logic Functioning bit
 (41 9)  (533 361)  (533 361)  LC_4 Logic Functioning bit
 (42 9)  (534 361)  (534 361)  LC_4 Logic Functioning bit
 (43 9)  (535 361)  (535 361)  LC_4 Logic Functioning bit
 (27 10)  (519 362)  (519 362)  routing T_10_22.lc_trk_g1_5 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 362)  (521 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 362)  (522 362)  routing T_10_22.lc_trk_g1_5 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 362)  (524 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 362)  (528 362)  LC_5 Logic Functioning bit
 (37 10)  (529 362)  (529 362)  LC_5 Logic Functioning bit
 (38 10)  (530 362)  (530 362)  LC_5 Logic Functioning bit
 (39 10)  (531 362)  (531 362)  LC_5 Logic Functioning bit
 (44 10)  (536 362)  (536 362)  LC_5 Logic Functioning bit
 (45 10)  (537 362)  (537 362)  LC_5 Logic Functioning bit
 (40 11)  (532 363)  (532 363)  LC_5 Logic Functioning bit
 (41 11)  (533 363)  (533 363)  LC_5 Logic Functioning bit
 (42 11)  (534 363)  (534 363)  LC_5 Logic Functioning bit
 (43 11)  (535 363)  (535 363)  LC_5 Logic Functioning bit
 (14 12)  (506 364)  (506 364)  routing T_10_22.wire_logic_cluster/lc_0/out <X> T_10_22.lc_trk_g3_0
 (17 12)  (509 364)  (509 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 364)  (510 364)  routing T_10_22.wire_logic_cluster/lc_1/out <X> T_10_22.lc_trk_g3_1
 (27 12)  (519 364)  (519 364)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 364)  (521 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 364)  (522 364)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 364)  (524 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 364)  (528 364)  LC_6 Logic Functioning bit
 (37 12)  (529 364)  (529 364)  LC_6 Logic Functioning bit
 (38 12)  (530 364)  (530 364)  LC_6 Logic Functioning bit
 (39 12)  (531 364)  (531 364)  LC_6 Logic Functioning bit
 (44 12)  (536 364)  (536 364)  LC_6 Logic Functioning bit
 (45 12)  (537 364)  (537 364)  LC_6 Logic Functioning bit
 (17 13)  (509 365)  (509 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (522 365)  (522 365)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (40 13)  (532 365)  (532 365)  LC_6 Logic Functioning bit
 (41 13)  (533 365)  (533 365)  LC_6 Logic Functioning bit
 (42 13)  (534 365)  (534 365)  LC_6 Logic Functioning bit
 (43 13)  (535 365)  (535 365)  LC_6 Logic Functioning bit
 (1 14)  (493 366)  (493 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (5 14)  (497 366)  (497 366)  routing T_10_22.sp4_h_r_6 <X> T_10_22.sp4_h_l_44
 (14 14)  (506 366)  (506 366)  routing T_10_22.wire_logic_cluster/lc_4/out <X> T_10_22.lc_trk_g3_4
 (21 14)  (513 366)  (513 366)  routing T_10_22.wire_logic_cluster/lc_7/out <X> T_10_22.lc_trk_g3_7
 (22 14)  (514 366)  (514 366)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (519 366)  (519 366)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 366)  (520 366)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 366)  (521 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 366)  (522 366)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 366)  (524 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (528 366)  (528 366)  LC_7 Logic Functioning bit
 (37 14)  (529 366)  (529 366)  LC_7 Logic Functioning bit
 (38 14)  (530 366)  (530 366)  LC_7 Logic Functioning bit
 (39 14)  (531 366)  (531 366)  LC_7 Logic Functioning bit
 (44 14)  (536 366)  (536 366)  LC_7 Logic Functioning bit
 (45 14)  (537 366)  (537 366)  LC_7 Logic Functioning bit
 (0 15)  (492 367)  (492 367)  routing T_10_22.glb_netwk_2 <X> T_10_22.wire_logic_cluster/lc_7/s_r
 (4 15)  (496 367)  (496 367)  routing T_10_22.sp4_h_r_6 <X> T_10_22.sp4_h_l_44
 (17 15)  (509 367)  (509 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (522 367)  (522 367)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (40 15)  (532 367)  (532 367)  LC_7 Logic Functioning bit
 (41 15)  (533 367)  (533 367)  LC_7 Logic Functioning bit
 (42 15)  (534 367)  (534 367)  LC_7 Logic Functioning bit
 (43 15)  (535 367)  (535 367)  LC_7 Logic Functioning bit


LogicTile_11_22

 (13 2)  (559 354)  (559 354)  routing T_11_22.sp4_v_b_2 <X> T_11_22.sp4_v_t_39
 (15 8)  (561 360)  (561 360)  routing T_11_22.sp4_h_r_33 <X> T_11_22.lc_trk_g2_1
 (16 8)  (562 360)  (562 360)  routing T_11_22.sp4_h_r_33 <X> T_11_22.lc_trk_g2_1
 (17 8)  (563 360)  (563 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (564 360)  (564 360)  routing T_11_22.sp4_h_r_33 <X> T_11_22.lc_trk_g2_1
 (27 10)  (573 362)  (573 362)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 362)  (574 362)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 362)  (575 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 362)  (577 362)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 362)  (578 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 362)  (579 362)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (40 10)  (586 362)  (586 362)  LC_5 Logic Functioning bit
 (14 11)  (560 363)  (560 363)  routing T_11_22.sp4_h_l_17 <X> T_11_22.lc_trk_g2_4
 (15 11)  (561 363)  (561 363)  routing T_11_22.sp4_h_l_17 <X> T_11_22.lc_trk_g2_4
 (16 11)  (562 363)  (562 363)  routing T_11_22.sp4_h_l_17 <X> T_11_22.lc_trk_g2_4
 (17 11)  (563 363)  (563 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (573 363)  (573 363)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 363)  (574 363)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 363)  (575 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 363)  (578 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (579 363)  (579 363)  routing T_11_22.lc_trk_g2_1 <X> T_11_22.input_2_5
 (52 11)  (598 363)  (598 363)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (16 12)  (562 364)  (562 364)  routing T_11_22.sp4_v_b_33 <X> T_11_22.lc_trk_g3_1
 (17 12)  (563 364)  (563 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 364)  (564 364)  routing T_11_22.sp4_v_b_33 <X> T_11_22.lc_trk_g3_1
 (17 13)  (563 365)  (563 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (564 365)  (564 365)  routing T_11_22.sp4_v_b_33 <X> T_11_22.lc_trk_g3_1


LogicTile_12_22

 (19 3)  (619 355)  (619 355)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (19 5)  (619 357)  (619 357)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (6 8)  (606 360)  (606 360)  routing T_12_22.sp4_v_t_38 <X> T_12_22.sp4_v_b_6
 (5 9)  (605 361)  (605 361)  routing T_12_22.sp4_v_t_38 <X> T_12_22.sp4_v_b_6


LogicTile_13_22

 (3 0)  (657 352)  (657 352)  routing T_13_22.sp12_h_r_0 <X> T_13_22.sp12_v_b_0
 (19 0)  (673 352)  (673 352)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 1)  (657 353)  (657 353)  routing T_13_22.sp12_h_r_0 <X> T_13_22.sp12_v_b_0
 (6 2)  (660 354)  (660 354)  routing T_13_22.sp4_v_b_9 <X> T_13_22.sp4_v_t_37
 (5 3)  (659 355)  (659 355)  routing T_13_22.sp4_v_b_9 <X> T_13_22.sp4_v_t_37
 (26 4)  (680 356)  (680 356)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 356)  (681 356)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 356)  (682 356)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 356)  (683 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 356)  (685 356)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 356)  (687 356)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 356)  (688 356)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 356)  (689 356)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.input_2_2
 (37 4)  (691 356)  (691 356)  LC_2 Logic Functioning bit
 (28 5)  (682 357)  (682 357)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 357)  (683 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 357)  (684 357)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 357)  (686 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (687 357)  (687 357)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.input_2_2
 (35 5)  (689 357)  (689 357)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.input_2_2
 (36 5)  (690 357)  (690 357)  LC_2 Logic Functioning bit
 (38 5)  (692 357)  (692 357)  LC_2 Logic Functioning bit
 (51 5)  (705 357)  (705 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (707 357)  (707 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (25 10)  (679 362)  (679 362)  routing T_13_22.sp4_v_b_30 <X> T_13_22.lc_trk_g2_6
 (17 11)  (671 363)  (671 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (676 363)  (676 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (677 363)  (677 363)  routing T_13_22.sp4_v_b_30 <X> T_13_22.lc_trk_g2_6
 (22 13)  (676 365)  (676 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (14 14)  (668 366)  (668 366)  routing T_13_22.sp4_v_t_17 <X> T_13_22.lc_trk_g3_4
 (16 15)  (670 367)  (670 367)  routing T_13_22.sp4_v_t_17 <X> T_13_22.lc_trk_g3_4
 (17 15)  (671 367)  (671 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_14_22

 (14 0)  (722 352)  (722 352)  routing T_14_22.wire_logic_cluster/lc_0/out <X> T_14_22.lc_trk_g0_0
 (27 0)  (735 352)  (735 352)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 352)  (737 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 352)  (738 352)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 352)  (739 352)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 352)  (740 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 352)  (741 352)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 352)  (742 352)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 352)  (743 352)  routing T_14_22.lc_trk_g0_6 <X> T_14_22.input_2_0
 (36 0)  (744 352)  (744 352)  LC_0 Logic Functioning bit
 (41 0)  (749 352)  (749 352)  LC_0 Logic Functioning bit
 (43 0)  (751 352)  (751 352)  LC_0 Logic Functioning bit
 (45 0)  (753 352)  (753 352)  LC_0 Logic Functioning bit
 (48 0)  (756 352)  (756 352)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (725 353)  (725 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (737 353)  (737 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 353)  (740 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (743 353)  (743 353)  routing T_14_22.lc_trk_g0_6 <X> T_14_22.input_2_0
 (36 1)  (744 353)  (744 353)  LC_0 Logic Functioning bit
 (37 1)  (745 353)  (745 353)  LC_0 Logic Functioning bit
 (39 1)  (747 353)  (747 353)  LC_0 Logic Functioning bit
 (40 1)  (748 353)  (748 353)  LC_0 Logic Functioning bit
 (42 1)  (750 353)  (750 353)  LC_0 Logic Functioning bit
 (0 2)  (708 354)  (708 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (1 2)  (709 354)  (709 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (710 354)  (710 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (730 355)  (730 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (731 355)  (731 355)  routing T_14_22.sp4_v_b_22 <X> T_14_22.lc_trk_g0_6
 (24 3)  (732 355)  (732 355)  routing T_14_22.sp4_v_b_22 <X> T_14_22.lc_trk_g0_6
 (8 4)  (716 356)  (716 356)  routing T_14_22.sp4_v_b_10 <X> T_14_22.sp4_h_r_4
 (9 4)  (717 356)  (717 356)  routing T_14_22.sp4_v_b_10 <X> T_14_22.sp4_h_r_4
 (10 4)  (718 356)  (718 356)  routing T_14_22.sp4_v_b_10 <X> T_14_22.sp4_h_r_4
 (8 5)  (716 357)  (716 357)  routing T_14_22.sp4_v_t_36 <X> T_14_22.sp4_v_b_4
 (10 5)  (718 357)  (718 357)  routing T_14_22.sp4_v_t_36 <X> T_14_22.sp4_v_b_4
 (3 6)  (711 358)  (711 358)  routing T_14_22.sp12_v_b_0 <X> T_14_22.sp12_v_t_23
 (17 7)  (725 359)  (725 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (4 11)  (712 363)  (712 363)  routing T_14_22.sp4_v_b_1 <X> T_14_22.sp4_h_l_43
 (1 14)  (709 366)  (709 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (708 367)  (708 367)  routing T_14_22.glb_netwk_2 <X> T_14_22.wire_logic_cluster/lc_7/s_r
 (14 15)  (722 367)  (722 367)  routing T_14_22.sp12_v_b_20 <X> T_14_22.lc_trk_g3_4
 (16 15)  (724 367)  (724 367)  routing T_14_22.sp12_v_b_20 <X> T_14_22.lc_trk_g3_4
 (17 15)  (725 367)  (725 367)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_15_22

 (9 15)  (771 367)  (771 367)  routing T_15_22.sp4_v_b_2 <X> T_15_22.sp4_v_t_47
 (10 15)  (772 367)  (772 367)  routing T_15_22.sp4_v_b_2 <X> T_15_22.sp4_v_t_47


LogicTile_16_22

 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (830 355)  (830 355)  routing T_16_22.sp4_r_v_b_28 <X> T_16_22.lc_trk_g0_4
 (17 3)  (833 355)  (833 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (17 4)  (833 356)  (833 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (18 5)  (834 357)  (834 357)  routing T_16_22.sp4_r_v_b_25 <X> T_16_22.lc_trk_g1_1
 (14 7)  (830 359)  (830 359)  routing T_16_22.sp4_r_v_b_28 <X> T_16_22.lc_trk_g1_4
 (17 7)  (833 359)  (833 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (17 8)  (833 360)  (833 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (17 10)  (833 362)  (833 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 362)  (834 362)  routing T_16_22.wire_logic_cluster/lc_5/out <X> T_16_22.lc_trk_g2_5
 (25 10)  (841 362)  (841 362)  routing T_16_22.wire_logic_cluster/lc_6/out <X> T_16_22.lc_trk_g2_6
 (26 10)  (842 362)  (842 362)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 362)  (845 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 362)  (846 362)  routing T_16_22.lc_trk_g0_4 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 362)  (848 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 362)  (850 362)  routing T_16_22.lc_trk_g1_1 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 362)  (851 362)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.input_2_5
 (36 10)  (852 362)  (852 362)  LC_5 Logic Functioning bit
 (41 10)  (857 362)  (857 362)  LC_5 Logic Functioning bit
 (43 10)  (859 362)  (859 362)  LC_5 Logic Functioning bit
 (45 10)  (861 362)  (861 362)  LC_5 Logic Functioning bit
 (51 10)  (867 362)  (867 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (838 363)  (838 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (844 363)  (844 363)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 363)  (845 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 363)  (848 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (849 363)  (849 363)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.input_2_5
 (34 11)  (850 363)  (850 363)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.input_2_5
 (36 11)  (852 363)  (852 363)  LC_5 Logic Functioning bit
 (37 11)  (853 363)  (853 363)  LC_5 Logic Functioning bit
 (39 11)  (855 363)  (855 363)  LC_5 Logic Functioning bit
 (40 11)  (856 363)  (856 363)  LC_5 Logic Functioning bit
 (42 11)  (858 363)  (858 363)  LC_5 Logic Functioning bit
 (28 12)  (844 364)  (844 364)  routing T_16_22.lc_trk_g2_1 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 364)  (845 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 364)  (847 364)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 364)  (848 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 364)  (850 364)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 364)  (851 364)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.input_2_6
 (36 12)  (852 364)  (852 364)  LC_6 Logic Functioning bit
 (37 12)  (853 364)  (853 364)  LC_6 Logic Functioning bit
 (38 12)  (854 364)  (854 364)  LC_6 Logic Functioning bit
 (42 12)  (858 364)  (858 364)  LC_6 Logic Functioning bit
 (43 12)  (859 364)  (859 364)  LC_6 Logic Functioning bit
 (45 12)  (861 364)  (861 364)  LC_6 Logic Functioning bit
 (27 13)  (843 365)  (843 365)  routing T_16_22.lc_trk_g1_1 <X> T_16_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 365)  (845 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 365)  (848 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (849 365)  (849 365)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.input_2_6
 (35 13)  (851 365)  (851 365)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.input_2_6
 (36 13)  (852 365)  (852 365)  LC_6 Logic Functioning bit
 (42 13)  (858 365)  (858 365)  LC_6 Logic Functioning bit
 (43 13)  (859 365)  (859 365)  LC_6 Logic Functioning bit
 (48 13)  (864 365)  (864 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (817 366)  (817 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (816 367)  (816 367)  routing T_16_22.glb_netwk_2 <X> T_16_22.wire_logic_cluster/lc_7/s_r
 (17 15)  (833 367)  (833 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_17_22

 (19 2)  (893 354)  (893 354)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_18_22

 (9 8)  (937 360)  (937 360)  routing T_18_22.sp4_h_l_41 <X> T_18_22.sp4_h_r_7
 (10 8)  (938 360)  (938 360)  routing T_18_22.sp4_h_l_41 <X> T_18_22.sp4_h_r_7


LogicTile_19_22

 (21 0)  (1003 352)  (1003 352)  routing T_19_22.sp4_v_b_11 <X> T_19_22.lc_trk_g0_3
 (22 0)  (1004 352)  (1004 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1005 352)  (1005 352)  routing T_19_22.sp4_v_b_11 <X> T_19_22.lc_trk_g0_3
 (21 1)  (1003 353)  (1003 353)  routing T_19_22.sp4_v_b_11 <X> T_19_22.lc_trk_g0_3
 (14 3)  (996 355)  (996 355)  routing T_19_22.sp4_r_v_b_28 <X> T_19_22.lc_trk_g0_4
 (17 3)  (999 355)  (999 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 6)  (1009 358)  (1009 358)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 358)  (1010 358)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 358)  (1011 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 358)  (1013 358)  routing T_19_22.lc_trk_g0_4 <X> T_19_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 358)  (1014 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 358)  (1019 358)  LC_3 Logic Functioning bit
 (28 7)  (1010 359)  (1010 359)  routing T_19_22.lc_trk_g2_1 <X> T_19_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 359)  (1011 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 359)  (1014 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1017 359)  (1017 359)  routing T_19_22.lc_trk_g0_3 <X> T_19_22.input_2_3
 (38 7)  (1020 359)  (1020 359)  LC_3 Logic Functioning bit
 (40 7)  (1022 359)  (1022 359)  LC_3 Logic Functioning bit
 (41 7)  (1023 359)  (1023 359)  LC_3 Logic Functioning bit
 (17 8)  (999 360)  (999 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (16 12)  (998 364)  (998 364)  routing T_19_22.sp4_v_b_33 <X> T_19_22.lc_trk_g3_1
 (17 12)  (999 364)  (999 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1000 364)  (1000 364)  routing T_19_22.sp4_v_b_33 <X> T_19_22.lc_trk_g3_1
 (18 13)  (1000 365)  (1000 365)  routing T_19_22.sp4_v_b_33 <X> T_19_22.lc_trk_g3_1


LogicTile_20_22

 (15 0)  (1051 352)  (1051 352)  routing T_20_22.bot_op_1 <X> T_20_22.lc_trk_g0_1
 (17 0)  (1053 352)  (1053 352)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 4)  (1065 356)  (1065 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 356)  (1067 356)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 356)  (1068 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 356)  (1070 356)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 356)  (1072 356)  LC_2 Logic Functioning bit
 (38 4)  (1074 356)  (1074 356)  LC_2 Logic Functioning bit
 (31 5)  (1067 357)  (1067 357)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 357)  (1072 357)  LC_2 Logic Functioning bit
 (38 5)  (1074 357)  (1074 357)  LC_2 Logic Functioning bit
 (22 7)  (1058 359)  (1058 359)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1060 359)  (1060 359)  routing T_20_22.bot_op_6 <X> T_20_22.lc_trk_g1_6


LogicTile_21_22

 (0 2)  (1090 354)  (1090 354)  routing T_21_22.glb_netwk_6 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 354)  (1091 354)  routing T_21_22.glb_netwk_6 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 354)  (1092 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (1106 354)  (1106 354)  routing T_21_22.sp4_v_b_13 <X> T_21_22.lc_trk_g0_5
 (17 2)  (1107 354)  (1107 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1108 354)  (1108 354)  routing T_21_22.sp4_v_b_13 <X> T_21_22.lc_trk_g0_5
 (22 2)  (1112 354)  (1112 354)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1114 354)  (1114 354)  routing T_21_22.bot_op_7 <X> T_21_22.lc_trk_g0_7
 (9 3)  (1099 355)  (1099 355)  routing T_21_22.sp4_v_b_1 <X> T_21_22.sp4_v_t_36
 (18 3)  (1108 355)  (1108 355)  routing T_21_22.sp4_v_b_13 <X> T_21_22.lc_trk_g0_5
 (22 3)  (1112 355)  (1112 355)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (21 6)  (1111 358)  (1111 358)  routing T_21_22.wire_logic_cluster/lc_7/out <X> T_21_22.lc_trk_g1_7
 (22 6)  (1112 358)  (1112 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1115 358)  (1115 358)  routing T_21_22.wire_logic_cluster/lc_6/out <X> T_21_22.lc_trk_g1_6
 (22 7)  (1112 359)  (1112 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 8)  (1119 360)  (1119 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 360)  (1120 360)  routing T_21_22.lc_trk_g0_5 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 360)  (1121 360)  routing T_21_22.lc_trk_g0_7 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 360)  (1122 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (1127 360)  (1127 360)  LC_4 Logic Functioning bit
 (39 8)  (1129 360)  (1129 360)  LC_4 Logic Functioning bit
 (52 8)  (1142 360)  (1142 360)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (31 9)  (1121 361)  (1121 361)  routing T_21_22.lc_trk_g0_7 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (37 9)  (1127 361)  (1127 361)  LC_4 Logic Functioning bit
 (39 9)  (1129 361)  (1129 361)  LC_4 Logic Functioning bit
 (48 9)  (1138 361)  (1138 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (0 10)  (1090 362)  (1090 362)  routing T_21_22.glb_netwk_2 <X> T_21_22.glb2local_2
 (1 10)  (1091 362)  (1091 362)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (21 10)  (1111 362)  (1111 362)  routing T_21_22.bnl_op_7 <X> T_21_22.lc_trk_g2_7
 (22 10)  (1112 362)  (1112 362)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (27 10)  (1117 362)  (1117 362)  routing T_21_22.lc_trk_g3_5 <X> T_21_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 362)  (1118 362)  routing T_21_22.lc_trk_g3_5 <X> T_21_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 362)  (1119 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 362)  (1120 362)  routing T_21_22.lc_trk_g3_5 <X> T_21_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 362)  (1122 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 362)  (1123 362)  routing T_21_22.lc_trk_g3_1 <X> T_21_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 362)  (1124 362)  routing T_21_22.lc_trk_g3_1 <X> T_21_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 362)  (1125 362)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.input_2_5
 (38 10)  (1128 362)  (1128 362)  LC_5 Logic Functioning bit
 (39 10)  (1129 362)  (1129 362)  LC_5 Logic Functioning bit
 (21 11)  (1111 363)  (1111 363)  routing T_21_22.bnl_op_7 <X> T_21_22.lc_trk_g2_7
 (27 11)  (1117 363)  (1117 363)  routing T_21_22.lc_trk_g3_0 <X> T_21_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 363)  (1118 363)  routing T_21_22.lc_trk_g3_0 <X> T_21_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 363)  (1119 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (1122 363)  (1122 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1124 363)  (1124 363)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.input_2_5
 (35 11)  (1125 363)  (1125 363)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.input_2_5
 (38 11)  (1128 363)  (1128 363)  LC_5 Logic Functioning bit
 (17 12)  (1107 364)  (1107 364)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1108 364)  (1108 364)  routing T_21_22.bnl_op_1 <X> T_21_22.lc_trk_g3_1
 (26 12)  (1116 364)  (1116 364)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 364)  (1117 364)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 364)  (1119 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 364)  (1120 364)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 364)  (1121 364)  routing T_21_22.lc_trk_g2_7 <X> T_21_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 364)  (1122 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 364)  (1123 364)  routing T_21_22.lc_trk_g2_7 <X> T_21_22.wire_logic_cluster/lc_6/in_3
 (39 12)  (1129 364)  (1129 364)  LC_6 Logic Functioning bit
 (40 12)  (1130 364)  (1130 364)  LC_6 Logic Functioning bit
 (41 12)  (1131 364)  (1131 364)  LC_6 Logic Functioning bit
 (45 12)  (1135 364)  (1135 364)  LC_6 Logic Functioning bit
 (48 12)  (1138 364)  (1138 364)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (1140 364)  (1140 364)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1141 364)  (1141 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (1142 364)  (1142 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (1104 365)  (1104 365)  routing T_21_22.sp4_r_v_b_40 <X> T_21_22.lc_trk_g3_0
 (17 13)  (1107 365)  (1107 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (1108 365)  (1108 365)  routing T_21_22.bnl_op_1 <X> T_21_22.lc_trk_g3_1
 (26 13)  (1116 365)  (1116 365)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 365)  (1117 365)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 365)  (1119 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 365)  (1120 365)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 365)  (1121 365)  routing T_21_22.lc_trk_g2_7 <X> T_21_22.wire_logic_cluster/lc_6/in_3
 (38 13)  (1128 365)  (1128 365)  LC_6 Logic Functioning bit
 (41 13)  (1131 365)  (1131 365)  LC_6 Logic Functioning bit
 (48 13)  (1138 365)  (1138 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (1104 366)  (1104 366)  routing T_21_22.wire_logic_cluster/lc_4/out <X> T_21_22.lc_trk_g3_4
 (17 14)  (1107 366)  (1107 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (1117 366)  (1117 366)  routing T_21_22.lc_trk_g3_5 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 366)  (1118 366)  routing T_21_22.lc_trk_g3_5 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 366)  (1119 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 366)  (1120 366)  routing T_21_22.lc_trk_g3_5 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 366)  (1121 366)  routing T_21_22.lc_trk_g0_6 <X> T_21_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 366)  (1122 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 366)  (1125 366)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.input_2_7
 (42 14)  (1132 366)  (1132 366)  LC_7 Logic Functioning bit
 (43 14)  (1133 366)  (1133 366)  LC_7 Logic Functioning bit
 (17 15)  (1107 367)  (1107 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (1117 367)  (1117 367)  routing T_21_22.lc_trk_g3_0 <X> T_21_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 367)  (1118 367)  routing T_21_22.lc_trk_g3_0 <X> T_21_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 367)  (1119 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 367)  (1121 367)  routing T_21_22.lc_trk_g0_6 <X> T_21_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 367)  (1122 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (1123 367)  (1123 367)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.input_2_7
 (34 15)  (1124 367)  (1124 367)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.input_2_7
 (43 15)  (1133 367)  (1133 367)  LC_7 Logic Functioning bit


LogicTile_22_22

 (27 0)  (1171 352)  (1171 352)  routing T_22_22.lc_trk_g3_0 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 352)  (1172 352)  routing T_22_22.lc_trk_g3_0 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 352)  (1173 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 352)  (1176 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 352)  (1177 352)  routing T_22_22.lc_trk_g2_3 <X> T_22_22.wire_logic_cluster/lc_0/in_3
 (48 0)  (1192 352)  (1192 352)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (28 1)  (1172 353)  (1172 353)  routing T_22_22.lc_trk_g2_0 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 353)  (1173 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 353)  (1175 353)  routing T_22_22.lc_trk_g2_3 <X> T_22_22.wire_logic_cluster/lc_0/in_3
 (40 1)  (1184 353)  (1184 353)  LC_0 Logic Functioning bit
 (42 1)  (1186 353)  (1186 353)  LC_0 Logic Functioning bit
 (21 8)  (1165 360)  (1165 360)  routing T_22_22.bnl_op_3 <X> T_22_22.lc_trk_g2_3
 (22 8)  (1166 360)  (1166 360)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (15 9)  (1159 361)  (1159 361)  routing T_22_22.sp4_v_t_29 <X> T_22_22.lc_trk_g2_0
 (16 9)  (1160 361)  (1160 361)  routing T_22_22.sp4_v_t_29 <X> T_22_22.lc_trk_g2_0
 (17 9)  (1161 361)  (1161 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (1165 361)  (1165 361)  routing T_22_22.bnl_op_3 <X> T_22_22.lc_trk_g2_3
 (8 11)  (1152 363)  (1152 363)  routing T_22_22.sp4_h_l_42 <X> T_22_22.sp4_v_t_42
 (14 12)  (1158 364)  (1158 364)  routing T_22_22.sp4_v_t_21 <X> T_22_22.lc_trk_g3_0
 (14 13)  (1158 365)  (1158 365)  routing T_22_22.sp4_v_t_21 <X> T_22_22.lc_trk_g3_0
 (16 13)  (1160 365)  (1160 365)  routing T_22_22.sp4_v_t_21 <X> T_22_22.lc_trk_g3_0
 (17 13)  (1161 365)  (1161 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0


LogicTile_23_22

 (3 1)  (1201 353)  (1201 353)  routing T_23_22.sp12_h_l_23 <X> T_23_22.sp12_v_b_0


RAM_Tile_25_22

 (3 3)  (1309 355)  (1309 355)  routing T_25_22.sp12_v_b_0 <X> T_25_22.sp12_h_l_23
 (9 7)  (1315 359)  (1315 359)  routing T_25_22.sp4_v_b_4 <X> T_25_22.sp4_v_t_41
 (4 14)  (1310 366)  (1310 366)  routing T_25_22.sp4_v_b_9 <X> T_25_22.sp4_v_t_44


LogicTile_26_22

 (19 3)  (1367 355)  (1367 355)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


IO_Tile_33_22

 (11 2)  (1737 354)  (1737 354)  routing T_33_22.span4_vert_b_1 <X> T_33_22.span4_vert_t_13


IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (5 4)  (12 340)  (12 340)  routing T_0_21.span4_vert_b_13 <X> T_0_21.lc_trk_g0_5
 (7 4)  (10 340)  (10 340)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 340)  (9 340)  routing T_0_21.span4_vert_b_13 <X> T_0_21.lc_trk_g0_5
 (3 6)  (14 342)  (14 342)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 345)  (1 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (7 346)  (7 346)  routing T_0_21.lc_trk_g1_7 <X> T_0_21.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 346)  (6 346)  routing T_0_21.lc_trk_g1_7 <X> T_0_21.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 346)  (4 346)  routing T_0_21.lc_trk_g0_5 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (10 11)  (7 347)  (7 347)  routing T_0_21.lc_trk_g1_7 <X> T_0_21.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 347)  (6 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (5 14)  (12 350)  (12 350)  routing T_0_21.span4_vert_b_15 <X> T_0_21.lc_trk_g1_7
 (7 14)  (10 350)  (10 350)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 350)  (9 350)  routing T_0_21.span4_vert_b_15 <X> T_0_21.lc_trk_g1_7
 (17 14)  (0 350)  (0 350)  IOB_1 IO Functioning bit


LogicTile_1_21

 (25 0)  (43 336)  (43 336)  routing T_1_21.lft_op_2 <X> T_1_21.lc_trk_g0_2
 (22 1)  (40 337)  (40 337)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (42 337)  (42 337)  routing T_1_21.lft_op_2 <X> T_1_21.lc_trk_g0_2
 (22 13)  (40 349)  (40 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (32 14)  (50 350)  (50 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (55 350)  (55 350)  LC_7 Logic Functioning bit
 (39 14)  (57 350)  (57 350)  LC_7 Logic Functioning bit
 (40 14)  (58 350)  (58 350)  LC_7 Logic Functioning bit
 (41 14)  (59 350)  (59 350)  LC_7 Logic Functioning bit
 (42 14)  (60 350)  (60 350)  LC_7 Logic Functioning bit
 (43 14)  (61 350)  (61 350)  LC_7 Logic Functioning bit
 (26 15)  (44 351)  (44 351)  routing T_1_21.lc_trk_g3_2 <X> T_1_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (45 351)  (45 351)  routing T_1_21.lc_trk_g3_2 <X> T_1_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 351)  (46 351)  routing T_1_21.lc_trk_g3_2 <X> T_1_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 351)  (47 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 351)  (49 351)  routing T_1_21.lc_trk_g0_2 <X> T_1_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (54 351)  (54 351)  LC_7 Logic Functioning bit
 (38 15)  (56 351)  (56 351)  LC_7 Logic Functioning bit
 (40 15)  (58 351)  (58 351)  LC_7 Logic Functioning bit
 (41 15)  (59 351)  (59 351)  LC_7 Logic Functioning bit
 (42 15)  (60 351)  (60 351)  LC_7 Logic Functioning bit
 (43 15)  (61 351)  (61 351)  LC_7 Logic Functioning bit


LogicTile_4_21

 (14 7)  (194 343)  (194 343)  routing T_4_21.sp4_r_v_b_28 <X> T_4_21.lc_trk_g1_4
 (17 7)  (197 343)  (197 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 8)  (206 344)  (206 344)  routing T_4_21.lc_trk_g3_7 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (31 8)  (211 344)  (211 344)  routing T_4_21.lc_trk_g1_4 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 344)  (212 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 344)  (214 344)  routing T_4_21.lc_trk_g1_4 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 344)  (216 344)  LC_4 Logic Functioning bit
 (38 8)  (218 344)  (218 344)  LC_4 Logic Functioning bit
 (26 9)  (206 345)  (206 345)  routing T_4_21.lc_trk_g3_7 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (207 345)  (207 345)  routing T_4_21.lc_trk_g3_7 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 345)  (208 345)  routing T_4_21.lc_trk_g3_7 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 345)  (209 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (217 345)  (217 345)  LC_4 Logic Functioning bit
 (39 9)  (219 345)  (219 345)  LC_4 Logic Functioning bit
 (51 9)  (231 345)  (231 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 14)  (202 350)  (202 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (201 351)  (201 351)  routing T_4_21.sp4_r_v_b_47 <X> T_4_21.lc_trk_g3_7


LogicTile_7_21

 (15 0)  (357 336)  (357 336)  routing T_7_21.bot_op_1 <X> T_7_21.lc_trk_g0_1
 (17 0)  (359 336)  (359 336)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (364 336)  (364 336)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (366 336)  (366 336)  routing T_7_21.bot_op_3 <X> T_7_21.lc_trk_g0_3
 (25 0)  (367 336)  (367 336)  routing T_7_21.sp4_h_r_10 <X> T_7_21.lc_trk_g0_2
 (26 0)  (368 336)  (368 336)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 336)  (369 336)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 336)  (371 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 336)  (372 336)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 336)  (373 336)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 336)  (374 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 336)  (375 336)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 336)  (377 336)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.input_2_0
 (36 0)  (378 336)  (378 336)  LC_0 Logic Functioning bit
 (40 0)  (382 336)  (382 336)  LC_0 Logic Functioning bit
 (14 1)  (356 337)  (356 337)  routing T_7_21.sp4_h_r_0 <X> T_7_21.lc_trk_g0_0
 (15 1)  (357 337)  (357 337)  routing T_7_21.sp4_h_r_0 <X> T_7_21.lc_trk_g0_0
 (16 1)  (358 337)  (358 337)  routing T_7_21.sp4_h_r_0 <X> T_7_21.lc_trk_g0_0
 (17 1)  (359 337)  (359 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (364 337)  (364 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (365 337)  (365 337)  routing T_7_21.sp4_h_r_10 <X> T_7_21.lc_trk_g0_2
 (24 1)  (366 337)  (366 337)  routing T_7_21.sp4_h_r_10 <X> T_7_21.lc_trk_g0_2
 (27 1)  (369 337)  (369 337)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 337)  (371 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 337)  (372 337)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 337)  (373 337)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 337)  (374 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (375 337)  (375 337)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.input_2_0
 (35 1)  (377 337)  (377 337)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.input_2_0
 (39 1)  (381 337)  (381 337)  LC_0 Logic Functioning bit
 (43 1)  (385 337)  (385 337)  LC_0 Logic Functioning bit
 (0 2)  (342 338)  (342 338)  routing T_7_21.glb_netwk_6 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (1 2)  (343 338)  (343 338)  routing T_7_21.glb_netwk_6 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (2 2)  (344 338)  (344 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (364 338)  (364 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (365 338)  (365 338)  routing T_7_21.sp4_h_r_7 <X> T_7_21.lc_trk_g0_7
 (24 2)  (366 338)  (366 338)  routing T_7_21.sp4_h_r_7 <X> T_7_21.lc_trk_g0_7
 (29 2)  (371 338)  (371 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 338)  (374 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 338)  (375 338)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 338)  (376 338)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (377 338)  (377 338)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.input_2_1
 (36 2)  (378 338)  (378 338)  LC_1 Logic Functioning bit
 (40 2)  (382 338)  (382 338)  LC_1 Logic Functioning bit
 (21 3)  (363 339)  (363 339)  routing T_7_21.sp4_h_r_7 <X> T_7_21.lc_trk_g0_7
 (26 3)  (368 339)  (368 339)  routing T_7_21.lc_trk_g2_3 <X> T_7_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 339)  (370 339)  routing T_7_21.lc_trk_g2_3 <X> T_7_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 339)  (371 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 339)  (372 339)  routing T_7_21.lc_trk_g0_2 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 339)  (373 339)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (374 339)  (374 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (375 339)  (375 339)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.input_2_1
 (34 3)  (376 339)  (376 339)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.input_2_1
 (39 3)  (381 339)  (381 339)  LC_1 Logic Functioning bit
 (43 3)  (385 339)  (385 339)  LC_1 Logic Functioning bit
 (14 4)  (356 340)  (356 340)  routing T_7_21.wire_logic_cluster/lc_0/out <X> T_7_21.lc_trk_g1_0
 (15 4)  (357 340)  (357 340)  routing T_7_21.sp4_h_r_1 <X> T_7_21.lc_trk_g1_1
 (16 4)  (358 340)  (358 340)  routing T_7_21.sp4_h_r_1 <X> T_7_21.lc_trk_g1_1
 (17 4)  (359 340)  (359 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (364 340)  (364 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (369 340)  (369 340)  routing T_7_21.lc_trk_g1_4 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 340)  (371 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 340)  (372 340)  routing T_7_21.lc_trk_g1_4 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 340)  (374 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 340)  (376 340)  routing T_7_21.lc_trk_g1_0 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 340)  (378 340)  LC_2 Logic Functioning bit
 (37 4)  (379 340)  (379 340)  LC_2 Logic Functioning bit
 (46 4)  (388 340)  (388 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (392 340)  (392 340)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (359 341)  (359 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (360 341)  (360 341)  routing T_7_21.sp4_h_r_1 <X> T_7_21.lc_trk_g1_1
 (21 5)  (363 341)  (363 341)  routing T_7_21.sp4_r_v_b_27 <X> T_7_21.lc_trk_g1_3
 (22 5)  (364 341)  (364 341)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (366 341)  (366 341)  routing T_7_21.bot_op_2 <X> T_7_21.lc_trk_g1_2
 (29 5)  (371 341)  (371 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (17 6)  (359 342)  (359 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 342)  (360 342)  routing T_7_21.wire_logic_cluster/lc_5/out <X> T_7_21.lc_trk_g1_5
 (27 6)  (369 342)  (369 342)  routing T_7_21.lc_trk_g1_1 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 342)  (371 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 342)  (374 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 342)  (375 342)  routing T_7_21.lc_trk_g2_0 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (379 342)  (379 342)  LC_3 Logic Functioning bit
 (41 6)  (383 342)  (383 342)  LC_3 Logic Functioning bit
 (42 6)  (384 342)  (384 342)  LC_3 Logic Functioning bit
 (45 6)  (387 342)  (387 342)  LC_3 Logic Functioning bit
 (15 7)  (357 343)  (357 343)  routing T_7_21.bot_op_4 <X> T_7_21.lc_trk_g1_4
 (17 7)  (359 343)  (359 343)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (364 343)  (364 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (365 343)  (365 343)  routing T_7_21.sp4_h_r_6 <X> T_7_21.lc_trk_g1_6
 (24 7)  (366 343)  (366 343)  routing T_7_21.sp4_h_r_6 <X> T_7_21.lc_trk_g1_6
 (25 7)  (367 343)  (367 343)  routing T_7_21.sp4_h_r_6 <X> T_7_21.lc_trk_g1_6
 (26 7)  (368 343)  (368 343)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 343)  (369 343)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 343)  (370 343)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 343)  (371 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (374 343)  (374 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (375 343)  (375 343)  routing T_7_21.lc_trk_g2_3 <X> T_7_21.input_2_3
 (35 7)  (377 343)  (377 343)  routing T_7_21.lc_trk_g2_3 <X> T_7_21.input_2_3
 (39 7)  (381 343)  (381 343)  LC_3 Logic Functioning bit
 (40 7)  (382 343)  (382 343)  LC_3 Logic Functioning bit
 (43 7)  (385 343)  (385 343)  LC_3 Logic Functioning bit
 (6 8)  (348 344)  (348 344)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_b_6
 (21 8)  (363 344)  (363 344)  routing T_7_21.wire_logic_cluster/lc_3/out <X> T_7_21.lc_trk_g2_3
 (22 8)  (364 344)  (364 344)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (369 344)  (369 344)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 344)  (371 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 344)  (373 344)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 344)  (374 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 344)  (375 344)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 344)  (376 344)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (379 344)  (379 344)  LC_4 Logic Functioning bit
 (39 8)  (381 344)  (381 344)  LC_4 Logic Functioning bit
 (41 8)  (383 344)  (383 344)  LC_4 Logic Functioning bit
 (45 8)  (387 344)  (387 344)  LC_4 Logic Functioning bit
 (15 9)  (357 345)  (357 345)  routing T_7_21.sp4_v_t_29 <X> T_7_21.lc_trk_g2_0
 (16 9)  (358 345)  (358 345)  routing T_7_21.sp4_v_t_29 <X> T_7_21.lc_trk_g2_0
 (17 9)  (359 345)  (359 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (28 9)  (370 345)  (370 345)  routing T_7_21.lc_trk_g2_0 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 345)  (371 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 345)  (372 345)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (374 345)  (374 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (376 345)  (376 345)  routing T_7_21.lc_trk_g1_1 <X> T_7_21.input_2_4
 (39 9)  (381 345)  (381 345)  LC_4 Logic Functioning bit
 (41 9)  (383 345)  (383 345)  LC_4 Logic Functioning bit
 (43 9)  (385 345)  (385 345)  LC_4 Logic Functioning bit
 (17 10)  (359 346)  (359 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 346)  (360 346)  routing T_7_21.wire_logic_cluster/lc_5/out <X> T_7_21.lc_trk_g2_5
 (22 10)  (364 346)  (364 346)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (365 346)  (365 346)  routing T_7_21.sp12_v_t_12 <X> T_7_21.lc_trk_g2_7
 (25 10)  (367 346)  (367 346)  routing T_7_21.wire_logic_cluster/lc_6/out <X> T_7_21.lc_trk_g2_6
 (26 10)  (368 346)  (368 346)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 346)  (369 346)  routing T_7_21.lc_trk_g1_1 <X> T_7_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 346)  (371 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 346)  (374 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 346)  (375 346)  routing T_7_21.lc_trk_g2_0 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (379 346)  (379 346)  LC_5 Logic Functioning bit
 (41 10)  (383 346)  (383 346)  LC_5 Logic Functioning bit
 (42 10)  (384 346)  (384 346)  LC_5 Logic Functioning bit
 (45 10)  (387 346)  (387 346)  LC_5 Logic Functioning bit
 (22 11)  (364 347)  (364 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (370 347)  (370 347)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 347)  (371 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (374 347)  (374 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (39 11)  (381 347)  (381 347)  LC_5 Logic Functioning bit
 (40 11)  (382 347)  (382 347)  LC_5 Logic Functioning bit
 (43 11)  (385 347)  (385 347)  LC_5 Logic Functioning bit
 (6 12)  (348 348)  (348 348)  routing T_7_21.sp4_v_t_43 <X> T_7_21.sp4_v_b_9
 (21 12)  (363 348)  (363 348)  routing T_7_21.sp4_v_t_14 <X> T_7_21.lc_trk_g3_3
 (22 12)  (364 348)  (364 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (365 348)  (365 348)  routing T_7_21.sp4_v_t_14 <X> T_7_21.lc_trk_g3_3
 (29 12)  (371 348)  (371 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 348)  (373 348)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 348)  (374 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (377 348)  (377 348)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.input_2_6
 (37 12)  (379 348)  (379 348)  LC_6 Logic Functioning bit
 (41 12)  (383 348)  (383 348)  LC_6 Logic Functioning bit
 (42 12)  (384 348)  (384 348)  LC_6 Logic Functioning bit
 (45 12)  (387 348)  (387 348)  LC_6 Logic Functioning bit
 (5 13)  (347 349)  (347 349)  routing T_7_21.sp4_v_t_43 <X> T_7_21.sp4_v_b_9
 (22 13)  (364 349)  (364 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (367 349)  (367 349)  routing T_7_21.sp4_r_v_b_42 <X> T_7_21.lc_trk_g3_2
 (28 13)  (370 349)  (370 349)  routing T_7_21.lc_trk_g2_0 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 349)  (371 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 349)  (372 349)  routing T_7_21.lc_trk_g0_3 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 349)  (373 349)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 349)  (374 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (375 349)  (375 349)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.input_2_6
 (35 13)  (377 349)  (377 349)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.input_2_6
 (38 13)  (380 349)  (380 349)  LC_6 Logic Functioning bit
 (41 13)  (383 349)  (383 349)  LC_6 Logic Functioning bit
 (42 13)  (384 349)  (384 349)  LC_6 Logic Functioning bit
 (0 14)  (342 350)  (342 350)  routing T_7_21.glb_netwk_4 <X> T_7_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 350)  (343 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (356 350)  (356 350)  routing T_7_21.wire_logic_cluster/lc_4/out <X> T_7_21.lc_trk_g3_4
 (32 14)  (374 350)  (374 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 350)  (376 350)  routing T_7_21.lc_trk_g1_3 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 350)  (378 350)  LC_7 Logic Functioning bit
 (38 14)  (380 350)  (380 350)  LC_7 Logic Functioning bit
 (17 15)  (359 351)  (359 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (368 351)  (368 351)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 351)  (369 351)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 351)  (370 351)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 351)  (371 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 351)  (373 351)  routing T_7_21.lc_trk_g1_3 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (37 15)  (379 351)  (379 351)  LC_7 Logic Functioning bit
 (39 15)  (381 351)  (381 351)  LC_7 Logic Functioning bit


RAM_Tile_8_21

 (25 0)  (421 336)  (421 336)  routing T_8_21.bnr_op_2 <X> T_8_21.lc_trk_g0_2
 (27 0)  (423 336)  (423 336)  routing T_8_21.lc_trk_g3_2 <X> T_8_21.wire_bram/ram/WDATA_15
 (28 0)  (424 336)  (424 336)  routing T_8_21.lc_trk_g3_2 <X> T_8_21.wire_bram/ram/WDATA_15
 (29 0)  (425 336)  (425 336)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g3_2 wire_bram/ram/WDATA_15
 (7 1)  (403 337)  (403 337)  Ram config bit: MEMB_Power_Up_Control

 (22 1)  (418 337)  (418 337)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (421 337)  (421 337)  routing T_8_21.bnr_op_2 <X> T_8_21.lc_trk_g0_2
 (30 1)  (426 337)  (426 337)  routing T_8_21.lc_trk_g3_2 <X> T_8_21.wire_bram/ram/WDATA_15
 (0 2)  (396 338)  (396 338)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_bram/ram/RCLK
 (1 2)  (397 338)  (397 338)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_bram/ram/RCLK
 (2 2)  (398 338)  (398 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (11 2)  (407 338)  (407 338)  routing T_8_21.sp4_h_r_8 <X> T_8_21.sp4_v_t_39
 (13 2)  (409 338)  (409 338)  routing T_8_21.sp4_h_r_8 <X> T_8_21.sp4_v_t_39
 (17 2)  (413 338)  (413 338)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (414 338)  (414 338)  routing T_8_21.bnr_op_5 <X> T_8_21.lc_trk_g0_5
 (28 2)  (424 338)  (424 338)  routing T_8_21.lc_trk_g2_4 <X> T_8_21.wire_bram/ram/WDATA_14
 (29 2)  (425 338)  (425 338)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_4 wire_bram/ram/WDATA_14
 (30 2)  (426 338)  (426 338)  routing T_8_21.lc_trk_g2_4 <X> T_8_21.wire_bram/ram/WDATA_14
 (12 3)  (408 339)  (408 339)  routing T_8_21.sp4_h_r_8 <X> T_8_21.sp4_v_t_39
 (18 3)  (414 339)  (414 339)  routing T_8_21.bnr_op_5 <X> T_8_21.lc_trk_g0_5
 (3 4)  (399 340)  (399 340)  routing T_8_21.sp12_v_t_23 <X> T_8_21.sp12_h_r_0
 (14 4)  (410 340)  (410 340)  routing T_8_21.bnr_op_0 <X> T_8_21.lc_trk_g1_0
 (27 4)  (423 340)  (423 340)  routing T_8_21.lc_trk_g3_4 <X> T_8_21.wire_bram/ram/WDATA_13
 (28 4)  (424 340)  (424 340)  routing T_8_21.lc_trk_g3_4 <X> T_8_21.wire_bram/ram/WDATA_13
 (29 4)  (425 340)  (425 340)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_4 wire_bram/ram/WDATA_13
 (30 4)  (426 340)  (426 340)  routing T_8_21.lc_trk_g3_4 <X> T_8_21.wire_bram/ram/WDATA_13
 (5 5)  (401 341)  (401 341)  routing T_8_21.sp4_h_r_3 <X> T_8_21.sp4_v_b_3
 (14 5)  (410 341)  (410 341)  routing T_8_21.bnr_op_0 <X> T_8_21.lc_trk_g1_0
 (17 5)  (413 341)  (413 341)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (418 341)  (418 341)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_9 lc_trk_g1_2
 (23 5)  (419 341)  (419 341)  routing T_8_21.sp12_h_l_9 <X> T_8_21.lc_trk_g1_2
 (27 6)  (423 342)  (423 342)  routing T_8_21.lc_trk_g3_1 <X> T_8_21.wire_bram/ram/WDATA_12
 (28 6)  (424 342)  (424 342)  routing T_8_21.lc_trk_g3_1 <X> T_8_21.wire_bram/ram/WDATA_12
 (29 6)  (425 342)  (425 342)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_1 wire_bram/ram/WDATA_12
 (8 7)  (404 343)  (404 343)  routing T_8_21.sp4_h_r_10 <X> T_8_21.sp4_v_t_41
 (9 7)  (405 343)  (405 343)  routing T_8_21.sp4_h_r_10 <X> T_8_21.sp4_v_t_41
 (10 7)  (406 343)  (406 343)  routing T_8_21.sp4_h_r_10 <X> T_8_21.sp4_v_t_41
 (25 8)  (421 344)  (421 344)  routing T_8_21.sp4_h_r_42 <X> T_8_21.lc_trk_g2_2
 (26 8)  (422 344)  (422 344)  routing T_8_21.lc_trk_g3_7 <X> T_8_21.input0_4
 (27 8)  (423 344)  (423 344)  routing T_8_21.lc_trk_g1_2 <X> T_8_21.wire_bram/ram/WDATA_11
 (29 8)  (425 344)  (425 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (22 9)  (418 345)  (418 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (419 345)  (419 345)  routing T_8_21.sp4_h_r_42 <X> T_8_21.lc_trk_g2_2
 (24 9)  (420 345)  (420 345)  routing T_8_21.sp4_h_r_42 <X> T_8_21.lc_trk_g2_2
 (25 9)  (421 345)  (421 345)  routing T_8_21.sp4_h_r_42 <X> T_8_21.lc_trk_g2_2
 (26 9)  (422 345)  (422 345)  routing T_8_21.lc_trk_g3_7 <X> T_8_21.input0_4
 (27 9)  (423 345)  (423 345)  routing T_8_21.lc_trk_g3_7 <X> T_8_21.input0_4
 (28 9)  (424 345)  (424 345)  routing T_8_21.lc_trk_g3_7 <X> T_8_21.input0_4
 (29 9)  (425 345)  (425 345)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (30 9)  (426 345)  (426 345)  routing T_8_21.lc_trk_g1_2 <X> T_8_21.wire_bram/ram/WDATA_11
 (14 10)  (410 346)  (410 346)  routing T_8_21.sp4_h_r_44 <X> T_8_21.lc_trk_g2_4
 (27 10)  (423 346)  (423 346)  routing T_8_21.lc_trk_g3_3 <X> T_8_21.wire_bram/ram/WDATA_10
 (28 10)  (424 346)  (424 346)  routing T_8_21.lc_trk_g3_3 <X> T_8_21.wire_bram/ram/WDATA_10
 (29 10)  (425 346)  (425 346)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_3 wire_bram/ram/WDATA_10
 (14 11)  (410 347)  (410 347)  routing T_8_21.sp4_h_r_44 <X> T_8_21.lc_trk_g2_4
 (15 11)  (411 347)  (411 347)  routing T_8_21.sp4_h_r_44 <X> T_8_21.lc_trk_g2_4
 (16 11)  (412 347)  (412 347)  routing T_8_21.sp4_h_r_44 <X> T_8_21.lc_trk_g2_4
 (17 11)  (413 347)  (413 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (27 11)  (423 347)  (423 347)  routing T_8_21.lc_trk_g1_0 <X> T_8_21.input0_5
 (29 11)  (425 347)  (425 347)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (30 11)  (426 347)  (426 347)  routing T_8_21.lc_trk_g3_3 <X> T_8_21.wire_bram/ram/WDATA_10
 (11 12)  (407 348)  (407 348)  routing T_8_21.sp4_h_r_6 <X> T_8_21.sp4_v_b_11
 (17 12)  (413 348)  (413 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (418 348)  (418 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (423 348)  (423 348)  routing T_8_21.lc_trk_g3_6 <X> T_8_21.wire_bram/ram/WDATA_9
 (28 12)  (424 348)  (424 348)  routing T_8_21.lc_trk_g3_6 <X> T_8_21.wire_bram/ram/WDATA_9
 (29 12)  (425 348)  (425 348)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_6 wire_bram/ram/WDATA_9
 (30 12)  (426 348)  (426 348)  routing T_8_21.lc_trk_g3_6 <X> T_8_21.wire_bram/ram/WDATA_9
 (9 13)  (405 349)  (405 349)  routing T_8_21.sp4_v_t_47 <X> T_8_21.sp4_v_b_10
 (18 13)  (414 349)  (414 349)  routing T_8_21.sp4_r_v_b_41 <X> T_8_21.lc_trk_g3_1
 (21 13)  (417 349)  (417 349)  routing T_8_21.sp4_r_v_b_43 <X> T_8_21.lc_trk_g3_3
 (22 13)  (418 349)  (418 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (419 349)  (419 349)  routing T_8_21.sp4_h_l_15 <X> T_8_21.lc_trk_g3_2
 (24 13)  (420 349)  (420 349)  routing T_8_21.sp4_h_l_15 <X> T_8_21.lc_trk_g3_2
 (25 13)  (421 349)  (421 349)  routing T_8_21.sp4_h_l_15 <X> T_8_21.lc_trk_g3_2
 (26 13)  (422 349)  (422 349)  routing T_8_21.lc_trk_g0_2 <X> T_8_21.input0_6
 (29 13)  (425 349)  (425 349)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_2 input0_6
 (30 13)  (426 349)  (426 349)  routing T_8_21.lc_trk_g3_6 <X> T_8_21.wire_bram/ram/WDATA_9
 (0 14)  (396 350)  (396 350)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_bram/ram/RE
 (1 14)  (397 350)  (397 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (4 14)  (400 350)  (400 350)  routing T_8_21.sp4_h_r_3 <X> T_8_21.sp4_v_t_44
 (6 14)  (402 350)  (402 350)  routing T_8_21.sp4_h_r_3 <X> T_8_21.sp4_v_t_44
 (15 14)  (411 350)  (411 350)  routing T_8_21.sp4_v_b_45 <X> T_8_21.lc_trk_g3_5
 (16 14)  (412 350)  (412 350)  routing T_8_21.sp4_v_b_45 <X> T_8_21.lc_trk_g3_5
 (17 14)  (413 350)  (413 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (21 14)  (417 350)  (417 350)  routing T_8_21.sp4_v_b_31 <X> T_8_21.lc_trk_g3_7
 (22 14)  (418 350)  (418 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_31 lc_trk_g3_7
 (23 14)  (419 350)  (419 350)  routing T_8_21.sp4_v_b_31 <X> T_8_21.lc_trk_g3_7
 (26 14)  (422 350)  (422 350)  routing T_8_21.lc_trk_g0_5 <X> T_8_21.input0_7
 (28 14)  (424 350)  (424 350)  routing T_8_21.lc_trk_g2_2 <X> T_8_21.wire_bram/ram/WDATA_8
 (29 14)  (425 350)  (425 350)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_2 wire_bram/ram/WDATA_8
 (0 15)  (396 351)  (396 351)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_bram/ram/RE
 (1 15)  (397 351)  (397 351)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_bram/ram/RE
 (5 15)  (401 351)  (401 351)  routing T_8_21.sp4_h_r_3 <X> T_8_21.sp4_v_t_44
 (14 15)  (410 351)  (410 351)  routing T_8_21.sp4_r_v_b_44 <X> T_8_21.lc_trk_g3_4
 (17 15)  (413 351)  (413 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (418 351)  (418 351)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (420 351)  (420 351)  routing T_8_21.tnr_op_6 <X> T_8_21.lc_trk_g3_6
 (29 15)  (425 351)  (425 351)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_5 input0_7
 (30 15)  (426 351)  (426 351)  routing T_8_21.lc_trk_g2_2 <X> T_8_21.wire_bram/ram/WDATA_8


LogicTile_9_21

 (22 0)  (460 336)  (460 336)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (462 336)  (462 336)  routing T_9_21.top_op_3 <X> T_9_21.lc_trk_g0_3
 (27 0)  (465 336)  (465 336)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 336)  (466 336)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 336)  (467 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 336)  (469 336)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 336)  (470 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 336)  (471 336)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 336)  (472 336)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 336)  (473 336)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.input_2_0
 (40 0)  (478 336)  (478 336)  LC_0 Logic Functioning bit
 (41 0)  (479 336)  (479 336)  LC_0 Logic Functioning bit
 (42 0)  (480 336)  (480 336)  LC_0 Logic Functioning bit
 (43 0)  (481 336)  (481 336)  LC_0 Logic Functioning bit
 (44 0)  (482 336)  (482 336)  LC_0 Logic Functioning bit
 (21 1)  (459 337)  (459 337)  routing T_9_21.top_op_3 <X> T_9_21.lc_trk_g0_3
 (22 1)  (460 337)  (460 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (463 337)  (463 337)  routing T_9_21.sp4_r_v_b_33 <X> T_9_21.lc_trk_g0_2
 (31 1)  (469 337)  (469 337)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 337)  (470 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (471 337)  (471 337)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.input_2_0
 (34 1)  (472 337)  (472 337)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.input_2_0
 (35 1)  (473 337)  (473 337)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.input_2_0
 (40 1)  (478 337)  (478 337)  LC_0 Logic Functioning bit
 (41 1)  (479 337)  (479 337)  LC_0 Logic Functioning bit
 (42 1)  (480 337)  (480 337)  LC_0 Logic Functioning bit
 (43 1)  (481 337)  (481 337)  LC_0 Logic Functioning bit
 (50 1)  (488 337)  (488 337)  Carry_In_Mux bit 

 (27 2)  (465 338)  (465 338)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 338)  (466 338)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 338)  (467 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 338)  (469 338)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 338)  (471 338)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 338)  (472 338)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 338)  (473 338)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.input_2_1
 (40 2)  (478 338)  (478 338)  LC_1 Logic Functioning bit
 (41 2)  (479 338)  (479 338)  LC_1 Logic Functioning bit
 (42 2)  (480 338)  (480 338)  LC_1 Logic Functioning bit
 (43 2)  (481 338)  (481 338)  LC_1 Logic Functioning bit
 (44 2)  (482 338)  (482 338)  LC_1 Logic Functioning bit
 (22 3)  (460 339)  (460 339)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (461 339)  (461 339)  routing T_9_21.sp12_h_r_14 <X> T_9_21.lc_trk_g0_6
 (32 3)  (470 339)  (470 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (471 339)  (471 339)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.input_2_1
 (34 3)  (472 339)  (472 339)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.input_2_1
 (40 3)  (478 339)  (478 339)  LC_1 Logic Functioning bit
 (41 3)  (479 339)  (479 339)  LC_1 Logic Functioning bit
 (42 3)  (480 339)  (480 339)  LC_1 Logic Functioning bit
 (43 3)  (481 339)  (481 339)  LC_1 Logic Functioning bit
 (5 4)  (443 340)  (443 340)  routing T_9_21.sp4_v_b_3 <X> T_9_21.sp4_h_r_3
 (25 4)  (463 340)  (463 340)  routing T_9_21.wire_logic_cluster/lc_2/out <X> T_9_21.lc_trk_g1_2
 (27 4)  (465 340)  (465 340)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 340)  (467 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 340)  (469 340)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 340)  (470 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 340)  (471 340)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 340)  (473 340)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.input_2_2
 (40 4)  (478 340)  (478 340)  LC_2 Logic Functioning bit
 (41 4)  (479 340)  (479 340)  LC_2 Logic Functioning bit
 (42 4)  (480 340)  (480 340)  LC_2 Logic Functioning bit
 (43 4)  (481 340)  (481 340)  LC_2 Logic Functioning bit
 (44 4)  (482 340)  (482 340)  LC_2 Logic Functioning bit
 (6 5)  (444 341)  (444 341)  routing T_9_21.sp4_v_b_3 <X> T_9_21.sp4_h_r_3
 (22 5)  (460 341)  (460 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (468 341)  (468 341)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 341)  (469 341)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 341)  (470 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (473 341)  (473 341)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.input_2_2
 (40 5)  (478 341)  (478 341)  LC_2 Logic Functioning bit
 (41 5)  (479 341)  (479 341)  LC_2 Logic Functioning bit
 (42 5)  (480 341)  (480 341)  LC_2 Logic Functioning bit
 (43 5)  (481 341)  (481 341)  LC_2 Logic Functioning bit
 (14 6)  (452 342)  (452 342)  routing T_9_21.wire_logic_cluster/lc_4/out <X> T_9_21.lc_trk_g1_4
 (26 6)  (464 342)  (464 342)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (466 342)  (466 342)  routing T_9_21.lc_trk_g2_0 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 342)  (467 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 342)  (470 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (473 342)  (473 342)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.input_2_3
 (37 6)  (475 342)  (475 342)  LC_3 Logic Functioning bit
 (40 6)  (478 342)  (478 342)  LC_3 Logic Functioning bit
 (44 6)  (482 342)  (482 342)  LC_3 Logic Functioning bit
 (17 7)  (455 343)  (455 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (465 343)  (465 343)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 343)  (467 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (470 343)  (470 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (471 343)  (471 343)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.input_2_3
 (38 7)  (476 343)  (476 343)  LC_3 Logic Functioning bit
 (43 7)  (481 343)  (481 343)  LC_3 Logic Functioning bit
 (16 8)  (454 344)  (454 344)  routing T_9_21.sp12_v_t_6 <X> T_9_21.lc_trk_g2_1
 (17 8)  (455 344)  (455 344)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (21 8)  (459 344)  (459 344)  routing T_9_21.sp4_h_r_35 <X> T_9_21.lc_trk_g2_3
 (22 8)  (460 344)  (460 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (461 344)  (461 344)  routing T_9_21.sp4_h_r_35 <X> T_9_21.lc_trk_g2_3
 (24 8)  (462 344)  (462 344)  routing T_9_21.sp4_h_r_35 <X> T_9_21.lc_trk_g2_3
 (28 8)  (466 344)  (466 344)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 344)  (467 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 344)  (470 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (473 344)  (473 344)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.input_2_4
 (36 8)  (474 344)  (474 344)  LC_4 Logic Functioning bit
 (39 8)  (477 344)  (477 344)  LC_4 Logic Functioning bit
 (41 8)  (479 344)  (479 344)  LC_4 Logic Functioning bit
 (42 8)  (480 344)  (480 344)  LC_4 Logic Functioning bit
 (44 8)  (482 344)  (482 344)  LC_4 Logic Functioning bit
 (15 9)  (453 345)  (453 345)  routing T_9_21.sp4_v_t_29 <X> T_9_21.lc_trk_g2_0
 (16 9)  (454 345)  (454 345)  routing T_9_21.sp4_v_t_29 <X> T_9_21.lc_trk_g2_0
 (17 9)  (455 345)  (455 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (460 345)  (460 345)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (461 345)  (461 345)  routing T_9_21.sp12_v_b_18 <X> T_9_21.lc_trk_g2_2
 (25 9)  (463 345)  (463 345)  routing T_9_21.sp12_v_b_18 <X> T_9_21.lc_trk_g2_2
 (32 9)  (470 345)  (470 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (471 345)  (471 345)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.input_2_4
 (35 9)  (473 345)  (473 345)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.input_2_4
 (36 9)  (474 345)  (474 345)  LC_4 Logic Functioning bit
 (39 9)  (477 345)  (477 345)  LC_4 Logic Functioning bit
 (41 9)  (479 345)  (479 345)  LC_4 Logic Functioning bit
 (42 9)  (480 345)  (480 345)  LC_4 Logic Functioning bit
 (8 10)  (446 346)  (446 346)  routing T_9_21.sp4_v_t_42 <X> T_9_21.sp4_h_l_42
 (9 10)  (447 346)  (447 346)  routing T_9_21.sp4_v_t_42 <X> T_9_21.sp4_h_l_42
 (15 10)  (453 346)  (453 346)  routing T_9_21.sp4_h_r_45 <X> T_9_21.lc_trk_g2_5
 (16 10)  (454 346)  (454 346)  routing T_9_21.sp4_h_r_45 <X> T_9_21.lc_trk_g2_5
 (17 10)  (455 346)  (455 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (456 346)  (456 346)  routing T_9_21.sp4_h_r_45 <X> T_9_21.lc_trk_g2_5
 (21 10)  (459 346)  (459 346)  routing T_9_21.sp4_v_t_26 <X> T_9_21.lc_trk_g2_7
 (22 10)  (460 346)  (460 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (461 346)  (461 346)  routing T_9_21.sp4_v_t_26 <X> T_9_21.lc_trk_g2_7
 (25 10)  (463 346)  (463 346)  routing T_9_21.sp4_h_r_38 <X> T_9_21.lc_trk_g2_6
 (28 10)  (466 346)  (466 346)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 346)  (467 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 346)  (470 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 346)  (474 346)  LC_5 Logic Functioning bit
 (39 10)  (477 346)  (477 346)  LC_5 Logic Functioning bit
 (41 10)  (479 346)  (479 346)  LC_5 Logic Functioning bit
 (42 10)  (480 346)  (480 346)  LC_5 Logic Functioning bit
 (44 10)  (482 346)  (482 346)  LC_5 Logic Functioning bit
 (18 11)  (456 347)  (456 347)  routing T_9_21.sp4_h_r_45 <X> T_9_21.lc_trk_g2_5
 (21 11)  (459 347)  (459 347)  routing T_9_21.sp4_v_t_26 <X> T_9_21.lc_trk_g2_7
 (22 11)  (460 347)  (460 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (461 347)  (461 347)  routing T_9_21.sp4_h_r_38 <X> T_9_21.lc_trk_g2_6
 (24 11)  (462 347)  (462 347)  routing T_9_21.sp4_h_r_38 <X> T_9_21.lc_trk_g2_6
 (30 11)  (468 347)  (468 347)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 347)  (470 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (471 347)  (471 347)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.input_2_5
 (35 11)  (473 347)  (473 347)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.input_2_5
 (36 11)  (474 347)  (474 347)  LC_5 Logic Functioning bit
 (39 11)  (477 347)  (477 347)  LC_5 Logic Functioning bit
 (41 11)  (479 347)  (479 347)  LC_5 Logic Functioning bit
 (42 11)  (480 347)  (480 347)  LC_5 Logic Functioning bit
 (14 12)  (452 348)  (452 348)  routing T_9_21.wire_logic_cluster/lc_0/out <X> T_9_21.lc_trk_g3_0
 (17 12)  (455 348)  (455 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 348)  (456 348)  routing T_9_21.wire_logic_cluster/lc_1/out <X> T_9_21.lc_trk_g3_1
 (22 12)  (460 348)  (460 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (461 348)  (461 348)  routing T_9_21.sp4_h_r_27 <X> T_9_21.lc_trk_g3_3
 (24 12)  (462 348)  (462 348)  routing T_9_21.sp4_h_r_27 <X> T_9_21.lc_trk_g3_3
 (29 12)  (467 348)  (467 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 348)  (470 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (474 348)  (474 348)  LC_6 Logic Functioning bit
 (39 12)  (477 348)  (477 348)  LC_6 Logic Functioning bit
 (41 12)  (479 348)  (479 348)  LC_6 Logic Functioning bit
 (42 12)  (480 348)  (480 348)  LC_6 Logic Functioning bit
 (44 12)  (482 348)  (482 348)  LC_6 Logic Functioning bit
 (9 13)  (447 349)  (447 349)  routing T_9_21.sp4_v_t_47 <X> T_9_21.sp4_v_b_10
 (17 13)  (455 349)  (455 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (459 349)  (459 349)  routing T_9_21.sp4_h_r_27 <X> T_9_21.lc_trk_g3_3
 (22 13)  (460 349)  (460 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (461 349)  (461 349)  routing T_9_21.sp4_v_b_42 <X> T_9_21.lc_trk_g3_2
 (24 13)  (462 349)  (462 349)  routing T_9_21.sp4_v_b_42 <X> T_9_21.lc_trk_g3_2
 (30 13)  (468 349)  (468 349)  routing T_9_21.lc_trk_g0_3 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 349)  (470 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (471 349)  (471 349)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.input_2_6
 (34 13)  (472 349)  (472 349)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.input_2_6
 (35 13)  (473 349)  (473 349)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.input_2_6
 (36 13)  (474 349)  (474 349)  LC_6 Logic Functioning bit
 (39 13)  (477 349)  (477 349)  LC_6 Logic Functioning bit
 (41 13)  (479 349)  (479 349)  LC_6 Logic Functioning bit
 (42 13)  (480 349)  (480 349)  LC_6 Logic Functioning bit
 (5 14)  (443 350)  (443 350)  routing T_9_21.sp4_v_t_38 <X> T_9_21.sp4_h_l_44
 (14 14)  (452 350)  (452 350)  routing T_9_21.sp4_h_r_36 <X> T_9_21.lc_trk_g3_4
 (17 14)  (455 350)  (455 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (460 350)  (460 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (29 14)  (467 350)  (467 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 350)  (470 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (40 14)  (478 350)  (478 350)  LC_7 Logic Functioning bit
 (41 14)  (479 350)  (479 350)  LC_7 Logic Functioning bit
 (42 14)  (480 350)  (480 350)  LC_7 Logic Functioning bit
 (43 14)  (481 350)  (481 350)  LC_7 Logic Functioning bit
 (4 15)  (442 351)  (442 351)  routing T_9_21.sp4_v_t_38 <X> T_9_21.sp4_h_l_44
 (6 15)  (444 351)  (444 351)  routing T_9_21.sp4_v_t_38 <X> T_9_21.sp4_h_l_44
 (15 15)  (453 351)  (453 351)  routing T_9_21.sp4_h_r_36 <X> T_9_21.lc_trk_g3_4
 (16 15)  (454 351)  (454 351)  routing T_9_21.sp4_h_r_36 <X> T_9_21.lc_trk_g3_4
 (17 15)  (455 351)  (455 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (456 351)  (456 351)  routing T_9_21.sp4_r_v_b_45 <X> T_9_21.lc_trk_g3_5
 (22 15)  (460 351)  (460 351)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (461 351)  (461 351)  routing T_9_21.sp12_v_t_21 <X> T_9_21.lc_trk_g3_6
 (25 15)  (463 351)  (463 351)  routing T_9_21.sp12_v_t_21 <X> T_9_21.lc_trk_g3_6
 (26 15)  (464 351)  (464 351)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 351)  (465 351)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 351)  (466 351)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 351)  (467 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 351)  (468 351)  routing T_9_21.lc_trk_g0_2 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (474 351)  (474 351)  LC_7 Logic Functioning bit
 (37 15)  (475 351)  (475 351)  LC_7 Logic Functioning bit
 (38 15)  (476 351)  (476 351)  LC_7 Logic Functioning bit
 (39 15)  (477 351)  (477 351)  LC_7 Logic Functioning bit


LogicTile_10_21

 (27 0)  (519 336)  (519 336)  routing T_10_21.lc_trk_g3_0 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 336)  (520 336)  routing T_10_21.lc_trk_g3_0 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 336)  (521 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 336)  (524 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 336)  (528 336)  LC_0 Logic Functioning bit
 (37 0)  (529 336)  (529 336)  LC_0 Logic Functioning bit
 (38 0)  (530 336)  (530 336)  LC_0 Logic Functioning bit
 (39 0)  (531 336)  (531 336)  LC_0 Logic Functioning bit
 (44 0)  (536 336)  (536 336)  LC_0 Logic Functioning bit
 (45 0)  (537 336)  (537 336)  LC_0 Logic Functioning bit
 (40 1)  (532 337)  (532 337)  LC_0 Logic Functioning bit
 (41 1)  (533 337)  (533 337)  LC_0 Logic Functioning bit
 (42 1)  (534 337)  (534 337)  LC_0 Logic Functioning bit
 (43 1)  (535 337)  (535 337)  LC_0 Logic Functioning bit
 (49 1)  (541 337)  (541 337)  Carry_In_Mux bit 

 (0 2)  (492 338)  (492 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (1 2)  (493 338)  (493 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (494 338)  (494 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (500 338)  (500 338)  routing T_10_21.sp4_h_r_1 <X> T_10_21.sp4_h_l_36
 (12 2)  (504 338)  (504 338)  routing T_10_21.sp4_v_t_45 <X> T_10_21.sp4_h_l_39
 (27 2)  (519 338)  (519 338)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 338)  (520 338)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 338)  (521 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 338)  (524 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 338)  (528 338)  LC_1 Logic Functioning bit
 (37 2)  (529 338)  (529 338)  LC_1 Logic Functioning bit
 (38 2)  (530 338)  (530 338)  LC_1 Logic Functioning bit
 (39 2)  (531 338)  (531 338)  LC_1 Logic Functioning bit
 (44 2)  (536 338)  (536 338)  LC_1 Logic Functioning bit
 (45 2)  (537 338)  (537 338)  LC_1 Logic Functioning bit
 (11 3)  (503 339)  (503 339)  routing T_10_21.sp4_v_t_45 <X> T_10_21.sp4_h_l_39
 (13 3)  (505 339)  (505 339)  routing T_10_21.sp4_v_t_45 <X> T_10_21.sp4_h_l_39
 (40 3)  (532 339)  (532 339)  LC_1 Logic Functioning bit
 (41 3)  (533 339)  (533 339)  LC_1 Logic Functioning bit
 (42 3)  (534 339)  (534 339)  LC_1 Logic Functioning bit
 (43 3)  (535 339)  (535 339)  LC_1 Logic Functioning bit
 (6 4)  (498 340)  (498 340)  routing T_10_21.sp4_v_t_37 <X> T_10_21.sp4_v_b_3
 (21 4)  (513 340)  (513 340)  routing T_10_21.wire_logic_cluster/lc_3/out <X> T_10_21.lc_trk_g1_3
 (22 4)  (514 340)  (514 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 340)  (517 340)  routing T_10_21.wire_logic_cluster/lc_2/out <X> T_10_21.lc_trk_g1_2
 (27 4)  (519 340)  (519 340)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 340)  (528 340)  LC_2 Logic Functioning bit
 (37 4)  (529 340)  (529 340)  LC_2 Logic Functioning bit
 (38 4)  (530 340)  (530 340)  LC_2 Logic Functioning bit
 (39 4)  (531 340)  (531 340)  LC_2 Logic Functioning bit
 (44 4)  (536 340)  (536 340)  LC_2 Logic Functioning bit
 (45 4)  (537 340)  (537 340)  LC_2 Logic Functioning bit
 (3 5)  (495 341)  (495 341)  routing T_10_21.sp12_h_l_23 <X> T_10_21.sp12_h_r_0
 (5 5)  (497 341)  (497 341)  routing T_10_21.sp4_v_t_37 <X> T_10_21.sp4_v_b_3
 (22 5)  (514 341)  (514 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 341)  (522 341)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (40 5)  (532 341)  (532 341)  LC_2 Logic Functioning bit
 (41 5)  (533 341)  (533 341)  LC_2 Logic Functioning bit
 (42 5)  (534 341)  (534 341)  LC_2 Logic Functioning bit
 (43 5)  (535 341)  (535 341)  LC_2 Logic Functioning bit
 (5 6)  (497 342)  (497 342)  routing T_10_21.sp4_h_r_0 <X> T_10_21.sp4_h_l_38
 (17 6)  (509 342)  (509 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 342)  (510 342)  routing T_10_21.wire_logic_cluster/lc_5/out <X> T_10_21.lc_trk_g1_5
 (25 6)  (517 342)  (517 342)  routing T_10_21.wire_logic_cluster/lc_6/out <X> T_10_21.lc_trk_g1_6
 (27 6)  (519 342)  (519 342)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 342)  (521 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 342)  (524 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 342)  (528 342)  LC_3 Logic Functioning bit
 (37 6)  (529 342)  (529 342)  LC_3 Logic Functioning bit
 (38 6)  (530 342)  (530 342)  LC_3 Logic Functioning bit
 (39 6)  (531 342)  (531 342)  LC_3 Logic Functioning bit
 (44 6)  (536 342)  (536 342)  LC_3 Logic Functioning bit
 (45 6)  (537 342)  (537 342)  LC_3 Logic Functioning bit
 (4 7)  (496 343)  (496 343)  routing T_10_21.sp4_h_r_0 <X> T_10_21.sp4_h_l_38
 (22 7)  (514 343)  (514 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (522 343)  (522 343)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (40 7)  (532 343)  (532 343)  LC_3 Logic Functioning bit
 (41 7)  (533 343)  (533 343)  LC_3 Logic Functioning bit
 (42 7)  (534 343)  (534 343)  LC_3 Logic Functioning bit
 (43 7)  (535 343)  (535 343)  LC_3 Logic Functioning bit
 (6 8)  (498 344)  (498 344)  routing T_10_21.sp4_h_r_1 <X> T_10_21.sp4_v_b_6
 (27 8)  (519 344)  (519 344)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 344)  (520 344)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 344)  (521 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 344)  (522 344)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 344)  (524 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 344)  (528 344)  LC_4 Logic Functioning bit
 (37 8)  (529 344)  (529 344)  LC_4 Logic Functioning bit
 (38 8)  (530 344)  (530 344)  LC_4 Logic Functioning bit
 (39 8)  (531 344)  (531 344)  LC_4 Logic Functioning bit
 (44 8)  (536 344)  (536 344)  LC_4 Logic Functioning bit
 (45 8)  (537 344)  (537 344)  LC_4 Logic Functioning bit
 (40 9)  (532 345)  (532 345)  LC_4 Logic Functioning bit
 (41 9)  (533 345)  (533 345)  LC_4 Logic Functioning bit
 (42 9)  (534 345)  (534 345)  LC_4 Logic Functioning bit
 (43 9)  (535 345)  (535 345)  LC_4 Logic Functioning bit
 (12 10)  (504 346)  (504 346)  routing T_10_21.sp4_h_r_5 <X> T_10_21.sp4_h_l_45
 (27 10)  (519 346)  (519 346)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 346)  (521 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 346)  (522 346)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 346)  (524 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 346)  (528 346)  LC_5 Logic Functioning bit
 (37 10)  (529 346)  (529 346)  LC_5 Logic Functioning bit
 (38 10)  (530 346)  (530 346)  LC_5 Logic Functioning bit
 (39 10)  (531 346)  (531 346)  LC_5 Logic Functioning bit
 (44 10)  (536 346)  (536 346)  LC_5 Logic Functioning bit
 (45 10)  (537 346)  (537 346)  LC_5 Logic Functioning bit
 (13 11)  (505 347)  (505 347)  routing T_10_21.sp4_h_r_5 <X> T_10_21.sp4_h_l_45
 (40 11)  (532 347)  (532 347)  LC_5 Logic Functioning bit
 (41 11)  (533 347)  (533 347)  LC_5 Logic Functioning bit
 (42 11)  (534 347)  (534 347)  LC_5 Logic Functioning bit
 (43 11)  (535 347)  (535 347)  LC_5 Logic Functioning bit
 (4 12)  (496 348)  (496 348)  routing T_10_21.sp4_h_l_44 <X> T_10_21.sp4_v_b_9
 (14 12)  (506 348)  (506 348)  routing T_10_21.wire_logic_cluster/lc_0/out <X> T_10_21.lc_trk_g3_0
 (17 12)  (509 348)  (509 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 348)  (510 348)  routing T_10_21.wire_logic_cluster/lc_1/out <X> T_10_21.lc_trk_g3_1
 (27 12)  (519 348)  (519 348)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 348)  (522 348)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 348)  (528 348)  LC_6 Logic Functioning bit
 (37 12)  (529 348)  (529 348)  LC_6 Logic Functioning bit
 (38 12)  (530 348)  (530 348)  LC_6 Logic Functioning bit
 (39 12)  (531 348)  (531 348)  LC_6 Logic Functioning bit
 (44 12)  (536 348)  (536 348)  LC_6 Logic Functioning bit
 (45 12)  (537 348)  (537 348)  LC_6 Logic Functioning bit
 (5 13)  (497 349)  (497 349)  routing T_10_21.sp4_h_l_44 <X> T_10_21.sp4_v_b_9
 (17 13)  (509 349)  (509 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (522 349)  (522 349)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (40 13)  (532 349)  (532 349)  LC_6 Logic Functioning bit
 (41 13)  (533 349)  (533 349)  LC_6 Logic Functioning bit
 (42 13)  (534 349)  (534 349)  LC_6 Logic Functioning bit
 (43 13)  (535 349)  (535 349)  LC_6 Logic Functioning bit
 (1 14)  (493 350)  (493 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 350)  (506 350)  routing T_10_21.wire_logic_cluster/lc_4/out <X> T_10_21.lc_trk_g3_4
 (21 14)  (513 350)  (513 350)  routing T_10_21.wire_logic_cluster/lc_7/out <X> T_10_21.lc_trk_g3_7
 (22 14)  (514 350)  (514 350)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (519 350)  (519 350)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 350)  (520 350)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 350)  (521 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 350)  (522 350)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 350)  (524 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (528 350)  (528 350)  LC_7 Logic Functioning bit
 (37 14)  (529 350)  (529 350)  LC_7 Logic Functioning bit
 (38 14)  (530 350)  (530 350)  LC_7 Logic Functioning bit
 (39 14)  (531 350)  (531 350)  LC_7 Logic Functioning bit
 (44 14)  (536 350)  (536 350)  LC_7 Logic Functioning bit
 (45 14)  (537 350)  (537 350)  LC_7 Logic Functioning bit
 (0 15)  (492 351)  (492 351)  routing T_10_21.glb_netwk_2 <X> T_10_21.wire_logic_cluster/lc_7/s_r
 (17 15)  (509 351)  (509 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (522 351)  (522 351)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (40 15)  (532 351)  (532 351)  LC_7 Logic Functioning bit
 (41 15)  (533 351)  (533 351)  LC_7 Logic Functioning bit
 (42 15)  (534 351)  (534 351)  LC_7 Logic Functioning bit
 (43 15)  (535 351)  (535 351)  LC_7 Logic Functioning bit


LogicTile_11_21

 (12 1)  (558 337)  (558 337)  routing T_11_21.sp4_h_r_2 <X> T_11_21.sp4_v_b_2
 (5 2)  (551 338)  (551 338)  routing T_11_21.sp4_v_t_37 <X> T_11_21.sp4_h_l_37
 (8 2)  (554 338)  (554 338)  routing T_11_21.sp4_v_t_36 <X> T_11_21.sp4_h_l_36
 (9 2)  (555 338)  (555 338)  routing T_11_21.sp4_v_t_36 <X> T_11_21.sp4_h_l_36
 (19 2)  (565 338)  (565 338)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (6 3)  (552 339)  (552 339)  routing T_11_21.sp4_v_t_37 <X> T_11_21.sp4_h_l_37
 (27 6)  (573 342)  (573 342)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 342)  (574 342)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 342)  (575 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 342)  (577 342)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 342)  (578 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 342)  (579 342)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 342)  (580 342)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 342)  (582 342)  LC_3 Logic Functioning bit
 (37 6)  (583 342)  (583 342)  LC_3 Logic Functioning bit
 (38 6)  (584 342)  (584 342)  LC_3 Logic Functioning bit
 (39 6)  (585 342)  (585 342)  LC_3 Logic Functioning bit
 (47 6)  (593 342)  (593 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (594 342)  (594 342)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (6 7)  (552 343)  (552 343)  routing T_11_21.sp4_h_r_3 <X> T_11_21.sp4_h_l_38
 (26 7)  (572 343)  (572 343)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 343)  (573 343)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 343)  (574 343)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 343)  (575 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 343)  (576 343)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 343)  (577 343)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 343)  (583 343)  LC_3 Logic Functioning bit
 (39 7)  (585 343)  (585 343)  LC_3 Logic Functioning bit
 (41 7)  (587 343)  (587 343)  LC_3 Logic Functioning bit
 (43 7)  (589 343)  (589 343)  LC_3 Logic Functioning bit
 (47 7)  (593 343)  (593 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (8 10)  (554 346)  (554 346)  routing T_11_21.sp4_v_t_36 <X> T_11_21.sp4_h_l_42
 (9 10)  (555 346)  (555 346)  routing T_11_21.sp4_v_t_36 <X> T_11_21.sp4_h_l_42
 (10 10)  (556 346)  (556 346)  routing T_11_21.sp4_v_t_36 <X> T_11_21.sp4_h_l_42
 (4 11)  (550 347)  (550 347)  routing T_11_21.sp4_v_b_1 <X> T_11_21.sp4_h_l_43
 (5 12)  (551 348)  (551 348)  routing T_11_21.sp4_v_t_44 <X> T_11_21.sp4_h_r_9
 (22 12)  (568 348)  (568 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (569 348)  (569 348)  routing T_11_21.sp4_h_r_27 <X> T_11_21.lc_trk_g3_3
 (24 12)  (570 348)  (570 348)  routing T_11_21.sp4_h_r_27 <X> T_11_21.lc_trk_g3_3
 (21 13)  (567 349)  (567 349)  routing T_11_21.sp4_h_r_27 <X> T_11_21.lc_trk_g3_3
 (22 13)  (568 349)  (568 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (569 349)  (569 349)  routing T_11_21.sp12_v_t_9 <X> T_11_21.lc_trk_g3_2
 (9 14)  (555 350)  (555 350)  routing T_11_21.sp4_v_b_10 <X> T_11_21.sp4_h_l_47
 (12 14)  (558 350)  (558 350)  routing T_11_21.sp4_h_r_8 <X> T_11_21.sp4_h_l_46
 (22 14)  (568 350)  (568 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (13 15)  (559 351)  (559 351)  routing T_11_21.sp4_h_r_8 <X> T_11_21.sp4_h_l_46


LogicTile_12_21

 (16 1)  (616 337)  (616 337)  routing T_12_21.sp12_h_r_8 <X> T_12_21.lc_trk_g0_0
 (17 1)  (617 337)  (617 337)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (622 337)  (622 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 4)  (628 340)  (628 340)  routing T_12_21.lc_trk_g2_1 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 340)  (629 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 340)  (631 340)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 340)  (632 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 340)  (634 340)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 340)  (636 340)  LC_2 Logic Functioning bit
 (38 4)  (638 340)  (638 340)  LC_2 Logic Functioning bit
 (31 5)  (631 341)  (631 341)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 341)  (636 341)  LC_2 Logic Functioning bit
 (38 5)  (638 341)  (638 341)  LC_2 Logic Functioning bit
 (25 6)  (625 342)  (625 342)  routing T_12_21.bnr_op_6 <X> T_12_21.lc_trk_g1_6
 (29 6)  (629 342)  (629 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 342)  (632 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 342)  (636 342)  LC_3 Logic Functioning bit
 (38 6)  (638 342)  (638 342)  LC_3 Logic Functioning bit
 (22 7)  (622 343)  (622 343)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (625 343)  (625 343)  routing T_12_21.bnr_op_6 <X> T_12_21.lc_trk_g1_6
 (31 7)  (631 343)  (631 343)  routing T_12_21.lc_trk_g0_2 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 343)  (636 343)  LC_3 Logic Functioning bit
 (38 7)  (638 343)  (638 343)  LC_3 Logic Functioning bit
 (46 7)  (646 343)  (646 343)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (17 8)  (617 344)  (617 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (6 11)  (606 347)  (606 347)  routing T_12_21.sp4_h_r_6 <X> T_12_21.sp4_h_l_43
 (11 11)  (611 347)  (611 347)  routing T_12_21.sp4_h_r_0 <X> T_12_21.sp4_h_l_45
 (13 11)  (613 347)  (613 347)  routing T_12_21.sp4_h_r_0 <X> T_12_21.sp4_h_l_45
 (8 12)  (608 348)  (608 348)  routing T_12_21.sp4_v_b_10 <X> T_12_21.sp4_h_r_10
 (9 12)  (609 348)  (609 348)  routing T_12_21.sp4_v_b_10 <X> T_12_21.sp4_h_r_10
 (8 14)  (608 350)  (608 350)  routing T_12_21.sp4_h_r_2 <X> T_12_21.sp4_h_l_47
 (10 14)  (610 350)  (610 350)  routing T_12_21.sp4_h_r_2 <X> T_12_21.sp4_h_l_47
 (26 14)  (626 350)  (626 350)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (36 14)  (636 350)  (636 350)  LC_7 Logic Functioning bit
 (43 14)  (643 350)  (643 350)  LC_7 Logic Functioning bit
 (26 15)  (626 351)  (626 351)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 351)  (627 351)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 351)  (629 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (632 351)  (632 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (633 351)  (633 351)  routing T_12_21.lc_trk_g2_1 <X> T_12_21.input_2_7
 (37 15)  (637 351)  (637 351)  LC_7 Logic Functioning bit
 (42 15)  (642 351)  (642 351)  LC_7 Logic Functioning bit


LogicTile_13_21

 (3 0)  (657 336)  (657 336)  routing T_13_21.sp12_h_r_0 <X> T_13_21.sp12_v_b_0
 (16 0)  (670 336)  (670 336)  routing T_13_21.sp4_v_b_9 <X> T_13_21.lc_trk_g0_1
 (17 0)  (671 336)  (671 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (672 336)  (672 336)  routing T_13_21.sp4_v_b_9 <X> T_13_21.lc_trk_g0_1
 (22 0)  (676 336)  (676 336)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (677 336)  (677 336)  routing T_13_21.sp12_h_l_16 <X> T_13_21.lc_trk_g0_3
 (3 1)  (657 337)  (657 337)  routing T_13_21.sp12_h_r_0 <X> T_13_21.sp12_v_b_0
 (8 1)  (662 337)  (662 337)  routing T_13_21.sp4_v_t_47 <X> T_13_21.sp4_v_b_1
 (10 1)  (664 337)  (664 337)  routing T_13_21.sp4_v_t_47 <X> T_13_21.sp4_v_b_1
 (18 1)  (672 337)  (672 337)  routing T_13_21.sp4_v_b_9 <X> T_13_21.lc_trk_g0_1
 (21 1)  (675 337)  (675 337)  routing T_13_21.sp12_h_l_16 <X> T_13_21.lc_trk_g0_3
 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 4)  (669 340)  (669 340)  routing T_13_21.bot_op_1 <X> T_13_21.lc_trk_g1_1
 (17 4)  (671 340)  (671 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (28 4)  (682 340)  (682 340)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 340)  (683 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 340)  (684 340)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 340)  (686 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 340)  (690 340)  LC_2 Logic Functioning bit
 (38 4)  (692 340)  (692 340)  LC_2 Logic Functioning bit
 (46 4)  (700 340)  (700 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (30 5)  (684 341)  (684 341)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 341)  (685 341)  routing T_13_21.lc_trk_g0_3 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 341)  (690 341)  LC_2 Logic Functioning bit
 (38 5)  (692 341)  (692 341)  LC_2 Logic Functioning bit
 (48 5)  (702 341)  (702 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (705 341)  (705 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (669 342)  (669 342)  routing T_13_21.bot_op_5 <X> T_13_21.lc_trk_g1_5
 (17 6)  (671 342)  (671 342)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (31 6)  (685 342)  (685 342)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 342)  (687 342)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 342)  (688 342)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 342)  (690 342)  LC_3 Logic Functioning bit
 (37 6)  (691 342)  (691 342)  LC_3 Logic Functioning bit
 (38 6)  (692 342)  (692 342)  LC_3 Logic Functioning bit
 (39 6)  (693 342)  (693 342)  LC_3 Logic Functioning bit
 (45 6)  (699 342)  (699 342)  LC_3 Logic Functioning bit
 (48 6)  (702 342)  (702 342)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (22 7)  (676 343)  (676 343)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 343)  (678 343)  routing T_13_21.bot_op_6 <X> T_13_21.lc_trk_g1_6
 (31 7)  (685 343)  (685 343)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 343)  (690 343)  LC_3 Logic Functioning bit
 (37 7)  (691 343)  (691 343)  LC_3 Logic Functioning bit
 (38 7)  (692 343)  (692 343)  LC_3 Logic Functioning bit
 (39 7)  (693 343)  (693 343)  LC_3 Logic Functioning bit
 (22 10)  (676 346)  (676 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 346)  (677 346)  routing T_13_21.sp4_v_b_47 <X> T_13_21.lc_trk_g2_7
 (24 10)  (678 346)  (678 346)  routing T_13_21.sp4_v_b_47 <X> T_13_21.lc_trk_g2_7
 (27 10)  (681 346)  (681 346)  routing T_13_21.lc_trk_g1_1 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 346)  (683 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 346)  (685 346)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 346)  (686 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 346)  (688 346)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 346)  (690 346)  LC_5 Logic Functioning bit
 (46 10)  (700 346)  (700 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (53 10)  (707 346)  (707 346)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (29 11)  (683 347)  (683 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 347)  (686 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (687 347)  (687 347)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.input_2_5
 (34 11)  (688 347)  (688 347)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.input_2_5
 (35 11)  (689 347)  (689 347)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.input_2_5
 (25 12)  (679 348)  (679 348)  routing T_13_21.sp4_v_t_23 <X> T_13_21.lc_trk_g3_2
 (29 12)  (683 348)  (683 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 348)  (685 348)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 348)  (686 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 348)  (688 348)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 348)  (690 348)  LC_6 Logic Functioning bit
 (38 12)  (692 348)  (692 348)  LC_6 Logic Functioning bit
 (22 13)  (676 349)  (676 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (677 349)  (677 349)  routing T_13_21.sp4_v_t_23 <X> T_13_21.lc_trk_g3_2
 (25 13)  (679 349)  (679 349)  routing T_13_21.sp4_v_t_23 <X> T_13_21.lc_trk_g3_2
 (31 13)  (685 349)  (685 349)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 349)  (690 349)  LC_6 Logic Functioning bit
 (38 13)  (692 349)  (692 349)  LC_6 Logic Functioning bit
 (22 14)  (676 350)  (676 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (675 351)  (675 351)  routing T_13_21.sp4_r_v_b_47 <X> T_13_21.lc_trk_g3_7


LogicTile_14_21

 (6 0)  (714 336)  (714 336)  routing T_14_21.sp4_v_t_44 <X> T_14_21.sp4_v_b_0
 (25 0)  (733 336)  (733 336)  routing T_14_21.sp4_h_l_7 <X> T_14_21.lc_trk_g0_2
 (28 0)  (736 336)  (736 336)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 336)  (738 336)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 336)  (742 336)  routing T_14_21.lc_trk_g1_0 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (40 0)  (748 336)  (748 336)  LC_0 Logic Functioning bit
 (42 0)  (750 336)  (750 336)  LC_0 Logic Functioning bit
 (45 0)  (753 336)  (753 336)  LC_0 Logic Functioning bit
 (5 1)  (713 337)  (713 337)  routing T_14_21.sp4_v_t_44 <X> T_14_21.sp4_v_b_0
 (22 1)  (730 337)  (730 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 337)  (731 337)  routing T_14_21.sp4_h_l_7 <X> T_14_21.lc_trk_g0_2
 (24 1)  (732 337)  (732 337)  routing T_14_21.sp4_h_l_7 <X> T_14_21.lc_trk_g0_2
 (25 1)  (733 337)  (733 337)  routing T_14_21.sp4_h_l_7 <X> T_14_21.lc_trk_g0_2
 (26 1)  (734 337)  (734 337)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 337)  (735 337)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 337)  (736 337)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 337)  (737 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (745 337)  (745 337)  LC_0 Logic Functioning bit
 (39 1)  (747 337)  (747 337)  LC_0 Logic Functioning bit
 (52 1)  (760 337)  (760 337)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (1 2)  (709 338)  (709 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (717 338)  (717 338)  routing T_14_21.sp4_v_b_1 <X> T_14_21.sp4_h_l_36
 (26 2)  (734 338)  (734 338)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 338)  (736 338)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 338)  (738 338)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 338)  (742 338)  routing T_14_21.lc_trk_g1_1 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (40 2)  (748 338)  (748 338)  LC_1 Logic Functioning bit
 (42 2)  (750 338)  (750 338)  LC_1 Logic Functioning bit
 (45 2)  (753 338)  (753 338)  LC_1 Logic Functioning bit
 (4 3)  (712 339)  (712 339)  routing T_14_21.sp4_v_b_7 <X> T_14_21.sp4_h_l_37
 (28 3)  (736 339)  (736 339)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 339)  (737 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 339)  (744 339)  LC_1 Logic Functioning bit
 (38 3)  (746 339)  (746 339)  LC_1 Logic Functioning bit
 (52 3)  (760 339)  (760 339)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (709 340)  (709 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (722 340)  (722 340)  routing T_14_21.wire_logic_cluster/lc_0/out <X> T_14_21.lc_trk_g1_0
 (17 4)  (725 340)  (725 340)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (726 340)  (726 340)  routing T_14_21.wire_logic_cluster/lc_1/out <X> T_14_21.lc_trk_g1_1
 (21 4)  (729 340)  (729 340)  routing T_14_21.wire_logic_cluster/lc_3/out <X> T_14_21.lc_trk_g1_3
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (734 340)  (734 340)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 340)  (736 340)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 340)  (738 340)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 340)  (741 340)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 340)  (742 340)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (40 4)  (748 340)  (748 340)  LC_2 Logic Functioning bit
 (42 4)  (750 340)  (750 340)  LC_2 Logic Functioning bit
 (45 4)  (753 340)  (753 340)  LC_2 Logic Functioning bit
 (53 4)  (761 340)  (761 340)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (709 341)  (709 341)  routing T_14_21.lc_trk_g0_2 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (17 5)  (725 341)  (725 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (734 341)  (734 341)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 341)  (736 341)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 341)  (739 341)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 341)  (745 341)  LC_2 Logic Functioning bit
 (39 5)  (747 341)  (747 341)  LC_2 Logic Functioning bit
 (12 6)  (720 342)  (720 342)  routing T_14_21.sp4_v_b_5 <X> T_14_21.sp4_h_l_40
 (14 6)  (722 342)  (722 342)  routing T_14_21.sp4_h_l_9 <X> T_14_21.lc_trk_g1_4
 (26 6)  (734 342)  (734 342)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 342)  (742 342)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 342)  (743 342)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.input_2_3
 (37 6)  (745 342)  (745 342)  LC_3 Logic Functioning bit
 (40 6)  (748 342)  (748 342)  LC_3 Logic Functioning bit
 (45 6)  (753 342)  (753 342)  LC_3 Logic Functioning bit
 (46 6)  (754 342)  (754 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (761 342)  (761 342)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (722 343)  (722 343)  routing T_14_21.sp4_h_l_9 <X> T_14_21.lc_trk_g1_4
 (15 7)  (723 343)  (723 343)  routing T_14_21.sp4_h_l_9 <X> T_14_21.lc_trk_g1_4
 (16 7)  (724 343)  (724 343)  routing T_14_21.sp4_h_l_9 <X> T_14_21.lc_trk_g1_4
 (17 7)  (725 343)  (725 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (730 343)  (730 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (28 7)  (736 343)  (736 343)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 343)  (737 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 343)  (739 343)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 343)  (740 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (742 343)  (742 343)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.input_2_3
 (35 7)  (743 343)  (743 343)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.input_2_3
 (36 7)  (744 343)  (744 343)  LC_3 Logic Functioning bit
 (41 7)  (749 343)  (749 343)  LC_3 Logic Functioning bit
 (25 8)  (733 344)  (733 344)  routing T_14_21.sp4_h_r_34 <X> T_14_21.lc_trk_g2_2
 (27 8)  (735 344)  (735 344)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 344)  (736 344)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 344)  (737 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 344)  (739 344)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 344)  (742 344)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 344)  (744 344)  LC_4 Logic Functioning bit
 (38 8)  (746 344)  (746 344)  LC_4 Logic Functioning bit
 (46 8)  (754 344)  (754 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (730 345)  (730 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 345)  (731 345)  routing T_14_21.sp4_h_r_34 <X> T_14_21.lc_trk_g2_2
 (24 9)  (732 345)  (732 345)  routing T_14_21.sp4_h_r_34 <X> T_14_21.lc_trk_g2_2
 (36 9)  (744 345)  (744 345)  LC_4 Logic Functioning bit
 (38 9)  (746 345)  (746 345)  LC_4 Logic Functioning bit
 (15 10)  (723 346)  (723 346)  routing T_14_21.rgt_op_5 <X> T_14_21.lc_trk_g2_5
 (17 10)  (725 346)  (725 346)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 346)  (726 346)  routing T_14_21.rgt_op_5 <X> T_14_21.lc_trk_g2_5
 (31 10)  (739 346)  (739 346)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 346)  (741 346)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 346)  (742 346)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 346)  (744 346)  LC_5 Logic Functioning bit
 (38 10)  (746 346)  (746 346)  LC_5 Logic Functioning bit
 (46 10)  (754 346)  (754 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (3 11)  (711 347)  (711 347)  routing T_14_21.sp12_v_b_1 <X> T_14_21.sp12_h_l_22
 (17 11)  (725 347)  (725 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (730 347)  (730 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (735 347)  (735 347)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 347)  (736 347)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 347)  (737 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 347)  (739 347)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (37 11)  (745 347)  (745 347)  LC_5 Logic Functioning bit
 (39 11)  (747 347)  (747 347)  LC_5 Logic Functioning bit
 (14 12)  (722 348)  (722 348)  routing T_14_21.sp4_v_t_21 <X> T_14_21.lc_trk_g3_0
 (21 12)  (729 348)  (729 348)  routing T_14_21.sp4_h_r_35 <X> T_14_21.lc_trk_g3_3
 (22 12)  (730 348)  (730 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 348)  (731 348)  routing T_14_21.sp4_h_r_35 <X> T_14_21.lc_trk_g3_3
 (24 12)  (732 348)  (732 348)  routing T_14_21.sp4_h_r_35 <X> T_14_21.lc_trk_g3_3
 (25 12)  (733 348)  (733 348)  routing T_14_21.wire_logic_cluster/lc_2/out <X> T_14_21.lc_trk_g3_2
 (27 12)  (735 348)  (735 348)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 348)  (736 348)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 348)  (737 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 348)  (739 348)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 348)  (741 348)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 348)  (742 348)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 348)  (744 348)  LC_6 Logic Functioning bit
 (38 12)  (746 348)  (746 348)  LC_6 Logic Functioning bit
 (14 13)  (722 349)  (722 349)  routing T_14_21.sp4_v_t_21 <X> T_14_21.lc_trk_g3_0
 (16 13)  (724 349)  (724 349)  routing T_14_21.sp4_v_t_21 <X> T_14_21.lc_trk_g3_0
 (17 13)  (725 349)  (725 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (730 349)  (730 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (36 13)  (744 349)  (744 349)  LC_6 Logic Functioning bit
 (38 13)  (746 349)  (746 349)  LC_6 Logic Functioning bit
 (48 13)  (756 349)  (756 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (722 350)  (722 350)  routing T_14_21.sp4_h_r_44 <X> T_14_21.lc_trk_g3_4
 (21 14)  (729 350)  (729 350)  routing T_14_21.sp4_v_t_26 <X> T_14_21.lc_trk_g3_7
 (22 14)  (730 350)  (730 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (731 350)  (731 350)  routing T_14_21.sp4_v_t_26 <X> T_14_21.lc_trk_g3_7
 (28 14)  (736 350)  (736 350)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (36 14)  (744 350)  (744 350)  LC_7 Logic Functioning bit
 (38 14)  (746 350)  (746 350)  LC_7 Logic Functioning bit
 (41 14)  (749 350)  (749 350)  LC_7 Logic Functioning bit
 (43 14)  (751 350)  (751 350)  LC_7 Logic Functioning bit
 (48 14)  (756 350)  (756 350)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (14 15)  (722 351)  (722 351)  routing T_14_21.sp4_h_r_44 <X> T_14_21.lc_trk_g3_4
 (15 15)  (723 351)  (723 351)  routing T_14_21.sp4_h_r_44 <X> T_14_21.lc_trk_g3_4
 (16 15)  (724 351)  (724 351)  routing T_14_21.sp4_h_r_44 <X> T_14_21.lc_trk_g3_4
 (17 15)  (725 351)  (725 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (729 351)  (729 351)  routing T_14_21.sp4_v_t_26 <X> T_14_21.lc_trk_g3_7
 (27 15)  (735 351)  (735 351)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 351)  (736 351)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 351)  (737 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 351)  (738 351)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_7/in_1


LogicTile_15_21

 (14 0)  (776 336)  (776 336)  routing T_15_21.lft_op_0 <X> T_15_21.lc_trk_g0_0
 (15 0)  (777 336)  (777 336)  routing T_15_21.lft_op_1 <X> T_15_21.lc_trk_g0_1
 (17 0)  (779 336)  (779 336)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 336)  (780 336)  routing T_15_21.lft_op_1 <X> T_15_21.lc_trk_g0_1
 (25 0)  (787 336)  (787 336)  routing T_15_21.wire_logic_cluster/lc_2/out <X> T_15_21.lc_trk_g0_2
 (26 0)  (788 336)  (788 336)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 336)  (789 336)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 336)  (792 336)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 336)  (793 336)  routing T_15_21.lc_trk_g0_5 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (797 336)  (797 336)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.input_2_0
 (37 0)  (799 336)  (799 336)  LC_0 Logic Functioning bit
 (41 0)  (803 336)  (803 336)  LC_0 Logic Functioning bit
 (43 0)  (805 336)  (805 336)  LC_0 Logic Functioning bit
 (45 0)  (807 336)  (807 336)  LC_0 Logic Functioning bit
 (15 1)  (777 337)  (777 337)  routing T_15_21.lft_op_0 <X> T_15_21.lc_trk_g0_0
 (17 1)  (779 337)  (779 337)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (784 337)  (784 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (791 337)  (791 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 337)  (794 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (795 337)  (795 337)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.input_2_0
 (36 1)  (798 337)  (798 337)  LC_0 Logic Functioning bit
 (41 1)  (803 337)  (803 337)  LC_0 Logic Functioning bit
 (43 1)  (805 337)  (805 337)  LC_0 Logic Functioning bit
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (779 338)  (779 338)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 338)  (780 338)  routing T_15_21.wire_logic_cluster/lc_5/out <X> T_15_21.lc_trk_g0_5
 (19 2)  (781 338)  (781 338)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (27 2)  (789 338)  (789 338)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 338)  (791 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 338)  (794 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (797 338)  (797 338)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.input_2_1
 (40 2)  (802 338)  (802 338)  LC_1 Logic Functioning bit
 (17 3)  (779 339)  (779 339)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (27 3)  (789 339)  (789 339)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 339)  (791 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 339)  (792 339)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 339)  (793 339)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 339)  (794 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (795 339)  (795 339)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.input_2_1
 (34 3)  (796 339)  (796 339)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.input_2_1
 (0 4)  (762 340)  (762 340)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (1 4)  (763 340)  (763 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (776 340)  (776 340)  routing T_15_21.wire_logic_cluster/lc_0/out <X> T_15_21.lc_trk_g1_0
 (15 4)  (777 340)  (777 340)  routing T_15_21.bot_op_1 <X> T_15_21.lc_trk_g1_1
 (17 4)  (779 340)  (779 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (783 340)  (783 340)  routing T_15_21.wire_logic_cluster/lc_3/out <X> T_15_21.lc_trk_g1_3
 (22 4)  (784 340)  (784 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 340)  (787 340)  routing T_15_21.lft_op_2 <X> T_15_21.lc_trk_g1_2
 (27 4)  (789 340)  (789 340)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 340)  (791 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 340)  (792 340)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 340)  (793 340)  routing T_15_21.lc_trk_g0_5 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (40 4)  (802 340)  (802 340)  LC_2 Logic Functioning bit
 (41 4)  (803 340)  (803 340)  LC_2 Logic Functioning bit
 (42 4)  (804 340)  (804 340)  LC_2 Logic Functioning bit
 (43 4)  (805 340)  (805 340)  LC_2 Logic Functioning bit
 (45 4)  (807 340)  (807 340)  LC_2 Logic Functioning bit
 (0 5)  (762 341)  (762 341)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (1 5)  (763 341)  (763 341)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (17 5)  (779 341)  (779 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (784 341)  (784 341)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 341)  (786 341)  routing T_15_21.lft_op_2 <X> T_15_21.lc_trk_g1_2
 (26 5)  (788 341)  (788 341)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 341)  (791 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 341)  (792 341)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (48 5)  (810 341)  (810 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (0 6)  (762 342)  (762 342)  routing T_15_21.glb_netwk_2 <X> T_15_21.glb2local_0
 (1 6)  (763 342)  (763 342)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (26 6)  (788 342)  (788 342)  routing T_15_21.lc_trk_g0_5 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 342)  (796 342)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 342)  (797 342)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.input_2_3
 (37 6)  (799 342)  (799 342)  LC_3 Logic Functioning bit
 (40 6)  (802 342)  (802 342)  LC_3 Logic Functioning bit
 (45 6)  (807 342)  (807 342)  LC_3 Logic Functioning bit
 (4 7)  (766 343)  (766 343)  routing T_15_21.sp4_v_b_10 <X> T_15_21.sp4_h_l_38
 (17 7)  (779 343)  (779 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (784 343)  (784 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (785 343)  (785 343)  routing T_15_21.sp4_h_r_6 <X> T_15_21.lc_trk_g1_6
 (24 7)  (786 343)  (786 343)  routing T_15_21.sp4_h_r_6 <X> T_15_21.lc_trk_g1_6
 (25 7)  (787 343)  (787 343)  routing T_15_21.sp4_h_r_6 <X> T_15_21.lc_trk_g1_6
 (29 7)  (791 343)  (791 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 343)  (793 343)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 343)  (794 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (795 343)  (795 343)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.input_2_3
 (34 7)  (796 343)  (796 343)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.input_2_3
 (35 7)  (797 343)  (797 343)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.input_2_3
 (36 7)  (798 343)  (798 343)  LC_3 Logic Functioning bit
 (41 7)  (803 343)  (803 343)  LC_3 Logic Functioning bit
 (48 7)  (810 343)  (810 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 8)  (767 344)  (767 344)  routing T_15_21.sp4_v_b_0 <X> T_15_21.sp4_h_r_6
 (25 8)  (787 344)  (787 344)  routing T_15_21.bnl_op_2 <X> T_15_21.lc_trk_g2_2
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 344)  (792 344)  routing T_15_21.lc_trk_g0_5 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 344)  (793 344)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 344)  (795 344)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 344)  (796 344)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (40 8)  (802 344)  (802 344)  LC_4 Logic Functioning bit
 (42 8)  (804 344)  (804 344)  LC_4 Logic Functioning bit
 (45 8)  (807 344)  (807 344)  LC_4 Logic Functioning bit
 (4 9)  (766 345)  (766 345)  routing T_15_21.sp4_v_b_0 <X> T_15_21.sp4_h_r_6
 (6 9)  (768 345)  (768 345)  routing T_15_21.sp4_v_b_0 <X> T_15_21.sp4_h_r_6
 (22 9)  (784 345)  (784 345)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (787 345)  (787 345)  routing T_15_21.bnl_op_2 <X> T_15_21.lc_trk_g2_2
 (27 9)  (789 345)  (789 345)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 345)  (791 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (799 345)  (799 345)  LC_4 Logic Functioning bit
 (39 9)  (801 345)  (801 345)  LC_4 Logic Functioning bit
 (12 10)  (774 346)  (774 346)  routing T_15_21.sp4_v_b_8 <X> T_15_21.sp4_h_l_45
 (14 10)  (776 346)  (776 346)  routing T_15_21.sp4_h_r_44 <X> T_15_21.lc_trk_g2_4
 (15 10)  (777 346)  (777 346)  routing T_15_21.rgt_op_5 <X> T_15_21.lc_trk_g2_5
 (17 10)  (779 346)  (779 346)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 346)  (780 346)  routing T_15_21.rgt_op_5 <X> T_15_21.lc_trk_g2_5
 (25 10)  (787 346)  (787 346)  routing T_15_21.wire_logic_cluster/lc_6/out <X> T_15_21.lc_trk_g2_6
 (26 10)  (788 346)  (788 346)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 346)  (790 346)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 346)  (793 346)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 346)  (798 346)  LC_5 Logic Functioning bit
 (37 10)  (799 346)  (799 346)  LC_5 Logic Functioning bit
 (38 10)  (800 346)  (800 346)  LC_5 Logic Functioning bit
 (39 10)  (801 346)  (801 346)  LC_5 Logic Functioning bit
 (40 10)  (802 346)  (802 346)  LC_5 Logic Functioning bit
 (41 10)  (803 346)  (803 346)  LC_5 Logic Functioning bit
 (42 10)  (804 346)  (804 346)  LC_5 Logic Functioning bit
 (43 10)  (805 346)  (805 346)  LC_5 Logic Functioning bit
 (14 11)  (776 347)  (776 347)  routing T_15_21.sp4_h_r_44 <X> T_15_21.lc_trk_g2_4
 (15 11)  (777 347)  (777 347)  routing T_15_21.sp4_h_r_44 <X> T_15_21.lc_trk_g2_4
 (16 11)  (778 347)  (778 347)  routing T_15_21.sp4_h_r_44 <X> T_15_21.lc_trk_g2_4
 (17 11)  (779 347)  (779 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (784 347)  (784 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (790 347)  (790 347)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 347)  (792 347)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 347)  (798 347)  LC_5 Logic Functioning bit
 (37 11)  (799 347)  (799 347)  LC_5 Logic Functioning bit
 (38 11)  (800 347)  (800 347)  LC_5 Logic Functioning bit
 (39 11)  (801 347)  (801 347)  LC_5 Logic Functioning bit
 (40 11)  (802 347)  (802 347)  LC_5 Logic Functioning bit
 (42 11)  (804 347)  (804 347)  LC_5 Logic Functioning bit
 (22 12)  (784 348)  (784 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (785 348)  (785 348)  routing T_15_21.sp4_h_r_27 <X> T_15_21.lc_trk_g3_3
 (24 12)  (786 348)  (786 348)  routing T_15_21.sp4_h_r_27 <X> T_15_21.lc_trk_g3_3
 (26 12)  (788 348)  (788 348)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (38 12)  (800 348)  (800 348)  LC_6 Logic Functioning bit
 (39 12)  (801 348)  (801 348)  LC_6 Logic Functioning bit
 (40 12)  (802 348)  (802 348)  LC_6 Logic Functioning bit
 (41 12)  (803 348)  (803 348)  LC_6 Logic Functioning bit
 (45 12)  (807 348)  (807 348)  LC_6 Logic Functioning bit
 (50 12)  (812 348)  (812 348)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (783 349)  (783 349)  routing T_15_21.sp4_h_r_27 <X> T_15_21.lc_trk_g3_3
 (26 13)  (788 349)  (788 349)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 349)  (790 349)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (52 13)  (814 349)  (814 349)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 14)  (776 350)  (776 350)  routing T_15_21.wire_logic_cluster/lc_4/out <X> T_15_21.lc_trk_g3_4
 (25 14)  (787 350)  (787 350)  routing T_15_21.sp12_v_b_6 <X> T_15_21.lc_trk_g3_6
 (29 14)  (791 350)  (791 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 350)  (793 350)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 350)  (795 350)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (40 14)  (802 350)  (802 350)  LC_7 Logic Functioning bit
 (17 15)  (779 351)  (779 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (784 351)  (784 351)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (786 351)  (786 351)  routing T_15_21.sp12_v_b_6 <X> T_15_21.lc_trk_g3_6
 (25 15)  (787 351)  (787 351)  routing T_15_21.sp12_v_b_6 <X> T_15_21.lc_trk_g3_6
 (29 15)  (791 351)  (791 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 351)  (793 351)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 351)  (794 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (796 351)  (796 351)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.input_2_7
 (35 15)  (797 351)  (797 351)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.input_2_7
 (46 15)  (808 351)  (808 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_21

 (21 0)  (837 336)  (837 336)  routing T_16_21.wire_logic_cluster/lc_3/out <X> T_16_21.lc_trk_g0_3
 (22 0)  (838 336)  (838 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (841 336)  (841 336)  routing T_16_21.wire_logic_cluster/lc_2/out <X> T_16_21.lc_trk_g0_2
 (26 0)  (842 336)  (842 336)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 336)  (843 336)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 336)  (844 336)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 336)  (845 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 336)  (847 336)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 336)  (851 336)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.input_2_0
 (43 0)  (859 336)  (859 336)  LC_0 Logic Functioning bit
 (45 0)  (861 336)  (861 336)  LC_0 Logic Functioning bit
 (22 1)  (838 337)  (838 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (843 337)  (843 337)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 337)  (845 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 337)  (846 337)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 337)  (847 337)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 337)  (848 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (849 337)  (849 337)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.input_2_0
 (34 1)  (850 337)  (850 337)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.input_2_0
 (36 1)  (852 337)  (852 337)  LC_0 Logic Functioning bit
 (38 1)  (854 337)  (854 337)  LC_0 Logic Functioning bit
 (41 1)  (857 337)  (857 337)  LC_0 Logic Functioning bit
 (42 1)  (858 337)  (858 337)  LC_0 Logic Functioning bit
 (43 1)  (859 337)  (859 337)  LC_0 Logic Functioning bit
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (819 338)  (819 338)  routing T_16_21.sp12_h_r_0 <X> T_16_21.sp12_h_l_23
 (15 2)  (831 338)  (831 338)  routing T_16_21.sp4_v_b_21 <X> T_16_21.lc_trk_g0_5
 (16 2)  (832 338)  (832 338)  routing T_16_21.sp4_v_b_21 <X> T_16_21.lc_trk_g0_5
 (17 2)  (833 338)  (833 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (838 338)  (838 338)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (842 338)  (842 338)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 338)  (843 338)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 338)  (845 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 338)  (846 338)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 338)  (849 338)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 338)  (850 338)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 338)  (856 338)  LC_1 Logic Functioning bit
 (42 2)  (858 338)  (858 338)  LC_1 Logic Functioning bit
 (45 2)  (861 338)  (861 338)  LC_1 Logic Functioning bit
 (3 3)  (819 339)  (819 339)  routing T_16_21.sp12_h_r_0 <X> T_16_21.sp12_h_l_23
 (27 3)  (843 339)  (843 339)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 339)  (844 339)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 339)  (845 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 339)  (853 339)  LC_1 Logic Functioning bit
 (39 3)  (855 339)  (855 339)  LC_1 Logic Functioning bit
 (0 4)  (816 340)  (816 340)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (1 4)  (817 340)  (817 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (830 340)  (830 340)  routing T_16_21.wire_logic_cluster/lc_0/out <X> T_16_21.lc_trk_g1_0
 (15 4)  (831 340)  (831 340)  routing T_16_21.lft_op_1 <X> T_16_21.lc_trk_g1_1
 (17 4)  (833 340)  (833 340)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 340)  (834 340)  routing T_16_21.lft_op_1 <X> T_16_21.lc_trk_g1_1
 (22 4)  (838 340)  (838 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 340)  (840 340)  routing T_16_21.bot_op_3 <X> T_16_21.lc_trk_g1_3
 (26 4)  (842 340)  (842 340)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 340)  (844 340)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 340)  (845 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 340)  (846 340)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 340)  (847 340)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (43 4)  (859 340)  (859 340)  LC_2 Logic Functioning bit
 (45 4)  (861 340)  (861 340)  LC_2 Logic Functioning bit
 (1 5)  (817 341)  (817 341)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (17 5)  (833 341)  (833 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (843 341)  (843 341)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 341)  (845 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 341)  (847 341)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 341)  (848 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (850 341)  (850 341)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.input_2_2
 (35 5)  (851 341)  (851 341)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.input_2_2
 (36 5)  (852 341)  (852 341)  LC_2 Logic Functioning bit
 (38 5)  (854 341)  (854 341)  LC_2 Logic Functioning bit
 (41 5)  (857 341)  (857 341)  LC_2 Logic Functioning bit
 (42 5)  (858 341)  (858 341)  LC_2 Logic Functioning bit
 (43 5)  (859 341)  (859 341)  LC_2 Logic Functioning bit
 (15 6)  (831 342)  (831 342)  routing T_16_21.lft_op_5 <X> T_16_21.lc_trk_g1_5
 (17 6)  (833 342)  (833 342)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 342)  (834 342)  routing T_16_21.lft_op_5 <X> T_16_21.lc_trk_g1_5
 (27 6)  (843 342)  (843 342)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 342)  (844 342)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 342)  (845 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 342)  (847 342)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 342)  (850 342)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (40 6)  (856 342)  (856 342)  LC_3 Logic Functioning bit
 (41 6)  (857 342)  (857 342)  LC_3 Logic Functioning bit
 (42 6)  (858 342)  (858 342)  LC_3 Logic Functioning bit
 (43 6)  (859 342)  (859 342)  LC_3 Logic Functioning bit
 (45 6)  (861 342)  (861 342)  LC_3 Logic Functioning bit
 (26 7)  (842 343)  (842 343)  routing T_16_21.lc_trk_g0_3 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 343)  (845 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 343)  (846 343)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (3 8)  (819 344)  (819 344)  routing T_16_21.sp12_h_r_1 <X> T_16_21.sp12_v_b_1
 (22 8)  (838 344)  (838 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (839 344)  (839 344)  routing T_16_21.sp4_h_r_27 <X> T_16_21.lc_trk_g2_3
 (24 8)  (840 344)  (840 344)  routing T_16_21.sp4_h_r_27 <X> T_16_21.lc_trk_g2_3
 (25 8)  (841 344)  (841 344)  routing T_16_21.sp4_h_r_42 <X> T_16_21.lc_trk_g2_2
 (27 8)  (843 344)  (843 344)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 344)  (844 344)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 344)  (845 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 344)  (846 344)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 344)  (847 344)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 344)  (848 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 344)  (849 344)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (40 8)  (856 344)  (856 344)  LC_4 Logic Functioning bit
 (42 8)  (858 344)  (858 344)  LC_4 Logic Functioning bit
 (3 9)  (819 345)  (819 345)  routing T_16_21.sp12_h_r_1 <X> T_16_21.sp12_v_b_1
 (21 9)  (837 345)  (837 345)  routing T_16_21.sp4_h_r_27 <X> T_16_21.lc_trk_g2_3
 (22 9)  (838 345)  (838 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 345)  (839 345)  routing T_16_21.sp4_h_r_42 <X> T_16_21.lc_trk_g2_2
 (24 9)  (840 345)  (840 345)  routing T_16_21.sp4_h_r_42 <X> T_16_21.lc_trk_g2_2
 (25 9)  (841 345)  (841 345)  routing T_16_21.sp4_h_r_42 <X> T_16_21.lc_trk_g2_2
 (30 9)  (846 345)  (846 345)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 345)  (847 345)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (40 9)  (856 345)  (856 345)  LC_4 Logic Functioning bit
 (42 9)  (858 345)  (858 345)  LC_4 Logic Functioning bit
 (17 10)  (833 346)  (833 346)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (834 346)  (834 346)  routing T_16_21.bnl_op_5 <X> T_16_21.lc_trk_g2_5
 (21 10)  (837 346)  (837 346)  routing T_16_21.wire_logic_cluster/lc_7/out <X> T_16_21.lc_trk_g2_7
 (22 10)  (838 346)  (838 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (841 346)  (841 346)  routing T_16_21.wire_logic_cluster/lc_6/out <X> T_16_21.lc_trk_g2_6
 (28 10)  (844 346)  (844 346)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 346)  (846 346)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 346)  (850 346)  routing T_16_21.lc_trk_g1_1 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 346)  (852 346)  LC_5 Logic Functioning bit
 (46 10)  (862 346)  (862 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (866 346)  (866 346)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (834 347)  (834 347)  routing T_16_21.bnl_op_5 <X> T_16_21.lc_trk_g2_5
 (22 11)  (838 347)  (838 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (842 347)  (842 347)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 347)  (844 347)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 347)  (846 347)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (53 11)  (869 347)  (869 347)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (0 12)  (816 348)  (816 348)  routing T_16_21.glb_netwk_2 <X> T_16_21.glb2local_3
 (1 12)  (817 348)  (817 348)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (17 12)  (833 348)  (833 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 348)  (834 348)  routing T_16_21.wire_logic_cluster/lc_1/out <X> T_16_21.lc_trk_g3_1
 (21 12)  (837 348)  (837 348)  routing T_16_21.bnl_op_3 <X> T_16_21.lc_trk_g3_3
 (22 12)  (838 348)  (838 348)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (841 348)  (841 348)  routing T_16_21.bnl_op_2 <X> T_16_21.lc_trk_g3_2
 (29 12)  (845 348)  (845 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 348)  (850 348)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (40 12)  (856 348)  (856 348)  LC_6 Logic Functioning bit
 (3 13)  (819 349)  (819 349)  routing T_16_21.sp12_h_l_22 <X> T_16_21.sp12_h_r_1
 (8 13)  (824 349)  (824 349)  routing T_16_21.sp4_v_t_42 <X> T_16_21.sp4_v_b_10
 (10 13)  (826 349)  (826 349)  routing T_16_21.sp4_v_t_42 <X> T_16_21.sp4_v_b_10
 (21 13)  (837 349)  (837 349)  routing T_16_21.bnl_op_3 <X> T_16_21.lc_trk_g3_3
 (22 13)  (838 349)  (838 349)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (841 349)  (841 349)  routing T_16_21.bnl_op_2 <X> T_16_21.lc_trk_g3_2
 (27 13)  (843 349)  (843 349)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 349)  (844 349)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 349)  (845 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 349)  (846 349)  routing T_16_21.lc_trk_g0_3 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 349)  (848 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (851 349)  (851 349)  routing T_16_21.lc_trk_g0_2 <X> T_16_21.input_2_6
 (12 14)  (828 350)  (828 350)  routing T_16_21.sp4_v_b_11 <X> T_16_21.sp4_h_l_46
 (14 14)  (830 350)  (830 350)  routing T_16_21.bnl_op_4 <X> T_16_21.lc_trk_g3_4
 (16 14)  (832 350)  (832 350)  routing T_16_21.sp4_v_t_16 <X> T_16_21.lc_trk_g3_5
 (17 14)  (833 350)  (833 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (834 350)  (834 350)  routing T_16_21.sp4_v_t_16 <X> T_16_21.lc_trk_g3_5
 (25 14)  (841 350)  (841 350)  routing T_16_21.sp4_h_r_46 <X> T_16_21.lc_trk_g3_6
 (26 14)  (842 350)  (842 350)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (31 14)  (847 350)  (847 350)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 350)  (850 350)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 350)  (851 350)  routing T_16_21.lc_trk_g0_5 <X> T_16_21.input_2_7
 (40 14)  (856 350)  (856 350)  LC_7 Logic Functioning bit
 (43 14)  (859 350)  (859 350)  LC_7 Logic Functioning bit
 (45 14)  (861 350)  (861 350)  LC_7 Logic Functioning bit
 (52 14)  (868 350)  (868 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (830 351)  (830 351)  routing T_16_21.bnl_op_4 <X> T_16_21.lc_trk_g3_4
 (17 15)  (833 351)  (833 351)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (838 351)  (838 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (839 351)  (839 351)  routing T_16_21.sp4_h_r_46 <X> T_16_21.lc_trk_g3_6
 (24 15)  (840 351)  (840 351)  routing T_16_21.sp4_h_r_46 <X> T_16_21.lc_trk_g3_6
 (25 15)  (841 351)  (841 351)  routing T_16_21.sp4_h_r_46 <X> T_16_21.lc_trk_g3_6
 (26 15)  (842 351)  (842 351)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 351)  (844 351)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 351)  (845 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 351)  (848 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (41 15)  (857 351)  (857 351)  LC_7 Logic Functioning bit
 (42 15)  (858 351)  (858 351)  LC_7 Logic Functioning bit


LogicTile_17_21

 (10 0)  (884 336)  (884 336)  routing T_17_21.sp4_v_t_45 <X> T_17_21.sp4_h_r_1
 (21 0)  (895 336)  (895 336)  routing T_17_21.sp4_v_b_3 <X> T_17_21.lc_trk_g0_3
 (22 0)  (896 336)  (896 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (897 336)  (897 336)  routing T_17_21.sp4_v_b_3 <X> T_17_21.lc_trk_g0_3
 (25 0)  (899 336)  (899 336)  routing T_17_21.bnr_op_2 <X> T_17_21.lc_trk_g0_2
 (26 0)  (900 336)  (900 336)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 336)  (901 336)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 336)  (902 336)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 336)  (903 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 336)  (904 336)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 336)  (905 336)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 336)  (906 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 336)  (908 336)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 336)  (910 336)  LC_0 Logic Functioning bit
 (37 0)  (911 336)  (911 336)  LC_0 Logic Functioning bit
 (38 0)  (912 336)  (912 336)  LC_0 Logic Functioning bit
 (41 0)  (915 336)  (915 336)  LC_0 Logic Functioning bit
 (43 0)  (917 336)  (917 336)  LC_0 Logic Functioning bit
 (22 1)  (896 337)  (896 337)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (899 337)  (899 337)  routing T_17_21.bnr_op_2 <X> T_17_21.lc_trk_g0_2
 (27 1)  (901 337)  (901 337)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 337)  (902 337)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 337)  (903 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 337)  (905 337)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 337)  (906 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (907 337)  (907 337)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.input_2_0
 (34 1)  (908 337)  (908 337)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.input_2_0
 (36 1)  (910 337)  (910 337)  LC_0 Logic Functioning bit
 (37 1)  (911 337)  (911 337)  LC_0 Logic Functioning bit
 (39 1)  (913 337)  (913 337)  LC_0 Logic Functioning bit
 (40 1)  (914 337)  (914 337)  LC_0 Logic Functioning bit
 (42 1)  (916 337)  (916 337)  LC_0 Logic Functioning bit
 (43 1)  (917 337)  (917 337)  LC_0 Logic Functioning bit
 (46 1)  (920 337)  (920 337)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (22 2)  (896 338)  (896 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (897 338)  (897 338)  routing T_17_21.sp4_v_b_23 <X> T_17_21.lc_trk_g0_7
 (24 2)  (898 338)  (898 338)  routing T_17_21.sp4_v_b_23 <X> T_17_21.lc_trk_g0_7
 (25 2)  (899 338)  (899 338)  routing T_17_21.sp4_v_t_3 <X> T_17_21.lc_trk_g0_6
 (28 2)  (902 338)  (902 338)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 338)  (903 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 338)  (904 338)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (909 338)  (909 338)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.input_2_1
 (42 2)  (916 338)  (916 338)  LC_1 Logic Functioning bit
 (43 2)  (917 338)  (917 338)  LC_1 Logic Functioning bit
 (22 3)  (896 339)  (896 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (897 339)  (897 339)  routing T_17_21.sp4_v_t_3 <X> T_17_21.lc_trk_g0_6
 (25 3)  (899 339)  (899 339)  routing T_17_21.sp4_v_t_3 <X> T_17_21.lc_trk_g0_6
 (27 3)  (901 339)  (901 339)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 339)  (902 339)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 339)  (903 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 339)  (904 339)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 339)  (905 339)  routing T_17_21.lc_trk_g0_2 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 339)  (906 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (908 339)  (908 339)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.input_2_1
 (36 3)  (910 339)  (910 339)  LC_1 Logic Functioning bit
 (37 3)  (911 339)  (911 339)  LC_1 Logic Functioning bit
 (38 3)  (912 339)  (912 339)  LC_1 Logic Functioning bit
 (39 3)  (913 339)  (913 339)  LC_1 Logic Functioning bit
 (40 3)  (914 339)  (914 339)  LC_1 Logic Functioning bit
 (41 3)  (915 339)  (915 339)  LC_1 Logic Functioning bit
 (3 4)  (877 340)  (877 340)  routing T_17_21.sp12_v_t_23 <X> T_17_21.sp12_h_r_0
 (15 4)  (889 340)  (889 340)  routing T_17_21.sp4_h_l_4 <X> T_17_21.lc_trk_g1_1
 (16 4)  (890 340)  (890 340)  routing T_17_21.sp4_h_l_4 <X> T_17_21.lc_trk_g1_1
 (17 4)  (891 340)  (891 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (892 340)  (892 340)  routing T_17_21.sp4_h_l_4 <X> T_17_21.lc_trk_g1_1
 (22 4)  (896 340)  (896 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (897 340)  (897 340)  routing T_17_21.sp4_v_b_19 <X> T_17_21.lc_trk_g1_3
 (24 4)  (898 340)  (898 340)  routing T_17_21.sp4_v_b_19 <X> T_17_21.lc_trk_g1_3
 (26 4)  (900 340)  (900 340)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 340)  (903 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 340)  (904 340)  routing T_17_21.lc_trk_g0_7 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 340)  (905 340)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 340)  (906 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 340)  (907 340)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (38 4)  (912 340)  (912 340)  LC_2 Logic Functioning bit
 (39 4)  (913 340)  (913 340)  LC_2 Logic Functioning bit
 (42 4)  (916 340)  (916 340)  LC_2 Logic Functioning bit
 (43 4)  (917 340)  (917 340)  LC_2 Logic Functioning bit
 (48 4)  (922 340)  (922 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (924 340)  (924 340)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (892 341)  (892 341)  routing T_17_21.sp4_h_l_4 <X> T_17_21.lc_trk_g1_1
 (22 5)  (896 341)  (896 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (900 341)  (900 341)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 341)  (903 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 341)  (904 341)  routing T_17_21.lc_trk_g0_7 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 341)  (905 341)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 341)  (911 341)  LC_2 Logic Functioning bit
 (39 5)  (913 341)  (913 341)  LC_2 Logic Functioning bit
 (41 5)  (915 341)  (915 341)  LC_2 Logic Functioning bit
 (43 5)  (917 341)  (917 341)  LC_2 Logic Functioning bit
 (14 6)  (888 342)  (888 342)  routing T_17_21.bnr_op_4 <X> T_17_21.lc_trk_g1_4
 (17 6)  (891 342)  (891 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 342)  (892 342)  routing T_17_21.wire_logic_cluster/lc_5/out <X> T_17_21.lc_trk_g1_5
 (21 6)  (895 342)  (895 342)  routing T_17_21.sp4_h_l_2 <X> T_17_21.lc_trk_g1_7
 (22 6)  (896 342)  (896 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (897 342)  (897 342)  routing T_17_21.sp4_h_l_2 <X> T_17_21.lc_trk_g1_7
 (24 6)  (898 342)  (898 342)  routing T_17_21.sp4_h_l_2 <X> T_17_21.lc_trk_g1_7
 (31 6)  (905 342)  (905 342)  routing T_17_21.lc_trk_g1_5 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 342)  (908 342)  routing T_17_21.lc_trk_g1_5 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 342)  (910 342)  LC_3 Logic Functioning bit
 (38 6)  (912 342)  (912 342)  LC_3 Logic Functioning bit
 (4 7)  (878 343)  (878 343)  routing T_17_21.sp4_h_r_7 <X> T_17_21.sp4_h_l_38
 (6 7)  (880 343)  (880 343)  routing T_17_21.sp4_h_r_7 <X> T_17_21.sp4_h_l_38
 (14 7)  (888 343)  (888 343)  routing T_17_21.bnr_op_4 <X> T_17_21.lc_trk_g1_4
 (17 7)  (891 343)  (891 343)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (896 343)  (896 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (897 343)  (897 343)  routing T_17_21.sp4_h_r_6 <X> T_17_21.lc_trk_g1_6
 (24 7)  (898 343)  (898 343)  routing T_17_21.sp4_h_r_6 <X> T_17_21.lc_trk_g1_6
 (25 7)  (899 343)  (899 343)  routing T_17_21.sp4_h_r_6 <X> T_17_21.lc_trk_g1_6
 (26 7)  (900 343)  (900 343)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 343)  (901 343)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 343)  (903 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (911 343)  (911 343)  LC_3 Logic Functioning bit
 (39 7)  (913 343)  (913 343)  LC_3 Logic Functioning bit
 (8 8)  (882 344)  (882 344)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_h_r_7
 (21 8)  (895 344)  (895 344)  routing T_17_21.rgt_op_3 <X> T_17_21.lc_trk_g2_3
 (22 8)  (896 344)  (896 344)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (898 344)  (898 344)  routing T_17_21.rgt_op_3 <X> T_17_21.lc_trk_g2_3
 (26 8)  (900 344)  (900 344)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 344)  (901 344)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 344)  (902 344)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 344)  (903 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 344)  (904 344)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 344)  (906 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 344)  (907 344)  routing T_17_21.lc_trk_g2_3 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (912 344)  (912 344)  LC_4 Logic Functioning bit
 (40 8)  (914 344)  (914 344)  LC_4 Logic Functioning bit
 (41 8)  (915 344)  (915 344)  LC_4 Logic Functioning bit
 (26 9)  (900 345)  (900 345)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 345)  (901 345)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 345)  (903 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 345)  (904 345)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 345)  (905 345)  routing T_17_21.lc_trk_g2_3 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 345)  (906 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (908 345)  (908 345)  routing T_17_21.lc_trk_g1_1 <X> T_17_21.input_2_4
 (42 9)  (916 345)  (916 345)  LC_4 Logic Functioning bit
 (43 9)  (917 345)  (917 345)  LC_4 Logic Functioning bit
 (52 9)  (926 345)  (926 345)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (9 10)  (883 346)  (883 346)  routing T_17_21.sp4_h_r_4 <X> T_17_21.sp4_h_l_42
 (10 10)  (884 346)  (884 346)  routing T_17_21.sp4_h_r_4 <X> T_17_21.sp4_h_l_42
 (21 10)  (895 346)  (895 346)  routing T_17_21.rgt_op_7 <X> T_17_21.lc_trk_g2_7
 (22 10)  (896 346)  (896 346)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 346)  (898 346)  routing T_17_21.rgt_op_7 <X> T_17_21.lc_trk_g2_7
 (25 10)  (899 346)  (899 346)  routing T_17_21.rgt_op_6 <X> T_17_21.lc_trk_g2_6
 (27 10)  (901 346)  (901 346)  routing T_17_21.lc_trk_g1_1 <X> T_17_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 346)  (903 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 346)  (905 346)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 346)  (906 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 346)  (908 346)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 346)  (909 346)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.input_2_5
 (37 10)  (911 346)  (911 346)  LC_5 Logic Functioning bit
 (40 10)  (914 346)  (914 346)  LC_5 Logic Functioning bit
 (22 11)  (896 347)  (896 347)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 347)  (898 347)  routing T_17_21.rgt_op_6 <X> T_17_21.lc_trk_g2_6
 (26 11)  (900 347)  (900 347)  routing T_17_21.lc_trk_g0_3 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 347)  (903 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 347)  (905 347)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 347)  (906 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (907 347)  (907 347)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.input_2_5
 (34 11)  (908 347)  (908 347)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.input_2_5
 (35 11)  (909 347)  (909 347)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.input_2_5
 (37 11)  (911 347)  (911 347)  LC_5 Logic Functioning bit
 (38 11)  (912 347)  (912 347)  LC_5 Logic Functioning bit
 (43 11)  (917 347)  (917 347)  LC_5 Logic Functioning bit
 (15 12)  (889 348)  (889 348)  routing T_17_21.sp4_v_t_28 <X> T_17_21.lc_trk_g3_1
 (16 12)  (890 348)  (890 348)  routing T_17_21.sp4_v_t_28 <X> T_17_21.lc_trk_g3_1
 (17 12)  (891 348)  (891 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (32 12)  (906 348)  (906 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 348)  (908 348)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 348)  (910 348)  LC_6 Logic Functioning bit
 (37 12)  (911 348)  (911 348)  LC_6 Logic Functioning bit
 (50 12)  (924 348)  (924 348)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (891 349)  (891 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (31 13)  (905 349)  (905 349)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 349)  (910 349)  LC_6 Logic Functioning bit
 (37 13)  (911 349)  (911 349)  LC_6 Logic Functioning bit
 (5 14)  (879 350)  (879 350)  routing T_17_21.sp4_v_t_44 <X> T_17_21.sp4_h_l_44
 (17 14)  (891 350)  (891 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (900 350)  (900 350)  routing T_17_21.lc_trk_g0_7 <X> T_17_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 350)  (903 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 350)  (904 350)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 350)  (906 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 350)  (908 350)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 350)  (910 350)  LC_7 Logic Functioning bit
 (37 14)  (911 350)  (911 350)  LC_7 Logic Functioning bit
 (38 14)  (912 350)  (912 350)  LC_7 Logic Functioning bit
 (39 14)  (913 350)  (913 350)  LC_7 Logic Functioning bit
 (6 15)  (880 351)  (880 351)  routing T_17_21.sp4_v_t_44 <X> T_17_21.sp4_h_l_44
 (15 15)  (889 351)  (889 351)  routing T_17_21.sp4_v_t_33 <X> T_17_21.lc_trk_g3_4
 (16 15)  (890 351)  (890 351)  routing T_17_21.sp4_v_t_33 <X> T_17_21.lc_trk_g3_4
 (17 15)  (891 351)  (891 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (892 351)  (892 351)  routing T_17_21.sp4_r_v_b_45 <X> T_17_21.lc_trk_g3_5
 (22 15)  (896 351)  (896 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (897 351)  (897 351)  routing T_17_21.sp4_v_b_46 <X> T_17_21.lc_trk_g3_6
 (24 15)  (898 351)  (898 351)  routing T_17_21.sp4_v_b_46 <X> T_17_21.lc_trk_g3_6
 (26 15)  (900 351)  (900 351)  routing T_17_21.lc_trk_g0_7 <X> T_17_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 351)  (903 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 351)  (904 351)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 351)  (905 351)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (40 15)  (914 351)  (914 351)  LC_7 Logic Functioning bit
 (41 15)  (915 351)  (915 351)  LC_7 Logic Functioning bit
 (42 15)  (916 351)  (916 351)  LC_7 Logic Functioning bit
 (43 15)  (917 351)  (917 351)  LC_7 Logic Functioning bit


LogicTile_18_21

 (14 0)  (942 336)  (942 336)  routing T_18_21.wire_logic_cluster/lc_0/out <X> T_18_21.lc_trk_g0_0
 (17 0)  (945 336)  (945 336)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (946 336)  (946 336)  routing T_18_21.bnr_op_1 <X> T_18_21.lc_trk_g0_1
 (21 0)  (949 336)  (949 336)  routing T_18_21.sp4_v_b_3 <X> T_18_21.lc_trk_g0_3
 (22 0)  (950 336)  (950 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (951 336)  (951 336)  routing T_18_21.sp4_v_b_3 <X> T_18_21.lc_trk_g0_3
 (26 0)  (954 336)  (954 336)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 336)  (955 336)  routing T_18_21.lc_trk_g1_0 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 336)  (957 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 336)  (960 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (968 336)  (968 336)  LC_0 Logic Functioning bit
 (41 0)  (969 336)  (969 336)  LC_0 Logic Functioning bit
 (42 0)  (970 336)  (970 336)  LC_0 Logic Functioning bit
 (43 0)  (971 336)  (971 336)  LC_0 Logic Functioning bit
 (17 1)  (945 337)  (945 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (946 337)  (946 337)  routing T_18_21.bnr_op_1 <X> T_18_21.lc_trk_g0_1
 (27 1)  (955 337)  (955 337)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 337)  (957 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 337)  (959 337)  routing T_18_21.lc_trk_g0_3 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 337)  (964 337)  LC_0 Logic Functioning bit
 (37 1)  (965 337)  (965 337)  LC_0 Logic Functioning bit
 (38 1)  (966 337)  (966 337)  LC_0 Logic Functioning bit
 (39 1)  (967 337)  (967 337)  LC_0 Logic Functioning bit
 (26 2)  (954 338)  (954 338)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 338)  (956 338)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 338)  (957 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 338)  (958 338)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 338)  (960 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 338)  (961 338)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 338)  (962 338)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 338)  (965 338)  LC_1 Logic Functioning bit
 (40 2)  (968 338)  (968 338)  LC_1 Logic Functioning bit
 (22 3)  (950 339)  (950 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (951 339)  (951 339)  routing T_18_21.sp4_v_b_22 <X> T_18_21.lc_trk_g0_6
 (24 3)  (952 339)  (952 339)  routing T_18_21.sp4_v_b_22 <X> T_18_21.lc_trk_g0_6
 (27 3)  (955 339)  (955 339)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 339)  (956 339)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 339)  (957 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 339)  (960 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (961 339)  (961 339)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.input_2_1
 (34 3)  (962 339)  (962 339)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.input_2_1
 (37 3)  (965 339)  (965 339)  LC_1 Logic Functioning bit
 (38 3)  (966 339)  (966 339)  LC_1 Logic Functioning bit
 (43 3)  (971 339)  (971 339)  LC_1 Logic Functioning bit
 (12 4)  (940 340)  (940 340)  routing T_18_21.sp4_h_l_39 <X> T_18_21.sp4_h_r_5
 (17 4)  (945 340)  (945 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (953 340)  (953 340)  routing T_18_21.sp4_v_b_2 <X> T_18_21.lc_trk_g1_2
 (27 4)  (955 340)  (955 340)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 340)  (957 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 340)  (960 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 340)  (961 340)  routing T_18_21.lc_trk_g2_3 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 340)  (964 340)  LC_2 Logic Functioning bit
 (37 4)  (965 340)  (965 340)  LC_2 Logic Functioning bit
 (38 4)  (966 340)  (966 340)  LC_2 Logic Functioning bit
 (39 4)  (967 340)  (967 340)  LC_2 Logic Functioning bit
 (40 4)  (968 340)  (968 340)  LC_2 Logic Functioning bit
 (41 4)  (969 340)  (969 340)  LC_2 Logic Functioning bit
 (42 4)  (970 340)  (970 340)  LC_2 Logic Functioning bit
 (50 4)  (978 340)  (978 340)  Cascade bit: LH_LC02_inmux02_5

 (13 5)  (941 341)  (941 341)  routing T_18_21.sp4_h_l_39 <X> T_18_21.sp4_h_r_5
 (14 5)  (942 341)  (942 341)  routing T_18_21.sp4_r_v_b_24 <X> T_18_21.lc_trk_g1_0
 (17 5)  (945 341)  (945 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (950 341)  (950 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (951 341)  (951 341)  routing T_18_21.sp4_v_b_2 <X> T_18_21.lc_trk_g1_2
 (30 5)  (958 341)  (958 341)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 341)  (959 341)  routing T_18_21.lc_trk_g2_3 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 341)  (964 341)  LC_2 Logic Functioning bit
 (37 5)  (965 341)  (965 341)  LC_2 Logic Functioning bit
 (38 5)  (966 341)  (966 341)  LC_2 Logic Functioning bit
 (39 5)  (967 341)  (967 341)  LC_2 Logic Functioning bit
 (40 5)  (968 341)  (968 341)  LC_2 Logic Functioning bit
 (41 5)  (969 341)  (969 341)  LC_2 Logic Functioning bit
 (42 5)  (970 341)  (970 341)  LC_2 Logic Functioning bit
 (48 5)  (976 341)  (976 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (945 342)  (945 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (954 342)  (954 342)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (31 6)  (959 342)  (959 342)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 342)  (960 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 342)  (961 342)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 342)  (964 342)  LC_3 Logic Functioning bit
 (38 6)  (966 342)  (966 342)  LC_3 Logic Functioning bit
 (26 7)  (954 343)  (954 343)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 343)  (955 343)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 343)  (956 343)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 343)  (957 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 343)  (959 343)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 343)  (965 343)  LC_3 Logic Functioning bit
 (39 7)  (967 343)  (967 343)  LC_3 Logic Functioning bit
 (2 8)  (930 344)  (930 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 8)  (950 344)  (950 344)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (952 344)  (952 344)  routing T_18_21.tnr_op_3 <X> T_18_21.lc_trk_g2_3
 (21 10)  (949 346)  (949 346)  routing T_18_21.sp12_v_b_7 <X> T_18_21.lc_trk_g2_7
 (22 10)  (950 346)  (950 346)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (952 346)  (952 346)  routing T_18_21.sp12_v_b_7 <X> T_18_21.lc_trk_g2_7
 (25 10)  (953 346)  (953 346)  routing T_18_21.sp12_v_b_6 <X> T_18_21.lc_trk_g2_6
 (32 10)  (960 346)  (960 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 346)  (962 346)  routing T_18_21.lc_trk_g1_1 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 346)  (965 346)  LC_5 Logic Functioning bit
 (39 10)  (967 346)  (967 346)  LC_5 Logic Functioning bit
 (41 10)  (969 346)  (969 346)  LC_5 Logic Functioning bit
 (43 10)  (971 346)  (971 346)  LC_5 Logic Functioning bit
 (14 11)  (942 347)  (942 347)  routing T_18_21.sp12_v_b_20 <X> T_18_21.lc_trk_g2_4
 (16 11)  (944 347)  (944 347)  routing T_18_21.sp12_v_b_20 <X> T_18_21.lc_trk_g2_4
 (17 11)  (945 347)  (945 347)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 11)  (949 347)  (949 347)  routing T_18_21.sp12_v_b_7 <X> T_18_21.lc_trk_g2_7
 (22 11)  (950 347)  (950 347)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (952 347)  (952 347)  routing T_18_21.sp12_v_b_6 <X> T_18_21.lc_trk_g2_6
 (25 11)  (953 347)  (953 347)  routing T_18_21.sp12_v_b_6 <X> T_18_21.lc_trk_g2_6
 (29 11)  (957 347)  (957 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (964 347)  (964 347)  LC_5 Logic Functioning bit
 (38 11)  (966 347)  (966 347)  LC_5 Logic Functioning bit
 (40 11)  (968 347)  (968 347)  LC_5 Logic Functioning bit
 (42 11)  (970 347)  (970 347)  LC_5 Logic Functioning bit
 (15 12)  (943 348)  (943 348)  routing T_18_21.sp4_h_r_33 <X> T_18_21.lc_trk_g3_1
 (16 12)  (944 348)  (944 348)  routing T_18_21.sp4_h_r_33 <X> T_18_21.lc_trk_g3_1
 (17 12)  (945 348)  (945 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 348)  (946 348)  routing T_18_21.sp4_h_r_33 <X> T_18_21.lc_trk_g3_1
 (26 12)  (954 348)  (954 348)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 348)  (956 348)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 348)  (957 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 348)  (958 348)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 348)  (960 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (17 13)  (945 349)  (945 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (27 13)  (955 349)  (955 349)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 349)  (957 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 349)  (958 349)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 349)  (959 349)  routing T_18_21.lc_trk_g0_3 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 349)  (964 349)  LC_6 Logic Functioning bit
 (38 13)  (966 349)  (966 349)  LC_6 Logic Functioning bit
 (40 13)  (968 349)  (968 349)  LC_6 Logic Functioning bit
 (42 13)  (970 349)  (970 349)  LC_6 Logic Functioning bit
 (14 14)  (942 350)  (942 350)  routing T_18_21.sp12_v_t_3 <X> T_18_21.lc_trk_g3_4
 (26 14)  (954 350)  (954 350)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 350)  (957 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 350)  (959 350)  routing T_18_21.lc_trk_g0_6 <X> T_18_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 350)  (960 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (38 14)  (966 350)  (966 350)  LC_7 Logic Functioning bit
 (39 14)  (967 350)  (967 350)  LC_7 Logic Functioning bit
 (42 14)  (970 350)  (970 350)  LC_7 Logic Functioning bit
 (43 14)  (971 350)  (971 350)  LC_7 Logic Functioning bit
 (50 14)  (978 350)  (978 350)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (942 351)  (942 351)  routing T_18_21.sp12_v_t_3 <X> T_18_21.lc_trk_g3_4
 (15 15)  (943 351)  (943 351)  routing T_18_21.sp12_v_t_3 <X> T_18_21.lc_trk_g3_4
 (17 15)  (945 351)  (945 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (950 351)  (950 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (954 351)  (954 351)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 351)  (956 351)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 351)  (957 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 351)  (959 351)  routing T_18_21.lc_trk_g0_6 <X> T_18_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 351)  (964 351)  LC_7 Logic Functioning bit
 (37 15)  (965 351)  (965 351)  LC_7 Logic Functioning bit
 (40 15)  (968 351)  (968 351)  LC_7 Logic Functioning bit
 (41 15)  (969 351)  (969 351)  LC_7 Logic Functioning bit


LogicTile_19_21

 (14 0)  (996 336)  (996 336)  routing T_19_21.sp4_h_l_5 <X> T_19_21.lc_trk_g0_0
 (21 0)  (1003 336)  (1003 336)  routing T_19_21.wire_logic_cluster/lc_3/out <X> T_19_21.lc_trk_g0_3
 (22 0)  (1004 336)  (1004 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (1009 336)  (1009 336)  routing T_19_21.lc_trk_g1_0 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 336)  (1011 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 336)  (1013 336)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 336)  (1014 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 336)  (1015 336)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 336)  (1016 336)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (14 1)  (996 337)  (996 337)  routing T_19_21.sp4_h_l_5 <X> T_19_21.lc_trk_g0_0
 (15 1)  (997 337)  (997 337)  routing T_19_21.sp4_h_l_5 <X> T_19_21.lc_trk_g0_0
 (16 1)  (998 337)  (998 337)  routing T_19_21.sp4_h_l_5 <X> T_19_21.lc_trk_g0_0
 (17 1)  (999 337)  (999 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (27 1)  (1009 337)  (1009 337)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 337)  (1010 337)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 337)  (1011 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 337)  (1013 337)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 337)  (1014 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1015 337)  (1015 337)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.input_2_0
 (35 1)  (1017 337)  (1017 337)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.input_2_0
 (36 1)  (1018 337)  (1018 337)  LC_0 Logic Functioning bit
 (0 2)  (982 338)  (982 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (1 2)  (983 338)  (983 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 2)  (984 338)  (984 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (999 338)  (999 338)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (14 4)  (996 340)  (996 340)  routing T_19_21.sp4_h_r_8 <X> T_19_21.lc_trk_g1_0
 (22 4)  (1004 340)  (1004 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1005 340)  (1005 340)  routing T_19_21.sp12_h_r_11 <X> T_19_21.lc_trk_g1_3
 (28 4)  (1010 340)  (1010 340)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 340)  (1011 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 340)  (1012 340)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 340)  (1014 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (15 5)  (997 341)  (997 341)  routing T_19_21.sp4_h_r_8 <X> T_19_21.lc_trk_g1_0
 (16 5)  (998 341)  (998 341)  routing T_19_21.sp4_h_r_8 <X> T_19_21.lc_trk_g1_0
 (17 5)  (999 341)  (999 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (26 5)  (1008 341)  (1008 341)  routing T_19_21.lc_trk_g1_3 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 341)  (1009 341)  routing T_19_21.lc_trk_g1_3 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 341)  (1011 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 341)  (1012 341)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 341)  (1013 341)  routing T_19_21.lc_trk_g0_3 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 341)  (1014 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (1015 341)  (1015 341)  routing T_19_21.lc_trk_g2_0 <X> T_19_21.input_2_2
 (43 5)  (1025 341)  (1025 341)  LC_2 Logic Functioning bit
 (15 6)  (997 342)  (997 342)  routing T_19_21.sp4_h_r_13 <X> T_19_21.lc_trk_g1_5
 (16 6)  (998 342)  (998 342)  routing T_19_21.sp4_h_r_13 <X> T_19_21.lc_trk_g1_5
 (17 6)  (999 342)  (999 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1000 342)  (1000 342)  routing T_19_21.sp4_h_r_13 <X> T_19_21.lc_trk_g1_5
 (27 6)  (1009 342)  (1009 342)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 342)  (1010 342)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 342)  (1011 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 342)  (1013 342)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 342)  (1014 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 342)  (1015 342)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 342)  (1016 342)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 342)  (1018 342)  LC_3 Logic Functioning bit
 (41 6)  (1023 342)  (1023 342)  LC_3 Logic Functioning bit
 (43 6)  (1025 342)  (1025 342)  LC_3 Logic Functioning bit
 (45 6)  (1027 342)  (1027 342)  LC_3 Logic Functioning bit
 (50 6)  (1032 342)  (1032 342)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (1008 343)  (1008 343)  routing T_19_21.lc_trk_g0_3 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 343)  (1011 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 343)  (1012 343)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 343)  (1013 343)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 343)  (1018 343)  LC_3 Logic Functioning bit
 (37 7)  (1019 343)  (1019 343)  LC_3 Logic Functioning bit
 (39 7)  (1021 343)  (1021 343)  LC_3 Logic Functioning bit
 (40 7)  (1022 343)  (1022 343)  LC_3 Logic Functioning bit
 (42 7)  (1024 343)  (1024 343)  LC_3 Logic Functioning bit
 (0 8)  (982 344)  (982 344)  routing T_19_21.glb_netwk_2 <X> T_19_21.glb2local_1
 (1 8)  (983 344)  (983 344)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (15 8)  (997 344)  (997 344)  routing T_19_21.sp4_h_r_25 <X> T_19_21.lc_trk_g2_1
 (16 8)  (998 344)  (998 344)  routing T_19_21.sp4_h_r_25 <X> T_19_21.lc_trk_g2_1
 (17 8)  (999 344)  (999 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (17 9)  (999 345)  (999 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (1000 345)  (1000 345)  routing T_19_21.sp4_h_r_25 <X> T_19_21.lc_trk_g2_1
 (22 9)  (1004 345)  (1004 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (22 10)  (1004 346)  (1004 346)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1005 346)  (1005 346)  routing T_19_21.sp12_v_b_23 <X> T_19_21.lc_trk_g2_7
 (26 10)  (1008 346)  (1008 346)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (1011 346)  (1011 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (37 10)  (1019 346)  (1019 346)  LC_5 Logic Functioning bit
 (39 10)  (1021 346)  (1021 346)  LC_5 Logic Functioning bit
 (40 10)  (1022 346)  (1022 346)  LC_5 Logic Functioning bit
 (42 10)  (1024 346)  (1024 346)  LC_5 Logic Functioning bit
 (21 11)  (1003 347)  (1003 347)  routing T_19_21.sp12_v_b_23 <X> T_19_21.lc_trk_g2_7
 (26 11)  (1008 347)  (1008 347)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 347)  (1009 347)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 347)  (1010 347)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 347)  (1011 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (15 12)  (997 348)  (997 348)  routing T_19_21.sp4_h_r_33 <X> T_19_21.lc_trk_g3_1
 (16 12)  (998 348)  (998 348)  routing T_19_21.sp4_h_r_33 <X> T_19_21.lc_trk_g3_1
 (17 12)  (999 348)  (999 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1000 348)  (1000 348)  routing T_19_21.sp4_h_r_33 <X> T_19_21.lc_trk_g3_1
 (22 12)  (1004 348)  (1004 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 348)  (1005 348)  routing T_19_21.sp4_h_r_27 <X> T_19_21.lc_trk_g3_3
 (24 12)  (1006 348)  (1006 348)  routing T_19_21.sp4_h_r_27 <X> T_19_21.lc_trk_g3_3
 (26 12)  (1008 348)  (1008 348)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 348)  (1010 348)  routing T_19_21.lc_trk_g2_1 <X> T_19_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 348)  (1011 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 348)  (1013 348)  routing T_19_21.lc_trk_g0_5 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 348)  (1014 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 348)  (1018 348)  LC_6 Logic Functioning bit
 (37 12)  (1019 348)  (1019 348)  LC_6 Logic Functioning bit
 (38 12)  (1020 348)  (1020 348)  LC_6 Logic Functioning bit
 (39 12)  (1021 348)  (1021 348)  LC_6 Logic Functioning bit
 (40 12)  (1022 348)  (1022 348)  LC_6 Logic Functioning bit
 (41 12)  (1023 348)  (1023 348)  LC_6 Logic Functioning bit
 (43 12)  (1025 348)  (1025 348)  LC_6 Logic Functioning bit
 (46 12)  (1028 348)  (1028 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (1032 348)  (1032 348)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (1003 349)  (1003 349)  routing T_19_21.sp4_h_r_27 <X> T_19_21.lc_trk_g3_3
 (27 13)  (1009 349)  (1009 349)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 349)  (1011 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (1018 349)  (1018 349)  LC_6 Logic Functioning bit
 (37 13)  (1019 349)  (1019 349)  LC_6 Logic Functioning bit
 (38 13)  (1020 349)  (1020 349)  LC_6 Logic Functioning bit
 (39 13)  (1021 349)  (1021 349)  LC_6 Logic Functioning bit
 (41 13)  (1023 349)  (1023 349)  LC_6 Logic Functioning bit
 (43 13)  (1025 349)  (1025 349)  LC_6 Logic Functioning bit
 (1 14)  (983 350)  (983 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (21 14)  (1003 350)  (1003 350)  routing T_19_21.rgt_op_7 <X> T_19_21.lc_trk_g3_7
 (22 14)  (1004 350)  (1004 350)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1006 350)  (1006 350)  routing T_19_21.rgt_op_7 <X> T_19_21.lc_trk_g3_7
 (0 15)  (982 351)  (982 351)  routing T_19_21.glb_netwk_2 <X> T_19_21.wire_logic_cluster/lc_7/s_r
 (22 15)  (1004 351)  (1004 351)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1005 351)  (1005 351)  routing T_19_21.sp12_v_t_21 <X> T_19_21.lc_trk_g3_6
 (25 15)  (1007 351)  (1007 351)  routing T_19_21.sp12_v_t_21 <X> T_19_21.lc_trk_g3_6


LogicTile_20_21

 (3 0)  (1039 336)  (1039 336)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (14 0)  (1050 336)  (1050 336)  routing T_20_21.lft_op_0 <X> T_20_21.lc_trk_g0_0
 (21 0)  (1057 336)  (1057 336)  routing T_20_21.wire_logic_cluster/lc_3/out <X> T_20_21.lc_trk_g0_3
 (22 0)  (1058 336)  (1058 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (1064 336)  (1064 336)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 336)  (1065 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 336)  (1068 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 336)  (1070 336)  routing T_20_21.lc_trk_g1_0 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 336)  (1071 336)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.input_2_0
 (36 0)  (1072 336)  (1072 336)  LC_0 Logic Functioning bit
 (38 0)  (1074 336)  (1074 336)  LC_0 Logic Functioning bit
 (43 0)  (1079 336)  (1079 336)  LC_0 Logic Functioning bit
 (45 0)  (1081 336)  (1081 336)  LC_0 Logic Functioning bit
 (47 0)  (1083 336)  (1083 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (3 1)  (1039 337)  (1039 337)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (15 1)  (1051 337)  (1051 337)  routing T_20_21.lft_op_0 <X> T_20_21.lc_trk_g0_0
 (17 1)  (1053 337)  (1053 337)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (1065 337)  (1065 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 337)  (1068 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1069 337)  (1069 337)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.input_2_0
 (36 1)  (1072 337)  (1072 337)  LC_0 Logic Functioning bit
 (37 1)  (1073 337)  (1073 337)  LC_0 Logic Functioning bit
 (38 1)  (1074 337)  (1074 337)  LC_0 Logic Functioning bit
 (42 1)  (1078 337)  (1078 337)  LC_0 Logic Functioning bit
 (0 2)  (1036 338)  (1036 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 338)  (1037 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 338)  (1038 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1063 338)  (1063 338)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 338)  (1064 338)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 338)  (1065 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 338)  (1067 338)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 338)  (1068 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (40 2)  (1076 338)  (1076 338)  LC_1 Logic Functioning bit
 (42 2)  (1078 338)  (1078 338)  LC_1 Logic Functioning bit
 (13 3)  (1049 339)  (1049 339)  routing T_20_21.sp4_v_b_9 <X> T_20_21.sp4_h_l_39
 (22 3)  (1058 339)  (1058 339)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (31 3)  (1067 339)  (1067 339)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (40 3)  (1076 339)  (1076 339)  LC_1 Logic Functioning bit
 (42 3)  (1078 339)  (1078 339)  LC_1 Logic Functioning bit
 (52 3)  (1088 339)  (1088 339)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (1050 340)  (1050 340)  routing T_20_21.wire_logic_cluster/lc_0/out <X> T_20_21.lc_trk_g1_0
 (21 4)  (1057 340)  (1057 340)  routing T_20_21.lft_op_3 <X> T_20_21.lc_trk_g1_3
 (22 4)  (1058 340)  (1058 340)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1060 340)  (1060 340)  routing T_20_21.lft_op_3 <X> T_20_21.lc_trk_g1_3
 (32 4)  (1068 340)  (1068 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 340)  (1072 340)  LC_2 Logic Functioning bit
 (37 4)  (1073 340)  (1073 340)  LC_2 Logic Functioning bit
 (50 4)  (1086 340)  (1086 340)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (1053 341)  (1053 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1058 341)  (1058 341)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1060 341)  (1060 341)  routing T_20_21.top_op_2 <X> T_20_21.lc_trk_g1_2
 (25 5)  (1061 341)  (1061 341)  routing T_20_21.top_op_2 <X> T_20_21.lc_trk_g1_2
 (31 5)  (1067 341)  (1067 341)  routing T_20_21.lc_trk_g0_3 <X> T_20_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 341)  (1072 341)  LC_2 Logic Functioning bit
 (37 5)  (1073 341)  (1073 341)  LC_2 Logic Functioning bit
 (9 6)  (1045 342)  (1045 342)  routing T_20_21.sp4_v_b_4 <X> T_20_21.sp4_h_l_41
 (17 6)  (1053 342)  (1053 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 342)  (1054 342)  routing T_20_21.wire_logic_cluster/lc_5/out <X> T_20_21.lc_trk_g1_5
 (21 6)  (1057 342)  (1057 342)  routing T_20_21.sp12_h_l_4 <X> T_20_21.lc_trk_g1_7
 (22 6)  (1058 342)  (1058 342)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1060 342)  (1060 342)  routing T_20_21.sp12_h_l_4 <X> T_20_21.lc_trk_g1_7
 (26 6)  (1062 342)  (1062 342)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 342)  (1063 342)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 342)  (1065 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 342)  (1067 342)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 342)  (1068 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 342)  (1070 342)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 342)  (1072 342)  LC_3 Logic Functioning bit
 (37 6)  (1073 342)  (1073 342)  LC_3 Logic Functioning bit
 (38 6)  (1074 342)  (1074 342)  LC_3 Logic Functioning bit
 (42 6)  (1078 342)  (1078 342)  LC_3 Logic Functioning bit
 (43 6)  (1079 342)  (1079 342)  LC_3 Logic Functioning bit
 (45 6)  (1081 342)  (1081 342)  LC_3 Logic Functioning bit
 (50 6)  (1086 342)  (1086 342)  Cascade bit: LH_LC03_inmux02_5

 (16 7)  (1052 343)  (1052 343)  routing T_20_21.sp12_h_r_12 <X> T_20_21.lc_trk_g1_4
 (17 7)  (1053 343)  (1053 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (21 7)  (1057 343)  (1057 343)  routing T_20_21.sp12_h_l_4 <X> T_20_21.lc_trk_g1_7
 (22 7)  (1058 343)  (1058 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1061 343)  (1061 343)  routing T_20_21.sp4_r_v_b_30 <X> T_20_21.lc_trk_g1_6
 (27 7)  (1063 343)  (1063 343)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 343)  (1064 343)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 343)  (1065 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 343)  (1066 343)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (1072 343)  (1072 343)  LC_3 Logic Functioning bit
 (37 7)  (1073 343)  (1073 343)  LC_3 Logic Functioning bit
 (42 7)  (1078 343)  (1078 343)  LC_3 Logic Functioning bit
 (43 7)  (1079 343)  (1079 343)  LC_3 Logic Functioning bit
 (14 8)  (1050 344)  (1050 344)  routing T_20_21.sp4_h_r_40 <X> T_20_21.lc_trk_g2_0
 (17 8)  (1053 344)  (1053 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 344)  (1054 344)  routing T_20_21.wire_logic_cluster/lc_1/out <X> T_20_21.lc_trk_g2_1
 (26 8)  (1062 344)  (1062 344)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 344)  (1063 344)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 344)  (1065 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 344)  (1066 344)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 344)  (1067 344)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 344)  (1068 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 344)  (1069 344)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 344)  (1070 344)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (14 9)  (1050 345)  (1050 345)  routing T_20_21.sp4_h_r_40 <X> T_20_21.lc_trk_g2_0
 (15 9)  (1051 345)  (1051 345)  routing T_20_21.sp4_h_r_40 <X> T_20_21.lc_trk_g2_0
 (16 9)  (1052 345)  (1052 345)  routing T_20_21.sp4_h_r_40 <X> T_20_21.lc_trk_g2_0
 (17 9)  (1053 345)  (1053 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (26 9)  (1062 345)  (1062 345)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 345)  (1065 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 345)  (1067 345)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 345)  (1068 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1069 345)  (1069 345)  routing T_20_21.lc_trk_g2_0 <X> T_20_21.input_2_4
 (36 9)  (1072 345)  (1072 345)  LC_4 Logic Functioning bit
 (0 10)  (1036 346)  (1036 346)  routing T_20_21.glb_netwk_2 <X> T_20_21.glb2local_2
 (1 10)  (1037 346)  (1037 346)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (14 10)  (1050 346)  (1050 346)  routing T_20_21.wire_logic_cluster/lc_4/out <X> T_20_21.lc_trk_g2_4
 (26 10)  (1062 346)  (1062 346)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (1065 346)  (1065 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 346)  (1067 346)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 346)  (1068 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 346)  (1071 346)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.input_2_5
 (41 10)  (1077 346)  (1077 346)  LC_5 Logic Functioning bit
 (17 11)  (1053 347)  (1053 347)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (26 11)  (1062 347)  (1062 347)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 347)  (1063 347)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 347)  (1064 347)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 347)  (1065 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 347)  (1067 347)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 347)  (1068 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (1070 347)  (1070 347)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.input_2_5
 (17 12)  (1053 348)  (1053 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (1063 348)  (1063 348)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 348)  (1064 348)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 348)  (1065 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 348)  (1066 348)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 348)  (1068 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 348)  (1070 348)  routing T_20_21.lc_trk_g1_2 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 348)  (1072 348)  LC_6 Logic Functioning bit
 (37 12)  (1073 348)  (1073 348)  LC_6 Logic Functioning bit
 (38 12)  (1074 348)  (1074 348)  LC_6 Logic Functioning bit
 (39 12)  (1075 348)  (1075 348)  LC_6 Logic Functioning bit
 (45 12)  (1081 348)  (1081 348)  LC_6 Logic Functioning bit
 (50 12)  (1086 348)  (1086 348)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (1054 349)  (1054 349)  routing T_20_21.sp4_r_v_b_41 <X> T_20_21.lc_trk_g3_1
 (26 13)  (1062 349)  (1062 349)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 349)  (1063 349)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 349)  (1065 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 349)  (1067 349)  routing T_20_21.lc_trk_g1_2 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 349)  (1072 349)  LC_6 Logic Functioning bit
 (37 13)  (1073 349)  (1073 349)  LC_6 Logic Functioning bit
 (38 13)  (1074 349)  (1074 349)  LC_6 Logic Functioning bit
 (39 13)  (1075 349)  (1075 349)  LC_6 Logic Functioning bit
 (43 13)  (1079 349)  (1079 349)  LC_6 Logic Functioning bit
 (53 13)  (1089 349)  (1089 349)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 14)  (1041 350)  (1041 350)  routing T_20_21.sp4_v_b_9 <X> T_20_21.sp4_h_l_44
 (14 14)  (1050 350)  (1050 350)  routing T_20_21.sp4_v_b_36 <X> T_20_21.lc_trk_g3_4
 (26 14)  (1062 350)  (1062 350)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (1065 350)  (1065 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 350)  (1067 350)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 350)  (1068 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 350)  (1070 350)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 350)  (1071 350)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.input_2_7
 (43 14)  (1079 350)  (1079 350)  LC_7 Logic Functioning bit
 (14 15)  (1050 351)  (1050 351)  routing T_20_21.sp4_v_b_36 <X> T_20_21.lc_trk_g3_4
 (16 15)  (1052 351)  (1052 351)  routing T_20_21.sp4_v_b_36 <X> T_20_21.lc_trk_g3_4
 (17 15)  (1053 351)  (1053 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (1058 351)  (1058 351)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1060 351)  (1060 351)  routing T_20_21.tnr_op_6 <X> T_20_21.lc_trk_g3_6
 (27 15)  (1063 351)  (1063 351)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 351)  (1065 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 351)  (1067 351)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 351)  (1068 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (1070 351)  (1070 351)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.input_2_7
 (35 15)  (1071 351)  (1071 351)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.input_2_7
 (36 15)  (1072 351)  (1072 351)  LC_7 Logic Functioning bit
 (38 15)  (1074 351)  (1074 351)  LC_7 Logic Functioning bit
 (41 15)  (1077 351)  (1077 351)  LC_7 Logic Functioning bit
 (43 15)  (1079 351)  (1079 351)  LC_7 Logic Functioning bit


LogicTile_21_21

 (14 0)  (1104 336)  (1104 336)  routing T_21_21.lft_op_0 <X> T_21_21.lc_trk_g0_0
 (15 0)  (1105 336)  (1105 336)  routing T_21_21.lft_op_1 <X> T_21_21.lc_trk_g0_1
 (17 0)  (1107 336)  (1107 336)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1108 336)  (1108 336)  routing T_21_21.lft_op_1 <X> T_21_21.lc_trk_g0_1
 (21 0)  (1111 336)  (1111 336)  routing T_21_21.wire_logic_cluster/lc_3/out <X> T_21_21.lc_trk_g0_3
 (22 0)  (1112 336)  (1112 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (31 0)  (1121 336)  (1121 336)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 336)  (1122 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 336)  (1124 336)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (40 0)  (1130 336)  (1130 336)  LC_0 Logic Functioning bit
 (42 0)  (1132 336)  (1132 336)  LC_0 Logic Functioning bit
 (15 1)  (1105 337)  (1105 337)  routing T_21_21.lft_op_0 <X> T_21_21.lc_trk_g0_0
 (17 1)  (1107 337)  (1107 337)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (1116 337)  (1116 337)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 337)  (1118 337)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 337)  (1119 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 337)  (1121 337)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (41 1)  (1131 337)  (1131 337)  LC_0 Logic Functioning bit
 (43 1)  (1133 337)  (1133 337)  LC_0 Logic Functioning bit
 (47 1)  (1137 337)  (1137 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (1138 337)  (1138 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1090 338)  (1090 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 338)  (1091 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 338)  (1092 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (1107 338)  (1107 338)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (25 2)  (1115 338)  (1115 338)  routing T_21_21.lft_op_6 <X> T_21_21.lc_trk_g0_6
 (26 2)  (1116 338)  (1116 338)  routing T_21_21.lc_trk_g0_5 <X> T_21_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 338)  (1117 338)  routing T_21_21.lc_trk_g1_3 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 338)  (1119 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 338)  (1121 338)  routing T_21_21.lc_trk_g0_6 <X> T_21_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 338)  (1122 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 338)  (1126 338)  LC_1 Logic Functioning bit
 (38 2)  (1128 338)  (1128 338)  LC_1 Logic Functioning bit
 (41 2)  (1131 338)  (1131 338)  LC_1 Logic Functioning bit
 (43 2)  (1133 338)  (1133 338)  LC_1 Logic Functioning bit
 (8 3)  (1098 339)  (1098 339)  routing T_21_21.sp4_h_l_36 <X> T_21_21.sp4_v_t_36
 (22 3)  (1112 339)  (1112 339)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1114 339)  (1114 339)  routing T_21_21.lft_op_6 <X> T_21_21.lc_trk_g0_6
 (29 3)  (1119 339)  (1119 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 339)  (1120 339)  routing T_21_21.lc_trk_g1_3 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (1121 339)  (1121 339)  routing T_21_21.lc_trk_g0_6 <X> T_21_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (1122 339)  (1122 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1123 339)  (1123 339)  routing T_21_21.lc_trk_g2_1 <X> T_21_21.input_2_1
 (37 3)  (1127 339)  (1127 339)  LC_1 Logic Functioning bit
 (39 3)  (1129 339)  (1129 339)  LC_1 Logic Functioning bit
 (40 3)  (1130 339)  (1130 339)  LC_1 Logic Functioning bit
 (42 3)  (1132 339)  (1132 339)  LC_1 Logic Functioning bit
 (43 3)  (1133 339)  (1133 339)  LC_1 Logic Functioning bit
 (48 3)  (1138 339)  (1138 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (1105 340)  (1105 340)  routing T_21_21.lft_op_1 <X> T_21_21.lc_trk_g1_1
 (17 4)  (1107 340)  (1107 340)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1108 340)  (1108 340)  routing T_21_21.lft_op_1 <X> T_21_21.lc_trk_g1_1
 (21 4)  (1111 340)  (1111 340)  routing T_21_21.lft_op_3 <X> T_21_21.lc_trk_g1_3
 (22 4)  (1112 340)  (1112 340)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1114 340)  (1114 340)  routing T_21_21.lft_op_3 <X> T_21_21.lc_trk_g1_3
 (16 5)  (1106 341)  (1106 341)  routing T_21_21.sp12_h_r_8 <X> T_21_21.lc_trk_g1_0
 (17 5)  (1107 341)  (1107 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (5 6)  (1095 342)  (1095 342)  routing T_21_21.sp4_v_t_44 <X> T_21_21.sp4_h_l_38
 (11 6)  (1101 342)  (1101 342)  routing T_21_21.sp4_h_l_37 <X> T_21_21.sp4_v_t_40
 (15 6)  (1105 342)  (1105 342)  routing T_21_21.lft_op_5 <X> T_21_21.lc_trk_g1_5
 (17 6)  (1107 342)  (1107 342)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1108 342)  (1108 342)  routing T_21_21.lft_op_5 <X> T_21_21.lc_trk_g1_5
 (27 6)  (1117 342)  (1117 342)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 342)  (1119 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 342)  (1120 342)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 342)  (1122 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 342)  (1124 342)  routing T_21_21.lc_trk_g1_1 <X> T_21_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 342)  (1125 342)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.input_2_3
 (36 6)  (1126 342)  (1126 342)  LC_3 Logic Functioning bit
 (38 6)  (1128 342)  (1128 342)  LC_3 Logic Functioning bit
 (43 6)  (1133 342)  (1133 342)  LC_3 Logic Functioning bit
 (45 6)  (1135 342)  (1135 342)  LC_3 Logic Functioning bit
 (4 7)  (1094 343)  (1094 343)  routing T_21_21.sp4_v_t_44 <X> T_21_21.sp4_h_l_38
 (6 7)  (1096 343)  (1096 343)  routing T_21_21.sp4_v_t_44 <X> T_21_21.sp4_h_l_38
 (13 7)  (1103 343)  (1103 343)  routing T_21_21.sp4_v_b_0 <X> T_21_21.sp4_h_l_40
 (22 7)  (1112 343)  (1112 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (1116 343)  (1116 343)  routing T_21_21.lc_trk_g0_3 <X> T_21_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 343)  (1119 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (1122 343)  (1122 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1123 343)  (1123 343)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.input_2_3
 (34 7)  (1124 343)  (1124 343)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.input_2_3
 (36 7)  (1126 343)  (1126 343)  LC_3 Logic Functioning bit
 (37 7)  (1127 343)  (1127 343)  LC_3 Logic Functioning bit
 (39 7)  (1129 343)  (1129 343)  LC_3 Logic Functioning bit
 (43 7)  (1133 343)  (1133 343)  LC_3 Logic Functioning bit
 (51 7)  (1141 343)  (1141 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (0 8)  (1090 344)  (1090 344)  routing T_21_21.glb_netwk_2 <X> T_21_21.glb2local_1
 (1 8)  (1091 344)  (1091 344)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (15 8)  (1105 344)  (1105 344)  routing T_21_21.sp4_v_t_28 <X> T_21_21.lc_trk_g2_1
 (16 8)  (1106 344)  (1106 344)  routing T_21_21.sp4_v_t_28 <X> T_21_21.lc_trk_g2_1
 (17 8)  (1107 344)  (1107 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (29 8)  (1119 344)  (1119 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 344)  (1121 344)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 344)  (1122 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 344)  (1123 344)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 344)  (1126 344)  LC_4 Logic Functioning bit
 (38 8)  (1128 344)  (1128 344)  LC_4 Logic Functioning bit
 (22 9)  (1112 345)  (1112 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (36 9)  (1126 345)  (1126 345)  LC_4 Logic Functioning bit
 (38 9)  (1128 345)  (1128 345)  LC_4 Logic Functioning bit
 (17 10)  (1107 346)  (1107 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1108 346)  (1108 346)  routing T_21_21.wire_logic_cluster/lc_5/out <X> T_21_21.lc_trk_g2_5
 (25 10)  (1115 346)  (1115 346)  routing T_21_21.sp4_v_b_30 <X> T_21_21.lc_trk_g2_6
 (28 10)  (1118 346)  (1118 346)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 346)  (1119 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 346)  (1120 346)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 346)  (1121 346)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 346)  (1122 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 346)  (1124 346)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 346)  (1126 346)  LC_5 Logic Functioning bit
 (37 10)  (1127 346)  (1127 346)  LC_5 Logic Functioning bit
 (38 10)  (1128 346)  (1128 346)  LC_5 Logic Functioning bit
 (42 10)  (1132 346)  (1132 346)  LC_5 Logic Functioning bit
 (43 10)  (1133 346)  (1133 346)  LC_5 Logic Functioning bit
 (45 10)  (1135 346)  (1135 346)  LC_5 Logic Functioning bit
 (50 10)  (1140 346)  (1140 346)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (1094 347)  (1094 347)  routing T_21_21.sp4_v_b_1 <X> T_21_21.sp4_h_l_43
 (22 11)  (1112 347)  (1112 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1113 347)  (1113 347)  routing T_21_21.sp4_v_b_30 <X> T_21_21.lc_trk_g2_6
 (27 11)  (1117 347)  (1117 347)  routing T_21_21.lc_trk_g1_0 <X> T_21_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 347)  (1119 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 347)  (1120 347)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (1126 347)  (1126 347)  LC_5 Logic Functioning bit
 (37 11)  (1127 347)  (1127 347)  LC_5 Logic Functioning bit
 (42 11)  (1132 347)  (1132 347)  LC_5 Logic Functioning bit
 (43 11)  (1133 347)  (1133 347)  LC_5 Logic Functioning bit
 (48 11)  (1138 347)  (1138 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (1141 347)  (1141 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (29 12)  (1119 348)  (1119 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 348)  (1121 348)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 348)  (1122 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 348)  (1123 348)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.wire_logic_cluster/lc_6/in_3
 (40 12)  (1130 348)  (1130 348)  LC_6 Logic Functioning bit
 (42 12)  (1132 348)  (1132 348)  LC_6 Logic Functioning bit
 (29 13)  (1119 349)  (1119 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 349)  (1120 349)  routing T_21_21.lc_trk_g0_3 <X> T_21_21.wire_logic_cluster/lc_6/in_1
 (51 13)  (1141 349)  (1141 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (1104 350)  (1104 350)  routing T_21_21.sp12_v_t_3 <X> T_21_21.lc_trk_g3_4
 (27 14)  (1117 350)  (1117 350)  routing T_21_21.lc_trk_g1_3 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 350)  (1119 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 350)  (1121 350)  routing T_21_21.lc_trk_g0_6 <X> T_21_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 350)  (1122 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (40 14)  (1130 350)  (1130 350)  LC_7 Logic Functioning bit
 (42 14)  (1132 350)  (1132 350)  LC_7 Logic Functioning bit
 (14 15)  (1104 351)  (1104 351)  routing T_21_21.sp12_v_t_3 <X> T_21_21.lc_trk_g3_4
 (15 15)  (1105 351)  (1105 351)  routing T_21_21.sp12_v_t_3 <X> T_21_21.lc_trk_g3_4
 (17 15)  (1107 351)  (1107 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (30 15)  (1120 351)  (1120 351)  routing T_21_21.lc_trk_g1_3 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 351)  (1121 351)  routing T_21_21.lc_trk_g0_6 <X> T_21_21.wire_logic_cluster/lc_7/in_3
 (40 15)  (1130 351)  (1130 351)  LC_7 Logic Functioning bit
 (42 15)  (1132 351)  (1132 351)  LC_7 Logic Functioning bit


LogicTile_22_21

 (5 2)  (1149 338)  (1149 338)  routing T_22_21.sp4_v_b_0 <X> T_22_21.sp4_h_l_37
 (12 7)  (1156 343)  (1156 343)  routing T_22_21.sp4_h_l_40 <X> T_22_21.sp4_v_t_40
 (11 12)  (1155 348)  (1155 348)  routing T_22_21.sp4_h_l_40 <X> T_22_21.sp4_v_b_11
 (13 12)  (1157 348)  (1157 348)  routing T_22_21.sp4_h_l_40 <X> T_22_21.sp4_v_b_11
 (12 13)  (1156 349)  (1156 349)  routing T_22_21.sp4_h_l_40 <X> T_22_21.sp4_v_b_11


LogicTile_23_21

 (2 6)  (1200 342)  (1200 342)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_24_21

 (13 2)  (1265 338)  (1265 338)  routing T_24_21.sp4_v_b_2 <X> T_24_21.sp4_v_t_39


RAM_Tile_25_21

 (3 3)  (1309 339)  (1309 339)  routing T_25_21.sp12_v_b_0 <X> T_25_21.sp12_h_l_23


LogicTile_26_21

 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_v_t_23 <X> T_26_21.sp12_h_l_23
 (4 8)  (1352 344)  (1352 344)  routing T_26_21.sp4_h_l_43 <X> T_26_21.sp4_v_b_6
 (5 9)  (1353 345)  (1353 345)  routing T_26_21.sp4_h_l_43 <X> T_26_21.sp4_v_b_6


LogicTile_30_21

 (5 0)  (1569 336)  (1569 336)  routing T_30_21.sp4_v_t_37 <X> T_30_21.sp4_h_r_0


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (16 0)  (1742 336)  (1742 336)  IOB_0 IO Functioning bit
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (5 4)  (1731 340)  (1731 340)  routing T_33_21.span4_vert_b_5 <X> T_33_21.lc_trk_g0_5
 (7 4)  (1733 340)  (1733 340)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (1736 340)  (1736 340)  routing T_33_21.lc_trk_g0_5 <X> T_33_21.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 340)  (1738 340)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 340)  (1739 340)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 340)  (1743 340)  IOB_0 IO Functioning bit
 (8 5)  (1734 341)  (1734 341)  routing T_33_21.span4_vert_b_5 <X> T_33_21.lc_trk_g0_5
 (11 5)  (1737 341)  (1737 341)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 341)  (1738 341)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 341)  (1739 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (4 9)  (1730 345)  (1730 345)  routing T_33_21.span4_horz_24 <X> T_33_21.lc_trk_g1_0
 (5 9)  (1731 345)  (1731 345)  routing T_33_21.span4_horz_24 <X> T_33_21.lc_trk_g1_0
 (6 9)  (1732 345)  (1732 345)  routing T_33_21.span4_horz_24 <X> T_33_21.lc_trk_g1_0
 (7 9)  (1733 345)  (1733 345)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_24 lc_trk_g1_0
 (10 10)  (1736 346)  (1736 346)  routing T_33_21.lc_trk_g1_5 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 346)  (1737 346)  routing T_33_21.lc_trk_g1_5 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 346)  (1738 346)  routing T_33_21.lc_trk_g1_0 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 348)  (1731 348)  routing T_33_21.span4_vert_b_5 <X> T_33_21.lc_trk_g1_5
 (7 12)  (1733 348)  (1733 348)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 349)  (1734 349)  routing T_33_21.span4_vert_b_5 <X> T_33_21.lc_trk_g1_5
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (5 14)  (1731 350)  (1731 350)  routing T_33_21.span4_vert_b_15 <X> T_33_21.lc_trk_g1_7
 (7 14)  (1733 350)  (1733 350)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 350)  (1734 350)  routing T_33_21.span4_vert_b_15 <X> T_33_21.lc_trk_g1_7
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 322)  (6 322)  routing T_0_20.span4_horz_7 <X> T_0_20.span4_vert_t_13
 (12 2)  (5 322)  (5 322)  routing T_0_20.span4_horz_7 <X> T_0_20.span4_vert_t_13
 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (1 8)  (16 328)  (16 328)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (11 12)  (6 332)  (6 332)  routing T_0_20.span4_horz_19 <X> T_0_20.span4_vert_t_15
 (12 12)  (5 332)  (5 332)  routing T_0_20.span4_horz_19 <X> T_0_20.span4_vert_t_15
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_2_20

 (8 5)  (80 325)  (80 325)  routing T_2_20.sp4_h_l_41 <X> T_2_20.sp4_v_b_4
 (9 5)  (81 325)  (81 325)  routing T_2_20.sp4_h_l_41 <X> T_2_20.sp4_v_b_4


LogicTile_3_20

 (5 4)  (131 324)  (131 324)  routing T_3_20.sp4_v_b_9 <X> T_3_20.sp4_h_r_3
 (4 5)  (130 325)  (130 325)  routing T_3_20.sp4_v_b_9 <X> T_3_20.sp4_h_r_3
 (6 5)  (132 325)  (132 325)  routing T_3_20.sp4_v_b_9 <X> T_3_20.sp4_h_r_3
 (11 10)  (137 330)  (137 330)  routing T_3_20.sp4_h_r_2 <X> T_3_20.sp4_v_t_45
 (13 10)  (139 330)  (139 330)  routing T_3_20.sp4_h_r_2 <X> T_3_20.sp4_v_t_45
 (4 11)  (130 331)  (130 331)  routing T_3_20.sp4_v_b_1 <X> T_3_20.sp4_h_l_43
 (12 11)  (138 331)  (138 331)  routing T_3_20.sp4_h_r_2 <X> T_3_20.sp4_v_t_45


LogicTile_4_20

 (26 0)  (206 320)  (206 320)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (32 0)  (212 320)  (212 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 320)  (213 320)  routing T_4_20.lc_trk_g3_2 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 320)  (214 320)  routing T_4_20.lc_trk_g3_2 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 320)  (216 320)  LC_0 Logic Functioning bit
 (38 0)  (218 320)  (218 320)  LC_0 Logic Functioning bit
 (26 1)  (206 321)  (206 321)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 321)  (207 321)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 321)  (209 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (211 321)  (211 321)  routing T_4_20.lc_trk_g3_2 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (37 1)  (217 321)  (217 321)  LC_0 Logic Functioning bit
 (39 1)  (219 321)  (219 321)  LC_0 Logic Functioning bit
 (51 1)  (231 321)  (231 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (22 6)  (202 326)  (202 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (8 10)  (188 330)  (188 330)  routing T_4_20.sp4_h_r_11 <X> T_4_20.sp4_h_l_42
 (10 10)  (190 330)  (190 330)  routing T_4_20.sp4_h_r_11 <X> T_4_20.sp4_h_l_42
 (22 13)  (202 333)  (202 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_5_20

 (17 4)  (251 324)  (251 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (18 5)  (252 325)  (252 325)  routing T_5_20.sp4_r_v_b_25 <X> T_5_20.lc_trk_g1_1
 (27 10)  (261 330)  (261 330)  routing T_5_20.lc_trk_g1_1 <X> T_5_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 330)  (263 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 330)  (265 330)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 330)  (266 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 330)  (267 330)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 330)  (270 330)  LC_5 Logic Functioning bit
 (38 10)  (272 330)  (272 330)  LC_5 Logic Functioning bit
 (40 10)  (274 330)  (274 330)  LC_5 Logic Functioning bit
 (41 10)  (275 330)  (275 330)  LC_5 Logic Functioning bit
 (42 10)  (276 330)  (276 330)  LC_5 Logic Functioning bit
 (43 10)  (277 330)  (277 330)  LC_5 Logic Functioning bit
 (46 10)  (280 330)  (280 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (256 331)  (256 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (260 331)  (260 331)  routing T_5_20.lc_trk_g3_2 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 331)  (261 331)  routing T_5_20.lc_trk_g3_2 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 331)  (262 331)  routing T_5_20.lc_trk_g3_2 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 331)  (263 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 331)  (265 331)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 331)  (270 331)  LC_5 Logic Functioning bit
 (38 11)  (272 331)  (272 331)  LC_5 Logic Functioning bit
 (41 11)  (275 331)  (275 331)  LC_5 Logic Functioning bit
 (43 11)  (277 331)  (277 331)  LC_5 Logic Functioning bit
 (22 13)  (256 333)  (256 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (8 15)  (242 335)  (242 335)  routing T_5_20.sp4_v_b_7 <X> T_5_20.sp4_v_t_47
 (10 15)  (244 335)  (244 335)  routing T_5_20.sp4_v_b_7 <X> T_5_20.sp4_v_t_47


LogicTile_6_20

 (13 9)  (301 329)  (301 329)  routing T_6_20.sp4_v_t_38 <X> T_6_20.sp4_h_r_8


LogicTile_7_20

 (22 0)  (364 320)  (364 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (365 320)  (365 320)  routing T_7_20.sp4_v_b_19 <X> T_7_20.lc_trk_g0_3
 (24 0)  (366 320)  (366 320)  routing T_7_20.sp4_v_b_19 <X> T_7_20.lc_trk_g0_3
 (25 0)  (367 320)  (367 320)  routing T_7_20.sp4_h_r_10 <X> T_7_20.lc_trk_g0_2
 (27 0)  (369 320)  (369 320)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 320)  (370 320)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 320)  (371 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 320)  (372 320)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (44 0)  (386 320)  (386 320)  LC_0 Logic Functioning bit
 (22 1)  (364 321)  (364 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (365 321)  (365 321)  routing T_7_20.sp4_h_r_10 <X> T_7_20.lc_trk_g0_2
 (24 1)  (366 321)  (366 321)  routing T_7_20.sp4_h_r_10 <X> T_7_20.lc_trk_g0_2
 (32 1)  (374 321)  (374 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (376 321)  (376 321)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.input_2_0
 (35 1)  (377 321)  (377 321)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.input_2_0
 (0 2)  (342 322)  (342 322)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (1 2)  (343 322)  (343 322)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (2 2)  (344 322)  (344 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (369 322)  (369 322)  routing T_7_20.lc_trk_g1_5 <X> T_7_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 322)  (371 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 322)  (372 322)  routing T_7_20.lc_trk_g1_5 <X> T_7_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 322)  (374 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (378 322)  (378 322)  LC_1 Logic Functioning bit
 (37 2)  (379 322)  (379 322)  LC_1 Logic Functioning bit
 (38 2)  (380 322)  (380 322)  LC_1 Logic Functioning bit
 (39 2)  (381 322)  (381 322)  LC_1 Logic Functioning bit
 (44 2)  (386 322)  (386 322)  LC_1 Logic Functioning bit
 (14 3)  (356 323)  (356 323)  routing T_7_20.top_op_4 <X> T_7_20.lc_trk_g0_4
 (15 3)  (357 323)  (357 323)  routing T_7_20.top_op_4 <X> T_7_20.lc_trk_g0_4
 (17 3)  (359 323)  (359 323)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (364 323)  (364 323)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (366 323)  (366 323)  routing T_7_20.top_op_6 <X> T_7_20.lc_trk_g0_6
 (25 3)  (367 323)  (367 323)  routing T_7_20.top_op_6 <X> T_7_20.lc_trk_g0_6
 (36 3)  (378 323)  (378 323)  LC_1 Logic Functioning bit
 (37 3)  (379 323)  (379 323)  LC_1 Logic Functioning bit
 (38 3)  (380 323)  (380 323)  LC_1 Logic Functioning bit
 (39 3)  (381 323)  (381 323)  LC_1 Logic Functioning bit
 (22 4)  (364 324)  (364 324)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (366 324)  (366 324)  routing T_7_20.top_op_3 <X> T_7_20.lc_trk_g1_3
 (32 4)  (374 324)  (374 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (377 324)  (377 324)  routing T_7_20.lc_trk_g0_4 <X> T_7_20.input_2_2
 (36 4)  (378 324)  (378 324)  LC_2 Logic Functioning bit
 (37 4)  (379 324)  (379 324)  LC_2 Logic Functioning bit
 (38 4)  (380 324)  (380 324)  LC_2 Logic Functioning bit
 (39 4)  (381 324)  (381 324)  LC_2 Logic Functioning bit
 (44 4)  (386 324)  (386 324)  LC_2 Logic Functioning bit
 (6 5)  (348 325)  (348 325)  routing T_7_20.sp4_h_l_38 <X> T_7_20.sp4_h_r_3
 (21 5)  (363 325)  (363 325)  routing T_7_20.top_op_3 <X> T_7_20.lc_trk_g1_3
 (32 5)  (374 325)  (374 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (378 325)  (378 325)  LC_2 Logic Functioning bit
 (37 5)  (379 325)  (379 325)  LC_2 Logic Functioning bit
 (38 5)  (380 325)  (380 325)  LC_2 Logic Functioning bit
 (39 5)  (381 325)  (381 325)  LC_2 Logic Functioning bit
 (13 6)  (355 326)  (355 326)  routing T_7_20.sp4_h_r_5 <X> T_7_20.sp4_v_t_40
 (15 6)  (357 326)  (357 326)  routing T_7_20.top_op_5 <X> T_7_20.lc_trk_g1_5
 (17 6)  (359 326)  (359 326)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (29 6)  (371 326)  (371 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 326)  (372 326)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 326)  (374 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (378 326)  (378 326)  LC_3 Logic Functioning bit
 (37 6)  (379 326)  (379 326)  LC_3 Logic Functioning bit
 (38 6)  (380 326)  (380 326)  LC_3 Logic Functioning bit
 (39 6)  (381 326)  (381 326)  LC_3 Logic Functioning bit
 (44 6)  (386 326)  (386 326)  LC_3 Logic Functioning bit
 (12 7)  (354 327)  (354 327)  routing T_7_20.sp4_h_r_5 <X> T_7_20.sp4_v_t_40
 (18 7)  (360 327)  (360 327)  routing T_7_20.top_op_5 <X> T_7_20.lc_trk_g1_5
 (30 7)  (372 327)  (372 327)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (378 327)  (378 327)  LC_3 Logic Functioning bit
 (37 7)  (379 327)  (379 327)  LC_3 Logic Functioning bit
 (38 7)  (380 327)  (380 327)  LC_3 Logic Functioning bit
 (39 7)  (381 327)  (381 327)  LC_3 Logic Functioning bit
 (12 8)  (354 328)  (354 328)  routing T_7_20.sp4_v_t_45 <X> T_7_20.sp4_h_r_8
 (26 8)  (368 328)  (368 328)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (371 328)  (371 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 328)  (374 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (379 328)  (379 328)  LC_4 Logic Functioning bit
 (39 8)  (381 328)  (381 328)  LC_4 Logic Functioning bit
 (41 8)  (383 328)  (383 328)  LC_4 Logic Functioning bit
 (45 8)  (387 328)  (387 328)  LC_4 Logic Functioning bit
 (28 9)  (370 329)  (370 329)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 329)  (371 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 329)  (372 329)  routing T_7_20.lc_trk_g0_3 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (374 329)  (374 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (377 329)  (377 329)  routing T_7_20.lc_trk_g0_2 <X> T_7_20.input_2_4
 (38 9)  (380 329)  (380 329)  LC_4 Logic Functioning bit
 (40 9)  (382 329)  (382 329)  LC_4 Logic Functioning bit
 (42 9)  (384 329)  (384 329)  LC_4 Logic Functioning bit
 (14 10)  (356 330)  (356 330)  routing T_7_20.wire_logic_cluster/lc_4/out <X> T_7_20.lc_trk_g2_4
 (17 11)  (359 331)  (359 331)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (13 13)  (355 333)  (355 333)  routing T_7_20.sp4_v_t_43 <X> T_7_20.sp4_h_r_11
 (0 14)  (342 334)  (342 334)  routing T_7_20.glb_netwk_4 <X> T_7_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 334)  (343 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (356 334)  (356 334)  routing T_7_20.sp4_h_r_36 <X> T_7_20.lc_trk_g3_4
 (15 15)  (357 335)  (357 335)  routing T_7_20.sp4_h_r_36 <X> T_7_20.lc_trk_g3_4
 (16 15)  (358 335)  (358 335)  routing T_7_20.sp4_h_r_36 <X> T_7_20.lc_trk_g3_4
 (17 15)  (359 335)  (359 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


RAM_Tile_8_20

 (28 0)  (424 320)  (424 320)  routing T_8_20.lc_trk_g2_1 <X> T_8_20.wire_bram/ram/WDATA_7
 (29 0)  (425 320)  (425 320)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_1 wire_bram/ram/WDATA_7
 (39 0)  (435 320)  (435 320)  Enable bit of Mux _out_links/OutMux3_0 => wire_bram/ram/RDATA_7 sp12_v_b_0
 (10 1)  (406 321)  (406 321)  routing T_8_20.sp4_h_r_8 <X> T_8_20.sp4_v_b_1
 (0 2)  (396 322)  (396 322)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_bram/ram/WCLK
 (1 2)  (397 322)  (397 322)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_bram/ram/WCLK
 (2 2)  (398 322)  (398 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (8 2)  (404 322)  (404 322)  routing T_8_20.sp4_h_r_1 <X> T_8_20.sp4_h_l_36
 (11 2)  (407 322)  (407 322)  routing T_8_20.sp4_h_r_8 <X> T_8_20.sp4_v_t_39
 (13 2)  (409 322)  (409 322)  routing T_8_20.sp4_h_r_8 <X> T_8_20.sp4_v_t_39
 (15 2)  (411 322)  (411 322)  routing T_8_20.sp4_h_l_8 <X> T_8_20.lc_trk_g0_5
 (16 2)  (412 322)  (412 322)  routing T_8_20.sp4_h_l_8 <X> T_8_20.lc_trk_g0_5
 (17 2)  (413 322)  (413 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_l_8 lc_trk_g0_5
 (18 2)  (414 322)  (414 322)  routing T_8_20.sp4_h_l_8 <X> T_8_20.lc_trk_g0_5
 (25 2)  (421 322)  (421 322)  routing T_8_20.sp4_h_r_22 <X> T_8_20.lc_trk_g0_6
 (28 2)  (424 322)  (424 322)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_bram/ram/WDATA_6
 (29 2)  (425 322)  (425 322)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_4 wire_bram/ram/WDATA_6
 (30 2)  (426 322)  (426 322)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_bram/ram/WDATA_6
 (12 3)  (408 323)  (408 323)  routing T_8_20.sp4_h_r_8 <X> T_8_20.sp4_v_t_39
 (14 3)  (410 323)  (410 323)  routing T_8_20.sp4_h_r_4 <X> T_8_20.lc_trk_g0_4
 (15 3)  (411 323)  (411 323)  routing T_8_20.sp4_h_r_4 <X> T_8_20.lc_trk_g0_4
 (16 3)  (412 323)  (412 323)  routing T_8_20.sp4_h_r_4 <X> T_8_20.lc_trk_g0_4
 (17 3)  (413 323)  (413 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (414 323)  (414 323)  routing T_8_20.sp4_h_l_8 <X> T_8_20.lc_trk_g0_5
 (22 3)  (418 323)  (418 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_22 lc_trk_g0_6
 (23 3)  (419 323)  (419 323)  routing T_8_20.sp4_h_r_22 <X> T_8_20.lc_trk_g0_6
 (24 3)  (420 323)  (420 323)  routing T_8_20.sp4_h_r_22 <X> T_8_20.lc_trk_g0_6
 (25 3)  (421 323)  (421 323)  routing T_8_20.sp4_h_r_22 <X> T_8_20.lc_trk_g0_6
 (39 3)  (435 323)  (435 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_bram/ram/RDATA_6 sp4_v_t_7
 (1 4)  (397 324)  (397 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (10 4)  (406 324)  (406 324)  routing T_8_20.sp4_v_t_46 <X> T_8_20.sp4_h_r_4
 (11 4)  (407 324)  (407 324)  routing T_8_20.sp4_v_t_39 <X> T_8_20.sp4_v_b_5
 (21 4)  (417 324)  (417 324)  routing T_8_20.sp12_h_l_0 <X> T_8_20.lc_trk_g1_3
 (22 4)  (418 324)  (418 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_0 lc_trk_g1_3
 (24 4)  (420 324)  (420 324)  routing T_8_20.sp12_h_l_0 <X> T_8_20.lc_trk_g1_3
 (29 4)  (425 324)  (425 324)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_5 wire_bram/ram/WDATA_5
 (30 4)  (426 324)  (426 324)  routing T_8_20.lc_trk_g0_5 <X> T_8_20.wire_bram/ram/WDATA_5
 (0 5)  (396 325)  (396 325)  routing T_8_20.lc_trk_g1_3 <X> T_8_20.wire_bram/ram/WCLKE
 (1 5)  (397 325)  (397 325)  routing T_8_20.lc_trk_g1_3 <X> T_8_20.wire_bram/ram/WCLKE
 (7 5)  (403 325)  (403 325)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (12 5)  (408 325)  (408 325)  routing T_8_20.sp4_v_t_39 <X> T_8_20.sp4_v_b_5
 (21 5)  (417 325)  (417 325)  routing T_8_20.sp12_h_l_0 <X> T_8_20.lc_trk_g1_3
 (39 5)  (435 325)  (435 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_5 sp4_v_b_20
 (16 6)  (412 326)  (412 326)  routing T_8_20.sp4_v_b_5 <X> T_8_20.lc_trk_g1_5
 (17 6)  (413 326)  (413 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 326)  (414 326)  routing T_8_20.sp4_v_b_5 <X> T_8_20.lc_trk_g1_5
 (29 6)  (425 326)  (425 326)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_4 wire_bram/ram/WDATA_4
 (30 6)  (426 326)  (426 326)  routing T_8_20.lc_trk_g0_4 <X> T_8_20.wire_bram/ram/WDATA_4
 (39 6)  (435 326)  (435 326)  Enable bit of Mux _out_links/OutMux3_3 => wire_bram/ram/RDATA_4 sp12_v_b_6
 (7 7)  (403 327)  (403 327)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_6

 (8 7)  (404 327)  (404 327)  routing T_8_20.sp4_v_b_1 <X> T_8_20.sp4_v_t_41
 (10 7)  (406 327)  (406 327)  routing T_8_20.sp4_v_b_1 <X> T_8_20.sp4_v_t_41
 (6 8)  (402 328)  (402 328)  routing T_8_20.sp4_h_r_1 <X> T_8_20.sp4_v_b_6
 (15 8)  (411 328)  (411 328)  routing T_8_20.sp4_v_b_41 <X> T_8_20.lc_trk_g2_1
 (16 8)  (412 328)  (412 328)  routing T_8_20.sp4_v_b_41 <X> T_8_20.lc_trk_g2_1
 (17 8)  (413 328)  (413 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (21 8)  (417 328)  (417 328)  routing T_8_20.bnl_op_3 <X> T_8_20.lc_trk_g2_3
 (22 8)  (418 328)  (418 328)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (28 8)  (424 328)  (424 328)  routing T_8_20.lc_trk_g2_3 <X> T_8_20.wire_bram/ram/WDATA_3
 (29 8)  (425 328)  (425 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (21 9)  (417 329)  (417 329)  routing T_8_20.bnl_op_3 <X> T_8_20.lc_trk_g2_3
 (30 9)  (426 329)  (426 329)  routing T_8_20.lc_trk_g2_3 <X> T_8_20.wire_bram/ram/WDATA_3
 (40 9)  (436 329)  (436 329)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (13 10)  (409 330)  (409 330)  routing T_8_20.sp4_h_r_8 <X> T_8_20.sp4_v_t_45
 (14 10)  (410 330)  (410 330)  routing T_8_20.bnl_op_4 <X> T_8_20.lc_trk_g2_4
 (29 10)  (425 330)  (425 330)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_6 wire_bram/ram/WDATA_2
 (30 10)  (426 330)  (426 330)  routing T_8_20.lc_trk_g0_6 <X> T_8_20.wire_bram/ram/WDATA_2
 (8 11)  (404 331)  (404 331)  routing T_8_20.sp4_h_r_1 <X> T_8_20.sp4_v_t_42
 (9 11)  (405 331)  (405 331)  routing T_8_20.sp4_h_r_1 <X> T_8_20.sp4_v_t_42
 (10 11)  (406 331)  (406 331)  routing T_8_20.sp4_h_r_1 <X> T_8_20.sp4_v_t_42
 (12 11)  (408 331)  (408 331)  routing T_8_20.sp4_h_r_8 <X> T_8_20.sp4_v_t_45
 (14 11)  (410 331)  (410 331)  routing T_8_20.bnl_op_4 <X> T_8_20.lc_trk_g2_4
 (17 11)  (413 331)  (413 331)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (30 11)  (426 331)  (426 331)  routing T_8_20.lc_trk_g0_6 <X> T_8_20.wire_bram/ram/WDATA_2
 (37 11)  (433 331)  (433 331)  Enable bit of Mux _out_links/OutMux7_5 => wire_bram/ram/RDATA_2 sp4_h_l_15
 (3 12)  (399 332)  (399 332)  routing T_8_20.sp12_v_t_22 <X> T_8_20.sp12_h_r_1
 (14 12)  (410 332)  (410 332)  routing T_8_20.sp4_h_l_21 <X> T_8_20.lc_trk_g3_0
 (27 12)  (423 332)  (423 332)  routing T_8_20.lc_trk_g3_0 <X> T_8_20.wire_bram/ram/WDATA_1
 (28 12)  (424 332)  (424 332)  routing T_8_20.lc_trk_g3_0 <X> T_8_20.wire_bram/ram/WDATA_1
 (29 12)  (425 332)  (425 332)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_1
 (37 12)  (433 332)  (433 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (15 13)  (411 333)  (411 333)  routing T_8_20.sp4_h_l_21 <X> T_8_20.lc_trk_g3_0
 (16 13)  (412 333)  (412 333)  routing T_8_20.sp4_h_l_21 <X> T_8_20.lc_trk_g3_0
 (17 13)  (413 333)  (413 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (1 14)  (397 334)  (397 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (12 14)  (408 334)  (408 334)  routing T_8_20.sp4_h_r_8 <X> T_8_20.sp4_h_l_46
 (22 14)  (418 334)  (418 334)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (420 334)  (420 334)  routing T_8_20.tnl_op_7 <X> T_8_20.lc_trk_g3_7
 (27 14)  (423 334)  (423 334)  routing T_8_20.lc_trk_g3_7 <X> T_8_20.wire_bram/ram/WDATA_0
 (28 14)  (424 334)  (424 334)  routing T_8_20.lc_trk_g3_7 <X> T_8_20.wire_bram/ram/WDATA_0
 (29 14)  (425 334)  (425 334)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_7 wire_bram/ram/WDATA_0
 (30 14)  (426 334)  (426 334)  routing T_8_20.lc_trk_g3_7 <X> T_8_20.wire_bram/ram/WDATA_0
 (37 14)  (433 334)  (433 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_bram/ram/RDATA_0 sp12_h_l_5
 (0 15)  (396 335)  (396 335)  routing T_8_20.lc_trk_g1_5 <X> T_8_20.wire_bram/ram/WE
 (1 15)  (397 335)  (397 335)  routing T_8_20.lc_trk_g1_5 <X> T_8_20.wire_bram/ram/WE
 (13 15)  (409 335)  (409 335)  routing T_8_20.sp4_h_r_8 <X> T_8_20.sp4_h_l_46
 (21 15)  (417 335)  (417 335)  routing T_8_20.tnl_op_7 <X> T_8_20.lc_trk_g3_7
 (30 15)  (426 335)  (426 335)  routing T_8_20.lc_trk_g3_7 <X> T_8_20.wire_bram/ram/WDATA_0


LogicTile_9_20

 (21 0)  (459 320)  (459 320)  routing T_9_20.sp4_v_b_3 <X> T_9_20.lc_trk_g0_3
 (22 0)  (460 320)  (460 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (461 320)  (461 320)  routing T_9_20.sp4_v_b_3 <X> T_9_20.lc_trk_g0_3
 (25 0)  (463 320)  (463 320)  routing T_9_20.sp4_v_b_2 <X> T_9_20.lc_trk_g0_2
 (29 0)  (467 320)  (467 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 320)  (468 320)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (473 320)  (473 320)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.input_2_0
 (38 0)  (476 320)  (476 320)  LC_0 Logic Functioning bit
 (43 0)  (481 320)  (481 320)  LC_0 Logic Functioning bit
 (22 1)  (460 321)  (460 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (461 321)  (461 321)  routing T_9_20.sp4_v_b_2 <X> T_9_20.lc_trk_g0_2
 (26 1)  (464 321)  (464 321)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 321)  (467 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 321)  (468 321)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 321)  (469 321)  routing T_9_20.lc_trk_g0_3 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 321)  (470 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (471 321)  (471 321)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.input_2_0
 (36 1)  (474 321)  (474 321)  LC_0 Logic Functioning bit
 (43 1)  (481 321)  (481 321)  LC_0 Logic Functioning bit
 (0 2)  (438 322)  (438 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (1 2)  (439 322)  (439 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (2 2)  (440 322)  (440 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (453 322)  (453 322)  routing T_9_20.top_op_5 <X> T_9_20.lc_trk_g0_5
 (17 2)  (455 322)  (455 322)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (459 322)  (459 322)  routing T_9_20.sp4_h_l_2 <X> T_9_20.lc_trk_g0_7
 (22 2)  (460 322)  (460 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (461 322)  (461 322)  routing T_9_20.sp4_h_l_2 <X> T_9_20.lc_trk_g0_7
 (24 2)  (462 322)  (462 322)  routing T_9_20.sp4_h_l_2 <X> T_9_20.lc_trk_g0_7
 (18 3)  (456 323)  (456 323)  routing T_9_20.top_op_5 <X> T_9_20.lc_trk_g0_5
 (19 3)  (457 323)  (457 323)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (22 4)  (460 324)  (460 324)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (462 324)  (462 324)  routing T_9_20.top_op_3 <X> T_9_20.lc_trk_g1_3
 (29 4)  (467 324)  (467 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 324)  (468 324)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (41 4)  (479 324)  (479 324)  LC_2 Logic Functioning bit
 (43 4)  (481 324)  (481 324)  LC_2 Logic Functioning bit
 (21 5)  (459 325)  (459 325)  routing T_9_20.top_op_3 <X> T_9_20.lc_trk_g1_3
 (26 5)  (464 325)  (464 325)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 325)  (467 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 325)  (468 325)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 325)  (469 325)  routing T_9_20.lc_trk_g0_3 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 325)  (474 325)  LC_2 Logic Functioning bit
 (38 5)  (476 325)  (476 325)  LC_2 Logic Functioning bit
 (17 6)  (455 326)  (455 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (460 326)  (460 326)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (462 326)  (462 326)  routing T_9_20.top_op_7 <X> T_9_20.lc_trk_g1_7
 (26 6)  (464 326)  (464 326)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 326)  (465 326)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 326)  (467 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 326)  (468 326)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 326)  (470 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 326)  (472 326)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 326)  (473 326)  routing T_9_20.lc_trk_g0_5 <X> T_9_20.input_2_3
 (39 6)  (477 326)  (477 326)  LC_3 Logic Functioning bit
 (21 7)  (459 327)  (459 327)  routing T_9_20.top_op_7 <X> T_9_20.lc_trk_g1_7
 (22 7)  (460 327)  (460 327)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (462 327)  (462 327)  routing T_9_20.top_op_6 <X> T_9_20.lc_trk_g1_6
 (25 7)  (463 327)  (463 327)  routing T_9_20.top_op_6 <X> T_9_20.lc_trk_g1_6
 (26 7)  (464 327)  (464 327)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 327)  (465 327)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 327)  (467 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 327)  (468 327)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 327)  (469 327)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 327)  (470 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (14 8)  (452 328)  (452 328)  routing T_9_20.sp12_v_b_0 <X> T_9_20.lc_trk_g2_0
 (21 8)  (459 328)  (459 328)  routing T_9_20.wire_logic_cluster/lc_3/out <X> T_9_20.lc_trk_g2_3
 (22 8)  (460 328)  (460 328)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (465 328)  (465 328)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 328)  (466 328)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 328)  (467 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 328)  (468 328)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 328)  (470 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 328)  (471 328)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 328)  (472 328)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (475 328)  (475 328)  LC_4 Logic Functioning bit
 (39 8)  (477 328)  (477 328)  LC_4 Logic Functioning bit
 (40 8)  (478 328)  (478 328)  LC_4 Logic Functioning bit
 (42 8)  (480 328)  (480 328)  LC_4 Logic Functioning bit
 (50 8)  (488 328)  (488 328)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (452 329)  (452 329)  routing T_9_20.sp12_v_b_0 <X> T_9_20.lc_trk_g2_0
 (15 9)  (453 329)  (453 329)  routing T_9_20.sp12_v_b_0 <X> T_9_20.lc_trk_g2_0
 (17 9)  (455 329)  (455 329)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (22 9)  (460 329)  (460 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (461 329)  (461 329)  routing T_9_20.sp4_h_l_15 <X> T_9_20.lc_trk_g2_2
 (24 9)  (462 329)  (462 329)  routing T_9_20.sp4_h_l_15 <X> T_9_20.lc_trk_g2_2
 (25 9)  (463 329)  (463 329)  routing T_9_20.sp4_h_l_15 <X> T_9_20.lc_trk_g2_2
 (28 9)  (466 329)  (466 329)  routing T_9_20.lc_trk_g2_0 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 329)  (467 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 329)  (468 329)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (42 9)  (480 329)  (480 329)  LC_4 Logic Functioning bit
 (48 9)  (486 329)  (486 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (26 10)  (464 330)  (464 330)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 330)  (465 330)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 330)  (467 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 330)  (468 330)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 330)  (471 330)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 330)  (474 330)  LC_5 Logic Functioning bit
 (50 10)  (488 330)  (488 330)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (452 331)  (452 331)  routing T_9_20.sp4_r_v_b_36 <X> T_9_20.lc_trk_g2_4
 (17 11)  (455 331)  (455 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (464 331)  (464 331)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 331)  (467 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 331)  (469 331)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (39 11)  (477 331)  (477 331)  LC_5 Logic Functioning bit
 (40 11)  (478 331)  (478 331)  LC_5 Logic Functioning bit
 (42 11)  (480 331)  (480 331)  LC_5 Logic Functioning bit
 (28 12)  (466 332)  (466 332)  routing T_9_20.lc_trk_g2_3 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 332)  (467 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 332)  (470 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 332)  (471 332)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 332)  (472 332)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (41 12)  (479 332)  (479 332)  LC_6 Logic Functioning bit
 (43 12)  (481 332)  (481 332)  LC_6 Logic Functioning bit
 (45 12)  (483 332)  (483 332)  LC_6 Logic Functioning bit
 (47 12)  (485 332)  (485 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (489 332)  (489 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (490 332)  (490 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (452 333)  (452 333)  routing T_9_20.sp12_v_b_16 <X> T_9_20.lc_trk_g3_0
 (16 13)  (454 333)  (454 333)  routing T_9_20.sp12_v_b_16 <X> T_9_20.lc_trk_g3_0
 (17 13)  (455 333)  (455 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (28 13)  (466 333)  (466 333)  routing T_9_20.lc_trk_g2_0 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 333)  (467 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 333)  (468 333)  routing T_9_20.lc_trk_g2_3 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (46 13)  (484 333)  (484 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (489 333)  (489 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (491 333)  (491 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (439 334)  (439 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (25 14)  (463 334)  (463 334)  routing T_9_20.wire_logic_cluster/lc_6/out <X> T_9_20.lc_trk_g3_6
 (0 15)  (438 335)  (438 335)  routing T_9_20.glb_netwk_2 <X> T_9_20.wire_logic_cluster/lc_7/s_r
 (22 15)  (460 335)  (460 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_10_20

 (27 0)  (519 320)  (519 320)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 320)  (520 320)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (536 320)  (536 320)  LC_0 Logic Functioning bit
 (32 1)  (524 321)  (524 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (525 321)  (525 321)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.input_2_0
 (34 1)  (526 321)  (526 321)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.input_2_0
 (0 2)  (492 322)  (492 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (1 2)  (493 322)  (493 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (519 322)  (519 322)  routing T_10_20.lc_trk_g1_1 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 322)  (528 322)  LC_1 Logic Functioning bit
 (37 2)  (529 322)  (529 322)  LC_1 Logic Functioning bit
 (38 2)  (530 322)  (530 322)  LC_1 Logic Functioning bit
 (39 2)  (531 322)  (531 322)  LC_1 Logic Functioning bit
 (44 2)  (536 322)  (536 322)  LC_1 Logic Functioning bit
 (45 2)  (537 322)  (537 322)  LC_1 Logic Functioning bit
 (40 3)  (532 323)  (532 323)  LC_1 Logic Functioning bit
 (41 3)  (533 323)  (533 323)  LC_1 Logic Functioning bit
 (42 3)  (534 323)  (534 323)  LC_1 Logic Functioning bit
 (43 3)  (535 323)  (535 323)  LC_1 Logic Functioning bit
 (17 4)  (509 324)  (509 324)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (510 324)  (510 324)  routing T_10_20.wire_logic_cluster/lc_1/out <X> T_10_20.lc_trk_g1_1
 (21 4)  (513 324)  (513 324)  routing T_10_20.wire_logic_cluster/lc_3/out <X> T_10_20.lc_trk_g1_3
 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 324)  (517 324)  routing T_10_20.wire_logic_cluster/lc_2/out <X> T_10_20.lc_trk_g1_2
 (27 4)  (519 324)  (519 324)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 324)  (521 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 324)  (524 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 324)  (528 324)  LC_2 Logic Functioning bit
 (37 4)  (529 324)  (529 324)  LC_2 Logic Functioning bit
 (38 4)  (530 324)  (530 324)  LC_2 Logic Functioning bit
 (39 4)  (531 324)  (531 324)  LC_2 Logic Functioning bit
 (44 4)  (536 324)  (536 324)  LC_2 Logic Functioning bit
 (45 4)  (537 324)  (537 324)  LC_2 Logic Functioning bit
 (22 5)  (514 325)  (514 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 325)  (522 325)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (40 5)  (532 325)  (532 325)  LC_2 Logic Functioning bit
 (41 5)  (533 325)  (533 325)  LC_2 Logic Functioning bit
 (42 5)  (534 325)  (534 325)  LC_2 Logic Functioning bit
 (43 5)  (535 325)  (535 325)  LC_2 Logic Functioning bit
 (17 6)  (509 326)  (509 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 326)  (510 326)  routing T_10_20.wire_logic_cluster/lc_5/out <X> T_10_20.lc_trk_g1_5
 (25 6)  (517 326)  (517 326)  routing T_10_20.wire_logic_cluster/lc_6/out <X> T_10_20.lc_trk_g1_6
 (27 6)  (519 326)  (519 326)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 326)  (521 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 326)  (528 326)  LC_3 Logic Functioning bit
 (37 6)  (529 326)  (529 326)  LC_3 Logic Functioning bit
 (38 6)  (530 326)  (530 326)  LC_3 Logic Functioning bit
 (39 6)  (531 326)  (531 326)  LC_3 Logic Functioning bit
 (44 6)  (536 326)  (536 326)  LC_3 Logic Functioning bit
 (45 6)  (537 326)  (537 326)  LC_3 Logic Functioning bit
 (22 7)  (514 327)  (514 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (522 327)  (522 327)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (40 7)  (532 327)  (532 327)  LC_3 Logic Functioning bit
 (41 7)  (533 327)  (533 327)  LC_3 Logic Functioning bit
 (42 7)  (534 327)  (534 327)  LC_3 Logic Functioning bit
 (43 7)  (535 327)  (535 327)  LC_3 Logic Functioning bit
 (6 8)  (498 328)  (498 328)  routing T_10_20.sp4_h_r_1 <X> T_10_20.sp4_v_b_6
 (27 8)  (519 328)  (519 328)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 328)  (520 328)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 328)  (521 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 328)  (522 328)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 328)  (524 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 328)  (528 328)  LC_4 Logic Functioning bit
 (37 8)  (529 328)  (529 328)  LC_4 Logic Functioning bit
 (38 8)  (530 328)  (530 328)  LC_4 Logic Functioning bit
 (39 8)  (531 328)  (531 328)  LC_4 Logic Functioning bit
 (44 8)  (536 328)  (536 328)  LC_4 Logic Functioning bit
 (45 8)  (537 328)  (537 328)  LC_4 Logic Functioning bit
 (40 9)  (532 329)  (532 329)  LC_4 Logic Functioning bit
 (41 9)  (533 329)  (533 329)  LC_4 Logic Functioning bit
 (42 9)  (534 329)  (534 329)  LC_4 Logic Functioning bit
 (43 9)  (535 329)  (535 329)  LC_4 Logic Functioning bit
 (27 10)  (519 330)  (519 330)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 330)  (521 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 330)  (522 330)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 330)  (524 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 330)  (528 330)  LC_5 Logic Functioning bit
 (37 10)  (529 330)  (529 330)  LC_5 Logic Functioning bit
 (38 10)  (530 330)  (530 330)  LC_5 Logic Functioning bit
 (39 10)  (531 330)  (531 330)  LC_5 Logic Functioning bit
 (44 10)  (536 330)  (536 330)  LC_5 Logic Functioning bit
 (45 10)  (537 330)  (537 330)  LC_5 Logic Functioning bit
 (40 11)  (532 331)  (532 331)  LC_5 Logic Functioning bit
 (41 11)  (533 331)  (533 331)  LC_5 Logic Functioning bit
 (42 11)  (534 331)  (534 331)  LC_5 Logic Functioning bit
 (43 11)  (535 331)  (535 331)  LC_5 Logic Functioning bit
 (8 12)  (500 332)  (500 332)  routing T_10_20.sp4_h_l_39 <X> T_10_20.sp4_h_r_10
 (10 12)  (502 332)  (502 332)  routing T_10_20.sp4_h_l_39 <X> T_10_20.sp4_h_r_10
 (14 12)  (506 332)  (506 332)  routing T_10_20.rgt_op_0 <X> T_10_20.lc_trk_g3_0
 (15 12)  (507 332)  (507 332)  routing T_10_20.rgt_op_1 <X> T_10_20.lc_trk_g3_1
 (17 12)  (509 332)  (509 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (510 332)  (510 332)  routing T_10_20.rgt_op_1 <X> T_10_20.lc_trk_g3_1
 (27 12)  (519 332)  (519 332)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 332)  (522 332)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 332)  (528 332)  LC_6 Logic Functioning bit
 (37 12)  (529 332)  (529 332)  LC_6 Logic Functioning bit
 (38 12)  (530 332)  (530 332)  LC_6 Logic Functioning bit
 (39 12)  (531 332)  (531 332)  LC_6 Logic Functioning bit
 (44 12)  (536 332)  (536 332)  LC_6 Logic Functioning bit
 (45 12)  (537 332)  (537 332)  LC_6 Logic Functioning bit
 (10 13)  (502 333)  (502 333)  routing T_10_20.sp4_h_r_5 <X> T_10_20.sp4_v_b_10
 (15 13)  (507 333)  (507 333)  routing T_10_20.rgt_op_0 <X> T_10_20.lc_trk_g3_0
 (17 13)  (509 333)  (509 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (30 13)  (522 333)  (522 333)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (40 13)  (532 333)  (532 333)  LC_6 Logic Functioning bit
 (41 13)  (533 333)  (533 333)  LC_6 Logic Functioning bit
 (42 13)  (534 333)  (534 333)  LC_6 Logic Functioning bit
 (43 13)  (535 333)  (535 333)  LC_6 Logic Functioning bit
 (1 14)  (493 334)  (493 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 334)  (506 334)  routing T_10_20.wire_logic_cluster/lc_4/out <X> T_10_20.lc_trk_g3_4
 (21 14)  (513 334)  (513 334)  routing T_10_20.wire_logic_cluster/lc_7/out <X> T_10_20.lc_trk_g3_7
 (22 14)  (514 334)  (514 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (519 334)  (519 334)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 334)  (520 334)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 334)  (521 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 334)  (522 334)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 334)  (524 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (528 334)  (528 334)  LC_7 Logic Functioning bit
 (37 14)  (529 334)  (529 334)  LC_7 Logic Functioning bit
 (38 14)  (530 334)  (530 334)  LC_7 Logic Functioning bit
 (39 14)  (531 334)  (531 334)  LC_7 Logic Functioning bit
 (44 14)  (536 334)  (536 334)  LC_7 Logic Functioning bit
 (45 14)  (537 334)  (537 334)  LC_7 Logic Functioning bit
 (0 15)  (492 335)  (492 335)  routing T_10_20.glb_netwk_2 <X> T_10_20.wire_logic_cluster/lc_7/s_r
 (17 15)  (509 335)  (509 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (522 335)  (522 335)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (40 15)  (532 335)  (532 335)  LC_7 Logic Functioning bit
 (41 15)  (533 335)  (533 335)  LC_7 Logic Functioning bit
 (42 15)  (534 335)  (534 335)  LC_7 Logic Functioning bit
 (43 15)  (535 335)  (535 335)  LC_7 Logic Functioning bit


LogicTile_11_20

 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 320)  (580 320)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 320)  (582 320)  LC_0 Logic Functioning bit
 (39 0)  (585 320)  (585 320)  LC_0 Logic Functioning bit
 (41 0)  (587 320)  (587 320)  LC_0 Logic Functioning bit
 (42 0)  (588 320)  (588 320)  LC_0 Logic Functioning bit
 (45 0)  (591 320)  (591 320)  LC_0 Logic Functioning bit
 (27 1)  (573 321)  (573 321)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 321)  (574 321)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 321)  (575 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (37 1)  (583 321)  (583 321)  LC_0 Logic Functioning bit
 (38 1)  (584 321)  (584 321)  LC_0 Logic Functioning bit
 (40 1)  (586 321)  (586 321)  LC_0 Logic Functioning bit
 (43 1)  (589 321)  (589 321)  LC_0 Logic Functioning bit
 (0 2)  (546 322)  (546 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (1 2)  (547 322)  (547 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 322)  (579 322)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 322)  (580 322)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (40 2)  (586 322)  (586 322)  LC_1 Logic Functioning bit
 (41 2)  (587 322)  (587 322)  LC_1 Logic Functioning bit
 (42 2)  (588 322)  (588 322)  LC_1 Logic Functioning bit
 (43 2)  (589 322)  (589 322)  LC_1 Logic Functioning bit
 (45 2)  (591 322)  (591 322)  LC_1 Logic Functioning bit
 (13 3)  (559 323)  (559 323)  routing T_11_20.sp4_v_b_9 <X> T_11_20.sp4_h_l_39
 (40 3)  (586 323)  (586 323)  LC_1 Logic Functioning bit
 (41 3)  (587 323)  (587 323)  LC_1 Logic Functioning bit
 (42 3)  (588 323)  (588 323)  LC_1 Logic Functioning bit
 (43 3)  (589 323)  (589 323)  LC_1 Logic Functioning bit
 (6 4)  (552 324)  (552 324)  routing T_11_20.sp4_h_r_10 <X> T_11_20.sp4_v_b_3
 (14 4)  (560 324)  (560 324)  routing T_11_20.wire_logic_cluster/lc_0/out <X> T_11_20.lc_trk_g1_0
 (31 4)  (577 324)  (577 324)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 324)  (579 324)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (586 324)  (586 324)  LC_2 Logic Functioning bit
 (41 4)  (587 324)  (587 324)  LC_2 Logic Functioning bit
 (42 4)  (588 324)  (588 324)  LC_2 Logic Functioning bit
 (43 4)  (589 324)  (589 324)  LC_2 Logic Functioning bit
 (53 4)  (599 324)  (599 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (563 325)  (563 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (577 325)  (577 325)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (40 5)  (586 325)  (586 325)  LC_2 Logic Functioning bit
 (41 5)  (587 325)  (587 325)  LC_2 Logic Functioning bit
 (42 5)  (588 325)  (588 325)  LC_2 Logic Functioning bit
 (43 5)  (589 325)  (589 325)  LC_2 Logic Functioning bit
 (12 6)  (558 326)  (558 326)  routing T_11_20.sp4_h_r_2 <X> T_11_20.sp4_h_l_40
 (13 7)  (559 327)  (559 327)  routing T_11_20.sp4_h_r_2 <X> T_11_20.sp4_h_l_40
 (19 10)  (565 330)  (565 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (567 330)  (567 330)  routing T_11_20.bnl_op_7 <X> T_11_20.lc_trk_g2_7
 (22 10)  (568 330)  (568 330)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (567 331)  (567 331)  routing T_11_20.bnl_op_7 <X> T_11_20.lc_trk_g2_7
 (17 12)  (563 332)  (563 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 332)  (564 332)  routing T_11_20.wire_logic_cluster/lc_1/out <X> T_11_20.lc_trk_g3_1
 (11 13)  (557 333)  (557 333)  routing T_11_20.sp4_h_l_38 <X> T_11_20.sp4_h_r_11
 (13 13)  (559 333)  (559 333)  routing T_11_20.sp4_h_l_38 <X> T_11_20.sp4_h_r_11
 (1 14)  (547 334)  (547 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (4 14)  (550 334)  (550 334)  routing T_11_20.sp4_v_b_1 <X> T_11_20.sp4_v_t_44
 (6 14)  (552 334)  (552 334)  routing T_11_20.sp4_v_b_1 <X> T_11_20.sp4_v_t_44
 (8 14)  (554 334)  (554 334)  routing T_11_20.sp4_h_r_2 <X> T_11_20.sp4_h_l_47
 (10 14)  (556 334)  (556 334)  routing T_11_20.sp4_h_r_2 <X> T_11_20.sp4_h_l_47
 (0 15)  (546 335)  (546 335)  routing T_11_20.glb_netwk_2 <X> T_11_20.wire_logic_cluster/lc_7/s_r


LogicTile_12_20

 (22 0)  (622 320)  (622 320)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 320)  (624 320)  routing T_12_20.bot_op_3 <X> T_12_20.lc_trk_g0_3
 (28 0)  (628 320)  (628 320)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 320)  (630 320)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (44 0)  (644 320)  (644 320)  LC_0 Logic Functioning bit
 (22 1)  (622 321)  (622 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (624 321)  (624 321)  routing T_12_20.bot_op_2 <X> T_12_20.lc_trk_g0_2
 (30 1)  (630 321)  (630 321)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 321)  (632 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (633 321)  (633 321)  routing T_12_20.lc_trk_g2_0 <X> T_12_20.input_2_0
 (22 2)  (622 322)  (622 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 322)  (624 322)  routing T_12_20.bot_op_7 <X> T_12_20.lc_trk_g0_7
 (28 2)  (628 322)  (628 322)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 322)  (630 322)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (635 322)  (635 322)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.input_2_1
 (36 2)  (636 322)  (636 322)  LC_1 Logic Functioning bit
 (39 2)  (639 322)  (639 322)  LC_1 Logic Functioning bit
 (41 2)  (641 322)  (641 322)  LC_1 Logic Functioning bit
 (42 2)  (642 322)  (642 322)  LC_1 Logic Functioning bit
 (44 2)  (644 322)  (644 322)  LC_1 Logic Functioning bit
 (13 3)  (613 323)  (613 323)  routing T_12_20.sp4_v_b_9 <X> T_12_20.sp4_h_l_39
 (15 3)  (615 323)  (615 323)  routing T_12_20.bot_op_4 <X> T_12_20.lc_trk_g0_4
 (17 3)  (617 323)  (617 323)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (622 323)  (622 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (624 323)  (624 323)  routing T_12_20.bot_op_6 <X> T_12_20.lc_trk_g0_6
 (32 3)  (632 323)  (632 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (635 323)  (635 323)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.input_2_1
 (36 3)  (636 323)  (636 323)  LC_1 Logic Functioning bit
 (39 3)  (639 323)  (639 323)  LC_1 Logic Functioning bit
 (41 3)  (641 323)  (641 323)  LC_1 Logic Functioning bit
 (42 3)  (642 323)  (642 323)  LC_1 Logic Functioning bit
 (27 4)  (627 324)  (627 324)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 324)  (628 324)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 324)  (636 324)  LC_2 Logic Functioning bit
 (39 4)  (639 324)  (639 324)  LC_2 Logic Functioning bit
 (41 4)  (641 324)  (641 324)  LC_2 Logic Functioning bit
 (42 4)  (642 324)  (642 324)  LC_2 Logic Functioning bit
 (44 4)  (644 324)  (644 324)  LC_2 Logic Functioning bit
 (12 5)  (612 325)  (612 325)  routing T_12_20.sp4_h_r_5 <X> T_12_20.sp4_v_b_5
 (15 5)  (615 325)  (615 325)  routing T_12_20.bot_op_0 <X> T_12_20.lc_trk_g1_0
 (17 5)  (617 325)  (617 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (622 325)  (622 325)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (624 325)  (624 325)  routing T_12_20.top_op_2 <X> T_12_20.lc_trk_g1_2
 (25 5)  (625 325)  (625 325)  routing T_12_20.top_op_2 <X> T_12_20.lc_trk_g1_2
 (30 5)  (630 325)  (630 325)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 325)  (632 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (635 325)  (635 325)  routing T_12_20.lc_trk_g0_2 <X> T_12_20.input_2_2
 (36 5)  (636 325)  (636 325)  LC_2 Logic Functioning bit
 (39 5)  (639 325)  (639 325)  LC_2 Logic Functioning bit
 (41 5)  (641 325)  (641 325)  LC_2 Logic Functioning bit
 (42 5)  (642 325)  (642 325)  LC_2 Logic Functioning bit
 (14 6)  (614 326)  (614 326)  routing T_12_20.bnr_op_4 <X> T_12_20.lc_trk_g1_4
 (16 6)  (616 326)  (616 326)  routing T_12_20.sp4_v_b_13 <X> T_12_20.lc_trk_g1_5
 (17 6)  (617 326)  (617 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (618 326)  (618 326)  routing T_12_20.sp4_v_b_13 <X> T_12_20.lc_trk_g1_5
 (22 6)  (622 326)  (622 326)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 326)  (624 326)  routing T_12_20.top_op_7 <X> T_12_20.lc_trk_g1_7
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 326)  (630 326)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (635 326)  (635 326)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.input_2_3
 (36 6)  (636 326)  (636 326)  LC_3 Logic Functioning bit
 (39 6)  (639 326)  (639 326)  LC_3 Logic Functioning bit
 (41 6)  (641 326)  (641 326)  LC_3 Logic Functioning bit
 (42 6)  (642 326)  (642 326)  LC_3 Logic Functioning bit
 (44 6)  (644 326)  (644 326)  LC_3 Logic Functioning bit
 (14 7)  (614 327)  (614 327)  routing T_12_20.bnr_op_4 <X> T_12_20.lc_trk_g1_4
 (17 7)  (617 327)  (617 327)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (618 327)  (618 327)  routing T_12_20.sp4_v_b_13 <X> T_12_20.lc_trk_g1_5
 (21 7)  (621 327)  (621 327)  routing T_12_20.top_op_7 <X> T_12_20.lc_trk_g1_7
 (32 7)  (632 327)  (632 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (633 327)  (633 327)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.input_2_3
 (34 7)  (634 327)  (634 327)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.input_2_3
 (35 7)  (635 327)  (635 327)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.input_2_3
 (36 7)  (636 327)  (636 327)  LC_3 Logic Functioning bit
 (39 7)  (639 327)  (639 327)  LC_3 Logic Functioning bit
 (41 7)  (641 327)  (641 327)  LC_3 Logic Functioning bit
 (42 7)  (642 327)  (642 327)  LC_3 Logic Functioning bit
 (14 8)  (614 328)  (614 328)  routing T_12_20.bnl_op_0 <X> T_12_20.lc_trk_g2_0
 (21 8)  (621 328)  (621 328)  routing T_12_20.rgt_op_3 <X> T_12_20.lc_trk_g2_3
 (22 8)  (622 328)  (622 328)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 328)  (624 328)  routing T_12_20.rgt_op_3 <X> T_12_20.lc_trk_g2_3
 (27 8)  (627 328)  (627 328)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (635 328)  (635 328)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.input_2_4
 (36 8)  (636 328)  (636 328)  LC_4 Logic Functioning bit
 (39 8)  (639 328)  (639 328)  LC_4 Logic Functioning bit
 (41 8)  (641 328)  (641 328)  LC_4 Logic Functioning bit
 (42 8)  (642 328)  (642 328)  LC_4 Logic Functioning bit
 (44 8)  (644 328)  (644 328)  LC_4 Logic Functioning bit
 (14 9)  (614 329)  (614 329)  routing T_12_20.bnl_op_0 <X> T_12_20.lc_trk_g2_0
 (17 9)  (617 329)  (617 329)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (30 9)  (630 329)  (630 329)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 329)  (632 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (635 329)  (635 329)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.input_2_4
 (36 9)  (636 329)  (636 329)  LC_4 Logic Functioning bit
 (39 9)  (639 329)  (639 329)  LC_4 Logic Functioning bit
 (41 9)  (641 329)  (641 329)  LC_4 Logic Functioning bit
 (42 9)  (642 329)  (642 329)  LC_4 Logic Functioning bit
 (14 10)  (614 330)  (614 330)  routing T_12_20.rgt_op_4 <X> T_12_20.lc_trk_g2_4
 (19 10)  (619 330)  (619 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (621 330)  (621 330)  routing T_12_20.rgt_op_7 <X> T_12_20.lc_trk_g2_7
 (22 10)  (622 330)  (622 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 330)  (624 330)  routing T_12_20.rgt_op_7 <X> T_12_20.lc_trk_g2_7
 (25 10)  (625 330)  (625 330)  routing T_12_20.rgt_op_6 <X> T_12_20.lc_trk_g2_6
 (27 10)  (627 330)  (627 330)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 330)  (630 330)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 330)  (636 330)  LC_5 Logic Functioning bit
 (39 10)  (639 330)  (639 330)  LC_5 Logic Functioning bit
 (41 10)  (641 330)  (641 330)  LC_5 Logic Functioning bit
 (42 10)  (642 330)  (642 330)  LC_5 Logic Functioning bit
 (44 10)  (644 330)  (644 330)  LC_5 Logic Functioning bit
 (11 11)  (611 331)  (611 331)  routing T_12_20.sp4_h_r_8 <X> T_12_20.sp4_h_l_45
 (15 11)  (615 331)  (615 331)  routing T_12_20.rgt_op_4 <X> T_12_20.lc_trk_g2_4
 (17 11)  (617 331)  (617 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (622 331)  (622 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 331)  (624 331)  routing T_12_20.rgt_op_6 <X> T_12_20.lc_trk_g2_6
 (30 11)  (630 331)  (630 331)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 331)  (632 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (635 331)  (635 331)  routing T_12_20.lc_trk_g0_3 <X> T_12_20.input_2_5
 (36 11)  (636 331)  (636 331)  LC_5 Logic Functioning bit
 (39 11)  (639 331)  (639 331)  LC_5 Logic Functioning bit
 (41 11)  (641 331)  (641 331)  LC_5 Logic Functioning bit
 (42 11)  (642 331)  (642 331)  LC_5 Logic Functioning bit
 (25 12)  (625 332)  (625 332)  routing T_12_20.rgt_op_2 <X> T_12_20.lc_trk_g3_2
 (28 12)  (628 332)  (628 332)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 332)  (629 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 332)  (632 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (635 332)  (635 332)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.input_2_6
 (36 12)  (636 332)  (636 332)  LC_6 Logic Functioning bit
 (39 12)  (639 332)  (639 332)  LC_6 Logic Functioning bit
 (41 12)  (641 332)  (641 332)  LC_6 Logic Functioning bit
 (42 12)  (642 332)  (642 332)  LC_6 Logic Functioning bit
 (44 12)  (644 332)  (644 332)  LC_6 Logic Functioning bit
 (22 13)  (622 333)  (622 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 333)  (624 333)  routing T_12_20.rgt_op_2 <X> T_12_20.lc_trk_g3_2
 (30 13)  (630 333)  (630 333)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 333)  (632 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (634 333)  (634 333)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.input_2_6
 (36 13)  (636 333)  (636 333)  LC_6 Logic Functioning bit
 (39 13)  (639 333)  (639 333)  LC_6 Logic Functioning bit
 (41 13)  (641 333)  (641 333)  LC_6 Logic Functioning bit
 (42 13)  (642 333)  (642 333)  LC_6 Logic Functioning bit
 (51 13)  (651 333)  (651 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (28 14)  (628 334)  (628 334)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 334)  (629 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 334)  (630 334)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 334)  (632 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (635 334)  (635 334)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.input_2_7
 (36 14)  (636 334)  (636 334)  LC_7 Logic Functioning bit
 (39 14)  (639 334)  (639 334)  LC_7 Logic Functioning bit
 (41 14)  (641 334)  (641 334)  LC_7 Logic Functioning bit
 (42 14)  (642 334)  (642 334)  LC_7 Logic Functioning bit
 (22 15)  (622 335)  (622 335)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (624 335)  (624 335)  routing T_12_20.tnr_op_6 <X> T_12_20.lc_trk_g3_6
 (27 15)  (627 335)  (627 335)  routing T_12_20.lc_trk_g1_0 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 335)  (629 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 335)  (630 335)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 335)  (632 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (634 335)  (634 335)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.input_2_7
 (38 15)  (638 335)  (638 335)  LC_7 Logic Functioning bit
 (39 15)  (639 335)  (639 335)  LC_7 Logic Functioning bit
 (42 15)  (642 335)  (642 335)  LC_7 Logic Functioning bit
 (43 15)  (643 335)  (643 335)  LC_7 Logic Functioning bit


LogicTile_13_20

 (27 0)  (681 320)  (681 320)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 320)  (682 320)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 320)  (683 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 320)  (685 320)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 320)  (687 320)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 320)  (688 320)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (41 0)  (695 320)  (695 320)  LC_0 Logic Functioning bit
 (43 0)  (697 320)  (697 320)  LC_0 Logic Functioning bit
 (46 0)  (700 320)  (700 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 321)  (678 321)  routing T_13_20.bot_op_2 <X> T_13_20.lc_trk_g0_2
 (28 1)  (682 321)  (682 321)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 321)  (683 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 321)  (685 321)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 321)  (690 321)  LC_0 Logic Functioning bit
 (37 1)  (691 321)  (691 321)  LC_0 Logic Functioning bit
 (38 1)  (692 321)  (692 321)  LC_0 Logic Functioning bit
 (39 1)  (693 321)  (693 321)  LC_0 Logic Functioning bit
 (41 1)  (695 321)  (695 321)  LC_0 Logic Functioning bit
 (43 1)  (697 321)  (697 321)  LC_0 Logic Functioning bit
 (26 2)  (680 322)  (680 322)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (31 2)  (685 322)  (685 322)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 322)  (687 322)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 322)  (688 322)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (40 2)  (694 322)  (694 322)  LC_1 Logic Functioning bit
 (42 2)  (696 322)  (696 322)  LC_1 Logic Functioning bit
 (26 3)  (680 323)  (680 323)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 323)  (681 323)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (41 3)  (695 323)  (695 323)  LC_1 Logic Functioning bit
 (43 3)  (697 323)  (697 323)  LC_1 Logic Functioning bit
 (47 3)  (701 323)  (701 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (4 4)  (658 324)  (658 324)  routing T_13_20.sp4_v_t_42 <X> T_13_20.sp4_v_b_3
 (6 4)  (660 324)  (660 324)  routing T_13_20.sp4_v_t_42 <X> T_13_20.sp4_v_b_3
 (31 4)  (685 324)  (685 324)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 324)  (687 324)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 324)  (688 324)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (28 5)  (682 325)  (682 325)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 325)  (685 325)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (22 6)  (676 326)  (676 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (677 326)  (677 326)  routing T_13_20.sp4_v_b_23 <X> T_13_20.lc_trk_g1_7
 (24 6)  (678 326)  (678 326)  routing T_13_20.sp4_v_b_23 <X> T_13_20.lc_trk_g1_7
 (25 6)  (679 326)  (679 326)  routing T_13_20.sp4_v_t_3 <X> T_13_20.lc_trk_g1_6
 (26 6)  (680 326)  (680 326)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 326)  (687 326)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 326)  (690 326)  LC_3 Logic Functioning bit
 (38 6)  (692 326)  (692 326)  LC_3 Logic Functioning bit
 (22 7)  (676 327)  (676 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (677 327)  (677 327)  routing T_13_20.sp4_v_t_3 <X> T_13_20.lc_trk_g1_6
 (25 7)  (679 327)  (679 327)  routing T_13_20.sp4_v_t_3 <X> T_13_20.lc_trk_g1_6
 (26 7)  (680 327)  (680 327)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 327)  (681 327)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 327)  (682 327)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 327)  (691 327)  LC_3 Logic Functioning bit
 (39 7)  (693 327)  (693 327)  LC_3 Logic Functioning bit
 (14 8)  (668 328)  (668 328)  routing T_13_20.bnl_op_0 <X> T_13_20.lc_trk_g2_0
 (17 8)  (671 328)  (671 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (31 8)  (685 328)  (685 328)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 328)  (687 328)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 328)  (688 328)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 328)  (690 328)  LC_4 Logic Functioning bit
 (38 8)  (692 328)  (692 328)  LC_4 Logic Functioning bit
 (14 9)  (668 329)  (668 329)  routing T_13_20.bnl_op_0 <X> T_13_20.lc_trk_g2_0
 (17 9)  (671 329)  (671 329)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (28 9)  (682 329)  (682 329)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 329)  (685 329)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 329)  (691 329)  LC_4 Logic Functioning bit
 (39 9)  (693 329)  (693 329)  LC_4 Logic Functioning bit
 (4 10)  (658 330)  (658 330)  routing T_13_20.sp4_v_b_10 <X> T_13_20.sp4_v_t_43
 (6 10)  (660 330)  (660 330)  routing T_13_20.sp4_v_b_10 <X> T_13_20.sp4_v_t_43
 (22 10)  (676 330)  (676 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 330)  (677 330)  routing T_13_20.sp4_v_b_47 <X> T_13_20.lc_trk_g2_7
 (24 10)  (678 330)  (678 330)  routing T_13_20.sp4_v_b_47 <X> T_13_20.lc_trk_g2_7
 (27 10)  (681 330)  (681 330)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 330)  (684 330)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (46 10)  (700 330)  (700 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (705 330)  (705 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (28 11)  (682 331)  (682 331)  routing T_13_20.lc_trk_g2_1 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 331)  (684 331)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 331)  (685 331)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (41 11)  (695 331)  (695 331)  LC_5 Logic Functioning bit
 (43 11)  (697 331)  (697 331)  LC_5 Logic Functioning bit
 (51 11)  (705 331)  (705 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (26 12)  (680 332)  (680 332)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 332)  (681 332)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 332)  (683 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 332)  (684 332)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 332)  (685 332)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 332)  (687 332)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 332)  (690 332)  LC_6 Logic Functioning bit
 (37 12)  (691 332)  (691 332)  LC_6 Logic Functioning bit
 (41 12)  (695 332)  (695 332)  LC_6 Logic Functioning bit
 (43 12)  (697 332)  (697 332)  LC_6 Logic Functioning bit
 (50 12)  (704 332)  (704 332)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (668 333)  (668 333)  routing T_13_20.sp4_r_v_b_40 <X> T_13_20.lc_trk_g3_0
 (17 13)  (671 333)  (671 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (27 13)  (681 333)  (681 333)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 333)  (682 333)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 333)  (684 333)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 333)  (685 333)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 333)  (690 333)  LC_6 Logic Functioning bit
 (37 13)  (691 333)  (691 333)  LC_6 Logic Functioning bit
 (40 13)  (694 333)  (694 333)  LC_6 Logic Functioning bit
 (41 13)  (695 333)  (695 333)  LC_6 Logic Functioning bit
 (42 13)  (696 333)  (696 333)  LC_6 Logic Functioning bit
 (43 13)  (697 333)  (697 333)  LC_6 Logic Functioning bit
 (16 14)  (670 334)  (670 334)  routing T_13_20.sp12_v_t_10 <X> T_13_20.lc_trk_g3_5
 (17 14)  (671 334)  (671 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (25 14)  (679 334)  (679 334)  routing T_13_20.wire_logic_cluster/lc_6/out <X> T_13_20.lc_trk_g3_6
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 334)  (687 334)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 334)  (690 334)  LC_7 Logic Functioning bit
 (37 14)  (691 334)  (691 334)  LC_7 Logic Functioning bit
 (50 14)  (704 334)  (704 334)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (662 335)  (662 335)  routing T_13_20.sp4_h_r_4 <X> T_13_20.sp4_v_t_47
 (9 15)  (663 335)  (663 335)  routing T_13_20.sp4_h_r_4 <X> T_13_20.sp4_v_t_47
 (10 15)  (664 335)  (664 335)  routing T_13_20.sp4_h_r_4 <X> T_13_20.sp4_v_t_47
 (22 15)  (676 335)  (676 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (36 15)  (690 335)  (690 335)  LC_7 Logic Functioning bit
 (37 15)  (691 335)  (691 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (36 0)  (744 320)  (744 320)  LC_0 Logic Functioning bit
 (37 0)  (745 320)  (745 320)  LC_0 Logic Functioning bit
 (38 0)  (746 320)  (746 320)  LC_0 Logic Functioning bit
 (39 0)  (747 320)  (747 320)  LC_0 Logic Functioning bit
 (40 0)  (748 320)  (748 320)  LC_0 Logic Functioning bit
 (41 0)  (749 320)  (749 320)  LC_0 Logic Functioning bit
 (42 0)  (750 320)  (750 320)  LC_0 Logic Functioning bit
 (43 0)  (751 320)  (751 320)  LC_0 Logic Functioning bit
 (46 0)  (754 320)  (754 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (760 320)  (760 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (744 321)  (744 321)  LC_0 Logic Functioning bit
 (37 1)  (745 321)  (745 321)  LC_0 Logic Functioning bit
 (38 1)  (746 321)  (746 321)  LC_0 Logic Functioning bit
 (39 1)  (747 321)  (747 321)  LC_0 Logic Functioning bit
 (40 1)  (748 321)  (748 321)  LC_0 Logic Functioning bit
 (41 1)  (749 321)  (749 321)  LC_0 Logic Functioning bit
 (42 1)  (750 321)  (750 321)  LC_0 Logic Functioning bit
 (43 1)  (751 321)  (751 321)  LC_0 Logic Functioning bit
 (47 1)  (755 321)  (755 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (716 322)  (716 322)  routing T_14_20.sp4_h_r_5 <X> T_14_20.sp4_h_l_36
 (10 2)  (718 322)  (718 322)  routing T_14_20.sp4_h_r_5 <X> T_14_20.sp4_h_l_36
 (16 2)  (724 322)  (724 322)  routing T_14_20.sp12_h_r_13 <X> T_14_20.lc_trk_g0_5
 (17 2)  (725 322)  (725 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (27 2)  (735 322)  (735 322)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 322)  (736 322)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 322)  (738 322)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 322)  (742 322)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 322)  (745 322)  LC_1 Logic Functioning bit
 (52 2)  (760 322)  (760 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (734 323)  (734 323)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 323)  (735 323)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 323)  (736 323)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 323)  (739 323)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 323)  (740 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (741 323)  (741 323)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.input_2_1
 (35 3)  (743 323)  (743 323)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.input_2_1
 (36 3)  (744 323)  (744 323)  LC_1 Logic Functioning bit
 (38 3)  (746 323)  (746 323)  LC_1 Logic Functioning bit
 (51 3)  (759 323)  (759 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (731 324)  (731 324)  routing T_14_20.sp12_h_r_11 <X> T_14_20.lc_trk_g1_3
 (26 4)  (734 324)  (734 324)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 324)  (741 324)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 324)  (744 324)  LC_2 Logic Functioning bit
 (37 4)  (745 324)  (745 324)  LC_2 Logic Functioning bit
 (38 4)  (746 324)  (746 324)  LC_2 Logic Functioning bit
 (39 4)  (747 324)  (747 324)  LC_2 Logic Functioning bit
 (41 4)  (749 324)  (749 324)  LC_2 Logic Functioning bit
 (43 4)  (751 324)  (751 324)  LC_2 Logic Functioning bit
 (45 4)  (753 324)  (753 324)  LC_2 Logic Functioning bit
 (27 5)  (735 325)  (735 325)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 325)  (736 325)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 325)  (739 325)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 325)  (744 325)  LC_2 Logic Functioning bit
 (37 5)  (745 325)  (745 325)  LC_2 Logic Functioning bit
 (38 5)  (746 325)  (746 325)  LC_2 Logic Functioning bit
 (39 5)  (747 325)  (747 325)  LC_2 Logic Functioning bit
 (40 5)  (748 325)  (748 325)  LC_2 Logic Functioning bit
 (42 5)  (750 325)  (750 325)  LC_2 Logic Functioning bit
 (51 5)  (759 325)  (759 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (0 6)  (708 326)  (708 326)  routing T_14_20.glb_netwk_2 <X> T_14_20.glb2local_0
 (1 6)  (709 326)  (709 326)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (3 6)  (711 326)  (711 326)  routing T_14_20.sp12_h_r_0 <X> T_14_20.sp12_v_t_23
 (15 6)  (723 326)  (723 326)  routing T_14_20.sp4_h_r_21 <X> T_14_20.lc_trk_g1_5
 (16 6)  (724 326)  (724 326)  routing T_14_20.sp4_h_r_21 <X> T_14_20.lc_trk_g1_5
 (17 6)  (725 326)  (725 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (726 326)  (726 326)  routing T_14_20.sp4_h_r_21 <X> T_14_20.lc_trk_g1_5
 (28 6)  (736 326)  (736 326)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 326)  (739 326)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 326)  (741 326)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 326)  (742 326)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (47 6)  (755 326)  (755 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (3 7)  (711 327)  (711 327)  routing T_14_20.sp12_h_r_0 <X> T_14_20.sp12_v_t_23
 (11 7)  (719 327)  (719 327)  routing T_14_20.sp4_h_r_5 <X> T_14_20.sp4_h_l_40
 (18 7)  (726 327)  (726 327)  routing T_14_20.sp4_h_r_21 <X> T_14_20.lc_trk_g1_5
 (26 7)  (734 327)  (734 327)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 327)  (736 327)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 327)  (738 327)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (41 7)  (749 327)  (749 327)  LC_3 Logic Functioning bit
 (43 7)  (751 327)  (751 327)  LC_3 Logic Functioning bit
 (22 8)  (730 328)  (730 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (733 328)  (733 328)  routing T_14_20.wire_logic_cluster/lc_2/out <X> T_14_20.lc_trk_g2_2
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 328)  (739 328)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 328)  (741 328)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 328)  (744 328)  LC_4 Logic Functioning bit
 (38 8)  (746 328)  (746 328)  LC_4 Logic Functioning bit
 (22 9)  (730 329)  (730 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (36 9)  (744 329)  (744 329)  LC_4 Logic Functioning bit
 (38 9)  (746 329)  (746 329)  LC_4 Logic Functioning bit
 (53 9)  (761 329)  (761 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (723 330)  (723 330)  routing T_14_20.sp4_v_t_32 <X> T_14_20.lc_trk_g2_5
 (16 10)  (724 330)  (724 330)  routing T_14_20.sp4_v_t_32 <X> T_14_20.lc_trk_g2_5
 (17 10)  (725 330)  (725 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (733 330)  (733 330)  routing T_14_20.sp4_h_r_46 <X> T_14_20.lc_trk_g2_6
 (31 10)  (739 330)  (739 330)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 330)  (741 330)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 330)  (744 330)  LC_5 Logic Functioning bit
 (37 10)  (745 330)  (745 330)  LC_5 Logic Functioning bit
 (38 10)  (746 330)  (746 330)  LC_5 Logic Functioning bit
 (39 10)  (747 330)  (747 330)  LC_5 Logic Functioning bit
 (45 10)  (753 330)  (753 330)  LC_5 Logic Functioning bit
 (51 10)  (759 330)  (759 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (731 331)  (731 331)  routing T_14_20.sp4_h_r_46 <X> T_14_20.lc_trk_g2_6
 (24 11)  (732 331)  (732 331)  routing T_14_20.sp4_h_r_46 <X> T_14_20.lc_trk_g2_6
 (25 11)  (733 331)  (733 331)  routing T_14_20.sp4_h_r_46 <X> T_14_20.lc_trk_g2_6
 (31 11)  (739 331)  (739 331)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 331)  (744 331)  LC_5 Logic Functioning bit
 (37 11)  (745 331)  (745 331)  LC_5 Logic Functioning bit
 (38 11)  (746 331)  (746 331)  LC_5 Logic Functioning bit
 (39 11)  (747 331)  (747 331)  LC_5 Logic Functioning bit
 (25 12)  (733 332)  (733 332)  routing T_14_20.wire_logic_cluster/lc_2/out <X> T_14_20.lc_trk_g3_2
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (17 14)  (725 334)  (725 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 334)  (726 334)  routing T_14_20.wire_logic_cluster/lc_5/out <X> T_14_20.lc_trk_g3_5
 (25 14)  (733 334)  (733 334)  routing T_14_20.rgt_op_6 <X> T_14_20.lc_trk_g3_6
 (26 14)  (734 334)  (734 334)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 334)  (738 334)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 334)  (739 334)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 334)  (742 334)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 334)  (744 334)  LC_7 Logic Functioning bit
 (38 14)  (746 334)  (746 334)  LC_7 Logic Functioning bit
 (41 14)  (749 334)  (749 334)  LC_7 Logic Functioning bit
 (43 14)  (751 334)  (751 334)  LC_7 Logic Functioning bit
 (8 15)  (716 335)  (716 335)  routing T_14_20.sp4_h_l_47 <X> T_14_20.sp4_v_t_47
 (22 15)  (730 335)  (730 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (732 335)  (732 335)  routing T_14_20.rgt_op_6 <X> T_14_20.lc_trk_g3_6
 (26 15)  (734 335)  (734 335)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 335)  (735 335)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 335)  (736 335)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 335)  (744 335)  LC_7 Logic Functioning bit
 (37 15)  (745 335)  (745 335)  LC_7 Logic Functioning bit
 (38 15)  (746 335)  (746 335)  LC_7 Logic Functioning bit
 (39 15)  (747 335)  (747 335)  LC_7 Logic Functioning bit
 (41 15)  (749 335)  (749 335)  LC_7 Logic Functioning bit
 (43 15)  (751 335)  (751 335)  LC_7 Logic Functioning bit
 (51 15)  (759 335)  (759 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_20

 (14 0)  (776 320)  (776 320)  routing T_15_20.lft_op_0 <X> T_15_20.lc_trk_g0_0
 (27 0)  (789 320)  (789 320)  routing T_15_20.lc_trk_g1_0 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 320)  (798 320)  LC_0 Logic Functioning bit
 (39 0)  (801 320)  (801 320)  LC_0 Logic Functioning bit
 (41 0)  (803 320)  (803 320)  LC_0 Logic Functioning bit
 (42 0)  (804 320)  (804 320)  LC_0 Logic Functioning bit
 (44 0)  (806 320)  (806 320)  LC_0 Logic Functioning bit
 (53 0)  (815 320)  (815 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (15 1)  (777 321)  (777 321)  routing T_15_20.lft_op_0 <X> T_15_20.lc_trk_g0_0
 (17 1)  (779 321)  (779 321)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (784 321)  (784 321)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (785 321)  (785 321)  routing T_15_20.sp12_h_r_10 <X> T_15_20.lc_trk_g0_2
 (32 1)  (794 321)  (794 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (798 321)  (798 321)  LC_0 Logic Functioning bit
 (39 1)  (801 321)  (801 321)  LC_0 Logic Functioning bit
 (41 1)  (803 321)  (803 321)  LC_0 Logic Functioning bit
 (42 1)  (804 321)  (804 321)  LC_0 Logic Functioning bit
 (49 1)  (811 321)  (811 321)  Carry_In_Mux bit 

 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 322)  (777 322)  routing T_15_20.lft_op_5 <X> T_15_20.lc_trk_g0_5
 (17 2)  (779 322)  (779 322)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 322)  (780 322)  routing T_15_20.lft_op_5 <X> T_15_20.lc_trk_g0_5
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (797 322)  (797 322)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.input_2_1
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (37 2)  (799 322)  (799 322)  LC_1 Logic Functioning bit
 (38 2)  (800 322)  (800 322)  LC_1 Logic Functioning bit
 (39 2)  (801 322)  (801 322)  LC_1 Logic Functioning bit
 (44 2)  (806 322)  (806 322)  LC_1 Logic Functioning bit
 (17 3)  (779 323)  (779 323)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (32 3)  (794 323)  (794 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (796 323)  (796 323)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.input_2_1
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (37 3)  (799 323)  (799 323)  LC_1 Logic Functioning bit
 (38 3)  (800 323)  (800 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (21 4)  (783 324)  (783 324)  routing T_15_20.sp4_v_b_11 <X> T_15_20.lc_trk_g1_3
 (22 4)  (784 324)  (784 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (785 324)  (785 324)  routing T_15_20.sp4_v_b_11 <X> T_15_20.lc_trk_g1_3
 (25 4)  (787 324)  (787 324)  routing T_15_20.lft_op_2 <X> T_15_20.lc_trk_g1_2
 (27 4)  (789 324)  (789 324)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 324)  (790 324)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 324)  (798 324)  LC_2 Logic Functioning bit
 (39 4)  (801 324)  (801 324)  LC_2 Logic Functioning bit
 (41 4)  (803 324)  (803 324)  LC_2 Logic Functioning bit
 (42 4)  (804 324)  (804 324)  LC_2 Logic Functioning bit
 (44 4)  (806 324)  (806 324)  LC_2 Logic Functioning bit
 (14 5)  (776 325)  (776 325)  routing T_15_20.top_op_0 <X> T_15_20.lc_trk_g1_0
 (15 5)  (777 325)  (777 325)  routing T_15_20.top_op_0 <X> T_15_20.lc_trk_g1_0
 (17 5)  (779 325)  (779 325)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (783 325)  (783 325)  routing T_15_20.sp4_v_b_11 <X> T_15_20.lc_trk_g1_3
 (22 5)  (784 325)  (784 325)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 325)  (786 325)  routing T_15_20.lft_op_2 <X> T_15_20.lc_trk_g1_2
 (32 5)  (794 325)  (794 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (798 325)  (798 325)  LC_2 Logic Functioning bit
 (39 5)  (801 325)  (801 325)  LC_2 Logic Functioning bit
 (41 5)  (803 325)  (803 325)  LC_2 Logic Functioning bit
 (42 5)  (804 325)  (804 325)  LC_2 Logic Functioning bit
 (0 6)  (762 326)  (762 326)  routing T_15_20.glb_netwk_2 <X> T_15_20.glb2local_0
 (1 6)  (763 326)  (763 326)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 326)  (798 326)  LC_3 Logic Functioning bit
 (37 6)  (799 326)  (799 326)  LC_3 Logic Functioning bit
 (38 6)  (800 326)  (800 326)  LC_3 Logic Functioning bit
 (39 6)  (801 326)  (801 326)  LC_3 Logic Functioning bit
 (44 6)  (806 326)  (806 326)  LC_3 Logic Functioning bit
 (14 7)  (776 327)  (776 327)  routing T_15_20.top_op_4 <X> T_15_20.lc_trk_g1_4
 (15 7)  (777 327)  (777 327)  routing T_15_20.top_op_4 <X> T_15_20.lc_trk_g1_4
 (17 7)  (779 327)  (779 327)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (32 7)  (794 327)  (794 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (795 327)  (795 327)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.input_2_3
 (35 7)  (797 327)  (797 327)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.input_2_3
 (36 7)  (798 327)  (798 327)  LC_3 Logic Functioning bit
 (37 7)  (799 327)  (799 327)  LC_3 Logic Functioning bit
 (38 7)  (800 327)  (800 327)  LC_3 Logic Functioning bit
 (39 7)  (801 327)  (801 327)  LC_3 Logic Functioning bit
 (15 8)  (777 328)  (777 328)  routing T_15_20.tnr_op_1 <X> T_15_20.lc_trk_g2_1
 (17 8)  (779 328)  (779 328)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (784 328)  (784 328)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (786 328)  (786 328)  routing T_15_20.tnr_op_3 <X> T_15_20.lc_trk_g2_3
 (28 8)  (790 328)  (790 328)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 328)  (798 328)  LC_4 Logic Functioning bit
 (37 8)  (799 328)  (799 328)  LC_4 Logic Functioning bit
 (38 8)  (800 328)  (800 328)  LC_4 Logic Functioning bit
 (39 8)  (801 328)  (801 328)  LC_4 Logic Functioning bit
 (44 8)  (806 328)  (806 328)  LC_4 Logic Functioning bit
 (22 9)  (784 329)  (784 329)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (786 329)  (786 329)  routing T_15_20.tnr_op_2 <X> T_15_20.lc_trk_g2_2
 (32 9)  (794 329)  (794 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (798 329)  (798 329)  LC_4 Logic Functioning bit
 (37 9)  (799 329)  (799 329)  LC_4 Logic Functioning bit
 (38 9)  (800 329)  (800 329)  LC_4 Logic Functioning bit
 (39 9)  (801 329)  (801 329)  LC_4 Logic Functioning bit
 (28 10)  (790 330)  (790 330)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (38 10)  (800 330)  (800 330)  LC_5 Logic Functioning bit
 (40 10)  (802 330)  (802 330)  LC_5 Logic Functioning bit
 (42 10)  (804 330)  (804 330)  LC_5 Logic Functioning bit
 (30 11)  (792 331)  (792 331)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 331)  (798 331)  LC_5 Logic Functioning bit
 (38 11)  (800 331)  (800 331)  LC_5 Logic Functioning bit
 (40 11)  (802 331)  (802 331)  LC_5 Logic Functioning bit
 (42 11)  (804 331)  (804 331)  LC_5 Logic Functioning bit
 (27 12)  (789 332)  (789 332)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 332)  (791 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 332)  (793 332)  routing T_15_20.lc_trk_g0_5 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 332)  (794 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (799 332)  (799 332)  LC_6 Logic Functioning bit
 (39 12)  (801 332)  (801 332)  LC_6 Logic Functioning bit
 (46 12)  (808 332)  (808 332)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (47 12)  (809 332)  (809 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (814 332)  (814 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (777 333)  (777 333)  routing T_15_20.tnr_op_0 <X> T_15_20.lc_trk_g3_0
 (17 13)  (779 333)  (779 333)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (26 13)  (788 333)  (788 333)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 333)  (789 333)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 333)  (791 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 333)  (792 333)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (37 13)  (799 333)  (799 333)  LC_6 Logic Functioning bit
 (39 13)  (801 333)  (801 333)  LC_6 Logic Functioning bit
 (40 13)  (802 333)  (802 333)  LC_6 Logic Functioning bit
 (42 13)  (804 333)  (804 333)  LC_6 Logic Functioning bit
 (51 13)  (813 333)  (813 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (815 333)  (815 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (25 14)  (787 334)  (787 334)  routing T_15_20.wire_logic_cluster/lc_6/out <X> T_15_20.lc_trk_g3_6
 (26 14)  (788 334)  (788 334)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 334)  (791 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 334)  (792 334)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (45 14)  (807 334)  (807 334)  LC_7 Logic Functioning bit
 (47 14)  (809 334)  (809 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (814 334)  (814 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (784 335)  (784 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (788 335)  (788 335)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 335)  (789 335)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 335)  (790 335)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 335)  (793 335)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 335)  (799 335)  LC_7 Logic Functioning bit
 (39 15)  (801 335)  (801 335)  LC_7 Logic Functioning bit
 (46 15)  (808 335)  (808 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (813 335)  (813 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_20

 (14 0)  (830 320)  (830 320)  routing T_16_20.sp4_h_l_5 <X> T_16_20.lc_trk_g0_0
 (15 0)  (831 320)  (831 320)  routing T_16_20.sp4_h_r_9 <X> T_16_20.lc_trk_g0_1
 (16 0)  (832 320)  (832 320)  routing T_16_20.sp4_h_r_9 <X> T_16_20.lc_trk_g0_1
 (17 0)  (833 320)  (833 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (834 320)  (834 320)  routing T_16_20.sp4_h_r_9 <X> T_16_20.lc_trk_g0_1
 (21 0)  (837 320)  (837 320)  routing T_16_20.bnr_op_3 <X> T_16_20.lc_trk_g0_3
 (22 0)  (838 320)  (838 320)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 320)  (847 320)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 320)  (851 320)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.input_2_0
 (38 0)  (854 320)  (854 320)  LC_0 Logic Functioning bit
 (39 0)  (855 320)  (855 320)  LC_0 Logic Functioning bit
 (42 0)  (858 320)  (858 320)  LC_0 Logic Functioning bit
 (43 0)  (859 320)  (859 320)  LC_0 Logic Functioning bit
 (14 1)  (830 321)  (830 321)  routing T_16_20.sp4_h_l_5 <X> T_16_20.lc_trk_g0_0
 (15 1)  (831 321)  (831 321)  routing T_16_20.sp4_h_l_5 <X> T_16_20.lc_trk_g0_0
 (16 1)  (832 321)  (832 321)  routing T_16_20.sp4_h_l_5 <X> T_16_20.lc_trk_g0_0
 (17 1)  (833 321)  (833 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (837 321)  (837 321)  routing T_16_20.bnr_op_3 <X> T_16_20.lc_trk_g0_3
 (26 1)  (842 321)  (842 321)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 321)  (844 321)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 321)  (846 321)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 321)  (847 321)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 321)  (848 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (849 321)  (849 321)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.input_2_0
 (34 1)  (850 321)  (850 321)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.input_2_0
 (35 1)  (851 321)  (851 321)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.input_2_0
 (36 1)  (852 321)  (852 321)  LC_0 Logic Functioning bit
 (37 1)  (853 321)  (853 321)  LC_0 Logic Functioning bit
 (40 1)  (856 321)  (856 321)  LC_0 Logic Functioning bit
 (41 1)  (857 321)  (857 321)  LC_0 Logic Functioning bit
 (15 2)  (831 322)  (831 322)  routing T_16_20.sp12_h_r_5 <X> T_16_20.lc_trk_g0_5
 (17 2)  (833 322)  (833 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (834 322)  (834 322)  routing T_16_20.sp12_h_r_5 <X> T_16_20.lc_trk_g0_5
 (22 2)  (838 322)  (838 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (842 322)  (842 322)  routing T_16_20.lc_trk_g0_5 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 322)  (847 322)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 322)  (849 322)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 322)  (850 322)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 322)  (856 322)  LC_1 Logic Functioning bit
 (42 2)  (858 322)  (858 322)  LC_1 Logic Functioning bit
 (18 3)  (834 323)  (834 323)  routing T_16_20.sp12_h_r_5 <X> T_16_20.lc_trk_g0_5
 (21 3)  (837 323)  (837 323)  routing T_16_20.sp4_r_v_b_31 <X> T_16_20.lc_trk_g0_7
 (22 3)  (838 323)  (838 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (839 323)  (839 323)  routing T_16_20.sp4_h_r_6 <X> T_16_20.lc_trk_g0_6
 (24 3)  (840 323)  (840 323)  routing T_16_20.sp4_h_r_6 <X> T_16_20.lc_trk_g0_6
 (25 3)  (841 323)  (841 323)  routing T_16_20.sp4_h_r_6 <X> T_16_20.lc_trk_g0_6
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 323)  (848 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (851 323)  (851 323)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.input_2_1
 (42 3)  (858 323)  (858 323)  LC_1 Logic Functioning bit
 (14 4)  (830 324)  (830 324)  routing T_16_20.wire_logic_cluster/lc_0/out <X> T_16_20.lc_trk_g1_0
 (17 4)  (833 324)  (833 324)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (834 324)  (834 324)  routing T_16_20.bnr_op_1 <X> T_16_20.lc_trk_g1_1
 (22 4)  (838 324)  (838 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (839 324)  (839 324)  routing T_16_20.sp4_h_r_3 <X> T_16_20.lc_trk_g1_3
 (24 4)  (840 324)  (840 324)  routing T_16_20.sp4_h_r_3 <X> T_16_20.lc_trk_g1_3
 (28 4)  (844 324)  (844 324)  routing T_16_20.lc_trk_g2_1 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 324)  (845 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 324)  (850 324)  routing T_16_20.lc_trk_g1_0 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 324)  (852 324)  LC_2 Logic Functioning bit
 (37 4)  (853 324)  (853 324)  LC_2 Logic Functioning bit
 (38 4)  (854 324)  (854 324)  LC_2 Logic Functioning bit
 (39 4)  (855 324)  (855 324)  LC_2 Logic Functioning bit
 (40 4)  (856 324)  (856 324)  LC_2 Logic Functioning bit
 (41 4)  (857 324)  (857 324)  LC_2 Logic Functioning bit
 (42 4)  (858 324)  (858 324)  LC_2 Logic Functioning bit
 (43 4)  (859 324)  (859 324)  LC_2 Logic Functioning bit
 (50 4)  (866 324)  (866 324)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (833 325)  (833 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (834 325)  (834 325)  routing T_16_20.bnr_op_1 <X> T_16_20.lc_trk_g1_1
 (21 5)  (837 325)  (837 325)  routing T_16_20.sp4_h_r_3 <X> T_16_20.lc_trk_g1_3
 (27 5)  (843 325)  (843 325)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 325)  (844 325)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 325)  (845 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 325)  (852 325)  LC_2 Logic Functioning bit
 (39 5)  (855 325)  (855 325)  LC_2 Logic Functioning bit
 (41 5)  (857 325)  (857 325)  LC_2 Logic Functioning bit
 (42 5)  (858 325)  (858 325)  LC_2 Logic Functioning bit
 (25 6)  (841 326)  (841 326)  routing T_16_20.lft_op_6 <X> T_16_20.lc_trk_g1_6
 (26 6)  (842 326)  (842 326)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (31 6)  (847 326)  (847 326)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 326)  (849 326)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 326)  (852 326)  LC_3 Logic Functioning bit
 (38 6)  (854 326)  (854 326)  LC_3 Logic Functioning bit
 (46 6)  (862 326)  (862 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (838 327)  (838 327)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 327)  (840 327)  routing T_16_20.lft_op_6 <X> T_16_20.lc_trk_g1_6
 (26 7)  (842 327)  (842 327)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 327)  (843 327)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 327)  (845 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (853 327)  (853 327)  LC_3 Logic Functioning bit
 (39 7)  (855 327)  (855 327)  LC_3 Logic Functioning bit
 (52 7)  (868 327)  (868 327)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (16 8)  (832 328)  (832 328)  routing T_16_20.sp4_v_t_12 <X> T_16_20.lc_trk_g2_1
 (17 8)  (833 328)  (833 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (834 328)  (834 328)  routing T_16_20.sp4_v_t_12 <X> T_16_20.lc_trk_g2_1
 (21 8)  (837 328)  (837 328)  routing T_16_20.sp4_v_t_22 <X> T_16_20.lc_trk_g2_3
 (22 8)  (838 328)  (838 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (839 328)  (839 328)  routing T_16_20.sp4_v_t_22 <X> T_16_20.lc_trk_g2_3
 (25 8)  (841 328)  (841 328)  routing T_16_20.sp4_v_t_23 <X> T_16_20.lc_trk_g2_2
 (26 8)  (842 328)  (842 328)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 328)  (845 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 328)  (847 328)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 328)  (849 328)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 328)  (850 328)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (39 8)  (855 328)  (855 328)  LC_4 Logic Functioning bit
 (17 9)  (833 329)  (833 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (19 9)  (835 329)  (835 329)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (21 9)  (837 329)  (837 329)  routing T_16_20.sp4_v_t_22 <X> T_16_20.lc_trk_g2_3
 (22 9)  (838 329)  (838 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (839 329)  (839 329)  routing T_16_20.sp4_v_t_23 <X> T_16_20.lc_trk_g2_2
 (25 9)  (841 329)  (841 329)  routing T_16_20.sp4_v_t_23 <X> T_16_20.lc_trk_g2_2
 (26 9)  (842 329)  (842 329)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 329)  (845 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 329)  (848 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (849 329)  (849 329)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.input_2_4
 (34 9)  (850 329)  (850 329)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.input_2_4
 (35 9)  (851 329)  (851 329)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.input_2_4
 (38 9)  (854 329)  (854 329)  LC_4 Logic Functioning bit
 (40 9)  (856 329)  (856 329)  LC_4 Logic Functioning bit
 (43 9)  (859 329)  (859 329)  LC_4 Logic Functioning bit
 (14 10)  (830 330)  (830 330)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g2_4
 (36 10)  (852 330)  (852 330)  LC_5 Logic Functioning bit
 (37 10)  (853 330)  (853 330)  LC_5 Logic Functioning bit
 (39 10)  (855 330)  (855 330)  LC_5 Logic Functioning bit
 (40 10)  (856 330)  (856 330)  LC_5 Logic Functioning bit
 (42 10)  (858 330)  (858 330)  LC_5 Logic Functioning bit
 (43 10)  (859 330)  (859 330)  LC_5 Logic Functioning bit
 (50 10)  (866 330)  (866 330)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (830 331)  (830 331)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g2_4
 (15 11)  (831 331)  (831 331)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g2_4
 (16 11)  (832 331)  (832 331)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g2_4
 (17 11)  (833 331)  (833 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (842 331)  (842 331)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 331)  (844 331)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 331)  (845 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 331)  (852 331)  LC_5 Logic Functioning bit
 (37 11)  (853 331)  (853 331)  LC_5 Logic Functioning bit
 (38 11)  (854 331)  (854 331)  LC_5 Logic Functioning bit
 (41 11)  (857 331)  (857 331)  LC_5 Logic Functioning bit
 (42 11)  (858 331)  (858 331)  LC_5 Logic Functioning bit
 (43 11)  (859 331)  (859 331)  LC_5 Logic Functioning bit
 (12 12)  (828 332)  (828 332)  routing T_16_20.sp4_v_b_5 <X> T_16_20.sp4_h_r_11
 (16 12)  (832 332)  (832 332)  routing T_16_20.sp12_v_t_6 <X> T_16_20.lc_trk_g3_1
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (22 12)  (838 332)  (838 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (845 332)  (845 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 332)  (846 332)  routing T_16_20.lc_trk_g0_5 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 332)  (852 332)  LC_6 Logic Functioning bit
 (39 12)  (855 332)  (855 332)  LC_6 Logic Functioning bit
 (40 12)  (856 332)  (856 332)  LC_6 Logic Functioning bit
 (11 13)  (827 333)  (827 333)  routing T_16_20.sp4_v_b_5 <X> T_16_20.sp4_h_r_11
 (13 13)  (829 333)  (829 333)  routing T_16_20.sp4_v_b_5 <X> T_16_20.sp4_h_r_11
 (21 13)  (837 333)  (837 333)  routing T_16_20.sp4_r_v_b_43 <X> T_16_20.lc_trk_g3_3
 (27 13)  (843 333)  (843 333)  routing T_16_20.lc_trk_g1_1 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 333)  (845 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 333)  (847 333)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 333)  (848 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (850 333)  (850 333)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.input_2_6
 (35 13)  (851 333)  (851 333)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.input_2_6
 (37 13)  (853 333)  (853 333)  LC_6 Logic Functioning bit
 (38 13)  (854 333)  (854 333)  LC_6 Logic Functioning bit
 (41 13)  (857 333)  (857 333)  LC_6 Logic Functioning bit
 (42 13)  (858 333)  (858 333)  LC_6 Logic Functioning bit
 (43 13)  (859 333)  (859 333)  LC_6 Logic Functioning bit
 (15 14)  (831 334)  (831 334)  routing T_16_20.rgt_op_5 <X> T_16_20.lc_trk_g3_5
 (17 14)  (833 334)  (833 334)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (834 334)  (834 334)  routing T_16_20.rgt_op_5 <X> T_16_20.lc_trk_g3_5
 (22 14)  (838 334)  (838 334)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (840 334)  (840 334)  routing T_16_20.tnr_op_7 <X> T_16_20.lc_trk_g3_7
 (28 14)  (844 334)  (844 334)  routing T_16_20.lc_trk_g2_0 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 334)  (847 334)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (14 15)  (830 335)  (830 335)  routing T_16_20.sp4_h_l_17 <X> T_16_20.lc_trk_g3_4
 (15 15)  (831 335)  (831 335)  routing T_16_20.sp4_h_l_17 <X> T_16_20.lc_trk_g3_4
 (16 15)  (832 335)  (832 335)  routing T_16_20.sp4_h_l_17 <X> T_16_20.lc_trk_g3_4
 (17 15)  (833 335)  (833 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (29 15)  (845 335)  (845 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 335)  (847 335)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 335)  (848 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (849 335)  (849 335)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.input_2_7
 (35 15)  (851 335)  (851 335)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.input_2_7
 (36 15)  (852 335)  (852 335)  LC_7 Logic Functioning bit
 (51 15)  (867 335)  (867 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_20

 (12 0)  (886 320)  (886 320)  routing T_17_20.sp4_v_b_8 <X> T_17_20.sp4_h_r_2
 (21 0)  (895 320)  (895 320)  routing T_17_20.sp4_h_r_19 <X> T_17_20.lc_trk_g0_3
 (22 0)  (896 320)  (896 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (897 320)  (897 320)  routing T_17_20.sp4_h_r_19 <X> T_17_20.lc_trk_g0_3
 (24 0)  (898 320)  (898 320)  routing T_17_20.sp4_h_r_19 <X> T_17_20.lc_trk_g0_3
 (26 0)  (900 320)  (900 320)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (35 0)  (909 320)  (909 320)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.input_2_0
 (37 0)  (911 320)  (911 320)  LC_0 Logic Functioning bit
 (38 0)  (912 320)  (912 320)  LC_0 Logic Functioning bit
 (41 0)  (915 320)  (915 320)  LC_0 Logic Functioning bit
 (42 0)  (916 320)  (916 320)  LC_0 Logic Functioning bit
 (11 1)  (885 321)  (885 321)  routing T_17_20.sp4_v_b_8 <X> T_17_20.sp4_h_r_2
 (13 1)  (887 321)  (887 321)  routing T_17_20.sp4_v_b_8 <X> T_17_20.sp4_h_r_2
 (21 1)  (895 321)  (895 321)  routing T_17_20.sp4_h_r_19 <X> T_17_20.lc_trk_g0_3
 (26 1)  (900 321)  (900 321)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 321)  (903 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 321)  (906 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (908 321)  (908 321)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.input_2_0
 (35 1)  (909 321)  (909 321)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.input_2_0
 (36 1)  (910 321)  (910 321)  LC_0 Logic Functioning bit
 (39 1)  (913 321)  (913 321)  LC_0 Logic Functioning bit
 (40 1)  (914 321)  (914 321)  LC_0 Logic Functioning bit
 (43 1)  (917 321)  (917 321)  LC_0 Logic Functioning bit
 (15 2)  (889 322)  (889 322)  routing T_17_20.lft_op_5 <X> T_17_20.lc_trk_g0_5
 (17 2)  (891 322)  (891 322)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (892 322)  (892 322)  routing T_17_20.lft_op_5 <X> T_17_20.lc_trk_g0_5
 (28 2)  (902 322)  (902 322)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 322)  (903 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 322)  (908 322)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (39 2)  (913 322)  (913 322)  LC_1 Logic Functioning bit
 (41 2)  (915 322)  (915 322)  LC_1 Logic Functioning bit
 (42 2)  (916 322)  (916 322)  LC_1 Logic Functioning bit
 (43 2)  (917 322)  (917 322)  LC_1 Logic Functioning bit
 (8 3)  (882 323)  (882 323)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_v_t_36
 (9 3)  (883 323)  (883 323)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_v_t_36
 (22 3)  (896 323)  (896 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 323)  (898 323)  routing T_17_20.bot_op_6 <X> T_17_20.lc_trk_g0_6
 (26 3)  (900 323)  (900 323)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 323)  (902 323)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 323)  (903 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 323)  (904 323)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 323)  (905 323)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 323)  (906 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (907 323)  (907 323)  routing T_17_20.lc_trk_g2_1 <X> T_17_20.input_2_1
 (36 3)  (910 323)  (910 323)  LC_1 Logic Functioning bit
 (37 3)  (911 323)  (911 323)  LC_1 Logic Functioning bit
 (39 3)  (913 323)  (913 323)  LC_1 Logic Functioning bit
 (41 3)  (915 323)  (915 323)  LC_1 Logic Functioning bit
 (43 3)  (917 323)  (917 323)  LC_1 Logic Functioning bit
 (8 4)  (882 324)  (882 324)  routing T_17_20.sp4_h_l_41 <X> T_17_20.sp4_h_r_4
 (16 4)  (890 324)  (890 324)  routing T_17_20.sp4_v_b_1 <X> T_17_20.lc_trk_g1_1
 (17 4)  (891 324)  (891 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (892 324)  (892 324)  routing T_17_20.sp4_v_b_1 <X> T_17_20.lc_trk_g1_1
 (22 4)  (896 324)  (896 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (898 324)  (898 324)  routing T_17_20.bot_op_3 <X> T_17_20.lc_trk_g1_3
 (27 4)  (901 324)  (901 324)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 324)  (903 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 324)  (904 324)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 324)  (906 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 324)  (908 324)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (38 4)  (912 324)  (912 324)  LC_2 Logic Functioning bit
 (39 4)  (913 324)  (913 324)  LC_2 Logic Functioning bit
 (42 4)  (916 324)  (916 324)  LC_2 Logic Functioning bit
 (43 4)  (917 324)  (917 324)  LC_2 Logic Functioning bit
 (50 4)  (924 324)  (924 324)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (885 325)  (885 325)  routing T_17_20.sp4_h_l_40 <X> T_17_20.sp4_h_r_5
 (22 5)  (896 325)  (896 325)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (898 325)  (898 325)  routing T_17_20.bot_op_2 <X> T_17_20.lc_trk_g1_2
 (27 5)  (901 325)  (901 325)  routing T_17_20.lc_trk_g1_1 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 325)  (903 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 325)  (904 325)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 325)  (905 325)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 325)  (910 325)  LC_2 Logic Functioning bit
 (37 5)  (911 325)  (911 325)  LC_2 Logic Functioning bit
 (40 5)  (914 325)  (914 325)  LC_2 Logic Functioning bit
 (41 5)  (915 325)  (915 325)  LC_2 Logic Functioning bit
 (14 6)  (888 326)  (888 326)  routing T_17_20.sp4_h_l_9 <X> T_17_20.lc_trk_g1_4
 (21 6)  (895 326)  (895 326)  routing T_17_20.bnr_op_7 <X> T_17_20.lc_trk_g1_7
 (22 6)  (896 326)  (896 326)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (899 326)  (899 326)  routing T_17_20.sp4_h_l_11 <X> T_17_20.lc_trk_g1_6
 (26 6)  (900 326)  (900 326)  routing T_17_20.lc_trk_g0_5 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 326)  (901 326)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 326)  (903 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 326)  (906 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 326)  (907 326)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 326)  (909 326)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.input_2_3
 (36 6)  (910 326)  (910 326)  LC_3 Logic Functioning bit
 (38 6)  (912 326)  (912 326)  LC_3 Logic Functioning bit
 (40 6)  (914 326)  (914 326)  LC_3 Logic Functioning bit
 (41 6)  (915 326)  (915 326)  LC_3 Logic Functioning bit
 (43 6)  (917 326)  (917 326)  LC_3 Logic Functioning bit
 (8 7)  (882 327)  (882 327)  routing T_17_20.sp4_h_l_41 <X> T_17_20.sp4_v_t_41
 (14 7)  (888 327)  (888 327)  routing T_17_20.sp4_h_l_9 <X> T_17_20.lc_trk_g1_4
 (15 7)  (889 327)  (889 327)  routing T_17_20.sp4_h_l_9 <X> T_17_20.lc_trk_g1_4
 (16 7)  (890 327)  (890 327)  routing T_17_20.sp4_h_l_9 <X> T_17_20.lc_trk_g1_4
 (17 7)  (891 327)  (891 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (895 327)  (895 327)  routing T_17_20.bnr_op_7 <X> T_17_20.lc_trk_g1_7
 (22 7)  (896 327)  (896 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (897 327)  (897 327)  routing T_17_20.sp4_h_l_11 <X> T_17_20.lc_trk_g1_6
 (24 7)  (898 327)  (898 327)  routing T_17_20.sp4_h_l_11 <X> T_17_20.lc_trk_g1_6
 (25 7)  (899 327)  (899 327)  routing T_17_20.sp4_h_l_11 <X> T_17_20.lc_trk_g1_6
 (29 7)  (903 327)  (903 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 327)  (904 327)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 327)  (905 327)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 327)  (906 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (907 327)  (907 327)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.input_2_3
 (34 7)  (908 327)  (908 327)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.input_2_3
 (38 7)  (912 327)  (912 327)  LC_3 Logic Functioning bit
 (40 7)  (914 327)  (914 327)  LC_3 Logic Functioning bit
 (41 7)  (915 327)  (915 327)  LC_3 Logic Functioning bit
 (42 7)  (916 327)  (916 327)  LC_3 Logic Functioning bit
 (17 8)  (891 328)  (891 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (895 328)  (895 328)  routing T_17_20.rgt_op_3 <X> T_17_20.lc_trk_g2_3
 (22 8)  (896 328)  (896 328)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (898 328)  (898 328)  routing T_17_20.rgt_op_3 <X> T_17_20.lc_trk_g2_3
 (25 8)  (899 328)  (899 328)  routing T_17_20.sp4_h_r_42 <X> T_17_20.lc_trk_g2_2
 (27 8)  (901 328)  (901 328)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 328)  (903 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 328)  (904 328)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 328)  (906 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 328)  (907 328)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 328)  (908 328)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 328)  (910 328)  LC_4 Logic Functioning bit
 (38 8)  (912 328)  (912 328)  LC_4 Logic Functioning bit
 (41 8)  (915 328)  (915 328)  LC_4 Logic Functioning bit
 (43 8)  (917 328)  (917 328)  LC_4 Logic Functioning bit
 (50 8)  (924 328)  (924 328)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (877 329)  (877 329)  routing T_17_20.sp12_h_l_22 <X> T_17_20.sp12_v_b_1
 (18 9)  (892 329)  (892 329)  routing T_17_20.sp4_r_v_b_33 <X> T_17_20.lc_trk_g2_1
 (22 9)  (896 329)  (896 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (897 329)  (897 329)  routing T_17_20.sp4_h_r_42 <X> T_17_20.lc_trk_g2_2
 (24 9)  (898 329)  (898 329)  routing T_17_20.sp4_h_r_42 <X> T_17_20.lc_trk_g2_2
 (25 9)  (899 329)  (899 329)  routing T_17_20.sp4_h_r_42 <X> T_17_20.lc_trk_g2_2
 (27 9)  (901 329)  (901 329)  routing T_17_20.lc_trk_g1_1 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 329)  (903 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 329)  (904 329)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (38 9)  (912 329)  (912 329)  LC_4 Logic Functioning bit
 (39 9)  (913 329)  (913 329)  LC_4 Logic Functioning bit
 (42 9)  (916 329)  (916 329)  LC_4 Logic Functioning bit
 (43 9)  (917 329)  (917 329)  LC_4 Logic Functioning bit
 (15 10)  (889 330)  (889 330)  routing T_17_20.tnr_op_5 <X> T_17_20.lc_trk_g2_5
 (17 10)  (891 330)  (891 330)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (896 330)  (896 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (900 330)  (900 330)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 330)  (901 330)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 330)  (903 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 330)  (904 330)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 330)  (905 330)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (11 11)  (885 331)  (885 331)  routing T_17_20.sp4_h_r_8 <X> T_17_20.sp4_h_l_45
 (14 11)  (888 331)  (888 331)  routing T_17_20.sp4_h_l_17 <X> T_17_20.lc_trk_g2_4
 (15 11)  (889 331)  (889 331)  routing T_17_20.sp4_h_l_17 <X> T_17_20.lc_trk_g2_4
 (16 11)  (890 331)  (890 331)  routing T_17_20.sp4_h_l_17 <X> T_17_20.lc_trk_g2_4
 (17 11)  (891 331)  (891 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (28 11)  (902 331)  (902 331)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 331)  (903 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 331)  (904 331)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 331)  (905 331)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 331)  (906 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (907 331)  (907 331)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.input_2_5
 (34 11)  (908 331)  (908 331)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.input_2_5
 (35 11)  (909 331)  (909 331)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.input_2_5
 (36 11)  (910 331)  (910 331)  LC_5 Logic Functioning bit
 (42 11)  (916 331)  (916 331)  LC_5 Logic Functioning bit
 (6 12)  (880 332)  (880 332)  routing T_17_20.sp4_v_t_43 <X> T_17_20.sp4_v_b_9
 (25 12)  (899 332)  (899 332)  routing T_17_20.sp4_v_t_23 <X> T_17_20.lc_trk_g3_2
 (26 12)  (900 332)  (900 332)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 332)  (903 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 332)  (905 332)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 332)  (908 332)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 332)  (909 332)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.input_2_6
 (39 12)  (913 332)  (913 332)  LC_6 Logic Functioning bit
 (40 12)  (914 332)  (914 332)  LC_6 Logic Functioning bit
 (41 12)  (915 332)  (915 332)  LC_6 Logic Functioning bit
 (5 13)  (879 333)  (879 333)  routing T_17_20.sp4_v_t_43 <X> T_17_20.sp4_v_b_9
 (8 13)  (882 333)  (882 333)  routing T_17_20.sp4_h_l_41 <X> T_17_20.sp4_v_b_10
 (9 13)  (883 333)  (883 333)  routing T_17_20.sp4_h_l_41 <X> T_17_20.sp4_v_b_10
 (10 13)  (884 333)  (884 333)  routing T_17_20.sp4_h_l_41 <X> T_17_20.sp4_v_b_10
 (17 13)  (891 333)  (891 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (896 333)  (896 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (897 333)  (897 333)  routing T_17_20.sp4_v_t_23 <X> T_17_20.lc_trk_g3_2
 (25 13)  (899 333)  (899 333)  routing T_17_20.sp4_v_t_23 <X> T_17_20.lc_trk_g3_2
 (28 13)  (902 333)  (902 333)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 333)  (903 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 333)  (904 333)  routing T_17_20.lc_trk_g0_3 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 333)  (906 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (907 333)  (907 333)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.input_2_6
 (34 13)  (908 333)  (908 333)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.input_2_6
 (37 13)  (911 333)  (911 333)  LC_6 Logic Functioning bit
 (11 14)  (885 334)  (885 334)  routing T_17_20.sp4_v_b_8 <X> T_17_20.sp4_v_t_46
 (16 14)  (890 334)  (890 334)  routing T_17_20.sp4_v_b_37 <X> T_17_20.lc_trk_g3_5
 (17 14)  (891 334)  (891 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (892 334)  (892 334)  routing T_17_20.sp4_v_b_37 <X> T_17_20.lc_trk_g3_5
 (26 14)  (900 334)  (900 334)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (38 14)  (912 334)  (912 334)  LC_7 Logic Functioning bit
 (41 14)  (915 334)  (915 334)  LC_7 Logic Functioning bit
 (50 14)  (924 334)  (924 334)  Cascade bit: LH_LC07_inmux02_5

 (6 15)  (880 335)  (880 335)  routing T_17_20.sp4_h_r_9 <X> T_17_20.sp4_h_l_44
 (12 15)  (886 335)  (886 335)  routing T_17_20.sp4_v_b_8 <X> T_17_20.sp4_v_t_46
 (17 15)  (891 335)  (891 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (892 335)  (892 335)  routing T_17_20.sp4_v_b_37 <X> T_17_20.lc_trk_g3_5
 (26 15)  (900 335)  (900 335)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 335)  (902 335)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 335)  (903 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (39 15)  (913 335)  (913 335)  LC_7 Logic Functioning bit
 (40 15)  (914 335)  (914 335)  LC_7 Logic Functioning bit


LogicTile_18_20

 (28 0)  (956 320)  (956 320)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 320)  (958 320)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 320)  (960 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 320)  (961 320)  routing T_18_20.lc_trk_g2_1 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 320)  (963 320)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.input_2_0
 (37 0)  (965 320)  (965 320)  LC_0 Logic Functioning bit
 (40 0)  (968 320)  (968 320)  LC_0 Logic Functioning bit
 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_l_23 <X> T_18_20.sp12_v_b_0
 (27 1)  (955 321)  (955 321)  routing T_18_20.lc_trk_g1_1 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 321)  (957 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 321)  (958 321)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 321)  (960 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (962 321)  (962 321)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.input_2_0
 (35 1)  (963 321)  (963 321)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.input_2_0
 (37 1)  (965 321)  (965 321)  LC_0 Logic Functioning bit
 (38 1)  (966 321)  (966 321)  LC_0 Logic Functioning bit
 (43 1)  (971 321)  (971 321)  LC_0 Logic Functioning bit
 (51 1)  (979 321)  (979 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (14 2)  (942 322)  (942 322)  routing T_18_20.bnr_op_4 <X> T_18_20.lc_trk_g0_4
 (22 2)  (950 322)  (950 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (952 322)  (952 322)  routing T_18_20.bot_op_7 <X> T_18_20.lc_trk_g0_7
 (27 2)  (955 322)  (955 322)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 322)  (956 322)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 322)  (957 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 322)  (959 322)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 322)  (961 322)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 322)  (965 322)  LC_1 Logic Functioning bit
 (39 2)  (967 322)  (967 322)  LC_1 Logic Functioning bit
 (41 2)  (969 322)  (969 322)  LC_1 Logic Functioning bit
 (43 2)  (971 322)  (971 322)  LC_1 Logic Functioning bit
 (14 3)  (942 323)  (942 323)  routing T_18_20.bnr_op_4 <X> T_18_20.lc_trk_g0_4
 (17 3)  (945 323)  (945 323)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (950 323)  (950 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (952 323)  (952 323)  routing T_18_20.bot_op_6 <X> T_18_20.lc_trk_g0_6
 (37 3)  (965 323)  (965 323)  LC_1 Logic Functioning bit
 (39 3)  (967 323)  (967 323)  LC_1 Logic Functioning bit
 (41 3)  (969 323)  (969 323)  LC_1 Logic Functioning bit
 (43 3)  (971 323)  (971 323)  LC_1 Logic Functioning bit
 (16 4)  (944 324)  (944 324)  routing T_18_20.sp4_v_b_1 <X> T_18_20.lc_trk_g1_1
 (17 4)  (945 324)  (945 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (946 324)  (946 324)  routing T_18_20.sp4_v_b_1 <X> T_18_20.lc_trk_g1_1
 (22 4)  (950 324)  (950 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (952 324)  (952 324)  routing T_18_20.bot_op_3 <X> T_18_20.lc_trk_g1_3
 (26 4)  (954 324)  (954 324)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 324)  (955 324)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 324)  (956 324)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 324)  (957 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 324)  (959 324)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 324)  (960 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (38 4)  (966 324)  (966 324)  LC_2 Logic Functioning bit
 (50 4)  (978 324)  (978 324)  Cascade bit: LH_LC02_inmux02_5

 (6 5)  (934 325)  (934 325)  routing T_18_20.sp4_h_l_38 <X> T_18_20.sp4_h_r_3
 (26 5)  (954 325)  (954 325)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 325)  (956 325)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 325)  (957 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 325)  (959 325)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (43 5)  (971 325)  (971 325)  LC_2 Logic Functioning bit
 (10 6)  (938 326)  (938 326)  routing T_18_20.sp4_v_b_11 <X> T_18_20.sp4_h_l_41
 (12 6)  (940 326)  (940 326)  routing T_18_20.sp4_v_t_46 <X> T_18_20.sp4_h_l_40
 (14 6)  (942 326)  (942 326)  routing T_18_20.bnr_op_4 <X> T_18_20.lc_trk_g1_4
 (21 6)  (949 326)  (949 326)  routing T_18_20.sp4_h_l_2 <X> T_18_20.lc_trk_g1_7
 (22 6)  (950 326)  (950 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (951 326)  (951 326)  routing T_18_20.sp4_h_l_2 <X> T_18_20.lc_trk_g1_7
 (24 6)  (952 326)  (952 326)  routing T_18_20.sp4_h_l_2 <X> T_18_20.lc_trk_g1_7
 (26 6)  (954 326)  (954 326)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.wire_logic_cluster/lc_3/in_0
 (28 6)  (956 326)  (956 326)  routing T_18_20.lc_trk_g2_2 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 326)  (957 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 326)  (959 326)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 326)  (961 326)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (11 7)  (939 327)  (939 327)  routing T_18_20.sp4_v_t_46 <X> T_18_20.sp4_h_l_40
 (13 7)  (941 327)  (941 327)  routing T_18_20.sp4_v_t_46 <X> T_18_20.sp4_h_l_40
 (14 7)  (942 327)  (942 327)  routing T_18_20.bnr_op_4 <X> T_18_20.lc_trk_g1_4
 (17 7)  (945 327)  (945 327)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (950 327)  (950 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (951 327)  (951 327)  routing T_18_20.sp4_v_b_22 <X> T_18_20.lc_trk_g1_6
 (24 7)  (952 327)  (952 327)  routing T_18_20.sp4_v_b_22 <X> T_18_20.lc_trk_g1_6
 (26 7)  (954 327)  (954 327)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 327)  (957 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 327)  (958 327)  routing T_18_20.lc_trk_g2_2 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 327)  (959 327)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 327)  (960 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (961 327)  (961 327)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.input_2_3
 (34 7)  (962 327)  (962 327)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.input_2_3
 (37 7)  (965 327)  (965 327)  LC_3 Logic Functioning bit
 (43 7)  (971 327)  (971 327)  LC_3 Logic Functioning bit
 (15 8)  (943 328)  (943 328)  routing T_18_20.sp4_h_r_33 <X> T_18_20.lc_trk_g2_1
 (16 8)  (944 328)  (944 328)  routing T_18_20.sp4_h_r_33 <X> T_18_20.lc_trk_g2_1
 (17 8)  (945 328)  (945 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (946 328)  (946 328)  routing T_18_20.sp4_h_r_33 <X> T_18_20.lc_trk_g2_1
 (21 8)  (949 328)  (949 328)  routing T_18_20.bnl_op_3 <X> T_18_20.lc_trk_g2_3
 (22 8)  (950 328)  (950 328)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (953 328)  (953 328)  routing T_18_20.rgt_op_2 <X> T_18_20.lc_trk_g2_2
 (27 8)  (955 328)  (955 328)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 328)  (957 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 328)  (958 328)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 328)  (961 328)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 328)  (964 328)  LC_4 Logic Functioning bit
 (38 8)  (966 328)  (966 328)  LC_4 Logic Functioning bit
 (39 8)  (967 328)  (967 328)  LC_4 Logic Functioning bit
 (40 8)  (968 328)  (968 328)  LC_4 Logic Functioning bit
 (8 9)  (936 329)  (936 329)  routing T_18_20.sp4_h_r_7 <X> T_18_20.sp4_v_b_7
 (21 9)  (949 329)  (949 329)  routing T_18_20.bnl_op_3 <X> T_18_20.lc_trk_g2_3
 (22 9)  (950 329)  (950 329)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (952 329)  (952 329)  routing T_18_20.rgt_op_2 <X> T_18_20.lc_trk_g2_2
 (27 9)  (955 329)  (955 329)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 329)  (956 329)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 329)  (957 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 329)  (959 329)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 329)  (960 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (961 329)  (961 329)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.input_2_4
 (34 9)  (962 329)  (962 329)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.input_2_4
 (35 9)  (963 329)  (963 329)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.input_2_4
 (36 9)  (964 329)  (964 329)  LC_4 Logic Functioning bit
 (38 9)  (966 329)  (966 329)  LC_4 Logic Functioning bit
 (39 9)  (967 329)  (967 329)  LC_4 Logic Functioning bit
 (41 9)  (969 329)  (969 329)  LC_4 Logic Functioning bit
 (43 9)  (971 329)  (971 329)  LC_4 Logic Functioning bit
 (8 10)  (936 330)  (936 330)  routing T_18_20.sp4_h_r_7 <X> T_18_20.sp4_h_l_42
 (11 10)  (939 330)  (939 330)  routing T_18_20.sp4_h_l_38 <X> T_18_20.sp4_v_t_45
 (22 10)  (950 330)  (950 330)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (951 330)  (951 330)  routing T_18_20.sp12_v_b_23 <X> T_18_20.lc_trk_g2_7
 (25 10)  (953 330)  (953 330)  routing T_18_20.bnl_op_6 <X> T_18_20.lc_trk_g2_6
 (29 10)  (957 330)  (957 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 330)  (958 330)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 330)  (959 330)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 330)  (960 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 330)  (961 330)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 330)  (963 330)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.input_2_5
 (38 10)  (966 330)  (966 330)  LC_5 Logic Functioning bit
 (39 10)  (967 330)  (967 330)  LC_5 Logic Functioning bit
 (42 10)  (970 330)  (970 330)  LC_5 Logic Functioning bit
 (43 10)  (971 330)  (971 330)  LC_5 Logic Functioning bit
 (17 11)  (945 331)  (945 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (949 331)  (949 331)  routing T_18_20.sp12_v_b_23 <X> T_18_20.lc_trk_g2_7
 (22 11)  (950 331)  (950 331)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (953 331)  (953 331)  routing T_18_20.bnl_op_6 <X> T_18_20.lc_trk_g2_6
 (26 11)  (954 331)  (954 331)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 331)  (956 331)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 331)  (957 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 331)  (958 331)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 331)  (959 331)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 331)  (960 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (963 331)  (963 331)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.input_2_5
 (36 11)  (964 331)  (964 331)  LC_5 Logic Functioning bit
 (37 11)  (965 331)  (965 331)  LC_5 Logic Functioning bit
 (40 11)  (968 331)  (968 331)  LC_5 Logic Functioning bit
 (41 11)  (969 331)  (969 331)  LC_5 Logic Functioning bit
 (4 12)  (932 332)  (932 332)  routing T_18_20.sp4_h_l_38 <X> T_18_20.sp4_v_b_9
 (6 12)  (934 332)  (934 332)  routing T_18_20.sp4_h_l_38 <X> T_18_20.sp4_v_b_9
 (15 12)  (943 332)  (943 332)  routing T_18_20.rgt_op_1 <X> T_18_20.lc_trk_g3_1
 (17 12)  (945 332)  (945 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 332)  (946 332)  routing T_18_20.rgt_op_1 <X> T_18_20.lc_trk_g3_1
 (22 12)  (950 332)  (950 332)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (952 332)  (952 332)  routing T_18_20.tnl_op_3 <X> T_18_20.lc_trk_g3_3
 (27 12)  (955 332)  (955 332)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 332)  (956 332)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 332)  (957 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 332)  (958 332)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 332)  (960 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 332)  (961 332)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 332)  (963 332)  routing T_18_20.lc_trk_g0_4 <X> T_18_20.input_2_6
 (36 12)  (964 332)  (964 332)  LC_6 Logic Functioning bit
 (37 12)  (965 332)  (965 332)  LC_6 Logic Functioning bit
 (39 12)  (967 332)  (967 332)  LC_6 Logic Functioning bit
 (40 12)  (968 332)  (968 332)  LC_6 Logic Functioning bit
 (42 12)  (970 332)  (970 332)  LC_6 Logic Functioning bit
 (5 13)  (933 333)  (933 333)  routing T_18_20.sp4_h_l_38 <X> T_18_20.sp4_v_b_9
 (14 13)  (942 333)  (942 333)  routing T_18_20.sp4_r_v_b_40 <X> T_18_20.lc_trk_g3_0
 (17 13)  (945 333)  (945 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (949 333)  (949 333)  routing T_18_20.tnl_op_3 <X> T_18_20.lc_trk_g3_3
 (27 13)  (955 333)  (955 333)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 333)  (956 333)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 333)  (957 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 333)  (958 333)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 333)  (959 333)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 333)  (960 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (964 333)  (964 333)  LC_6 Logic Functioning bit
 (37 13)  (965 333)  (965 333)  LC_6 Logic Functioning bit
 (39 13)  (967 333)  (967 333)  LC_6 Logic Functioning bit
 (43 13)  (971 333)  (971 333)  LC_6 Logic Functioning bit
 (26 14)  (954 334)  (954 334)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 334)  (955 334)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 334)  (957 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 334)  (959 334)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 334)  (960 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 334)  (961 334)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (39 14)  (967 334)  (967 334)  LC_7 Logic Functioning bit
 (41 14)  (969 334)  (969 334)  LC_7 Logic Functioning bit
 (42 14)  (970 334)  (970 334)  LC_7 Logic Functioning bit
 (43 14)  (971 334)  (971 334)  LC_7 Logic Functioning bit
 (50 14)  (978 334)  (978 334)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (950 335)  (950 335)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (952 335)  (952 335)  routing T_18_20.tnl_op_6 <X> T_18_20.lc_trk_g3_6
 (25 15)  (953 335)  (953 335)  routing T_18_20.tnl_op_6 <X> T_18_20.lc_trk_g3_6
 (26 15)  (954 335)  (954 335)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 335)  (955 335)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 335)  (957 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 335)  (958 335)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 335)  (964 335)  LC_7 Logic Functioning bit
 (37 15)  (965 335)  (965 335)  LC_7 Logic Functioning bit
 (38 15)  (966 335)  (966 335)  LC_7 Logic Functioning bit
 (40 15)  (968 335)  (968 335)  LC_7 Logic Functioning bit


LogicTile_19_20

 (12 0)  (994 320)  (994 320)  routing T_19_20.sp4_h_l_46 <X> T_19_20.sp4_h_r_2
 (25 0)  (1007 320)  (1007 320)  routing T_19_20.sp4_v_b_2 <X> T_19_20.lc_trk_g0_2
 (27 0)  (1009 320)  (1009 320)  routing T_19_20.lc_trk_g1_4 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 320)  (1011 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 320)  (1012 320)  routing T_19_20.lc_trk_g1_4 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 320)  (1013 320)  routing T_19_20.lc_trk_g0_7 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 320)  (1014 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 320)  (1019 320)  LC_0 Logic Functioning bit
 (38 0)  (1020 320)  (1020 320)  LC_0 Logic Functioning bit
 (40 0)  (1022 320)  (1022 320)  LC_0 Logic Functioning bit
 (41 0)  (1023 320)  (1023 320)  LC_0 Logic Functioning bit
 (13 1)  (995 321)  (995 321)  routing T_19_20.sp4_h_l_46 <X> T_19_20.sp4_h_r_2
 (14 1)  (996 321)  (996 321)  routing T_19_20.sp4_r_v_b_35 <X> T_19_20.lc_trk_g0_0
 (17 1)  (999 321)  (999 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (1004 321)  (1004 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1005 321)  (1005 321)  routing T_19_20.sp4_v_b_2 <X> T_19_20.lc_trk_g0_2
 (26 1)  (1008 321)  (1008 321)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 321)  (1009 321)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 321)  (1011 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 321)  (1013 321)  routing T_19_20.lc_trk_g0_7 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 321)  (1014 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1018 321)  (1018 321)  LC_0 Logic Functioning bit
 (39 1)  (1021 321)  (1021 321)  LC_0 Logic Functioning bit
 (42 1)  (1024 321)  (1024 321)  LC_0 Logic Functioning bit
 (43 1)  (1025 321)  (1025 321)  LC_0 Logic Functioning bit
 (0 2)  (982 322)  (982 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (1 2)  (983 322)  (983 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 322)  (996 322)  routing T_19_20.bnr_op_4 <X> T_19_20.lc_trk_g0_4
 (21 2)  (1003 322)  (1003 322)  routing T_19_20.bnr_op_7 <X> T_19_20.lc_trk_g0_7
 (22 2)  (1004 322)  (1004 322)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (1008 322)  (1008 322)  routing T_19_20.lc_trk_g1_6 <X> T_19_20.wire_logic_cluster/lc_1/in_0
 (31 2)  (1013 322)  (1013 322)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 322)  (1014 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 322)  (1018 322)  LC_1 Logic Functioning bit
 (37 2)  (1019 322)  (1019 322)  LC_1 Logic Functioning bit
 (39 2)  (1021 322)  (1021 322)  LC_1 Logic Functioning bit
 (43 2)  (1025 322)  (1025 322)  LC_1 Logic Functioning bit
 (46 2)  (1028 322)  (1028 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (1029 322)  (1029 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (1032 322)  (1032 322)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (996 323)  (996 323)  routing T_19_20.bnr_op_4 <X> T_19_20.lc_trk_g0_4
 (17 3)  (999 323)  (999 323)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (1003 323)  (1003 323)  routing T_19_20.bnr_op_7 <X> T_19_20.lc_trk_g0_7
 (22 3)  (1004 323)  (1004 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1005 323)  (1005 323)  routing T_19_20.sp4_v_b_22 <X> T_19_20.lc_trk_g0_6
 (24 3)  (1006 323)  (1006 323)  routing T_19_20.sp4_v_b_22 <X> T_19_20.lc_trk_g0_6
 (26 3)  (1008 323)  (1008 323)  routing T_19_20.lc_trk_g1_6 <X> T_19_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 323)  (1009 323)  routing T_19_20.lc_trk_g1_6 <X> T_19_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 323)  (1011 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 323)  (1013 323)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 323)  (1018 323)  LC_1 Logic Functioning bit
 (37 3)  (1019 323)  (1019 323)  LC_1 Logic Functioning bit
 (38 3)  (1020 323)  (1020 323)  LC_1 Logic Functioning bit
 (42 3)  (1024 323)  (1024 323)  LC_1 Logic Functioning bit
 (1 4)  (983 324)  (983 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 324)  (1003 324)  routing T_19_20.wire_logic_cluster/lc_3/out <X> T_19_20.lc_trk_g1_3
 (22 4)  (1004 324)  (1004 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (1013 324)  (1013 324)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 324)  (1014 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 324)  (1015 324)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 324)  (1016 324)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (38 4)  (1020 324)  (1020 324)  LC_2 Logic Functioning bit
 (39 4)  (1021 324)  (1021 324)  LC_2 Logic Functioning bit
 (42 4)  (1024 324)  (1024 324)  LC_2 Logic Functioning bit
 (43 4)  (1025 324)  (1025 324)  LC_2 Logic Functioning bit
 (50 4)  (1032 324)  (1032 324)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (983 325)  (983 325)  routing T_19_20.lc_trk_g0_2 <X> T_19_20.wire_logic_cluster/lc_7/cen
 (38 5)  (1020 325)  (1020 325)  LC_2 Logic Functioning bit
 (39 5)  (1021 325)  (1021 325)  LC_2 Logic Functioning bit
 (42 5)  (1024 325)  (1024 325)  LC_2 Logic Functioning bit
 (43 5)  (1025 325)  (1025 325)  LC_2 Logic Functioning bit
 (10 6)  (992 326)  (992 326)  routing T_19_20.sp4_v_b_11 <X> T_19_20.sp4_h_l_41
 (12 6)  (994 326)  (994 326)  routing T_19_20.sp4_v_b_5 <X> T_19_20.sp4_h_l_40
 (17 6)  (999 326)  (999 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 326)  (1000 326)  routing T_19_20.wire_logic_cluster/lc_5/out <X> T_19_20.lc_trk_g1_5
 (25 6)  (1007 326)  (1007 326)  routing T_19_20.sp4_v_t_3 <X> T_19_20.lc_trk_g1_6
 (27 6)  (1009 326)  (1009 326)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 326)  (1011 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 326)  (1012 326)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 326)  (1013 326)  routing T_19_20.lc_trk_g0_4 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 326)  (1014 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 326)  (1018 326)  LC_3 Logic Functioning bit
 (38 6)  (1020 326)  (1020 326)  LC_3 Logic Functioning bit
 (40 6)  (1022 326)  (1022 326)  LC_3 Logic Functioning bit
 (42 6)  (1024 326)  (1024 326)  LC_3 Logic Functioning bit
 (15 7)  (997 327)  (997 327)  routing T_19_20.sp4_v_t_9 <X> T_19_20.lc_trk_g1_4
 (16 7)  (998 327)  (998 327)  routing T_19_20.sp4_v_t_9 <X> T_19_20.lc_trk_g1_4
 (17 7)  (999 327)  (999 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (1004 327)  (1004 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1005 327)  (1005 327)  routing T_19_20.sp4_v_t_3 <X> T_19_20.lc_trk_g1_6
 (25 7)  (1007 327)  (1007 327)  routing T_19_20.sp4_v_t_3 <X> T_19_20.lc_trk_g1_6
 (36 7)  (1018 327)  (1018 327)  LC_3 Logic Functioning bit
 (38 7)  (1020 327)  (1020 327)  LC_3 Logic Functioning bit
 (40 7)  (1022 327)  (1022 327)  LC_3 Logic Functioning bit
 (42 7)  (1024 327)  (1024 327)  LC_3 Logic Functioning bit
 (52 7)  (1034 327)  (1034 327)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (31 10)  (1013 330)  (1013 330)  routing T_19_20.lc_trk_g2_4 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 330)  (1014 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 330)  (1015 330)  routing T_19_20.lc_trk_g2_4 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 330)  (1018 330)  LC_5 Logic Functioning bit
 (37 10)  (1019 330)  (1019 330)  LC_5 Logic Functioning bit
 (38 10)  (1020 330)  (1020 330)  LC_5 Logic Functioning bit
 (39 10)  (1021 330)  (1021 330)  LC_5 Logic Functioning bit
 (45 10)  (1027 330)  (1027 330)  LC_5 Logic Functioning bit
 (14 11)  (996 331)  (996 331)  routing T_19_20.sp4_r_v_b_36 <X> T_19_20.lc_trk_g2_4
 (17 11)  (999 331)  (999 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (36 11)  (1018 331)  (1018 331)  LC_5 Logic Functioning bit
 (37 11)  (1019 331)  (1019 331)  LC_5 Logic Functioning bit
 (38 11)  (1020 331)  (1020 331)  LC_5 Logic Functioning bit
 (39 11)  (1021 331)  (1021 331)  LC_5 Logic Functioning bit
 (3 12)  (985 332)  (985 332)  routing T_19_20.sp12_v_t_22 <X> T_19_20.sp12_h_r_1
 (1 14)  (983 334)  (983 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (6 14)  (988 334)  (988 334)  routing T_19_20.sp4_v_b_6 <X> T_19_20.sp4_v_t_44
 (14 14)  (996 334)  (996 334)  routing T_19_20.bnl_op_4 <X> T_19_20.lc_trk_g3_4
 (3 15)  (985 335)  (985 335)  routing T_19_20.sp12_h_l_22 <X> T_19_20.sp12_v_t_22
 (5 15)  (987 335)  (987 335)  routing T_19_20.sp4_v_b_6 <X> T_19_20.sp4_v_t_44
 (14 15)  (996 335)  (996 335)  routing T_19_20.bnl_op_4 <X> T_19_20.lc_trk_g3_4
 (17 15)  (999 335)  (999 335)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_20_20

 (16 0)  (1052 320)  (1052 320)  routing T_20_20.sp12_h_l_14 <X> T_20_20.lc_trk_g0_1
 (17 0)  (1053 320)  (1053 320)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (26 0)  (1062 320)  (1062 320)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (1065 320)  (1065 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 320)  (1068 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 320)  (1069 320)  routing T_20_20.lc_trk_g2_1 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (51 0)  (1087 320)  (1087 320)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (14 1)  (1050 321)  (1050 321)  routing T_20_20.top_op_0 <X> T_20_20.lc_trk_g0_0
 (15 1)  (1051 321)  (1051 321)  routing T_20_20.top_op_0 <X> T_20_20.lc_trk_g0_0
 (17 1)  (1053 321)  (1053 321)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (1054 321)  (1054 321)  routing T_20_20.sp12_h_l_14 <X> T_20_20.lc_trk_g0_1
 (26 1)  (1062 321)  (1062 321)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 321)  (1063 321)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 321)  (1064 321)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 321)  (1065 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (1073 321)  (1073 321)  LC_0 Logic Functioning bit
 (39 1)  (1075 321)  (1075 321)  LC_0 Logic Functioning bit
 (53 1)  (1089 321)  (1089 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1036 322)  (1036 322)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 322)  (1037 322)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 322)  (1038 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1051 322)  (1051 322)  routing T_20_20.top_op_5 <X> T_20_20.lc_trk_g0_5
 (17 2)  (1053 322)  (1053 322)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (29 2)  (1065 322)  (1065 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 322)  (1066 322)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 322)  (1067 322)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 322)  (1068 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 322)  (1069 322)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 322)  (1071 322)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.input_2_1
 (37 2)  (1073 322)  (1073 322)  LC_1 Logic Functioning bit
 (42 2)  (1078 322)  (1078 322)  LC_1 Logic Functioning bit
 (18 3)  (1054 323)  (1054 323)  routing T_20_20.top_op_5 <X> T_20_20.lc_trk_g0_5
 (22 3)  (1058 323)  (1058 323)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (28 3)  (1064 323)  (1064 323)  routing T_20_20.lc_trk_g2_1 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 323)  (1065 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 323)  (1066 323)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (1068 323)  (1068 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1069 323)  (1069 323)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.input_2_1
 (34 3)  (1070 323)  (1070 323)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.input_2_1
 (37 3)  (1073 323)  (1073 323)  LC_1 Logic Functioning bit
 (25 4)  (1061 324)  (1061 324)  routing T_20_20.sp12_h_r_2 <X> T_20_20.lc_trk_g1_2
 (28 4)  (1064 324)  (1064 324)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 324)  (1065 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 324)  (1066 324)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 324)  (1067 324)  routing T_20_20.lc_trk_g0_5 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 324)  (1068 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 324)  (1072 324)  LC_2 Logic Functioning bit
 (37 4)  (1073 324)  (1073 324)  LC_2 Logic Functioning bit
 (39 4)  (1075 324)  (1075 324)  LC_2 Logic Functioning bit
 (42 4)  (1078 324)  (1078 324)  LC_2 Logic Functioning bit
 (43 4)  (1079 324)  (1079 324)  LC_2 Logic Functioning bit
 (45 4)  (1081 324)  (1081 324)  LC_2 Logic Functioning bit
 (47 4)  (1083 324)  (1083 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (1086 324)  (1086 324)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (1058 325)  (1058 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (1060 325)  (1060 325)  routing T_20_20.sp12_h_r_2 <X> T_20_20.lc_trk_g1_2
 (25 5)  (1061 325)  (1061 325)  routing T_20_20.sp12_h_r_2 <X> T_20_20.lc_trk_g1_2
 (26 5)  (1062 325)  (1062 325)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 325)  (1063 325)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 325)  (1064 325)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 325)  (1065 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (1072 325)  (1072 325)  LC_2 Logic Functioning bit
 (37 5)  (1073 325)  (1073 325)  LC_2 Logic Functioning bit
 (42 5)  (1078 325)  (1078 325)  LC_2 Logic Functioning bit
 (43 5)  (1079 325)  (1079 325)  LC_2 Logic Functioning bit
 (47 5)  (1083 325)  (1083 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (53 5)  (1089 325)  (1089 325)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (21 6)  (1057 326)  (1057 326)  routing T_20_20.wire_logic_cluster/lc_7/out <X> T_20_20.lc_trk_g1_7
 (22 6)  (1058 326)  (1058 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (4 7)  (1040 327)  (1040 327)  routing T_20_20.sp4_v_b_10 <X> T_20_20.sp4_h_l_38
 (9 7)  (1045 327)  (1045 327)  routing T_20_20.sp4_v_b_4 <X> T_20_20.sp4_v_t_41
 (15 8)  (1051 328)  (1051 328)  routing T_20_20.sp4_h_r_41 <X> T_20_20.lc_trk_g2_1
 (16 8)  (1052 328)  (1052 328)  routing T_20_20.sp4_h_r_41 <X> T_20_20.lc_trk_g2_1
 (17 8)  (1053 328)  (1053 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1054 328)  (1054 328)  routing T_20_20.sp4_h_r_41 <X> T_20_20.lc_trk_g2_1
 (17 9)  (1053 329)  (1053 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (1054 329)  (1054 329)  routing T_20_20.sp4_h_r_41 <X> T_20_20.lc_trk_g2_1
 (0 10)  (1036 330)  (1036 330)  routing T_20_20.glb_netwk_2 <X> T_20_20.glb2local_2
 (1 10)  (1037 330)  (1037 330)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (15 10)  (1051 330)  (1051 330)  routing T_20_20.sp4_v_t_32 <X> T_20_20.lc_trk_g2_5
 (16 10)  (1052 330)  (1052 330)  routing T_20_20.sp4_v_t_32 <X> T_20_20.lc_trk_g2_5
 (17 10)  (1053 330)  (1053 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (4 11)  (1040 331)  (1040 331)  routing T_20_20.sp4_v_b_1 <X> T_20_20.sp4_h_l_43
 (14 11)  (1050 331)  (1050 331)  routing T_20_20.sp4_r_v_b_36 <X> T_20_20.lc_trk_g2_4
 (17 11)  (1053 331)  (1053 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 12)  (1058 332)  (1058 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (1061 332)  (1061 332)  routing T_20_20.sp12_v_t_1 <X> T_20_20.lc_trk_g3_2
 (26 12)  (1062 332)  (1062 332)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (1064 332)  (1064 332)  routing T_20_20.lc_trk_g2_1 <X> T_20_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 332)  (1065 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 332)  (1068 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 332)  (1070 332)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 332)  (1071 332)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.input_2_6
 (42 12)  (1078 332)  (1078 332)  LC_6 Logic Functioning bit
 (21 13)  (1057 333)  (1057 333)  routing T_20_20.sp4_r_v_b_43 <X> T_20_20.lc_trk_g3_3
 (22 13)  (1058 333)  (1058 333)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (1060 333)  (1060 333)  routing T_20_20.sp12_v_t_1 <X> T_20_20.lc_trk_g3_2
 (25 13)  (1061 333)  (1061 333)  routing T_20_20.sp12_v_t_1 <X> T_20_20.lc_trk_g3_2
 (26 13)  (1062 333)  (1062 333)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 333)  (1065 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 333)  (1067 333)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 333)  (1068 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1070 333)  (1070 333)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.input_2_6
 (35 13)  (1071 333)  (1071 333)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.input_2_6
 (41 13)  (1077 333)  (1077 333)  LC_6 Logic Functioning bit
 (43 13)  (1079 333)  (1079 333)  LC_6 Logic Functioning bit
 (14 14)  (1050 334)  (1050 334)  routing T_20_20.sp4_h_r_36 <X> T_20_20.lc_trk_g3_4
 (21 14)  (1057 334)  (1057 334)  routing T_20_20.rgt_op_7 <X> T_20_20.lc_trk_g3_7
 (22 14)  (1058 334)  (1058 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1060 334)  (1060 334)  routing T_20_20.rgt_op_7 <X> T_20_20.lc_trk_g3_7
 (29 14)  (1065 334)  (1065 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 334)  (1068 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 334)  (1069 334)  routing T_20_20.lc_trk_g2_0 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 334)  (1072 334)  LC_7 Logic Functioning bit
 (37 14)  (1073 334)  (1073 334)  LC_7 Logic Functioning bit
 (43 14)  (1079 334)  (1079 334)  LC_7 Logic Functioning bit
 (45 14)  (1081 334)  (1081 334)  LC_7 Logic Functioning bit
 (50 14)  (1086 334)  (1086 334)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (1088 334)  (1088 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (4 15)  (1040 335)  (1040 335)  routing T_20_20.sp4_v_b_4 <X> T_20_20.sp4_h_l_44
 (15 15)  (1051 335)  (1051 335)  routing T_20_20.sp4_h_r_36 <X> T_20_20.lc_trk_g3_4
 (16 15)  (1052 335)  (1052 335)  routing T_20_20.sp4_h_r_36 <X> T_20_20.lc_trk_g3_4
 (17 15)  (1053 335)  (1053 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (26 15)  (1062 335)  (1062 335)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 335)  (1063 335)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 335)  (1064 335)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 335)  (1065 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (1072 335)  (1072 335)  LC_7 Logic Functioning bit
 (37 15)  (1073 335)  (1073 335)  LC_7 Logic Functioning bit
 (42 15)  (1078 335)  (1078 335)  LC_7 Logic Functioning bit
 (43 15)  (1079 335)  (1079 335)  LC_7 Logic Functioning bit
 (52 15)  (1088 335)  (1088 335)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (1089 335)  (1089 335)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_21_20

 (14 0)  (1104 320)  (1104 320)  routing T_21_20.sp4_v_b_8 <X> T_21_20.lc_trk_g0_0
 (25 0)  (1115 320)  (1115 320)  routing T_21_20.lft_op_2 <X> T_21_20.lc_trk_g0_2
 (28 0)  (1118 320)  (1118 320)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 320)  (1119 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 320)  (1120 320)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 320)  (1121 320)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 320)  (1122 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 320)  (1124 320)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_0/in_3
 (40 0)  (1130 320)  (1130 320)  LC_0 Logic Functioning bit
 (42 0)  (1132 320)  (1132 320)  LC_0 Logic Functioning bit
 (14 1)  (1104 321)  (1104 321)  routing T_21_20.sp4_v_b_8 <X> T_21_20.lc_trk_g0_0
 (16 1)  (1106 321)  (1106 321)  routing T_21_20.sp4_v_b_8 <X> T_21_20.lc_trk_g0_0
 (17 1)  (1107 321)  (1107 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (1112 321)  (1112 321)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1114 321)  (1114 321)  routing T_21_20.lft_op_2 <X> T_21_20.lc_trk_g0_2
 (40 1)  (1130 321)  (1130 321)  LC_0 Logic Functioning bit
 (42 1)  (1132 321)  (1132 321)  LC_0 Logic Functioning bit
 (0 2)  (1090 322)  (1090 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 322)  (1091 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 322)  (1092 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 322)  (1104 322)  routing T_21_20.sp4_v_t_1 <X> T_21_20.lc_trk_g0_4
 (29 2)  (1119 322)  (1119 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 322)  (1120 322)  routing T_21_20.lc_trk_g0_4 <X> T_21_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 322)  (1121 322)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 322)  (1122 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 322)  (1124 322)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 322)  (1127 322)  LC_1 Logic Functioning bit
 (50 2)  (1140 322)  (1140 322)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (1141 322)  (1141 322)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (3 3)  (1093 323)  (1093 323)  routing T_21_20.sp12_v_b_0 <X> T_21_20.sp12_h_l_23
 (14 3)  (1104 323)  (1104 323)  routing T_21_20.sp4_v_t_1 <X> T_21_20.lc_trk_g0_4
 (16 3)  (1106 323)  (1106 323)  routing T_21_20.sp4_v_t_1 <X> T_21_20.lc_trk_g0_4
 (17 3)  (1107 323)  (1107 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (1112 323)  (1112 323)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (27 3)  (1117 323)  (1117 323)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 323)  (1118 323)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 323)  (1119 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 323)  (1121 323)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_1/in_3
 (26 4)  (1116 324)  (1116 324)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 324)  (1117 324)  routing T_21_20.lc_trk_g1_6 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 324)  (1119 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 324)  (1120 324)  routing T_21_20.lc_trk_g1_6 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 324)  (1121 324)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 324)  (1122 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 324)  (1124 324)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (51 4)  (1141 324)  (1141 324)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (11 5)  (1101 325)  (1101 325)  routing T_21_20.sp4_h_l_40 <X> T_21_20.sp4_h_r_5
 (14 5)  (1104 325)  (1104 325)  routing T_21_20.sp4_r_v_b_24 <X> T_21_20.lc_trk_g1_0
 (17 5)  (1107 325)  (1107 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (1112 325)  (1112 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1113 325)  (1113 325)  routing T_21_20.sp12_h_l_17 <X> T_21_20.lc_trk_g1_2
 (25 5)  (1115 325)  (1115 325)  routing T_21_20.sp12_h_l_17 <X> T_21_20.lc_trk_g1_2
 (26 5)  (1116 325)  (1116 325)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 325)  (1117 325)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 325)  (1118 325)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 325)  (1119 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 325)  (1120 325)  routing T_21_20.lc_trk_g1_6 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (1122 325)  (1122 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (41 5)  (1131 325)  (1131 325)  LC_2 Logic Functioning bit
 (14 6)  (1104 326)  (1104 326)  routing T_21_20.wire_logic_cluster/lc_4/out <X> T_21_20.lc_trk_g1_4
 (15 6)  (1105 326)  (1105 326)  routing T_21_20.sp12_h_r_5 <X> T_21_20.lc_trk_g1_5
 (17 6)  (1107 326)  (1107 326)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (1108 326)  (1108 326)  routing T_21_20.sp12_h_r_5 <X> T_21_20.lc_trk_g1_5
 (22 6)  (1112 326)  (1112 326)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1114 326)  (1114 326)  routing T_21_20.top_op_7 <X> T_21_20.lc_trk_g1_7
 (26 6)  (1116 326)  (1116 326)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 326)  (1117 326)  routing T_21_20.lc_trk_g1_5 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 326)  (1119 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 326)  (1120 326)  routing T_21_20.lc_trk_g1_5 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 326)  (1121 326)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 326)  (1122 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (1130 326)  (1130 326)  LC_3 Logic Functioning bit
 (8 7)  (1098 327)  (1098 327)  routing T_21_20.sp4_h_l_41 <X> T_21_20.sp4_v_t_41
 (17 7)  (1107 327)  (1107 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (1108 327)  (1108 327)  routing T_21_20.sp12_h_r_5 <X> T_21_20.lc_trk_g1_5
 (21 7)  (1111 327)  (1111 327)  routing T_21_20.top_op_7 <X> T_21_20.lc_trk_g1_7
 (22 7)  (1112 327)  (1112 327)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1114 327)  (1114 327)  routing T_21_20.top_op_6 <X> T_21_20.lc_trk_g1_6
 (25 7)  (1115 327)  (1115 327)  routing T_21_20.top_op_6 <X> T_21_20.lc_trk_g1_6
 (27 7)  (1117 327)  (1117 327)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 327)  (1119 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 327)  (1121 327)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (1122 327)  (1122 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1124 327)  (1124 327)  routing T_21_20.lc_trk_g1_0 <X> T_21_20.input_2_3
 (40 7)  (1130 327)  (1130 327)  LC_3 Logic Functioning bit
 (41 7)  (1131 327)  (1131 327)  LC_3 Logic Functioning bit
 (12 8)  (1102 328)  (1102 328)  routing T_21_20.sp4_h_l_40 <X> T_21_20.sp4_h_r_8
 (14 8)  (1104 328)  (1104 328)  routing T_21_20.wire_logic_cluster/lc_0/out <X> T_21_20.lc_trk_g2_0
 (15 8)  (1105 328)  (1105 328)  routing T_21_20.rgt_op_1 <X> T_21_20.lc_trk_g2_1
 (17 8)  (1107 328)  (1107 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1108 328)  (1108 328)  routing T_21_20.rgt_op_1 <X> T_21_20.lc_trk_g2_1
 (27 8)  (1117 328)  (1117 328)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 328)  (1119 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 328)  (1121 328)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 328)  (1122 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 328)  (1124 328)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 328)  (1126 328)  LC_4 Logic Functioning bit
 (37 8)  (1127 328)  (1127 328)  LC_4 Logic Functioning bit
 (43 8)  (1133 328)  (1133 328)  LC_4 Logic Functioning bit
 (45 8)  (1135 328)  (1135 328)  LC_4 Logic Functioning bit
 (50 8)  (1140 328)  (1140 328)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (1142 328)  (1142 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (13 9)  (1103 329)  (1103 329)  routing T_21_20.sp4_h_l_40 <X> T_21_20.sp4_h_r_8
 (17 9)  (1107 329)  (1107 329)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (1112 329)  (1112 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1113 329)  (1113 329)  routing T_21_20.sp4_h_l_15 <X> T_21_20.lc_trk_g2_2
 (24 9)  (1114 329)  (1114 329)  routing T_21_20.sp4_h_l_15 <X> T_21_20.lc_trk_g2_2
 (25 9)  (1115 329)  (1115 329)  routing T_21_20.sp4_h_l_15 <X> T_21_20.lc_trk_g2_2
 (26 9)  (1116 329)  (1116 329)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 329)  (1118 329)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 329)  (1119 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 329)  (1120 329)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (36 9)  (1126 329)  (1126 329)  LC_4 Logic Functioning bit
 (37 9)  (1127 329)  (1127 329)  LC_4 Logic Functioning bit
 (42 9)  (1132 329)  (1132 329)  LC_4 Logic Functioning bit
 (43 9)  (1133 329)  (1133 329)  LC_4 Logic Functioning bit
 (0 10)  (1090 330)  (1090 330)  routing T_21_20.glb_netwk_2 <X> T_21_20.glb2local_2
 (1 10)  (1091 330)  (1091 330)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (12 10)  (1102 330)  (1102 330)  routing T_21_20.sp4_v_t_45 <X> T_21_20.sp4_h_l_45
 (15 10)  (1105 330)  (1105 330)  routing T_21_20.rgt_op_5 <X> T_21_20.lc_trk_g2_5
 (17 10)  (1107 330)  (1107 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1108 330)  (1108 330)  routing T_21_20.rgt_op_5 <X> T_21_20.lc_trk_g2_5
 (29 10)  (1119 330)  (1119 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 330)  (1122 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 330)  (1123 330)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 330)  (1124 330)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (40 10)  (1130 330)  (1130 330)  LC_5 Logic Functioning bit
 (42 10)  (1132 330)  (1132 330)  LC_5 Logic Functioning bit
 (11 11)  (1101 331)  (1101 331)  routing T_21_20.sp4_v_t_45 <X> T_21_20.sp4_h_l_45
 (22 11)  (1112 331)  (1112 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1113 331)  (1113 331)  routing T_21_20.sp4_v_b_46 <X> T_21_20.lc_trk_g2_6
 (24 11)  (1114 331)  (1114 331)  routing T_21_20.sp4_v_b_46 <X> T_21_20.lc_trk_g2_6
 (26 11)  (1116 331)  (1116 331)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 331)  (1117 331)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 331)  (1119 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 331)  (1120 331)  routing T_21_20.lc_trk_g0_2 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 331)  (1121 331)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (48 11)  (1138 331)  (1138 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (1105 332)  (1105 332)  routing T_21_20.tnl_op_1 <X> T_21_20.lc_trk_g3_1
 (17 12)  (1107 332)  (1107 332)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (1112 332)  (1112 332)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1114 332)  (1114 332)  routing T_21_20.tnl_op_3 <X> T_21_20.lc_trk_g3_3
 (26 12)  (1116 332)  (1116 332)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (37 12)  (1127 332)  (1127 332)  LC_6 Logic Functioning bit
 (42 12)  (1132 332)  (1132 332)  LC_6 Logic Functioning bit
 (14 13)  (1104 333)  (1104 333)  routing T_21_20.tnl_op_0 <X> T_21_20.lc_trk_g3_0
 (15 13)  (1105 333)  (1105 333)  routing T_21_20.tnl_op_0 <X> T_21_20.lc_trk_g3_0
 (17 13)  (1107 333)  (1107 333)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (1108 333)  (1108 333)  routing T_21_20.tnl_op_1 <X> T_21_20.lc_trk_g3_1
 (21 13)  (1111 333)  (1111 333)  routing T_21_20.tnl_op_3 <X> T_21_20.lc_trk_g3_3
 (26 13)  (1116 333)  (1116 333)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 333)  (1117 333)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 333)  (1118 333)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 333)  (1119 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (1122 333)  (1122 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (1123 333)  (1123 333)  routing T_21_20.lc_trk_g2_0 <X> T_21_20.input_2_6
 (36 13)  (1126 333)  (1126 333)  LC_6 Logic Functioning bit
 (43 13)  (1133 333)  (1133 333)  LC_6 Logic Functioning bit
 (52 13)  (1142 333)  (1142 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (53 13)  (1143 333)  (1143 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 14)  (1095 334)  (1095 334)  routing T_21_20.sp4_v_t_38 <X> T_21_20.sp4_h_l_44
 (11 14)  (1101 334)  (1101 334)  routing T_21_20.sp4_v_b_8 <X> T_21_20.sp4_v_t_46
 (22 14)  (1112 334)  (1112 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1113 334)  (1113 334)  routing T_21_20.sp4_v_b_47 <X> T_21_20.lc_trk_g3_7
 (24 14)  (1114 334)  (1114 334)  routing T_21_20.sp4_v_b_47 <X> T_21_20.lc_trk_g3_7
 (26 14)  (1116 334)  (1116 334)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 334)  (1117 334)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 334)  (1118 334)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 334)  (1119 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 334)  (1121 334)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 334)  (1122 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 334)  (1123 334)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 334)  (1126 334)  LC_7 Logic Functioning bit
 (38 14)  (1128 334)  (1128 334)  LC_7 Logic Functioning bit
 (43 14)  (1133 334)  (1133 334)  LC_7 Logic Functioning bit
 (45 14)  (1135 334)  (1135 334)  LC_7 Logic Functioning bit
 (48 14)  (1138 334)  (1138 334)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (1141 334)  (1141 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (1142 334)  (1142 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (4 15)  (1094 335)  (1094 335)  routing T_21_20.sp4_v_t_38 <X> T_21_20.sp4_h_l_44
 (6 15)  (1096 335)  (1096 335)  routing T_21_20.sp4_v_t_38 <X> T_21_20.sp4_h_l_44
 (12 15)  (1102 335)  (1102 335)  routing T_21_20.sp4_v_b_8 <X> T_21_20.sp4_v_t_46
 (27 15)  (1117 335)  (1117 335)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 335)  (1119 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 335)  (1121 335)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 335)  (1122 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (1123 335)  (1123 335)  routing T_21_20.lc_trk_g2_1 <X> T_21_20.input_2_7
 (36 15)  (1126 335)  (1126 335)  LC_7 Logic Functioning bit
 (38 15)  (1128 335)  (1128 335)  LC_7 Logic Functioning bit


LogicTile_22_20

 (0 2)  (1144 322)  (1144 322)  routing T_22_20.glb_netwk_6 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 322)  (1145 322)  routing T_22_20.glb_netwk_6 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 322)  (1146 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1170 322)  (1170 322)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (31 2)  (1175 322)  (1175 322)  routing T_22_20.lc_trk_g0_6 <X> T_22_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 322)  (1176 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (41 2)  (1185 322)  (1185 322)  LC_1 Logic Functioning bit
 (43 2)  (1187 322)  (1187 322)  LC_1 Logic Functioning bit
 (48 2)  (1192 322)  (1192 322)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (17 3)  (1161 323)  (1161 323)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (1166 323)  (1166 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1167 323)  (1167 323)  routing T_22_20.sp4_v_b_22 <X> T_22_20.lc_trk_g0_6
 (24 3)  (1168 323)  (1168 323)  routing T_22_20.sp4_v_b_22 <X> T_22_20.lc_trk_g0_6
 (26 3)  (1170 323)  (1170 323)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 323)  (1171 323)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 323)  (1173 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 323)  (1175 323)  routing T_22_20.lc_trk_g0_6 <X> T_22_20.wire_logic_cluster/lc_1/in_3
 (40 3)  (1184 323)  (1184 323)  LC_1 Logic Functioning bit
 (42 3)  (1186 323)  (1186 323)  LC_1 Logic Functioning bit
 (4 4)  (1148 324)  (1148 324)  routing T_22_20.sp4_h_l_38 <X> T_22_20.sp4_v_b_3
 (22 4)  (1166 324)  (1166 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1167 324)  (1167 324)  routing T_22_20.sp12_h_l_16 <X> T_22_20.lc_trk_g1_3
 (5 5)  (1149 325)  (1149 325)  routing T_22_20.sp4_h_l_38 <X> T_22_20.sp4_v_b_3
 (21 5)  (1165 325)  (1165 325)  routing T_22_20.sp12_h_l_16 <X> T_22_20.lc_trk_g1_3
 (0 6)  (1144 326)  (1144 326)  routing T_22_20.glb_netwk_2 <X> T_22_20.glb2local_0
 (1 6)  (1145 326)  (1145 326)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (17 6)  (1161 326)  (1161 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1162 326)  (1162 326)  routing T_22_20.wire_logic_cluster/lc_5/out <X> T_22_20.lc_trk_g1_5
 (25 6)  (1169 326)  (1169 326)  routing T_22_20.sp12_h_l_5 <X> T_22_20.lc_trk_g1_6
 (22 7)  (1166 327)  (1166 327)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (1168 327)  (1168 327)  routing T_22_20.sp12_h_l_5 <X> T_22_20.lc_trk_g1_6
 (25 7)  (1169 327)  (1169 327)  routing T_22_20.sp12_h_l_5 <X> T_22_20.lc_trk_g1_6
 (26 8)  (1170 328)  (1170 328)  routing T_22_20.lc_trk_g0_4 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (1171 328)  (1171 328)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 328)  (1172 328)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 328)  (1173 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 328)  (1175 328)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 328)  (1176 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 328)  (1178 328)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (1179 328)  (1179 328)  routing T_22_20.lc_trk_g1_5 <X> T_22_20.input_2_4
 (40 8)  (1184 328)  (1184 328)  LC_4 Logic Functioning bit
 (42 8)  (1186 328)  (1186 328)  LC_4 Logic Functioning bit
 (29 9)  (1173 329)  (1173 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1175 329)  (1175 329)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (1176 329)  (1176 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1178 329)  (1178 329)  routing T_22_20.lc_trk_g1_5 <X> T_22_20.input_2_4
 (43 9)  (1187 329)  (1187 329)  LC_4 Logic Functioning bit
 (11 10)  (1155 330)  (1155 330)  routing T_22_20.sp4_h_l_38 <X> T_22_20.sp4_v_t_45
 (19 10)  (1163 330)  (1163 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (29 10)  (1173 330)  (1173 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 330)  (1174 330)  routing T_22_20.lc_trk_g0_6 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 330)  (1176 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 330)  (1178 330)  routing T_22_20.lc_trk_g1_3 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (1181 330)  (1181 330)  LC_5 Logic Functioning bit
 (45 10)  (1189 330)  (1189 330)  LC_5 Logic Functioning bit
 (50 10)  (1194 330)  (1194 330)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (1171 331)  (1171 331)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 331)  (1172 331)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 331)  (1173 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 331)  (1174 331)  routing T_22_20.lc_trk_g0_6 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 331)  (1175 331)  routing T_22_20.lc_trk_g1_3 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 331)  (1180 331)  LC_5 Logic Functioning bit
 (37 11)  (1181 331)  (1181 331)  LC_5 Logic Functioning bit
 (42 11)  (1186 331)  (1186 331)  LC_5 Logic Functioning bit
 (48 11)  (1192 331)  (1192 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (1158 332)  (1158 332)  routing T_22_20.bnl_op_0 <X> T_22_20.lc_trk_g3_0
 (14 13)  (1158 333)  (1158 333)  routing T_22_20.bnl_op_0 <X> T_22_20.lc_trk_g3_0
 (17 13)  (1161 333)  (1161 333)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0


LogicTile_24_20

 (19 2)  (1271 322)  (1271 322)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


RAM_Tile_25_20

 (13 4)  (1319 324)  (1319 324)  routing T_25_20.sp4_h_l_40 <X> T_25_20.sp4_v_b_5
 (12 5)  (1318 325)  (1318 325)  routing T_25_20.sp4_h_l_40 <X> T_25_20.sp4_v_b_5
 (12 7)  (1318 327)  (1318 327)  routing T_25_20.sp4_h_l_40 <X> T_25_20.sp4_v_t_40
 (13 8)  (1319 328)  (1319 328)  routing T_25_20.sp4_h_l_45 <X> T_25_20.sp4_v_b_8
 (12 9)  (1318 329)  (1318 329)  routing T_25_20.sp4_h_l_45 <X> T_25_20.sp4_v_b_8
 (10 15)  (1316 335)  (1316 335)  routing T_25_20.sp4_h_l_40 <X> T_25_20.sp4_v_t_47


LogicTile_26_20

 (19 5)  (1367 325)  (1367 325)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


IO_Tile_33_20

 (14 3)  (1740 323)  (1740 323)  routing T_33_20.span4_vert_t_13 <X> T_33_20.span4_vert_b_1


LogicTile_2_19

 (15 0)  (87 304)  (87 304)  routing T_2_19.sp4_v_b_17 <X> T_2_19.lc_trk_g0_1
 (16 0)  (88 304)  (88 304)  routing T_2_19.sp4_v_b_17 <X> T_2_19.lc_trk_g0_1
 (17 0)  (89 304)  (89 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (0 2)  (72 306)  (72 306)  routing T_2_19.glb_netwk_6 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (1 2)  (73 306)  (73 306)  routing T_2_19.glb_netwk_6 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (2 2)  (74 306)  (74 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (103 306)  (103 306)  routing T_2_19.lc_trk_g1_5 <X> T_2_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 306)  (104 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 306)  (106 306)  routing T_2_19.lc_trk_g1_5 <X> T_2_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 306)  (108 306)  LC_1 Logic Functioning bit
 (37 2)  (109 306)  (109 306)  LC_1 Logic Functioning bit
 (38 2)  (110 306)  (110 306)  LC_1 Logic Functioning bit
 (39 2)  (111 306)  (111 306)  LC_1 Logic Functioning bit
 (45 2)  (117 306)  (117 306)  LC_1 Logic Functioning bit
 (36 3)  (108 307)  (108 307)  LC_1 Logic Functioning bit
 (37 3)  (109 307)  (109 307)  LC_1 Logic Functioning bit
 (38 3)  (110 307)  (110 307)  LC_1 Logic Functioning bit
 (39 3)  (111 307)  (111 307)  LC_1 Logic Functioning bit
 (17 6)  (89 310)  (89 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 310)  (90 310)  routing T_2_19.wire_logic_cluster/lc_5/out <X> T_2_19.lc_trk_g1_5
 (36 10)  (108 314)  (108 314)  LC_5 Logic Functioning bit
 (38 10)  (110 314)  (110 314)  LC_5 Logic Functioning bit
 (41 10)  (113 314)  (113 314)  LC_5 Logic Functioning bit
 (43 10)  (115 314)  (115 314)  LC_5 Logic Functioning bit
 (45 10)  (117 314)  (117 314)  LC_5 Logic Functioning bit
 (29 11)  (101 315)  (101 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (109 315)  (109 315)  LC_5 Logic Functioning bit
 (39 11)  (111 315)  (111 315)  LC_5 Logic Functioning bit
 (40 11)  (112 315)  (112 315)  LC_5 Logic Functioning bit
 (42 11)  (114 315)  (114 315)  LC_5 Logic Functioning bit


LogicTile_3_19

 (21 0)  (147 304)  (147 304)  routing T_3_19.wire_logic_cluster/lc_3/out <X> T_3_19.lc_trk_g0_3
 (22 0)  (148 304)  (148 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (19 1)  (145 305)  (145 305)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (0 2)  (126 306)  (126 306)  routing T_3_19.glb_netwk_6 <X> T_3_19.wire_logic_cluster/lc_7/clk
 (1 2)  (127 306)  (127 306)  routing T_3_19.glb_netwk_6 <X> T_3_19.wire_logic_cluster/lc_7/clk
 (2 2)  (128 306)  (128 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 4)  (141 308)  (141 308)  routing T_3_19.lft_op_1 <X> T_3_19.lc_trk_g1_1
 (17 4)  (143 308)  (143 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (144 308)  (144 308)  routing T_3_19.lft_op_1 <X> T_3_19.lc_trk_g1_1
 (32 4)  (158 308)  (158 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (162 308)  (162 308)  LC_2 Logic Functioning bit
 (37 4)  (163 308)  (163 308)  LC_2 Logic Functioning bit
 (38 4)  (164 308)  (164 308)  LC_2 Logic Functioning bit
 (39 4)  (165 308)  (165 308)  LC_2 Logic Functioning bit
 (45 4)  (171 308)  (171 308)  LC_2 Logic Functioning bit
 (31 5)  (157 309)  (157 309)  routing T_3_19.lc_trk_g0_3 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 309)  (162 309)  LC_2 Logic Functioning bit
 (37 5)  (163 309)  (163 309)  LC_2 Logic Functioning bit
 (38 5)  (164 309)  (164 309)  LC_2 Logic Functioning bit
 (39 5)  (165 309)  (165 309)  LC_2 Logic Functioning bit
 (48 5)  (174 309)  (174 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (32 6)  (158 310)  (158 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 310)  (160 310)  routing T_3_19.lc_trk_g1_1 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 310)  (162 310)  LC_3 Logic Functioning bit
 (37 6)  (163 310)  (163 310)  LC_3 Logic Functioning bit
 (38 6)  (164 310)  (164 310)  LC_3 Logic Functioning bit
 (39 6)  (165 310)  (165 310)  LC_3 Logic Functioning bit
 (45 6)  (171 310)  (171 310)  LC_3 Logic Functioning bit
 (36 7)  (162 311)  (162 311)  LC_3 Logic Functioning bit
 (37 7)  (163 311)  (163 311)  LC_3 Logic Functioning bit
 (38 7)  (164 311)  (164 311)  LC_3 Logic Functioning bit
 (39 7)  (165 311)  (165 311)  LC_3 Logic Functioning bit
 (3 14)  (129 318)  (129 318)  routing T_3_19.sp12_v_b_1 <X> T_3_19.sp12_v_t_22


LogicTile_4_19

 (16 8)  (196 312)  (196 312)  routing T_4_19.sp4_v_b_33 <X> T_4_19.lc_trk_g2_1
 (17 8)  (197 312)  (197 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (198 312)  (198 312)  routing T_4_19.sp4_v_b_33 <X> T_4_19.lc_trk_g2_1
 (18 9)  (198 313)  (198 313)  routing T_4_19.sp4_v_b_33 <X> T_4_19.lc_trk_g2_1
 (26 10)  (206 314)  (206 314)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 314)  (207 314)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 314)  (208 314)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 314)  (209 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 314)  (211 314)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 314)  (212 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 314)  (213 314)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_5/in_3
 (39 10)  (219 314)  (219 314)  LC_5 Logic Functioning bit
 (40 10)  (220 314)  (220 314)  LC_5 Logic Functioning bit
 (41 10)  (221 314)  (221 314)  LC_5 Logic Functioning bit
 (14 11)  (194 315)  (194 315)  routing T_4_19.sp12_v_b_20 <X> T_4_19.lc_trk_g2_4
 (16 11)  (196 315)  (196 315)  routing T_4_19.sp12_v_b_20 <X> T_4_19.lc_trk_g2_4
 (17 11)  (197 315)  (197 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (26 11)  (206 315)  (206 315)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (207 315)  (207 315)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 315)  (208 315)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 315)  (209 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (212 315)  (212 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (213 315)  (213 315)  routing T_4_19.lc_trk_g2_1 <X> T_4_19.input_2_5
 (38 11)  (218 315)  (218 315)  LC_5 Logic Functioning bit
 (39 11)  (219 315)  (219 315)  LC_5 Logic Functioning bit
 (40 11)  (220 315)  (220 315)  LC_5 Logic Functioning bit
 (41 11)  (221 315)  (221 315)  LC_5 Logic Functioning bit
 (16 12)  (196 316)  (196 316)  routing T_4_19.sp4_v_t_12 <X> T_4_19.lc_trk_g3_1
 (17 12)  (197 316)  (197 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (198 316)  (198 316)  routing T_4_19.sp4_v_t_12 <X> T_4_19.lc_trk_g3_1
 (22 15)  (202 319)  (202 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_5_19

 (8 7)  (242 311)  (242 311)  routing T_5_19.sp4_h_r_4 <X> T_5_19.sp4_v_t_41
 (9 7)  (243 311)  (243 311)  routing T_5_19.sp4_h_r_4 <X> T_5_19.sp4_v_t_41
 (3 8)  (237 312)  (237 312)  routing T_5_19.sp12_h_r_1 <X> T_5_19.sp12_v_b_1
 (3 9)  (237 313)  (237 313)  routing T_5_19.sp12_h_r_1 <X> T_5_19.sp12_v_b_1
 (22 9)  (256 313)  (256 313)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (257 313)  (257 313)  routing T_5_19.sp12_v_t_9 <X> T_5_19.lc_trk_g2_2
 (14 11)  (248 315)  (248 315)  routing T_5_19.sp4_r_v_b_36 <X> T_5_19.lc_trk_g2_4
 (17 11)  (251 315)  (251 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (19 11)  (253 315)  (253 315)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (26 12)  (260 316)  (260 316)  routing T_5_19.lc_trk_g2_4 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 316)  (261 316)  routing T_5_19.lc_trk_g3_6 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 316)  (262 316)  routing T_5_19.lc_trk_g3_6 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 316)  (263 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 316)  (264 316)  routing T_5_19.lc_trk_g3_6 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 316)  (265 316)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 316)  (266 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 316)  (267 316)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 316)  (268 316)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (271 316)  (271 316)  LC_6 Logic Functioning bit
 (28 13)  (262 317)  (262 317)  routing T_5_19.lc_trk_g2_4 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 317)  (263 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 317)  (264 317)  routing T_5_19.lc_trk_g3_6 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (266 317)  (266 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (267 317)  (267 317)  routing T_5_19.lc_trk_g2_2 <X> T_5_19.input_2_6
 (35 13)  (269 317)  (269 317)  routing T_5_19.lc_trk_g2_2 <X> T_5_19.input_2_6
 (36 13)  (270 317)  (270 317)  LC_6 Logic Functioning bit
 (43 13)  (277 317)  (277 317)  LC_6 Logic Functioning bit
 (48 13)  (282 317)  (282 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (285 317)  (285 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 15)  (248 319)  (248 319)  routing T_5_19.sp4_h_l_17 <X> T_5_19.lc_trk_g3_4
 (15 15)  (249 319)  (249 319)  routing T_5_19.sp4_h_l_17 <X> T_5_19.lc_trk_g3_4
 (16 15)  (250 319)  (250 319)  routing T_5_19.sp4_h_l_17 <X> T_5_19.lc_trk_g3_4
 (17 15)  (251 319)  (251 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (256 319)  (256 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (257 319)  (257 319)  routing T_5_19.sp4_h_r_30 <X> T_5_19.lc_trk_g3_6
 (24 15)  (258 319)  (258 319)  routing T_5_19.sp4_h_r_30 <X> T_5_19.lc_trk_g3_6
 (25 15)  (259 319)  (259 319)  routing T_5_19.sp4_h_r_30 <X> T_5_19.lc_trk_g3_6


LogicTile_6_19

 (21 0)  (309 304)  (309 304)  routing T_6_19.sp4_h_r_19 <X> T_6_19.lc_trk_g0_3
 (22 0)  (310 304)  (310 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (311 304)  (311 304)  routing T_6_19.sp4_h_r_19 <X> T_6_19.lc_trk_g0_3
 (24 0)  (312 304)  (312 304)  routing T_6_19.sp4_h_r_19 <X> T_6_19.lc_trk_g0_3
 (25 0)  (313 304)  (313 304)  routing T_6_19.wire_logic_cluster/lc_2/out <X> T_6_19.lc_trk_g0_2
 (21 1)  (309 305)  (309 305)  routing T_6_19.sp4_h_r_19 <X> T_6_19.lc_trk_g0_3
 (22 1)  (310 305)  (310 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (288 306)  (288 306)  routing T_6_19.glb_netwk_6 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (1 2)  (289 306)  (289 306)  routing T_6_19.glb_netwk_6 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (2 2)  (290 306)  (290 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (302 308)  (302 308)  routing T_6_19.sp4_h_r_8 <X> T_6_19.lc_trk_g1_0
 (26 4)  (314 308)  (314 308)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (317 308)  (317 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 308)  (320 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 308)  (322 308)  routing T_6_19.lc_trk_g1_0 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (325 308)  (325 308)  LC_2 Logic Functioning bit
 (39 4)  (327 308)  (327 308)  LC_2 Logic Functioning bit
 (42 4)  (330 308)  (330 308)  LC_2 Logic Functioning bit
 (43 4)  (331 308)  (331 308)  LC_2 Logic Functioning bit
 (45 4)  (333 308)  (333 308)  LC_2 Logic Functioning bit
 (15 5)  (303 309)  (303 309)  routing T_6_19.sp4_h_r_8 <X> T_6_19.lc_trk_g1_0
 (16 5)  (304 309)  (304 309)  routing T_6_19.sp4_h_r_8 <X> T_6_19.lc_trk_g1_0
 (17 5)  (305 309)  (305 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (27 5)  (315 309)  (315 309)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 309)  (317 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 309)  (318 309)  routing T_6_19.lc_trk_g0_3 <X> T_6_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (320 309)  (320 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (323 309)  (323 309)  routing T_6_19.lc_trk_g0_2 <X> T_6_19.input_2_2
 (42 5)  (330 309)  (330 309)  LC_2 Logic Functioning bit
 (43 5)  (331 309)  (331 309)  LC_2 Logic Functioning bit
 (53 5)  (341 309)  (341 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (303 310)  (303 310)  routing T_6_19.sp4_h_r_21 <X> T_6_19.lc_trk_g1_5
 (16 6)  (304 310)  (304 310)  routing T_6_19.sp4_h_r_21 <X> T_6_19.lc_trk_g1_5
 (17 6)  (305 310)  (305 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (306 310)  (306 310)  routing T_6_19.sp4_h_r_21 <X> T_6_19.lc_trk_g1_5
 (18 7)  (306 311)  (306 311)  routing T_6_19.sp4_h_r_21 <X> T_6_19.lc_trk_g1_5


LogicTile_7_19

 (14 0)  (356 304)  (356 304)  routing T_7_19.sp4_h_r_8 <X> T_7_19.lc_trk_g0_0
 (17 0)  (359 304)  (359 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (27 0)  (369 304)  (369 304)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 304)  (371 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 304)  (374 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 304)  (375 304)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 304)  (376 304)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (45 0)  (387 304)  (387 304)  LC_0 Logic Functioning bit
 (46 0)  (388 304)  (388 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (357 305)  (357 305)  routing T_7_19.sp4_h_r_8 <X> T_7_19.lc_trk_g0_0
 (16 1)  (358 305)  (358 305)  routing T_7_19.sp4_h_r_8 <X> T_7_19.lc_trk_g0_0
 (17 1)  (359 305)  (359 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (360 305)  (360 305)  routing T_7_19.sp4_r_v_b_34 <X> T_7_19.lc_trk_g0_1
 (29 1)  (371 305)  (371 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 305)  (372 305)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 305)  (373 305)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (40 1)  (382 305)  (382 305)  LC_0 Logic Functioning bit
 (42 1)  (384 305)  (384 305)  LC_0 Logic Functioning bit
 (0 2)  (342 306)  (342 306)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (1 2)  (343 306)  (343 306)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 2)  (344 306)  (344 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (369 306)  (369 306)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 306)  (370 306)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 306)  (371 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 306)  (372 306)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 306)  (374 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 306)  (375 306)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 306)  (376 306)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 306)  (378 306)  LC_1 Logic Functioning bit
 (38 2)  (380 306)  (380 306)  LC_1 Logic Functioning bit
 (46 2)  (388 306)  (388 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (30 3)  (372 307)  (372 307)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 307)  (373 307)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 307)  (378 307)  LC_1 Logic Functioning bit
 (38 3)  (380 307)  (380 307)  LC_1 Logic Functioning bit
 (0 4)  (342 308)  (342 308)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_7/cen
 (1 4)  (343 308)  (343 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (32 4)  (374 308)  (374 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 308)  (375 308)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 308)  (376 308)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 308)  (378 308)  LC_2 Logic Functioning bit
 (38 4)  (380 308)  (380 308)  LC_2 Logic Functioning bit
 (1 5)  (343 309)  (343 309)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_7/cen
 (22 5)  (364 309)  (364 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (365 309)  (365 309)  routing T_7_19.sp4_h_r_2 <X> T_7_19.lc_trk_g1_2
 (24 5)  (366 309)  (366 309)  routing T_7_19.sp4_h_r_2 <X> T_7_19.lc_trk_g1_2
 (25 5)  (367 309)  (367 309)  routing T_7_19.sp4_h_r_2 <X> T_7_19.lc_trk_g1_2
 (26 5)  (368 309)  (368 309)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 309)  (369 309)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 309)  (370 309)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 309)  (371 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (379 309)  (379 309)  LC_2 Logic Functioning bit
 (39 5)  (381 309)  (381 309)  LC_2 Logic Functioning bit
 (4 6)  (346 310)  (346 310)  routing T_7_19.sp4_h_r_3 <X> T_7_19.sp4_v_t_38
 (9 6)  (351 310)  (351 310)  routing T_7_19.sp4_v_b_4 <X> T_7_19.sp4_h_l_41
 (27 6)  (369 310)  (369 310)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 310)  (370 310)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 310)  (371 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 310)  (374 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 310)  (375 310)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 310)  (376 310)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 310)  (378 310)  LC_3 Logic Functioning bit
 (38 6)  (380 310)  (380 310)  LC_3 Logic Functioning bit
 (5 7)  (347 311)  (347 311)  routing T_7_19.sp4_h_r_3 <X> T_7_19.sp4_v_t_38
 (22 7)  (364 311)  (364 311)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (365 311)  (365 311)  routing T_7_19.sp12_h_l_21 <X> T_7_19.lc_trk_g1_6
 (25 7)  (367 311)  (367 311)  routing T_7_19.sp12_h_l_21 <X> T_7_19.lc_trk_g1_6
 (30 7)  (372 311)  (372 311)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (378 311)  (378 311)  LC_3 Logic Functioning bit
 (38 7)  (380 311)  (380 311)  LC_3 Logic Functioning bit
 (16 8)  (358 312)  (358 312)  routing T_7_19.sp4_v_b_33 <X> T_7_19.lc_trk_g2_1
 (17 8)  (359 312)  (359 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (360 312)  (360 312)  routing T_7_19.sp4_v_b_33 <X> T_7_19.lc_trk_g2_1
 (25 8)  (367 312)  (367 312)  routing T_7_19.sp4_h_r_42 <X> T_7_19.lc_trk_g2_2
 (31 8)  (373 312)  (373 312)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 312)  (374 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 312)  (376 312)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 312)  (378 312)  LC_4 Logic Functioning bit
 (38 8)  (380 312)  (380 312)  LC_4 Logic Functioning bit
 (18 9)  (360 313)  (360 313)  routing T_7_19.sp4_v_b_33 <X> T_7_19.lc_trk_g2_1
 (22 9)  (364 313)  (364 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (365 313)  (365 313)  routing T_7_19.sp4_h_r_42 <X> T_7_19.lc_trk_g2_2
 (24 9)  (366 313)  (366 313)  routing T_7_19.sp4_h_r_42 <X> T_7_19.lc_trk_g2_2
 (25 9)  (367 313)  (367 313)  routing T_7_19.sp4_h_r_42 <X> T_7_19.lc_trk_g2_2
 (26 9)  (368 313)  (368 313)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 313)  (369 313)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 313)  (370 313)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 313)  (371 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 313)  (373 313)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (379 313)  (379 313)  LC_4 Logic Functioning bit
 (39 9)  (381 313)  (381 313)  LC_4 Logic Functioning bit
 (5 10)  (347 314)  (347 314)  routing T_7_19.sp4_v_b_6 <X> T_7_19.sp4_h_l_43
 (32 10)  (374 314)  (374 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 314)  (375 314)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 314)  (376 314)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 314)  (378 314)  LC_5 Logic Functioning bit
 (38 10)  (380 314)  (380 314)  LC_5 Logic Functioning bit
 (28 11)  (370 315)  (370 315)  routing T_7_19.lc_trk_g2_1 <X> T_7_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 315)  (371 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 315)  (373 315)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (379 315)  (379 315)  LC_5 Logic Functioning bit
 (39 11)  (381 315)  (381 315)  LC_5 Logic Functioning bit
 (17 12)  (359 316)  (359 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (364 316)  (364 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (29 12)  (371 316)  (371 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (378 316)  (378 316)  LC_6 Logic Functioning bit
 (38 12)  (380 316)  (380 316)  LC_6 Logic Functioning bit
 (41 12)  (383 316)  (383 316)  LC_6 Logic Functioning bit
 (43 12)  (385 316)  (385 316)  LC_6 Logic Functioning bit
 (14 13)  (356 317)  (356 317)  routing T_7_19.sp4_r_v_b_40 <X> T_7_19.lc_trk_g3_0
 (17 13)  (359 317)  (359 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (360 317)  (360 317)  routing T_7_19.sp4_r_v_b_41 <X> T_7_19.lc_trk_g3_1
 (22 13)  (364 317)  (364 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (367 317)  (367 317)  routing T_7_19.sp4_r_v_b_42 <X> T_7_19.lc_trk_g3_2
 (26 13)  (368 317)  (368 317)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 317)  (369 317)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 317)  (370 317)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 317)  (371 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (16 14)  (358 318)  (358 318)  routing T_7_19.sp12_v_b_21 <X> T_7_19.lc_trk_g3_5
 (17 14)  (359 318)  (359 318)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (22 14)  (364 318)  (364 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (369 318)  (369 318)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 318)  (370 318)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 318)  (371 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 318)  (372 318)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 318)  (374 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 318)  (375 318)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 318)  (376 318)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 318)  (378 318)  LC_7 Logic Functioning bit
 (38 14)  (380 318)  (380 318)  LC_7 Logic Functioning bit
 (18 15)  (360 319)  (360 319)  routing T_7_19.sp12_v_b_21 <X> T_7_19.lc_trk_g3_5
 (21 15)  (363 319)  (363 319)  routing T_7_19.sp4_r_v_b_47 <X> T_7_19.lc_trk_g3_7
 (31 15)  (373 319)  (373 319)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 319)  (378 319)  LC_7 Logic Functioning bit
 (38 15)  (380 319)  (380 319)  LC_7 Logic Functioning bit


RAM_Tile_8_19

 (9 0)  (405 304)  (405 304)  routing T_8_19.sp4_v_t_36 <X> T_8_19.sp4_h_r_1
 (17 0)  (413 304)  (413 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (27 0)  (423 304)  (423 304)  routing T_8_19.lc_trk_g1_2 <X> T_8_19.wire_bram/ram/WDATA_15
 (29 0)  (425 304)  (425 304)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_2 wire_bram/ram/WDATA_15
 (41 0)  (437 304)  (437 304)  Enable bit of Mux _out_links/OutMuxb_0 => wire_bram/ram/RDATA_15 sp4_r_v_b_33
 (7 1)  (403 305)  (403 305)  Ram config bit: MEMB_Power_Up_Control

 (18 1)  (414 305)  (414 305)  routing T_8_19.sp4_r_v_b_34 <X> T_8_19.lc_trk_g0_1
 (30 1)  (426 305)  (426 305)  routing T_8_19.lc_trk_g1_2 <X> T_8_19.wire_bram/ram/WDATA_15
 (0 2)  (396 306)  (396 306)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_bram/ram/RCLK
 (1 2)  (397 306)  (397 306)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_bram/ram/RCLK
 (2 2)  (398 306)  (398 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (410 306)  (410 306)  routing T_8_19.sp4_v_b_12 <X> T_8_19.lc_trk_g0_4
 (27 2)  (423 306)  (423 306)  routing T_8_19.lc_trk_g3_7 <X> T_8_19.wire_bram/ram/WDATA_14
 (28 2)  (424 306)  (424 306)  routing T_8_19.lc_trk_g3_7 <X> T_8_19.wire_bram/ram/WDATA_14
 (29 2)  (425 306)  (425 306)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_7 wire_bram/ram/WDATA_14
 (30 2)  (426 306)  (426 306)  routing T_8_19.lc_trk_g3_7 <X> T_8_19.wire_bram/ram/WDATA_14
 (14 3)  (410 307)  (410 307)  routing T_8_19.sp4_v_b_12 <X> T_8_19.lc_trk_g0_4
 (16 3)  (412 307)  (412 307)  routing T_8_19.sp4_v_b_12 <X> T_8_19.lc_trk_g0_4
 (17 3)  (413 307)  (413 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_12 lc_trk_g0_4
 (30 3)  (426 307)  (426 307)  routing T_8_19.lc_trk_g3_7 <X> T_8_19.wire_bram/ram/WDATA_14
 (39 3)  (435 307)  (435 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_bram/ram/RDATA_14 sp4_v_t_7
 (15 4)  (411 308)  (411 308)  routing T_8_19.sp4_h_r_17 <X> T_8_19.lc_trk_g1_1
 (16 4)  (412 308)  (412 308)  routing T_8_19.sp4_h_r_17 <X> T_8_19.lc_trk_g1_1
 (17 4)  (413 308)  (413 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (414 308)  (414 308)  routing T_8_19.sp4_h_r_17 <X> T_8_19.lc_trk_g1_1
 (25 4)  (421 308)  (421 308)  routing T_8_19.lft_op_2 <X> T_8_19.lc_trk_g1_2
 (29 4)  (425 308)  (425 308)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_1 wire_bram/ram/WDATA_13
 (37 4)  (433 308)  (433 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_13 sp12_h_r_12
 (18 5)  (414 309)  (414 309)  routing T_8_19.sp4_h_r_17 <X> T_8_19.lc_trk_g1_1
 (22 5)  (418 309)  (418 309)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (420 309)  (420 309)  routing T_8_19.lft_op_2 <X> T_8_19.lc_trk_g1_2
 (3 6)  (399 310)  (399 310)  routing T_8_19.sp12_h_r_0 <X> T_8_19.sp12_v_t_23
 (15 6)  (411 310)  (411 310)  routing T_8_19.lft_op_5 <X> T_8_19.lc_trk_g1_5
 (17 6)  (413 310)  (413 310)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (414 310)  (414 310)  routing T_8_19.lft_op_5 <X> T_8_19.lc_trk_g1_5
 (21 6)  (417 310)  (417 310)  routing T_8_19.lft_op_7 <X> T_8_19.lc_trk_g1_7
 (22 6)  (418 310)  (418 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (420 310)  (420 310)  routing T_8_19.lft_op_7 <X> T_8_19.lc_trk_g1_7
 (25 6)  (421 310)  (421 310)  routing T_8_19.lft_op_6 <X> T_8_19.lc_trk_g1_6
 (27 6)  (423 310)  (423 310)  routing T_8_19.lc_trk_g1_1 <X> T_8_19.wire_bram/ram/WDATA_12
 (29 6)  (425 310)  (425 310)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_1 wire_bram/ram/WDATA_12
 (3 7)  (399 311)  (399 311)  routing T_8_19.sp12_h_r_0 <X> T_8_19.sp12_v_t_23
 (22 7)  (418 311)  (418 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (420 311)  (420 311)  routing T_8_19.lft_op_6 <X> T_8_19.lc_trk_g1_6
 (36 7)  (432 311)  (432 311)  Enable bit of Mux _out_links/OutMux6_3 => wire_bram/ram/RDATA_12 sp4_h_r_6
 (3 8)  (399 312)  (399 312)  routing T_8_19.sp12_h_r_1 <X> T_8_19.sp12_v_b_1
 (21 8)  (417 312)  (417 312)  routing T_8_19.sp4_v_b_35 <X> T_8_19.lc_trk_g2_3
 (22 8)  (418 312)  (418 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (419 312)  (419 312)  routing T_8_19.sp4_v_b_35 <X> T_8_19.lc_trk_g2_3
 (28 8)  (424 312)  (424 312)  routing T_8_19.lc_trk_g2_3 <X> T_8_19.wire_bram/ram/WDATA_11
 (29 8)  (425 312)  (425 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (40 8)  (436 312)  (436 312)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_25
 (3 9)  (399 313)  (399 313)  routing T_8_19.sp12_h_r_1 <X> T_8_19.sp12_v_b_1
 (21 9)  (417 313)  (417 313)  routing T_8_19.sp4_v_b_35 <X> T_8_19.lc_trk_g2_3
 (30 9)  (426 313)  (426 313)  routing T_8_19.lc_trk_g2_3 <X> T_8_19.wire_bram/ram/WDATA_11
 (3 10)  (399 314)  (399 314)  routing T_8_19.sp12_v_t_22 <X> T_8_19.sp12_h_l_22
 (10 10)  (406 314)  (406 314)  routing T_8_19.sp4_v_b_2 <X> T_8_19.sp4_h_l_42
 (27 10)  (423 314)  (423 314)  routing T_8_19.lc_trk_g1_7 <X> T_8_19.wire_bram/ram/WDATA_10
 (29 10)  (425 314)  (425 314)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g1_7 wire_bram/ram/WDATA_10
 (30 10)  (426 314)  (426 314)  routing T_8_19.lc_trk_g1_7 <X> T_8_19.wire_bram/ram/WDATA_10
 (37 10)  (433 314)  (433 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_bram/ram/RDATA_10 sp12_h_l_1
 (8 11)  (404 315)  (404 315)  routing T_8_19.sp4_h_r_7 <X> T_8_19.sp4_v_t_42
 (9 11)  (405 315)  (405 315)  routing T_8_19.sp4_h_r_7 <X> T_8_19.sp4_v_t_42
 (30 11)  (426 315)  (426 315)  routing T_8_19.lc_trk_g1_7 <X> T_8_19.wire_bram/ram/WDATA_10
 (27 12)  (423 316)  (423 316)  routing T_8_19.lc_trk_g1_6 <X> T_8_19.wire_bram/ram/WDATA_9
 (29 12)  (425 316)  (425 316)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_6 wire_bram/ram/WDATA_9
 (30 12)  (426 316)  (426 316)  routing T_8_19.lc_trk_g1_6 <X> T_8_19.wire_bram/ram/WDATA_9
 (30 13)  (426 317)  (426 317)  routing T_8_19.lc_trk_g1_6 <X> T_8_19.wire_bram/ram/WDATA_9
 (37 13)  (433 317)  (433 317)  Enable bit of Mux _out_links/OutMux7_6 => wire_bram/ram/RDATA_9 sp4_h_r_28
 (1 14)  (397 318)  (397 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (22 14)  (418 318)  (418 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (419 318)  (419 318)  routing T_8_19.sp4_h_r_31 <X> T_8_19.lc_trk_g3_7
 (24 14)  (420 318)  (420 318)  routing T_8_19.sp4_h_r_31 <X> T_8_19.lc_trk_g3_7
 (27 14)  (423 318)  (423 318)  routing T_8_19.lc_trk_g1_5 <X> T_8_19.wire_bram/ram/WDATA_8
 (29 14)  (425 318)  (425 318)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g1_5 wire_bram/ram/WDATA_8
 (30 14)  (426 318)  (426 318)  routing T_8_19.lc_trk_g1_5 <X> T_8_19.wire_bram/ram/WDATA_8
 (41 14)  (437 318)  (437 318)  Enable bit of Mux _out_links/OutMuxb_7 => wire_bram/ram/RDATA_8 sp4_r_v_b_47
 (1 15)  (397 319)  (397 319)  routing T_8_19.lc_trk_g0_4 <X> T_8_19.wire_bram/ram/RE
 (8 15)  (404 319)  (404 319)  routing T_8_19.sp4_h_r_10 <X> T_8_19.sp4_v_t_47
 (9 15)  (405 319)  (405 319)  routing T_8_19.sp4_h_r_10 <X> T_8_19.sp4_v_t_47
 (21 15)  (417 319)  (417 319)  routing T_8_19.sp4_h_r_31 <X> T_8_19.lc_trk_g3_7


LogicTile_9_19

 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 304)  (471 304)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 304)  (472 304)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (478 304)  (478 304)  LC_0 Logic Functioning bit
 (41 0)  (479 304)  (479 304)  LC_0 Logic Functioning bit
 (42 0)  (480 304)  (480 304)  LC_0 Logic Functioning bit
 (43 0)  (481 304)  (481 304)  LC_0 Logic Functioning bit
 (31 1)  (469 305)  (469 305)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (40 1)  (478 305)  (478 305)  LC_0 Logic Functioning bit
 (41 1)  (479 305)  (479 305)  LC_0 Logic Functioning bit
 (42 1)  (480 305)  (480 305)  LC_0 Logic Functioning bit
 (43 1)  (481 305)  (481 305)  LC_0 Logic Functioning bit
 (0 2)  (438 306)  (438 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (1 2)  (439 306)  (439 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (452 306)  (452 306)  routing T_9_19.wire_logic_cluster/lc_4/out <X> T_9_19.lc_trk_g0_4
 (21 2)  (459 306)  (459 306)  routing T_9_19.bnr_op_7 <X> T_9_19.lc_trk_g0_7
 (22 2)  (460 306)  (460 306)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (8 3)  (446 307)  (446 307)  routing T_9_19.sp4_v_b_10 <X> T_9_19.sp4_v_t_36
 (10 3)  (448 307)  (448 307)  routing T_9_19.sp4_v_b_10 <X> T_9_19.sp4_v_t_36
 (17 3)  (455 307)  (455 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (459 307)  (459 307)  routing T_9_19.bnr_op_7 <X> T_9_19.lc_trk_g0_7
 (22 3)  (460 307)  (460 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (462 307)  (462 307)  routing T_9_19.bot_op_6 <X> T_9_19.lc_trk_g0_6
 (15 4)  (453 308)  (453 308)  routing T_9_19.bot_op_1 <X> T_9_19.lc_trk_g1_1
 (17 4)  (455 308)  (455 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (463 308)  (463 308)  routing T_9_19.sp4_h_r_10 <X> T_9_19.lc_trk_g1_2
 (31 4)  (469 308)  (469 308)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 308)  (470 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 308)  (472 308)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 308)  (474 308)  LC_2 Logic Functioning bit
 (37 4)  (475 308)  (475 308)  LC_2 Logic Functioning bit
 (38 4)  (476 308)  (476 308)  LC_2 Logic Functioning bit
 (39 4)  (477 308)  (477 308)  LC_2 Logic Functioning bit
 (45 4)  (483 308)  (483 308)  LC_2 Logic Functioning bit
 (22 5)  (460 309)  (460 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (461 309)  (461 309)  routing T_9_19.sp4_h_r_10 <X> T_9_19.lc_trk_g1_2
 (24 5)  (462 309)  (462 309)  routing T_9_19.sp4_h_r_10 <X> T_9_19.lc_trk_g1_2
 (36 5)  (474 309)  (474 309)  LC_2 Logic Functioning bit
 (37 5)  (475 309)  (475 309)  LC_2 Logic Functioning bit
 (38 5)  (476 309)  (476 309)  LC_2 Logic Functioning bit
 (39 5)  (477 309)  (477 309)  LC_2 Logic Functioning bit
 (8 6)  (446 310)  (446 310)  routing T_9_19.sp4_h_r_8 <X> T_9_19.sp4_h_l_41
 (10 6)  (448 310)  (448 310)  routing T_9_19.sp4_h_r_8 <X> T_9_19.sp4_h_l_41
 (14 6)  (452 310)  (452 310)  routing T_9_19.sp4_h_l_1 <X> T_9_19.lc_trk_g1_4
 (32 6)  (470 310)  (470 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 310)  (471 310)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 310)  (472 310)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 310)  (474 310)  LC_3 Logic Functioning bit
 (37 6)  (475 310)  (475 310)  LC_3 Logic Functioning bit
 (38 6)  (476 310)  (476 310)  LC_3 Logic Functioning bit
 (39 6)  (477 310)  (477 310)  LC_3 Logic Functioning bit
 (45 6)  (483 310)  (483 310)  LC_3 Logic Functioning bit
 (51 6)  (489 310)  (489 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (453 311)  (453 311)  routing T_9_19.sp4_h_l_1 <X> T_9_19.lc_trk_g1_4
 (16 7)  (454 311)  (454 311)  routing T_9_19.sp4_h_l_1 <X> T_9_19.lc_trk_g1_4
 (17 7)  (455 311)  (455 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (31 7)  (469 311)  (469 311)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 311)  (474 311)  LC_3 Logic Functioning bit
 (37 7)  (475 311)  (475 311)  LC_3 Logic Functioning bit
 (38 7)  (476 311)  (476 311)  LC_3 Logic Functioning bit
 (39 7)  (477 311)  (477 311)  LC_3 Logic Functioning bit
 (26 8)  (464 312)  (464 312)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 312)  (465 312)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 312)  (467 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 312)  (469 312)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (473 312)  (473 312)  routing T_9_19.lc_trk_g0_4 <X> T_9_19.input_2_4
 (37 8)  (475 312)  (475 312)  LC_4 Logic Functioning bit
 (39 8)  (477 312)  (477 312)  LC_4 Logic Functioning bit
 (42 8)  (480 312)  (480 312)  LC_4 Logic Functioning bit
 (43 8)  (481 312)  (481 312)  LC_4 Logic Functioning bit
 (45 8)  (483 312)  (483 312)  LC_4 Logic Functioning bit
 (26 9)  (464 313)  (464 313)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 313)  (467 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 313)  (468 313)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 313)  (469 313)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 313)  (470 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (480 313)  (480 313)  LC_4 Logic Functioning bit
 (43 9)  (481 313)  (481 313)  LC_4 Logic Functioning bit
 (46 9)  (484 313)  (484 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (455 314)  (455 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 314)  (456 314)  routing T_9_19.wire_logic_cluster/lc_5/out <X> T_9_19.lc_trk_g2_5
 (26 10)  (464 314)  (464 314)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (466 314)  (466 314)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 314)  (467 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 314)  (468 314)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 314)  (472 314)  routing T_9_19.lc_trk_g1_1 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (45 10)  (483 314)  (483 314)  LC_5 Logic Functioning bit
 (46 10)  (484 314)  (484 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (442 315)  (442 315)  routing T_9_19.sp4_h_r_10 <X> T_9_19.sp4_h_l_43
 (6 11)  (444 315)  (444 315)  routing T_9_19.sp4_h_r_10 <X> T_9_19.sp4_h_l_43
 (13 11)  (451 315)  (451 315)  routing T_9_19.sp4_v_b_3 <X> T_9_19.sp4_h_l_45
 (22 11)  (460 315)  (460 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (463 315)  (463 315)  routing T_9_19.sp4_r_v_b_38 <X> T_9_19.lc_trk_g2_6
 (28 11)  (466 315)  (466 315)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 315)  (467 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 315)  (468 315)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 315)  (470 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (471 315)  (471 315)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.input_2_5
 (34 11)  (472 315)  (472 315)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.input_2_5
 (37 11)  (475 315)  (475 315)  LC_5 Logic Functioning bit
 (39 11)  (477 315)  (477 315)  LC_5 Logic Functioning bit
 (40 11)  (478 315)  (478 315)  LC_5 Logic Functioning bit
 (42 11)  (480 315)  (480 315)  LC_5 Logic Functioning bit
 (43 11)  (481 315)  (481 315)  LC_5 Logic Functioning bit
 (5 12)  (443 316)  (443 316)  routing T_9_19.sp4_v_t_44 <X> T_9_19.sp4_h_r_9
 (14 12)  (452 316)  (452 316)  routing T_9_19.sp4_h_r_40 <X> T_9_19.lc_trk_g3_0
 (22 12)  (460 316)  (460 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (463 316)  (463 316)  routing T_9_19.wire_logic_cluster/lc_2/out <X> T_9_19.lc_trk_g3_2
 (14 13)  (452 317)  (452 317)  routing T_9_19.sp4_h_r_40 <X> T_9_19.lc_trk_g3_0
 (15 13)  (453 317)  (453 317)  routing T_9_19.sp4_h_r_40 <X> T_9_19.lc_trk_g3_0
 (16 13)  (454 317)  (454 317)  routing T_9_19.sp4_h_r_40 <X> T_9_19.lc_trk_g3_0
 (17 13)  (455 317)  (455 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (459 317)  (459 317)  routing T_9_19.sp4_r_v_b_43 <X> T_9_19.lc_trk_g3_3
 (22 13)  (460 317)  (460 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 14)  (464 318)  (464 318)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (36 14)  (474 318)  (474 318)  LC_7 Logic Functioning bit
 (38 14)  (476 318)  (476 318)  LC_7 Logic Functioning bit
 (41 14)  (479 318)  (479 318)  LC_7 Logic Functioning bit
 (43 14)  (481 318)  (481 318)  LC_7 Logic Functioning bit
 (45 14)  (483 318)  (483 318)  LC_7 Logic Functioning bit
 (22 15)  (460 319)  (460 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (461 319)  (461 319)  routing T_9_19.sp4_v_b_46 <X> T_9_19.lc_trk_g3_6
 (24 15)  (462 319)  (462 319)  routing T_9_19.sp4_v_b_46 <X> T_9_19.lc_trk_g3_6
 (26 15)  (464 319)  (464 319)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 319)  (465 319)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 319)  (466 319)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 319)  (467 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (475 319)  (475 319)  LC_7 Logic Functioning bit
 (39 15)  (477 319)  (477 319)  LC_7 Logic Functioning bit
 (40 15)  (478 319)  (478 319)  LC_7 Logic Functioning bit
 (42 15)  (480 319)  (480 319)  LC_7 Logic Functioning bit


LogicTile_10_19

 (14 0)  (506 304)  (506 304)  routing T_10_19.wire_logic_cluster/lc_0/out <X> T_10_19.lc_trk_g0_0
 (15 0)  (507 304)  (507 304)  routing T_10_19.sp4_h_l_4 <X> T_10_19.lc_trk_g0_1
 (16 0)  (508 304)  (508 304)  routing T_10_19.sp4_h_l_4 <X> T_10_19.lc_trk_g0_1
 (17 0)  (509 304)  (509 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (510 304)  (510 304)  routing T_10_19.sp4_h_l_4 <X> T_10_19.lc_trk_g0_1
 (21 0)  (513 304)  (513 304)  routing T_10_19.sp4_h_r_11 <X> T_10_19.lc_trk_g0_3
 (22 0)  (514 304)  (514 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (515 304)  (515 304)  routing T_10_19.sp4_h_r_11 <X> T_10_19.lc_trk_g0_3
 (24 0)  (516 304)  (516 304)  routing T_10_19.sp4_h_r_11 <X> T_10_19.lc_trk_g0_3
 (28 0)  (520 304)  (520 304)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 304)  (521 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 304)  (522 304)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (37 0)  (529 304)  (529 304)  LC_0 Logic Functioning bit
 (39 0)  (531 304)  (531 304)  LC_0 Logic Functioning bit
 (40 0)  (532 304)  (532 304)  LC_0 Logic Functioning bit
 (42 0)  (534 304)  (534 304)  LC_0 Logic Functioning bit
 (44 0)  (536 304)  (536 304)  LC_0 Logic Functioning bit
 (17 1)  (509 305)  (509 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (510 305)  (510 305)  routing T_10_19.sp4_h_l_4 <X> T_10_19.lc_trk_g0_1
 (26 1)  (518 305)  (518 305)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 305)  (519 305)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 305)  (521 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 305)  (522 305)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 305)  (524 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (528 305)  (528 305)  LC_0 Logic Functioning bit
 (38 1)  (530 305)  (530 305)  LC_0 Logic Functioning bit
 (41 1)  (533 305)  (533 305)  LC_0 Logic Functioning bit
 (43 1)  (535 305)  (535 305)  LC_0 Logic Functioning bit
 (50 1)  (542 305)  (542 305)  Carry_In_Mux bit 

 (0 2)  (492 306)  (492 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (1 2)  (493 306)  (493 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 306)  (506 306)  routing T_10_19.sp4_v_b_4 <X> T_10_19.lc_trk_g0_4
 (22 2)  (514 306)  (514 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (515 306)  (515 306)  routing T_10_19.sp4_h_r_7 <X> T_10_19.lc_trk_g0_7
 (24 2)  (516 306)  (516 306)  routing T_10_19.sp4_h_r_7 <X> T_10_19.lc_trk_g0_7
 (25 2)  (517 306)  (517 306)  routing T_10_19.sp12_h_l_5 <X> T_10_19.lc_trk_g0_6
 (28 2)  (520 306)  (520 306)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 306)  (521 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 306)  (522 306)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 306)  (528 306)  LC_1 Logic Functioning bit
 (38 2)  (530 306)  (530 306)  LC_1 Logic Functioning bit
 (39 2)  (531 306)  (531 306)  LC_1 Logic Functioning bit
 (41 2)  (533 306)  (533 306)  LC_1 Logic Functioning bit
 (42 2)  (534 306)  (534 306)  LC_1 Logic Functioning bit
 (43 2)  (535 306)  (535 306)  LC_1 Logic Functioning bit
 (44 2)  (536 306)  (536 306)  LC_1 Logic Functioning bit
 (47 2)  (539 306)  (539 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (8 3)  (500 307)  (500 307)  routing T_10_19.sp4_h_r_1 <X> T_10_19.sp4_v_t_36
 (9 3)  (501 307)  (501 307)  routing T_10_19.sp4_h_r_1 <X> T_10_19.sp4_v_t_36
 (16 3)  (508 307)  (508 307)  routing T_10_19.sp4_v_b_4 <X> T_10_19.lc_trk_g0_4
 (17 3)  (509 307)  (509 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (513 307)  (513 307)  routing T_10_19.sp4_h_r_7 <X> T_10_19.lc_trk_g0_7
 (22 3)  (514 307)  (514 307)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (516 307)  (516 307)  routing T_10_19.sp12_h_l_5 <X> T_10_19.lc_trk_g0_6
 (25 3)  (517 307)  (517 307)  routing T_10_19.sp12_h_l_5 <X> T_10_19.lc_trk_g0_6
 (28 3)  (520 307)  (520 307)  routing T_10_19.lc_trk_g2_1 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 307)  (522 307)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 307)  (524 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (526 307)  (526 307)  routing T_10_19.lc_trk_g1_0 <X> T_10_19.input_2_1
 (36 3)  (528 307)  (528 307)  LC_1 Logic Functioning bit
 (41 3)  (533 307)  (533 307)  LC_1 Logic Functioning bit
 (47 3)  (539 307)  (539 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (13 4)  (505 308)  (505 308)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_5
 (14 4)  (506 308)  (506 308)  routing T_10_19.lft_op_0 <X> T_10_19.lc_trk_g1_0
 (16 4)  (508 308)  (508 308)  routing T_10_19.sp4_v_b_9 <X> T_10_19.lc_trk_g1_1
 (17 4)  (509 308)  (509 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (510 308)  (510 308)  routing T_10_19.sp4_v_b_9 <X> T_10_19.lc_trk_g1_1
 (21 4)  (513 308)  (513 308)  routing T_10_19.lft_op_3 <X> T_10_19.lc_trk_g1_3
 (22 4)  (514 308)  (514 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (516 308)  (516 308)  routing T_10_19.lft_op_3 <X> T_10_19.lc_trk_g1_3
 (25 4)  (517 308)  (517 308)  routing T_10_19.sp4_h_l_7 <X> T_10_19.lc_trk_g1_2
 (26 4)  (518 308)  (518 308)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (521 308)  (521 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (527 308)  (527 308)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.input_2_2
 (36 4)  (528 308)  (528 308)  LC_2 Logic Functioning bit
 (40 4)  (532 308)  (532 308)  LC_2 Logic Functioning bit
 (41 4)  (533 308)  (533 308)  LC_2 Logic Functioning bit
 (43 4)  (535 308)  (535 308)  LC_2 Logic Functioning bit
 (47 4)  (539 308)  (539 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (543 308)  (543 308)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (544 308)  (544 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (12 5)  (504 309)  (504 309)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_5
 (15 5)  (507 309)  (507 309)  routing T_10_19.lft_op_0 <X> T_10_19.lc_trk_g1_0
 (17 5)  (509 309)  (509 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (510 309)  (510 309)  routing T_10_19.sp4_v_b_9 <X> T_10_19.lc_trk_g1_1
 (22 5)  (514 309)  (514 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (515 309)  (515 309)  routing T_10_19.sp4_h_l_7 <X> T_10_19.lc_trk_g1_2
 (24 5)  (516 309)  (516 309)  routing T_10_19.sp4_h_l_7 <X> T_10_19.lc_trk_g1_2
 (25 5)  (517 309)  (517 309)  routing T_10_19.sp4_h_l_7 <X> T_10_19.lc_trk_g1_2
 (26 5)  (518 309)  (518 309)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 309)  (519 309)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 309)  (521 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 309)  (522 309)  routing T_10_19.lc_trk_g0_3 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 309)  (524 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (525 309)  (525 309)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.input_2_2
 (34 5)  (526 309)  (526 309)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.input_2_2
 (36 5)  (528 309)  (528 309)  LC_2 Logic Functioning bit
 (38 5)  (530 309)  (530 309)  LC_2 Logic Functioning bit
 (39 5)  (531 309)  (531 309)  LC_2 Logic Functioning bit
 (43 5)  (535 309)  (535 309)  LC_2 Logic Functioning bit
 (46 5)  (538 309)  (538 309)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (21 6)  (513 310)  (513 310)  routing T_10_19.lft_op_7 <X> T_10_19.lc_trk_g1_7
 (22 6)  (514 310)  (514 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (516 310)  (516 310)  routing T_10_19.lft_op_7 <X> T_10_19.lc_trk_g1_7
 (31 6)  (523 310)  (523 310)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 310)  (528 310)  LC_3 Logic Functioning bit
 (37 6)  (529 310)  (529 310)  LC_3 Logic Functioning bit
 (38 6)  (530 310)  (530 310)  LC_3 Logic Functioning bit
 (39 6)  (531 310)  (531 310)  LC_3 Logic Functioning bit
 (45 6)  (537 310)  (537 310)  LC_3 Logic Functioning bit
 (8 7)  (500 311)  (500 311)  routing T_10_19.sp4_h_r_4 <X> T_10_19.sp4_v_t_41
 (9 7)  (501 311)  (501 311)  routing T_10_19.sp4_h_r_4 <X> T_10_19.sp4_v_t_41
 (31 7)  (523 311)  (523 311)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 311)  (528 311)  LC_3 Logic Functioning bit
 (37 7)  (529 311)  (529 311)  LC_3 Logic Functioning bit
 (38 7)  (530 311)  (530 311)  LC_3 Logic Functioning bit
 (39 7)  (531 311)  (531 311)  LC_3 Logic Functioning bit
 (48 7)  (540 311)  (540 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (9 8)  (501 312)  (501 312)  routing T_10_19.sp4_h_l_41 <X> T_10_19.sp4_h_r_7
 (10 8)  (502 312)  (502 312)  routing T_10_19.sp4_h_l_41 <X> T_10_19.sp4_h_r_7
 (17 8)  (509 312)  (509 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (21 8)  (513 312)  (513 312)  routing T_10_19.sp4_h_r_35 <X> T_10_19.lc_trk_g2_3
 (22 8)  (514 312)  (514 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (515 312)  (515 312)  routing T_10_19.sp4_h_r_35 <X> T_10_19.lc_trk_g2_3
 (24 8)  (516 312)  (516 312)  routing T_10_19.sp4_h_r_35 <X> T_10_19.lc_trk_g2_3
 (26 8)  (518 312)  (518 312)  routing T_10_19.lc_trk_g0_4 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 312)  (520 312)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 312)  (521 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 312)  (522 312)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 312)  (526 312)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 312)  (528 312)  LC_4 Logic Functioning bit
 (38 8)  (530 312)  (530 312)  LC_4 Logic Functioning bit
 (41 8)  (533 312)  (533 312)  LC_4 Logic Functioning bit
 (43 8)  (535 312)  (535 312)  LC_4 Logic Functioning bit
 (14 9)  (506 313)  (506 313)  routing T_10_19.sp12_v_b_16 <X> T_10_19.lc_trk_g2_0
 (16 9)  (508 313)  (508 313)  routing T_10_19.sp12_v_b_16 <X> T_10_19.lc_trk_g2_0
 (17 9)  (509 313)  (509 313)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (29 9)  (521 313)  (521 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 313)  (523 313)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 313)  (524 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (525 313)  (525 313)  routing T_10_19.lc_trk_g2_0 <X> T_10_19.input_2_4
 (36 9)  (528 313)  (528 313)  LC_4 Logic Functioning bit
 (15 10)  (507 314)  (507 314)  routing T_10_19.rgt_op_5 <X> T_10_19.lc_trk_g2_5
 (17 10)  (509 314)  (509 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (510 314)  (510 314)  routing T_10_19.rgt_op_5 <X> T_10_19.lc_trk_g2_5
 (22 10)  (514 314)  (514 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (515 314)  (515 314)  routing T_10_19.sp4_v_b_47 <X> T_10_19.lc_trk_g2_7
 (24 10)  (516 314)  (516 314)  routing T_10_19.sp4_v_b_47 <X> T_10_19.lc_trk_g2_7
 (25 10)  (517 314)  (517 314)  routing T_10_19.sp4_v_b_30 <X> T_10_19.lc_trk_g2_6
 (31 10)  (523 314)  (523 314)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 314)  (524 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 314)  (525 314)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 314)  (529 314)  LC_5 Logic Functioning bit
 (40 10)  (532 314)  (532 314)  LC_5 Logic Functioning bit
 (42 10)  (534 314)  (534 314)  LC_5 Logic Functioning bit
 (45 10)  (537 314)  (537 314)  LC_5 Logic Functioning bit
 (50 10)  (542 314)  (542 314)  Cascade bit: LH_LC05_inmux02_5

 (13 11)  (505 315)  (505 315)  routing T_10_19.sp4_v_b_3 <X> T_10_19.sp4_h_l_45
 (14 11)  (506 315)  (506 315)  routing T_10_19.tnl_op_4 <X> T_10_19.lc_trk_g2_4
 (15 11)  (507 315)  (507 315)  routing T_10_19.tnl_op_4 <X> T_10_19.lc_trk_g2_4
 (17 11)  (509 315)  (509 315)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (514 315)  (514 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (515 315)  (515 315)  routing T_10_19.sp4_v_b_30 <X> T_10_19.lc_trk_g2_6
 (29 11)  (521 315)  (521 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (528 315)  (528 315)  LC_5 Logic Functioning bit
 (41 11)  (533 315)  (533 315)  LC_5 Logic Functioning bit
 (43 11)  (535 315)  (535 315)  LC_5 Logic Functioning bit
 (48 11)  (540 315)  (540 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (28 12)  (520 316)  (520 316)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 316)  (521 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 316)  (523 316)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 316)  (525 316)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (27 13)  (519 317)  (519 317)  routing T_10_19.lc_trk_g1_1 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 317)  (521 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 317)  (522 317)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (40 13)  (532 317)  (532 317)  LC_6 Logic Functioning bit
 (41 13)  (533 317)  (533 317)  LC_6 Logic Functioning bit
 (42 13)  (534 317)  (534 317)  LC_6 Logic Functioning bit
 (43 13)  (535 317)  (535 317)  LC_6 Logic Functioning bit
 (53 13)  (545 317)  (545 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (4 14)  (496 318)  (496 318)  routing T_10_19.sp4_h_r_3 <X> T_10_19.sp4_v_t_44
 (6 14)  (498 318)  (498 318)  routing T_10_19.sp4_h_r_3 <X> T_10_19.sp4_v_t_44
 (15 14)  (507 318)  (507 318)  routing T_10_19.sp4_h_l_24 <X> T_10_19.lc_trk_g3_5
 (16 14)  (508 318)  (508 318)  routing T_10_19.sp4_h_l_24 <X> T_10_19.lc_trk_g3_5
 (17 14)  (509 318)  (509 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (510 318)  (510 318)  routing T_10_19.sp4_h_l_24 <X> T_10_19.lc_trk_g3_5
 (26 14)  (518 318)  (518 318)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (36 14)  (528 318)  (528 318)  LC_7 Logic Functioning bit
 (38 14)  (530 318)  (530 318)  LC_7 Logic Functioning bit
 (41 14)  (533 318)  (533 318)  LC_7 Logic Functioning bit
 (43 14)  (535 318)  (535 318)  LC_7 Logic Functioning bit
 (45 14)  (537 318)  (537 318)  LC_7 Logic Functioning bit
 (5 15)  (497 319)  (497 319)  routing T_10_19.sp4_h_r_3 <X> T_10_19.sp4_v_t_44
 (26 15)  (518 319)  (518 319)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (529 319)  (529 319)  LC_7 Logic Functioning bit
 (39 15)  (531 319)  (531 319)  LC_7 Logic Functioning bit
 (40 15)  (532 319)  (532 319)  LC_7 Logic Functioning bit
 (42 15)  (534 319)  (534 319)  LC_7 Logic Functioning bit


LogicTile_11_19

 (26 0)  (572 304)  (572 304)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 304)  (573 304)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 304)  (574 304)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 304)  (579 304)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (45 0)  (591 304)  (591 304)  LC_0 Logic Functioning bit
 (46 0)  (592 304)  (592 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 305)  (578 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (579 305)  (579 305)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.input_2_0
 (35 1)  (581 305)  (581 305)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.input_2_0
 (41 1)  (587 305)  (587 305)  LC_0 Logic Functioning bit
 (0 2)  (546 306)  (546 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (551 306)  (551 306)  routing T_11_19.sp4_h_r_9 <X> T_11_19.sp4_h_l_37
 (14 2)  (560 306)  (560 306)  routing T_11_19.sp4_h_l_9 <X> T_11_19.lc_trk_g0_4
 (17 2)  (563 306)  (563 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (571 306)  (571 306)  routing T_11_19.sp4_v_t_3 <X> T_11_19.lc_trk_g0_6
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 306)  (580 306)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 306)  (582 306)  LC_1 Logic Functioning bit
 (37 2)  (583 306)  (583 306)  LC_1 Logic Functioning bit
 (38 2)  (584 306)  (584 306)  LC_1 Logic Functioning bit
 (39 2)  (585 306)  (585 306)  LC_1 Logic Functioning bit
 (45 2)  (591 306)  (591 306)  LC_1 Logic Functioning bit
 (4 3)  (550 307)  (550 307)  routing T_11_19.sp4_h_r_9 <X> T_11_19.sp4_h_l_37
 (14 3)  (560 307)  (560 307)  routing T_11_19.sp4_h_l_9 <X> T_11_19.lc_trk_g0_4
 (15 3)  (561 307)  (561 307)  routing T_11_19.sp4_h_l_9 <X> T_11_19.lc_trk_g0_4
 (16 3)  (562 307)  (562 307)  routing T_11_19.sp4_h_l_9 <X> T_11_19.lc_trk_g0_4
 (17 3)  (563 307)  (563 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (564 307)  (564 307)  routing T_11_19.sp4_r_v_b_29 <X> T_11_19.lc_trk_g0_5
 (22 3)  (568 307)  (568 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (569 307)  (569 307)  routing T_11_19.sp4_v_t_3 <X> T_11_19.lc_trk_g0_6
 (25 3)  (571 307)  (571 307)  routing T_11_19.sp4_v_t_3 <X> T_11_19.lc_trk_g0_6
 (31 3)  (577 307)  (577 307)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 307)  (582 307)  LC_1 Logic Functioning bit
 (37 3)  (583 307)  (583 307)  LC_1 Logic Functioning bit
 (38 3)  (584 307)  (584 307)  LC_1 Logic Functioning bit
 (39 3)  (585 307)  (585 307)  LC_1 Logic Functioning bit
 (3 4)  (549 308)  (549 308)  routing T_11_19.sp12_v_t_23 <X> T_11_19.sp12_h_r_0
 (22 4)  (568 308)  (568 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (569 308)  (569 308)  routing T_11_19.sp12_h_l_16 <X> T_11_19.lc_trk_g1_3
 (25 4)  (571 308)  (571 308)  routing T_11_19.sp4_v_b_10 <X> T_11_19.lc_trk_g1_2
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 308)  (579 308)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 308)  (582 308)  LC_2 Logic Functioning bit
 (37 4)  (583 308)  (583 308)  LC_2 Logic Functioning bit
 (38 4)  (584 308)  (584 308)  LC_2 Logic Functioning bit
 (39 4)  (585 308)  (585 308)  LC_2 Logic Functioning bit
 (45 4)  (591 308)  (591 308)  LC_2 Logic Functioning bit
 (52 4)  (598 308)  (598 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (21 5)  (567 309)  (567 309)  routing T_11_19.sp12_h_l_16 <X> T_11_19.lc_trk_g1_3
 (22 5)  (568 309)  (568 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (569 309)  (569 309)  routing T_11_19.sp4_v_b_10 <X> T_11_19.lc_trk_g1_2
 (25 5)  (571 309)  (571 309)  routing T_11_19.sp4_v_b_10 <X> T_11_19.lc_trk_g1_2
 (31 5)  (577 309)  (577 309)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 309)  (582 309)  LC_2 Logic Functioning bit
 (37 5)  (583 309)  (583 309)  LC_2 Logic Functioning bit
 (38 5)  (584 309)  (584 309)  LC_2 Logic Functioning bit
 (39 5)  (585 309)  (585 309)  LC_2 Logic Functioning bit
 (3 6)  (549 310)  (549 310)  routing T_11_19.sp12_v_b_0 <X> T_11_19.sp12_v_t_23
 (5 6)  (551 310)  (551 310)  routing T_11_19.sp4_v_b_3 <X> T_11_19.sp4_h_l_38
 (8 6)  (554 310)  (554 310)  routing T_11_19.sp4_h_r_4 <X> T_11_19.sp4_h_l_41
 (14 6)  (560 310)  (560 310)  routing T_11_19.sp4_v_t_1 <X> T_11_19.lc_trk_g1_4
 (15 6)  (561 310)  (561 310)  routing T_11_19.lft_op_5 <X> T_11_19.lc_trk_g1_5
 (17 6)  (563 310)  (563 310)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (564 310)  (564 310)  routing T_11_19.lft_op_5 <X> T_11_19.lc_trk_g1_5
 (14 7)  (560 311)  (560 311)  routing T_11_19.sp4_v_t_1 <X> T_11_19.lc_trk_g1_4
 (16 7)  (562 311)  (562 311)  routing T_11_19.sp4_v_t_1 <X> T_11_19.lc_trk_g1_4
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (15 8)  (561 312)  (561 312)  routing T_11_19.rgt_op_1 <X> T_11_19.lc_trk_g2_1
 (17 8)  (563 312)  (563 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 312)  (564 312)  routing T_11_19.rgt_op_1 <X> T_11_19.lc_trk_g2_1
 (21 8)  (567 312)  (567 312)  routing T_11_19.sp4_h_r_43 <X> T_11_19.lc_trk_g2_3
 (22 8)  (568 312)  (568 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (569 312)  (569 312)  routing T_11_19.sp4_h_r_43 <X> T_11_19.lc_trk_g2_3
 (24 8)  (570 312)  (570 312)  routing T_11_19.sp4_h_r_43 <X> T_11_19.lc_trk_g2_3
 (25 8)  (571 312)  (571 312)  routing T_11_19.sp4_h_r_34 <X> T_11_19.lc_trk_g2_2
 (26 8)  (572 312)  (572 312)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 312)  (574 312)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 312)  (576 312)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 312)  (577 312)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 312)  (579 312)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (41 8)  (587 312)  (587 312)  LC_4 Logic Functioning bit
 (43 8)  (589 312)  (589 312)  LC_4 Logic Functioning bit
 (21 9)  (567 313)  (567 313)  routing T_11_19.sp4_h_r_43 <X> T_11_19.lc_trk_g2_3
 (22 9)  (568 313)  (568 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (569 313)  (569 313)  routing T_11_19.sp4_h_r_34 <X> T_11_19.lc_trk_g2_2
 (24 9)  (570 313)  (570 313)  routing T_11_19.sp4_h_r_34 <X> T_11_19.lc_trk_g2_2
 (26 9)  (572 313)  (572 313)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 313)  (577 313)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (12 10)  (558 314)  (558 314)  routing T_11_19.sp4_v_b_8 <X> T_11_19.sp4_h_l_45
 (17 10)  (563 314)  (563 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 314)  (564 314)  routing T_11_19.wire_logic_cluster/lc_5/out <X> T_11_19.lc_trk_g2_5
 (22 10)  (568 314)  (568 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (569 314)  (569 314)  routing T_11_19.sp4_h_r_31 <X> T_11_19.lc_trk_g2_7
 (24 10)  (570 314)  (570 314)  routing T_11_19.sp4_h_r_31 <X> T_11_19.lc_trk_g2_7
 (26 10)  (572 314)  (572 314)  routing T_11_19.lc_trk_g0_5 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 314)  (573 314)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 314)  (574 314)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 314)  (576 314)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 314)  (579 314)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 314)  (582 314)  LC_5 Logic Functioning bit
 (37 10)  (583 314)  (583 314)  LC_5 Logic Functioning bit
 (38 10)  (584 314)  (584 314)  LC_5 Logic Functioning bit
 (39 10)  (585 314)  (585 314)  LC_5 Logic Functioning bit
 (41 10)  (587 314)  (587 314)  LC_5 Logic Functioning bit
 (42 10)  (588 314)  (588 314)  LC_5 Logic Functioning bit
 (43 10)  (589 314)  (589 314)  LC_5 Logic Functioning bit
 (45 10)  (591 314)  (591 314)  LC_5 Logic Functioning bit
 (46 10)  (592 314)  (592 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (596 314)  (596 314)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (598 314)  (598 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (21 11)  (567 315)  (567 315)  routing T_11_19.sp4_h_r_31 <X> T_11_19.lc_trk_g2_7
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 315)  (577 315)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 315)  (582 315)  LC_5 Logic Functioning bit
 (37 11)  (583 315)  (583 315)  LC_5 Logic Functioning bit
 (38 11)  (584 315)  (584 315)  LC_5 Logic Functioning bit
 (39 11)  (585 315)  (585 315)  LC_5 Logic Functioning bit
 (42 11)  (588 315)  (588 315)  LC_5 Logic Functioning bit
 (43 11)  (589 315)  (589 315)  LC_5 Logic Functioning bit
 (5 12)  (551 316)  (551 316)  routing T_11_19.sp4_v_b_9 <X> T_11_19.sp4_h_r_9
 (15 12)  (561 316)  (561 316)  routing T_11_19.sp4_h_r_33 <X> T_11_19.lc_trk_g3_1
 (16 12)  (562 316)  (562 316)  routing T_11_19.sp4_h_r_33 <X> T_11_19.lc_trk_g3_1
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (564 316)  (564 316)  routing T_11_19.sp4_h_r_33 <X> T_11_19.lc_trk_g3_1
 (6 13)  (552 317)  (552 317)  routing T_11_19.sp4_v_b_9 <X> T_11_19.sp4_h_r_9
 (17 13)  (563 317)  (563 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (19 13)  (565 317)  (565 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (3 14)  (549 318)  (549 318)  routing T_11_19.sp12_v_b_1 <X> T_11_19.sp12_v_t_22
 (15 14)  (561 318)  (561 318)  routing T_11_19.sp4_v_t_32 <X> T_11_19.lc_trk_g3_5
 (16 14)  (562 318)  (562 318)  routing T_11_19.sp4_v_t_32 <X> T_11_19.lc_trk_g3_5
 (17 14)  (563 318)  (563 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (27 14)  (573 318)  (573 318)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 318)  (574 318)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 318)  (577 318)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 318)  (580 318)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 318)  (581 318)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.input_2_7
 (40 14)  (586 318)  (586 318)  LC_7 Logic Functioning bit
 (26 15)  (572 319)  (572 319)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 319)  (573 319)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 319)  (578 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (580 319)  (580 319)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.input_2_7


LogicTile_12_19

 (14 0)  (614 304)  (614 304)  routing T_12_19.sp4_v_b_8 <X> T_12_19.lc_trk_g0_0
 (22 0)  (622 304)  (622 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (624 304)  (624 304)  routing T_12_19.top_op_3 <X> T_12_19.lc_trk_g0_3
 (27 0)  (627 304)  (627 304)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 304)  (628 304)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 304)  (631 304)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (637 304)  (637 304)  LC_0 Logic Functioning bit
 (39 0)  (639 304)  (639 304)  LC_0 Logic Functioning bit
 (14 1)  (614 305)  (614 305)  routing T_12_19.sp4_v_b_8 <X> T_12_19.lc_trk_g0_0
 (16 1)  (616 305)  (616 305)  routing T_12_19.sp4_v_b_8 <X> T_12_19.lc_trk_g0_0
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (621 305)  (621 305)  routing T_12_19.top_op_3 <X> T_12_19.lc_trk_g0_3
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 305)  (631 305)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (53 1)  (653 305)  (653 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (621 306)  (621 306)  routing T_12_19.lft_op_7 <X> T_12_19.lc_trk_g0_7
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (624 306)  (624 306)  routing T_12_19.lft_op_7 <X> T_12_19.lc_trk_g0_7
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 306)  (630 306)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 306)  (631 306)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 306)  (633 306)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (50 2)  (650 306)  (650 306)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (615 307)  (615 307)  routing T_12_19.bot_op_4 <X> T_12_19.lc_trk_g0_4
 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (31 3)  (631 307)  (631 307)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 307)  (636 307)  LC_1 Logic Functioning bit
 (15 4)  (615 308)  (615 308)  routing T_12_19.top_op_1 <X> T_12_19.lc_trk_g1_1
 (17 4)  (617 308)  (617 308)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (626 308)  (626 308)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 308)  (628 308)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 308)  (634 308)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (39 4)  (639 308)  (639 308)  LC_2 Logic Functioning bit
 (45 4)  (645 308)  (645 308)  LC_2 Logic Functioning bit
 (50 4)  (650 308)  (650 308)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (618 309)  (618 309)  routing T_12_19.top_op_1 <X> T_12_19.lc_trk_g1_1
 (22 5)  (622 309)  (622 309)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (624 309)  (624 309)  routing T_12_19.top_op_2 <X> T_12_19.lc_trk_g1_2
 (25 5)  (625 309)  (625 309)  routing T_12_19.top_op_2 <X> T_12_19.lc_trk_g1_2
 (26 5)  (626 309)  (626 309)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 309)  (627 309)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 309)  (628 309)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 309)  (631 309)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (46 5)  (646 309)  (646 309)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (15 6)  (615 310)  (615 310)  routing T_12_19.top_op_5 <X> T_12_19.lc_trk_g1_5
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (627 310)  (627 310)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 310)  (628 310)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 310)  (635 310)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.input_2_3
 (39 6)  (639 310)  (639 310)  LC_3 Logic Functioning bit
 (45 6)  (645 310)  (645 310)  LC_3 Logic Functioning bit
 (14 7)  (614 311)  (614 311)  routing T_12_19.top_op_4 <X> T_12_19.lc_trk_g1_4
 (15 7)  (615 311)  (615 311)  routing T_12_19.top_op_4 <X> T_12_19.lc_trk_g1_4
 (17 7)  (617 311)  (617 311)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (618 311)  (618 311)  routing T_12_19.top_op_5 <X> T_12_19.lc_trk_g1_5
 (28 7)  (628 311)  (628 311)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 311)  (632 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (633 311)  (633 311)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.input_2_3
 (35 7)  (635 311)  (635 311)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.input_2_3
 (15 8)  (615 312)  (615 312)  routing T_12_19.sp4_h_r_33 <X> T_12_19.lc_trk_g2_1
 (16 8)  (616 312)  (616 312)  routing T_12_19.sp4_h_r_33 <X> T_12_19.lc_trk_g2_1
 (17 8)  (617 312)  (617 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (618 312)  (618 312)  routing T_12_19.sp4_h_r_33 <X> T_12_19.lc_trk_g2_1
 (28 8)  (628 312)  (628 312)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (635 312)  (635 312)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.input_2_4
 (39 8)  (639 312)  (639 312)  LC_4 Logic Functioning bit
 (45 8)  (645 312)  (645 312)  LC_4 Logic Functioning bit
 (27 9)  (627 313)  (627 313)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 313)  (628 313)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 313)  (631 313)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 313)  (632 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (633 313)  (633 313)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.input_2_4
 (34 9)  (634 313)  (634 313)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.input_2_4
 (35 9)  (635 313)  (635 313)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.input_2_4
 (9 10)  (609 314)  (609 314)  routing T_12_19.sp4_v_b_7 <X> T_12_19.sp4_h_l_42
 (21 10)  (621 314)  (621 314)  routing T_12_19.sp4_h_l_34 <X> T_12_19.lc_trk_g2_7
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (623 314)  (623 314)  routing T_12_19.sp4_h_l_34 <X> T_12_19.lc_trk_g2_7
 (24 10)  (624 314)  (624 314)  routing T_12_19.sp4_h_l_34 <X> T_12_19.lc_trk_g2_7
 (21 11)  (621 315)  (621 315)  routing T_12_19.sp4_h_l_34 <X> T_12_19.lc_trk_g2_7
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (624 315)  (624 315)  routing T_12_19.tnr_op_6 <X> T_12_19.lc_trk_g2_6
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 316)  (618 316)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g3_1
 (28 12)  (628 316)  (628 316)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 316)  (631 316)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 316)  (635 316)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.input_2_6
 (39 12)  (639 316)  (639 316)  LC_6 Logic Functioning bit
 (45 12)  (645 316)  (645 316)  LC_6 Logic Functioning bit
 (12 13)  (612 317)  (612 317)  routing T_12_19.sp4_h_r_11 <X> T_12_19.sp4_v_b_11
 (16 13)  (616 317)  (616 317)  routing T_12_19.sp12_v_b_8 <X> T_12_19.lc_trk_g3_0
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (27 13)  (627 317)  (627 317)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 317)  (628 317)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 317)  (632 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (633 317)  (633 317)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.input_2_6
 (34 13)  (634 317)  (634 317)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.input_2_6
 (35 13)  (635 317)  (635 317)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.input_2_6
 (3 14)  (603 318)  (603 318)  routing T_12_19.sp12_h_r_1 <X> T_12_19.sp12_v_t_22
 (4 14)  (604 318)  (604 318)  routing T_12_19.sp4_v_b_9 <X> T_12_19.sp4_v_t_44
 (12 14)  (612 318)  (612 318)  routing T_12_19.sp4_v_t_40 <X> T_12_19.sp4_h_l_46
 (21 14)  (621 318)  (621 318)  routing T_12_19.sp4_h_l_34 <X> T_12_19.lc_trk_g3_7
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (623 318)  (623 318)  routing T_12_19.sp4_h_l_34 <X> T_12_19.lc_trk_g3_7
 (24 14)  (624 318)  (624 318)  routing T_12_19.sp4_h_l_34 <X> T_12_19.lc_trk_g3_7
 (27 14)  (627 318)  (627 318)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 318)  (628 318)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 318)  (634 318)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 318)  (635 318)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.input_2_7
 (39 14)  (639 318)  (639 318)  LC_7 Logic Functioning bit
 (45 14)  (645 318)  (645 318)  LC_7 Logic Functioning bit
 (3 15)  (603 319)  (603 319)  routing T_12_19.sp12_h_r_1 <X> T_12_19.sp12_v_t_22
 (11 15)  (611 319)  (611 319)  routing T_12_19.sp4_v_t_40 <X> T_12_19.sp4_h_l_46
 (13 15)  (613 319)  (613 319)  routing T_12_19.sp4_v_t_40 <X> T_12_19.sp4_h_l_46
 (21 15)  (621 319)  (621 319)  routing T_12_19.sp4_h_l_34 <X> T_12_19.lc_trk_g3_7
 (28 15)  (628 319)  (628 319)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (632 319)  (632 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (633 319)  (633 319)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.input_2_7
 (35 15)  (635 319)  (635 319)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.input_2_7


LogicTile_13_19

 (11 0)  (665 304)  (665 304)  routing T_13_19.sp4_v_t_46 <X> T_13_19.sp4_v_b_2
 (15 0)  (669 304)  (669 304)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g0_1
 (16 0)  (670 304)  (670 304)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g0_1
 (17 0)  (671 304)  (671 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (672 304)  (672 304)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g0_1
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (677 304)  (677 304)  routing T_13_19.sp4_h_r_3 <X> T_13_19.lc_trk_g0_3
 (24 0)  (678 304)  (678 304)  routing T_13_19.sp4_h_r_3 <X> T_13_19.lc_trk_g0_3
 (25 0)  (679 304)  (679 304)  routing T_13_19.sp4_h_r_10 <X> T_13_19.lc_trk_g0_2
 (12 1)  (666 305)  (666 305)  routing T_13_19.sp4_v_t_46 <X> T_13_19.sp4_v_b_2
 (15 1)  (669 305)  (669 305)  routing T_13_19.sp4_v_t_5 <X> T_13_19.lc_trk_g0_0
 (16 1)  (670 305)  (670 305)  routing T_13_19.sp4_v_t_5 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (672 305)  (672 305)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g0_1
 (21 1)  (675 305)  (675 305)  routing T_13_19.sp4_h_r_3 <X> T_13_19.lc_trk_g0_3
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (677 305)  (677 305)  routing T_13_19.sp4_h_r_10 <X> T_13_19.lc_trk_g0_2
 (24 1)  (678 305)  (678 305)  routing T_13_19.sp4_h_r_10 <X> T_13_19.lc_trk_g0_2
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (665 306)  (665 306)  routing T_13_19.sp4_h_l_44 <X> T_13_19.sp4_v_t_39
 (28 2)  (682 306)  (682 306)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 306)  (684 306)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 306)  (685 306)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (41 2)  (695 306)  (695 306)  LC_1 Logic Functioning bit
 (43 2)  (697 306)  (697 306)  LC_1 Logic Functioning bit
 (14 3)  (668 307)  (668 307)  routing T_13_19.sp4_h_r_4 <X> T_13_19.lc_trk_g0_4
 (15 3)  (669 307)  (669 307)  routing T_13_19.sp4_h_r_4 <X> T_13_19.lc_trk_g0_4
 (16 3)  (670 307)  (670 307)  routing T_13_19.sp4_h_r_4 <X> T_13_19.lc_trk_g0_4
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (680 307)  (680 307)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (4 4)  (658 308)  (658 308)  routing T_13_19.sp4_v_t_42 <X> T_13_19.sp4_v_b_3
 (6 4)  (660 308)  (660 308)  routing T_13_19.sp4_v_t_42 <X> T_13_19.sp4_v_b_3
 (14 4)  (668 308)  (668 308)  routing T_13_19.sp4_h_r_8 <X> T_13_19.lc_trk_g1_0
 (15 4)  (669 308)  (669 308)  routing T_13_19.top_op_1 <X> T_13_19.lc_trk_g1_1
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 308)  (685 308)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (40 4)  (694 308)  (694 308)  LC_2 Logic Functioning bit
 (50 4)  (704 308)  (704 308)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (707 308)  (707 308)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (9 5)  (663 309)  (663 309)  routing T_13_19.sp4_v_t_41 <X> T_13_19.sp4_v_b_4
 (15 5)  (669 309)  (669 309)  routing T_13_19.sp4_h_r_8 <X> T_13_19.lc_trk_g1_0
 (16 5)  (670 309)  (670 309)  routing T_13_19.sp4_h_r_8 <X> T_13_19.lc_trk_g1_0
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (672 309)  (672 309)  routing T_13_19.top_op_1 <X> T_13_19.lc_trk_g1_1
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (8 6)  (662 310)  (662 310)  routing T_13_19.sp4_v_t_41 <X> T_13_19.sp4_h_l_41
 (9 6)  (663 310)  (663 310)  routing T_13_19.sp4_v_t_41 <X> T_13_19.sp4_h_l_41
 (14 6)  (668 310)  (668 310)  routing T_13_19.sp4_v_t_1 <X> T_13_19.lc_trk_g1_4
 (21 6)  (675 310)  (675 310)  routing T_13_19.lft_op_7 <X> T_13_19.lc_trk_g1_7
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 310)  (678 310)  routing T_13_19.lft_op_7 <X> T_13_19.lc_trk_g1_7
 (26 6)  (680 310)  (680 310)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 310)  (688 310)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (46 6)  (700 310)  (700 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (702 310)  (702 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (704 310)  (704 310)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (707 310)  (707 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (668 311)  (668 311)  routing T_13_19.sp4_v_t_1 <X> T_13_19.lc_trk_g1_4
 (16 7)  (670 311)  (670 311)  routing T_13_19.sp4_v_t_1 <X> T_13_19.lc_trk_g1_4
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (677 311)  (677 311)  routing T_13_19.sp4_h_r_6 <X> T_13_19.lc_trk_g1_6
 (24 7)  (678 311)  (678 311)  routing T_13_19.sp4_h_r_6 <X> T_13_19.lc_trk_g1_6
 (25 7)  (679 311)  (679 311)  routing T_13_19.sp4_h_r_6 <X> T_13_19.lc_trk_g1_6
 (27 7)  (681 311)  (681 311)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 311)  (682 311)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 311)  (685 311)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (38 7)  (692 311)  (692 311)  LC_3 Logic Functioning bit
 (48 7)  (702 311)  (702 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (668 312)  (668 312)  routing T_13_19.sp4_h_r_40 <X> T_13_19.lc_trk_g2_0
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (27 8)  (681 312)  (681 312)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 312)  (684 312)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 312)  (685 312)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 312)  (687 312)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (37 8)  (691 312)  (691 312)  LC_4 Logic Functioning bit
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (39 8)  (693 312)  (693 312)  LC_4 Logic Functioning bit
 (42 8)  (696 312)  (696 312)  LC_4 Logic Functioning bit
 (43 8)  (697 312)  (697 312)  LC_4 Logic Functioning bit
 (45 8)  (699 312)  (699 312)  LC_4 Logic Functioning bit
 (50 8)  (704 312)  (704 312)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (668 313)  (668 313)  routing T_13_19.sp4_h_r_40 <X> T_13_19.lc_trk_g2_0
 (15 9)  (669 313)  (669 313)  routing T_13_19.sp4_h_r_40 <X> T_13_19.lc_trk_g2_0
 (16 9)  (670 313)  (670 313)  routing T_13_19.sp4_h_r_40 <X> T_13_19.lc_trk_g2_0
 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (672 313)  (672 313)  routing T_13_19.sp4_r_v_b_33 <X> T_13_19.lc_trk_g2_1
 (27 9)  (681 313)  (681 313)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 313)  (685 313)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (42 9)  (696 313)  (696 313)  LC_4 Logic Functioning bit
 (46 9)  (700 313)  (700 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (8 10)  (662 314)  (662 314)  routing T_13_19.sp4_v_t_42 <X> T_13_19.sp4_h_l_42
 (9 10)  (663 314)  (663 314)  routing T_13_19.sp4_v_t_42 <X> T_13_19.sp4_h_l_42
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (678 314)  (678 314)  routing T_13_19.tnl_op_7 <X> T_13_19.lc_trk_g2_7
 (27 10)  (681 314)  (681 314)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 314)  (684 314)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 314)  (687 314)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (40 10)  (694 314)  (694 314)  LC_5 Logic Functioning bit
 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (675 315)  (675 315)  routing T_13_19.tnl_op_7 <X> T_13_19.lc_trk_g2_7
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 315)  (684 315)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 315)  (686 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (688 315)  (688 315)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.input_2_5
 (8 12)  (662 316)  (662 316)  routing T_13_19.sp4_h_l_39 <X> T_13_19.sp4_h_r_10
 (10 12)  (664 316)  (664 316)  routing T_13_19.sp4_h_l_39 <X> T_13_19.sp4_h_r_10
 (12 13)  (666 317)  (666 317)  routing T_13_19.sp4_h_r_11 <X> T_13_19.sp4_v_b_11
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (8 14)  (662 318)  (662 318)  routing T_13_19.sp4_v_t_41 <X> T_13_19.sp4_h_l_47
 (9 14)  (663 318)  (663 318)  routing T_13_19.sp4_v_t_41 <X> T_13_19.sp4_h_l_47
 (10 14)  (664 318)  (664 318)  routing T_13_19.sp4_v_t_41 <X> T_13_19.sp4_h_l_47
 (21 14)  (675 318)  (675 318)  routing T_13_19.bnl_op_7 <X> T_13_19.lc_trk_g3_7
 (22 14)  (676 318)  (676 318)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (0 15)  (654 319)  (654 319)  routing T_13_19.glb_netwk_2 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (8 15)  (662 319)  (662 319)  routing T_13_19.sp4_h_r_10 <X> T_13_19.sp4_v_t_47
 (9 15)  (663 319)  (663 319)  routing T_13_19.sp4_h_r_10 <X> T_13_19.sp4_v_t_47
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (675 319)  (675 319)  routing T_13_19.bnl_op_7 <X> T_13_19.lc_trk_g3_7


LogicTile_14_19

 (21 0)  (729 304)  (729 304)  routing T_14_19.wire_logic_cluster/lc_3/out <X> T_14_19.lc_trk_g0_3
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (733 304)  (733 304)  routing T_14_19.sp4_v_b_10 <X> T_14_19.lc_trk_g0_2
 (26 0)  (734 304)  (734 304)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 304)  (738 304)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 304)  (744 304)  LC_0 Logic Functioning bit
 (37 0)  (745 304)  (745 304)  LC_0 Logic Functioning bit
 (39 0)  (747 304)  (747 304)  LC_0 Logic Functioning bit
 (41 0)  (749 304)  (749 304)  LC_0 Logic Functioning bit
 (45 0)  (753 304)  (753 304)  LC_0 Logic Functioning bit
 (52 0)  (760 304)  (760 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (731 305)  (731 305)  routing T_14_19.sp4_v_b_10 <X> T_14_19.lc_trk_g0_2
 (25 1)  (733 305)  (733 305)  routing T_14_19.sp4_v_b_10 <X> T_14_19.lc_trk_g0_2
 (27 1)  (735 305)  (735 305)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 305)  (738 305)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (741 305)  (741 305)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_0
 (34 1)  (742 305)  (742 305)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_0
 (35 1)  (743 305)  (743 305)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_0
 (39 1)  (747 305)  (747 305)  LC_0 Logic Functioning bit
 (41 1)  (749 305)  (749 305)  LC_0 Logic Functioning bit
 (42 1)  (750 305)  (750 305)  LC_0 Logic Functioning bit
 (43 1)  (751 305)  (751 305)  LC_0 Logic Functioning bit
 (46 1)  (754 305)  (754 305)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (49 1)  (757 305)  (757 305)  Carry_In_Mux bit 

 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (719 306)  (719 306)  routing T_14_19.sp4_v_b_6 <X> T_14_19.sp4_v_t_39
 (13 2)  (721 306)  (721 306)  routing T_14_19.sp4_v_b_6 <X> T_14_19.sp4_v_t_39
 (21 2)  (729 306)  (729 306)  routing T_14_19.bnr_op_7 <X> T_14_19.lc_trk_g0_7
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (734 306)  (734 306)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 306)  (735 306)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 306)  (739 306)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 306)  (742 306)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (45 2)  (753 306)  (753 306)  LC_1 Logic Functioning bit
 (51 2)  (759 306)  (759 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (21 3)  (729 307)  (729 307)  routing T_14_19.bnr_op_7 <X> T_14_19.lc_trk_g0_7
 (28 3)  (736 307)  (736 307)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 307)  (744 307)  LC_1 Logic Functioning bit
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (38 3)  (746 307)  (746 307)  LC_1 Logic Functioning bit
 (39 3)  (747 307)  (747 307)  LC_1 Logic Functioning bit
 (52 3)  (760 307)  (760 307)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (709 308)  (709 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (711 308)  (711 308)  routing T_14_19.sp12_v_t_23 <X> T_14_19.sp12_h_r_0
 (1 5)  (709 309)  (709 309)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_7/cen
 (5 6)  (713 310)  (713 310)  routing T_14_19.sp4_h_r_0 <X> T_14_19.sp4_h_l_38
 (16 6)  (724 310)  (724 310)  routing T_14_19.sp4_v_b_5 <X> T_14_19.lc_trk_g1_5
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 310)  (726 310)  routing T_14_19.sp4_v_b_5 <X> T_14_19.lc_trk_g1_5
 (26 6)  (734 310)  (734 310)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 310)  (736 310)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 310)  (745 310)  LC_3 Logic Functioning bit
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (45 6)  (753 310)  (753 310)  LC_3 Logic Functioning bit
 (51 6)  (759 310)  (759 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (4 7)  (712 311)  (712 311)  routing T_14_19.sp4_h_r_0 <X> T_14_19.sp4_h_l_38
 (12 7)  (720 311)  (720 311)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_t_40
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 311)  (740 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (743 311)  (743 311)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.input_2_3
 (36 7)  (744 311)  (744 311)  LC_3 Logic Functioning bit
 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (52 7)  (760 311)  (760 311)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 316)  (726 316)  routing T_14_19.wire_logic_cluster/lc_1/out <X> T_14_19.lc_trk_g3_1
 (21 12)  (729 316)  (729 316)  routing T_14_19.sp12_v_t_0 <X> T_14_19.lc_trk_g3_3
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (732 316)  (732 316)  routing T_14_19.sp12_v_t_0 <X> T_14_19.lc_trk_g3_3
 (21 13)  (729 317)  (729 317)  routing T_14_19.sp12_v_t_0 <X> T_14_19.lc_trk_g3_3
 (1 14)  (709 318)  (709 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (5 14)  (713 318)  (713 318)  routing T_14_19.sp4_v_t_38 <X> T_14_19.sp4_h_l_44
 (11 14)  (719 318)  (719 318)  routing T_14_19.sp4_v_b_3 <X> T_14_19.sp4_v_t_46
 (12 14)  (720 318)  (720 318)  routing T_14_19.sp4_v_b_11 <X> T_14_19.sp4_h_l_46
 (13 14)  (721 318)  (721 318)  routing T_14_19.sp4_v_b_3 <X> T_14_19.sp4_v_t_46
 (0 15)  (708 319)  (708 319)  routing T_14_19.glb_netwk_2 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (4 15)  (712 319)  (712 319)  routing T_14_19.sp4_v_t_38 <X> T_14_19.sp4_h_l_44
 (6 15)  (714 319)  (714 319)  routing T_14_19.sp4_v_t_38 <X> T_14_19.sp4_h_l_44


LogicTile_15_19

 (6 0)  (768 304)  (768 304)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_b_0
 (28 0)  (790 304)  (790 304)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 304)  (792 304)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (44 0)  (806 304)  (806 304)  LC_0 Logic Functioning bit
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (787 305)  (787 305)  routing T_15_19.sp4_r_v_b_33 <X> T_15_19.lc_trk_g0_2
 (50 1)  (812 305)  (812 305)  Carry_In_Mux bit 

 (27 2)  (789 306)  (789 306)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 306)  (790 306)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (37 2)  (799 306)  (799 306)  LC_1 Logic Functioning bit
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (39 2)  (801 306)  (801 306)  LC_1 Logic Functioning bit
 (44 2)  (806 306)  (806 306)  LC_1 Logic Functioning bit
 (8 3)  (770 307)  (770 307)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_t_36
 (9 3)  (771 307)  (771 307)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_t_36
 (10 3)  (772 307)  (772 307)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_t_36
 (32 3)  (794 307)  (794 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (795 307)  (795 307)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.input_2_1
 (34 3)  (796 307)  (796 307)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.input_2_1
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (37 3)  (799 307)  (799 307)  LC_1 Logic Functioning bit
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (39 3)  (801 307)  (801 307)  LC_1 Logic Functioning bit
 (53 3)  (815 307)  (815 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (12 4)  (774 308)  (774 308)  routing T_15_19.sp4_v_b_5 <X> T_15_19.sp4_h_r_5
 (27 4)  (789 308)  (789 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 308)  (790 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (37 4)  (799 308)  (799 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (39 4)  (801 308)  (801 308)  LC_2 Logic Functioning bit
 (44 4)  (806 308)  (806 308)  LC_2 Logic Functioning bit
 (11 5)  (773 309)  (773 309)  routing T_15_19.sp4_v_b_5 <X> T_15_19.sp4_h_r_5
 (32 5)  (794 309)  (794 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (795 309)  (795 309)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.input_2_2
 (34 5)  (796 309)  (796 309)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.input_2_2
 (35 5)  (797 309)  (797 309)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.input_2_2
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (39 5)  (801 309)  (801 309)  LC_2 Logic Functioning bit
 (51 5)  (813 309)  (813 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (770 310)  (770 310)  routing T_15_19.sp4_v_t_41 <X> T_15_19.sp4_h_l_41
 (9 6)  (771 310)  (771 310)  routing T_15_19.sp4_v_t_41 <X> T_15_19.sp4_h_l_41
 (27 6)  (789 310)  (789 310)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 310)  (790 310)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 310)  (792 310)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 310)  (798 310)  LC_3 Logic Functioning bit
 (37 6)  (799 310)  (799 310)  LC_3 Logic Functioning bit
 (38 6)  (800 310)  (800 310)  LC_3 Logic Functioning bit
 (39 6)  (801 310)  (801 310)  LC_3 Logic Functioning bit
 (44 6)  (806 310)  (806 310)  LC_3 Logic Functioning bit
 (32 7)  (794 311)  (794 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (795 311)  (795 311)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.input_2_3
 (34 7)  (796 311)  (796 311)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.input_2_3
 (36 7)  (798 311)  (798 311)  LC_3 Logic Functioning bit
 (37 7)  (799 311)  (799 311)  LC_3 Logic Functioning bit
 (38 7)  (800 311)  (800 311)  LC_3 Logic Functioning bit
 (39 7)  (801 311)  (801 311)  LC_3 Logic Functioning bit
 (51 7)  (813 311)  (813 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (789 312)  (789 312)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 312)  (790 312)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (797 312)  (797 312)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.input_2_4
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (37 8)  (799 312)  (799 312)  LC_4 Logic Functioning bit
 (38 8)  (800 312)  (800 312)  LC_4 Logic Functioning bit
 (39 8)  (801 312)  (801 312)  LC_4 Logic Functioning bit
 (44 8)  (806 312)  (806 312)  LC_4 Logic Functioning bit
 (32 9)  (794 313)  (794 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (795 313)  (795 313)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.input_2_4
 (36 9)  (798 313)  (798 313)  LC_4 Logic Functioning bit
 (37 9)  (799 313)  (799 313)  LC_4 Logic Functioning bit
 (38 9)  (800 313)  (800 313)  LC_4 Logic Functioning bit
 (39 9)  (801 313)  (801 313)  LC_4 Logic Functioning bit
 (51 9)  (813 313)  (813 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (766 314)  (766 314)  routing T_15_19.sp4_v_b_10 <X> T_15_19.sp4_v_t_43
 (6 10)  (768 314)  (768 314)  routing T_15_19.sp4_v_b_10 <X> T_15_19.sp4_v_t_43
 (17 10)  (779 314)  (779 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (28 10)  (790 314)  (790 314)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 314)  (792 314)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 314)  (798 314)  LC_5 Logic Functioning bit
 (37 10)  (799 314)  (799 314)  LC_5 Logic Functioning bit
 (38 10)  (800 314)  (800 314)  LC_5 Logic Functioning bit
 (39 10)  (801 314)  (801 314)  LC_5 Logic Functioning bit
 (44 10)  (806 314)  (806 314)  LC_5 Logic Functioning bit
 (52 10)  (814 314)  (814 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (777 315)  (777 315)  routing T_15_19.sp4_v_t_33 <X> T_15_19.lc_trk_g2_4
 (16 11)  (778 315)  (778 315)  routing T_15_19.sp4_v_t_33 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (780 315)  (780 315)  routing T_15_19.sp4_r_v_b_37 <X> T_15_19.lc_trk_g2_5
 (22 11)  (784 315)  (784 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (785 315)  (785 315)  routing T_15_19.sp4_v_b_46 <X> T_15_19.lc_trk_g2_6
 (24 11)  (786 315)  (786 315)  routing T_15_19.sp4_v_b_46 <X> T_15_19.lc_trk_g2_6
 (30 11)  (792 315)  (792 315)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 315)  (794 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (795 315)  (795 315)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.input_2_5
 (34 11)  (796 315)  (796 315)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.input_2_5
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (37 11)  (799 315)  (799 315)  LC_5 Logic Functioning bit
 (38 11)  (800 315)  (800 315)  LC_5 Logic Functioning bit
 (39 11)  (801 315)  (801 315)  LC_5 Logic Functioning bit
 (11 12)  (773 316)  (773 316)  routing T_15_19.sp4_v_t_38 <X> T_15_19.sp4_v_b_11
 (13 12)  (775 316)  (775 316)  routing T_15_19.sp4_v_t_38 <X> T_15_19.sp4_v_b_11
 (16 12)  (778 316)  (778 316)  routing T_15_19.sp4_v_t_12 <X> T_15_19.lc_trk_g3_1
 (17 12)  (779 316)  (779 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (780 316)  (780 316)  routing T_15_19.sp4_v_t_12 <X> T_15_19.lc_trk_g3_1
 (21 12)  (783 316)  (783 316)  routing T_15_19.sp4_v_t_14 <X> T_15_19.lc_trk_g3_3
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 316)  (785 316)  routing T_15_19.sp4_v_t_14 <X> T_15_19.lc_trk_g3_3
 (27 12)  (789 316)  (789 316)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 316)  (790 316)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 316)  (798 316)  LC_6 Logic Functioning bit
 (37 12)  (799 316)  (799 316)  LC_6 Logic Functioning bit
 (38 12)  (800 316)  (800 316)  LC_6 Logic Functioning bit
 (39 12)  (801 316)  (801 316)  LC_6 Logic Functioning bit
 (44 12)  (806 316)  (806 316)  LC_6 Logic Functioning bit
 (14 13)  (776 317)  (776 317)  routing T_15_19.tnl_op_0 <X> T_15_19.lc_trk_g3_0
 (15 13)  (777 317)  (777 317)  routing T_15_19.tnl_op_0 <X> T_15_19.lc_trk_g3_0
 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (32 13)  (794 317)  (794 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (797 317)  (797 317)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.input_2_6
 (36 13)  (798 317)  (798 317)  LC_6 Logic Functioning bit
 (37 13)  (799 317)  (799 317)  LC_6 Logic Functioning bit
 (38 13)  (800 317)  (800 317)  LC_6 Logic Functioning bit
 (39 13)  (801 317)  (801 317)  LC_6 Logic Functioning bit
 (53 13)  (815 317)  (815 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (15 14)  (777 318)  (777 318)  routing T_15_19.sp4_v_t_32 <X> T_15_19.lc_trk_g3_5
 (16 14)  (778 318)  (778 318)  routing T_15_19.sp4_v_t_32 <X> T_15_19.lc_trk_g3_5
 (17 14)  (779 318)  (779 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (785 318)  (785 318)  routing T_15_19.sp4_v_b_47 <X> T_15_19.lc_trk_g3_7
 (24 14)  (786 318)  (786 318)  routing T_15_19.sp4_v_b_47 <X> T_15_19.lc_trk_g3_7
 (27 14)  (789 318)  (789 318)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 318)  (790 318)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 318)  (791 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 318)  (792 318)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 318)  (798 318)  LC_7 Logic Functioning bit
 (37 14)  (799 318)  (799 318)  LC_7 Logic Functioning bit
 (38 14)  (800 318)  (800 318)  LC_7 Logic Functioning bit
 (39 14)  (801 318)  (801 318)  LC_7 Logic Functioning bit
 (44 14)  (806 318)  (806 318)  LC_7 Logic Functioning bit
 (30 15)  (792 319)  (792 319)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 319)  (794 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (795 319)  (795 319)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.input_2_7
 (34 15)  (796 319)  (796 319)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.input_2_7
 (36 15)  (798 319)  (798 319)  LC_7 Logic Functioning bit
 (37 15)  (799 319)  (799 319)  LC_7 Logic Functioning bit
 (38 15)  (800 319)  (800 319)  LC_7 Logic Functioning bit
 (39 15)  (801 319)  (801 319)  LC_7 Logic Functioning bit
 (51 15)  (813 319)  (813 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_19

 (14 0)  (830 304)  (830 304)  routing T_16_19.sp4_v_b_0 <X> T_16_19.lc_trk_g0_0
 (21 0)  (837 304)  (837 304)  routing T_16_19.wire_logic_cluster/lc_3/out <X> T_16_19.lc_trk_g0_3
 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (842 304)  (842 304)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 304)  (843 304)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 304)  (844 304)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 304)  (846 304)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 304)  (851 304)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_0
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (37 0)  (853 304)  (853 304)  LC_0 Logic Functioning bit
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (40 0)  (856 304)  (856 304)  LC_0 Logic Functioning bit
 (3 1)  (819 305)  (819 305)  routing T_16_19.sp12_h_l_23 <X> T_16_19.sp12_v_b_0
 (8 1)  (824 305)  (824 305)  routing T_16_19.sp4_h_r_1 <X> T_16_19.sp4_v_b_1
 (16 1)  (832 305)  (832 305)  routing T_16_19.sp4_v_b_0 <X> T_16_19.lc_trk_g0_0
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (841 305)  (841 305)  routing T_16_19.sp4_r_v_b_33 <X> T_16_19.lc_trk_g0_2
 (26 1)  (842 305)  (842 305)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 305)  (847 305)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (849 305)  (849 305)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_0
 (35 1)  (851 305)  (851 305)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_0
 (37 1)  (853 305)  (853 305)  LC_0 Logic Functioning bit
 (40 1)  (856 305)  (856 305)  LC_0 Logic Functioning bit
 (41 1)  (857 305)  (857 305)  LC_0 Logic Functioning bit
 (43 1)  (859 305)  (859 305)  LC_0 Logic Functioning bit
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 306)  (850 306)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 306)  (852 306)  LC_1 Logic Functioning bit
 (39 2)  (855 306)  (855 306)  LC_1 Logic Functioning bit
 (40 2)  (856 306)  (856 306)  LC_1 Logic Functioning bit
 (43 2)  (859 306)  (859 306)  LC_1 Logic Functioning bit
 (50 2)  (866 306)  (866 306)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (830 307)  (830 307)  routing T_16_19.sp4_r_v_b_28 <X> T_16_19.lc_trk_g0_4
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (838 307)  (838 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (839 307)  (839 307)  routing T_16_19.sp4_h_r_6 <X> T_16_19.lc_trk_g0_6
 (24 3)  (840 307)  (840 307)  routing T_16_19.sp4_h_r_6 <X> T_16_19.lc_trk_g0_6
 (25 3)  (841 307)  (841 307)  routing T_16_19.sp4_h_r_6 <X> T_16_19.lc_trk_g0_6
 (26 3)  (842 307)  (842 307)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 307)  (843 307)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 307)  (844 307)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 307)  (845 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 307)  (847 307)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 307)  (852 307)  LC_1 Logic Functioning bit
 (37 3)  (853 307)  (853 307)  LC_1 Logic Functioning bit
 (38 3)  (854 307)  (854 307)  LC_1 Logic Functioning bit
 (41 3)  (857 307)  (857 307)  LC_1 Logic Functioning bit
 (2 4)  (818 308)  (818 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (15 4)  (831 308)  (831 308)  routing T_16_19.sp4_v_b_17 <X> T_16_19.lc_trk_g1_1
 (16 4)  (832 308)  (832 308)  routing T_16_19.sp4_v_b_17 <X> T_16_19.lc_trk_g1_1
 (17 4)  (833 308)  (833 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (837 308)  (837 308)  routing T_16_19.sp12_h_r_3 <X> T_16_19.lc_trk_g1_3
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (840 308)  (840 308)  routing T_16_19.sp12_h_r_3 <X> T_16_19.lc_trk_g1_3
 (26 4)  (842 308)  (842 308)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (31 4)  (847 308)  (847 308)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 308)  (849 308)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 308)  (851 308)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.input_2_2
 (37 4)  (853 308)  (853 308)  LC_2 Logic Functioning bit
 (40 4)  (856 308)  (856 308)  LC_2 Logic Functioning bit
 (41 4)  (857 308)  (857 308)  LC_2 Logic Functioning bit
 (43 4)  (859 308)  (859 308)  LC_2 Logic Functioning bit
 (8 5)  (824 309)  (824 309)  routing T_16_19.sp4_v_t_36 <X> T_16_19.sp4_v_b_4
 (10 5)  (826 309)  (826 309)  routing T_16_19.sp4_v_t_36 <X> T_16_19.sp4_v_b_4
 (15 5)  (831 309)  (831 309)  routing T_16_19.sp4_v_t_5 <X> T_16_19.lc_trk_g1_0
 (16 5)  (832 309)  (832 309)  routing T_16_19.sp4_v_t_5 <X> T_16_19.lc_trk_g1_0
 (17 5)  (833 309)  (833 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (837 309)  (837 309)  routing T_16_19.sp12_h_r_3 <X> T_16_19.lc_trk_g1_3
 (26 5)  (842 309)  (842 309)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 309)  (843 309)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 309)  (844 309)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 309)  (847 309)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 309)  (848 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (851 309)  (851 309)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.input_2_2
 (36 5)  (852 309)  (852 309)  LC_2 Logic Functioning bit
 (40 5)  (856 309)  (856 309)  LC_2 Logic Functioning bit
 (41 5)  (857 309)  (857 309)  LC_2 Logic Functioning bit
 (42 5)  (858 309)  (858 309)  LC_2 Logic Functioning bit
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 310)  (847 310)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 310)  (849 310)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (38 6)  (854 310)  (854 310)  LC_3 Logic Functioning bit
 (39 6)  (855 310)  (855 310)  LC_3 Logic Functioning bit
 (42 6)  (858 310)  (858 310)  LC_3 Logic Functioning bit
 (43 6)  (859 310)  (859 310)  LC_3 Logic Functioning bit
 (50 6)  (866 310)  (866 310)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (838 311)  (838 311)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (840 311)  (840 311)  routing T_16_19.top_op_6 <X> T_16_19.lc_trk_g1_6
 (25 7)  (841 311)  (841 311)  routing T_16_19.top_op_6 <X> T_16_19.lc_trk_g1_6
 (27 7)  (843 311)  (843 311)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 311)  (852 311)  LC_3 Logic Functioning bit
 (37 7)  (853 311)  (853 311)  LC_3 Logic Functioning bit
 (40 7)  (856 311)  (856 311)  LC_3 Logic Functioning bit
 (41 7)  (857 311)  (857 311)  LC_3 Logic Functioning bit
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 312)  (834 312)  routing T_16_19.wire_logic_cluster/lc_1/out <X> T_16_19.lc_trk_g2_1
 (26 8)  (842 312)  (842 312)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 312)  (843 312)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 312)  (844 312)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 312)  (849 312)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (42 8)  (858 312)  (858 312)  LC_4 Logic Functioning bit
 (43 8)  (859 312)  (859 312)  LC_4 Logic Functioning bit
 (15 9)  (831 313)  (831 313)  routing T_16_19.tnr_op_0 <X> T_16_19.lc_trk_g2_0
 (17 9)  (833 313)  (833 313)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 313)  (848 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (851 313)  (851 313)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.input_2_4
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (37 9)  (853 313)  (853 313)  LC_4 Logic Functioning bit
 (51 9)  (867 313)  (867 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (830 314)  (830 314)  routing T_16_19.rgt_op_4 <X> T_16_19.lc_trk_g2_4
 (21 10)  (837 314)  (837 314)  routing T_16_19.rgt_op_7 <X> T_16_19.lc_trk_g2_7
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (840 314)  (840 314)  routing T_16_19.rgt_op_7 <X> T_16_19.lc_trk_g2_7
 (25 10)  (841 314)  (841 314)  routing T_16_19.rgt_op_6 <X> T_16_19.lc_trk_g2_6
 (28 10)  (844 314)  (844 314)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 314)  (847 314)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 314)  (849 314)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 314)  (850 314)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 314)  (851 314)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_5
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (38 10)  (854 314)  (854 314)  LC_5 Logic Functioning bit
 (40 10)  (856 314)  (856 314)  LC_5 Logic Functioning bit
 (41 10)  (857 314)  (857 314)  LC_5 Logic Functioning bit
 (42 10)  (858 314)  (858 314)  LC_5 Logic Functioning bit
 (15 11)  (831 315)  (831 315)  routing T_16_19.rgt_op_4 <X> T_16_19.lc_trk_g2_4
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 315)  (840 315)  routing T_16_19.rgt_op_6 <X> T_16_19.lc_trk_g2_6
 (27 11)  (843 315)  (843 315)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 315)  (847 315)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 315)  (848 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (850 315)  (850 315)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_5
 (35 11)  (851 315)  (851 315)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_5
 (38 11)  (854 315)  (854 315)  LC_5 Logic Functioning bit
 (40 11)  (856 315)  (856 315)  LC_5 Logic Functioning bit
 (42 11)  (858 315)  (858 315)  LC_5 Logic Functioning bit
 (14 12)  (830 316)  (830 316)  routing T_16_19.rgt_op_0 <X> T_16_19.lc_trk_g3_0
 (15 13)  (831 317)  (831 317)  routing T_16_19.rgt_op_0 <X> T_16_19.lc_trk_g3_0
 (17 13)  (833 317)  (833 317)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (838 317)  (838 317)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (839 317)  (839 317)  routing T_16_19.sp12_v_t_9 <X> T_16_19.lc_trk_g3_2
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (15 15)  (831 319)  (831 319)  routing T_16_19.tnr_op_4 <X> T_16_19.lc_trk_g3_4
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (837 319)  (837 319)  routing T_16_19.sp4_r_v_b_47 <X> T_16_19.lc_trk_g3_7


LogicTile_17_19

 (22 0)  (896 304)  (896 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (898 304)  (898 304)  routing T_17_19.bot_op_3 <X> T_17_19.lc_trk_g0_3
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 304)  (904 304)  routing T_17_19.lc_trk_g0_5 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 304)  (908 304)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 304)  (910 304)  LC_0 Logic Functioning bit
 (41 0)  (915 304)  (915 304)  LC_0 Logic Functioning bit
 (5 1)  (879 305)  (879 305)  routing T_17_19.sp4_h_r_0 <X> T_17_19.sp4_v_b_0
 (8 1)  (882 305)  (882 305)  routing T_17_19.sp4_v_t_47 <X> T_17_19.sp4_v_b_1
 (10 1)  (884 305)  (884 305)  routing T_17_19.sp4_v_t_47 <X> T_17_19.sp4_v_b_1
 (26 1)  (900 305)  (900 305)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 305)  (902 305)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 305)  (905 305)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 305)  (906 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (908 305)  (908 305)  routing T_17_19.lc_trk_g1_1 <X> T_17_19.input_2_0
 (39 1)  (913 305)  (913 305)  LC_0 Logic Functioning bit
 (42 1)  (916 305)  (916 305)  LC_0 Logic Functioning bit
 (4 2)  (878 306)  (878 306)  routing T_17_19.sp4_h_r_0 <X> T_17_19.sp4_v_t_37
 (15 2)  (889 306)  (889 306)  routing T_17_19.lft_op_5 <X> T_17_19.lc_trk_g0_5
 (17 2)  (891 306)  (891 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (892 306)  (892 306)  routing T_17_19.lft_op_5 <X> T_17_19.lc_trk_g0_5
 (27 2)  (901 306)  (901 306)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 306)  (905 306)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 306)  (907 306)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 306)  (909 306)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.input_2_1
 (36 2)  (910 306)  (910 306)  LC_1 Logic Functioning bit
 (37 2)  (911 306)  (911 306)  LC_1 Logic Functioning bit
 (38 2)  (912 306)  (912 306)  LC_1 Logic Functioning bit
 (39 2)  (913 306)  (913 306)  LC_1 Logic Functioning bit
 (5 3)  (879 307)  (879 307)  routing T_17_19.sp4_h_r_0 <X> T_17_19.sp4_v_t_37
 (26 3)  (900 307)  (900 307)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 307)  (902 307)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 307)  (903 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 307)  (904 307)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 307)  (906 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (908 307)  (908 307)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.input_2_1
 (35 3)  (909 307)  (909 307)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.input_2_1
 (37 3)  (911 307)  (911 307)  LC_1 Logic Functioning bit
 (38 3)  (912 307)  (912 307)  LC_1 Logic Functioning bit
 (40 3)  (914 307)  (914 307)  LC_1 Logic Functioning bit
 (43 3)  (917 307)  (917 307)  LC_1 Logic Functioning bit
 (17 4)  (891 308)  (891 308)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (892 308)  (892 308)  routing T_17_19.bnr_op_1 <X> T_17_19.lc_trk_g1_1
 (21 4)  (895 308)  (895 308)  routing T_17_19.bnr_op_3 <X> T_17_19.lc_trk_g1_3
 (22 4)  (896 308)  (896 308)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (900 308)  (900 308)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 308)  (903 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 308)  (905 308)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 308)  (907 308)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 308)  (908 308)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 308)  (909 308)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.input_2_2
 (37 4)  (911 308)  (911 308)  LC_2 Logic Functioning bit
 (39 4)  (913 308)  (913 308)  LC_2 Logic Functioning bit
 (40 4)  (914 308)  (914 308)  LC_2 Logic Functioning bit
 (41 4)  (915 308)  (915 308)  LC_2 Logic Functioning bit
 (14 5)  (888 309)  (888 309)  routing T_17_19.sp4_h_r_0 <X> T_17_19.lc_trk_g1_0
 (15 5)  (889 309)  (889 309)  routing T_17_19.sp4_h_r_0 <X> T_17_19.lc_trk_g1_0
 (16 5)  (890 309)  (890 309)  routing T_17_19.sp4_h_r_0 <X> T_17_19.lc_trk_g1_0
 (17 5)  (891 309)  (891 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (892 309)  (892 309)  routing T_17_19.bnr_op_1 <X> T_17_19.lc_trk_g1_1
 (21 5)  (895 309)  (895 309)  routing T_17_19.bnr_op_3 <X> T_17_19.lc_trk_g1_3
 (22 5)  (896 309)  (896 309)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (898 309)  (898 309)  routing T_17_19.top_op_2 <X> T_17_19.lc_trk_g1_2
 (25 5)  (899 309)  (899 309)  routing T_17_19.top_op_2 <X> T_17_19.lc_trk_g1_2
 (28 5)  (902 309)  (902 309)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 309)  (903 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 309)  (904 309)  routing T_17_19.lc_trk_g0_3 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 309)  (905 309)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 309)  (906 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (907 309)  (907 309)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.input_2_2
 (34 5)  (908 309)  (908 309)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.input_2_2
 (38 5)  (912 309)  (912 309)  LC_2 Logic Functioning bit
 (39 5)  (913 309)  (913 309)  LC_2 Logic Functioning bit
 (40 5)  (914 309)  (914 309)  LC_2 Logic Functioning bit
 (42 5)  (916 309)  (916 309)  LC_2 Logic Functioning bit
 (5 6)  (879 310)  (879 310)  routing T_17_19.sp4_h_r_0 <X> T_17_19.sp4_h_l_38
 (10 6)  (884 310)  (884 310)  routing T_17_19.sp4_v_b_11 <X> T_17_19.sp4_h_l_41
 (14 6)  (888 310)  (888 310)  routing T_17_19.bnr_op_4 <X> T_17_19.lc_trk_g1_4
 (22 6)  (896 310)  (896 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 310)  (898 310)  routing T_17_19.bot_op_7 <X> T_17_19.lc_trk_g1_7
 (25 6)  (899 310)  (899 310)  routing T_17_19.bnr_op_6 <X> T_17_19.lc_trk_g1_6
 (27 6)  (901 310)  (901 310)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 310)  (905 310)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 310)  (907 310)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 310)  (909 310)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.input_2_3
 (36 6)  (910 310)  (910 310)  LC_3 Logic Functioning bit
 (37 6)  (911 310)  (911 310)  LC_3 Logic Functioning bit
 (40 6)  (914 310)  (914 310)  LC_3 Logic Functioning bit
 (41 6)  (915 310)  (915 310)  LC_3 Logic Functioning bit
 (4 7)  (878 311)  (878 311)  routing T_17_19.sp4_h_r_0 <X> T_17_19.sp4_h_l_38
 (14 7)  (888 311)  (888 311)  routing T_17_19.bnr_op_4 <X> T_17_19.lc_trk_g1_4
 (17 7)  (891 311)  (891 311)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (896 311)  (896 311)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (899 311)  (899 311)  routing T_17_19.bnr_op_6 <X> T_17_19.lc_trk_g1_6
 (26 7)  (900 311)  (900 311)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 311)  (902 311)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 311)  (904 311)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 311)  (906 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (908 311)  (908 311)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.input_2_3
 (35 7)  (909 311)  (909 311)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.input_2_3
 (36 7)  (910 311)  (910 311)  LC_3 Logic Functioning bit
 (38 7)  (912 311)  (912 311)  LC_3 Logic Functioning bit
 (40 7)  (914 311)  (914 311)  LC_3 Logic Functioning bit
 (42 7)  (916 311)  (916 311)  LC_3 Logic Functioning bit
 (15 8)  (889 312)  (889 312)  routing T_17_19.rgt_op_1 <X> T_17_19.lc_trk_g2_1
 (17 8)  (891 312)  (891 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 312)  (892 312)  routing T_17_19.rgt_op_1 <X> T_17_19.lc_trk_g2_1
 (22 8)  (896 312)  (896 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (897 312)  (897 312)  routing T_17_19.sp4_v_t_30 <X> T_17_19.lc_trk_g2_3
 (24 8)  (898 312)  (898 312)  routing T_17_19.sp4_v_t_30 <X> T_17_19.lc_trk_g2_3
 (26 8)  (900 312)  (900 312)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 312)  (901 312)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 312)  (902 312)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 312)  (903 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 312)  (906 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 312)  (907 312)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 312)  (911 312)  LC_4 Logic Functioning bit
 (39 8)  (913 312)  (913 312)  LC_4 Logic Functioning bit
 (50 8)  (924 312)  (924 312)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (896 313)  (896 313)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (898 313)  (898 313)  routing T_17_19.tnl_op_2 <X> T_17_19.lc_trk_g2_2
 (25 9)  (899 313)  (899 313)  routing T_17_19.tnl_op_2 <X> T_17_19.lc_trk_g2_2
 (26 9)  (900 313)  (900 313)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 313)  (901 313)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 313)  (903 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 313)  (904 313)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (37 9)  (911 313)  (911 313)  LC_4 Logic Functioning bit
 (39 9)  (913 313)  (913 313)  LC_4 Logic Functioning bit
 (40 9)  (914 313)  (914 313)  LC_4 Logic Functioning bit
 (42 9)  (916 313)  (916 313)  LC_4 Logic Functioning bit
 (43 9)  (917 313)  (917 313)  LC_4 Logic Functioning bit
 (4 10)  (878 314)  (878 314)  routing T_17_19.sp4_h_r_0 <X> T_17_19.sp4_v_t_43
 (6 10)  (880 314)  (880 314)  routing T_17_19.sp4_h_r_0 <X> T_17_19.sp4_v_t_43
 (14 10)  (888 314)  (888 314)  routing T_17_19.rgt_op_4 <X> T_17_19.lc_trk_g2_4
 (27 10)  (901 314)  (901 314)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 314)  (902 314)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 314)  (908 314)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 314)  (911 314)  LC_5 Logic Functioning bit
 (38 10)  (912 314)  (912 314)  LC_5 Logic Functioning bit
 (39 10)  (913 314)  (913 314)  LC_5 Logic Functioning bit
 (40 10)  (914 314)  (914 314)  LC_5 Logic Functioning bit
 (42 10)  (916 314)  (916 314)  LC_5 Logic Functioning bit
 (4 11)  (878 315)  (878 315)  routing T_17_19.sp4_h_r_10 <X> T_17_19.sp4_h_l_43
 (5 11)  (879 315)  (879 315)  routing T_17_19.sp4_h_r_0 <X> T_17_19.sp4_v_t_43
 (6 11)  (880 315)  (880 315)  routing T_17_19.sp4_h_r_10 <X> T_17_19.sp4_h_l_43
 (15 11)  (889 315)  (889 315)  routing T_17_19.rgt_op_4 <X> T_17_19.lc_trk_g2_4
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (900 315)  (900 315)  routing T_17_19.lc_trk_g0_3 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 315)  (904 315)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 315)  (905 315)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 315)  (906 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (908 315)  (908 315)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.input_2_5
 (36 11)  (910 315)  (910 315)  LC_5 Logic Functioning bit
 (37 11)  (911 315)  (911 315)  LC_5 Logic Functioning bit
 (39 11)  (913 315)  (913 315)  LC_5 Logic Functioning bit
 (40 11)  (914 315)  (914 315)  LC_5 Logic Functioning bit
 (42 11)  (916 315)  (916 315)  LC_5 Logic Functioning bit
 (22 12)  (896 316)  (896 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 316)  (897 316)  routing T_17_19.sp4_v_t_30 <X> T_17_19.lc_trk_g3_3
 (24 12)  (898 316)  (898 316)  routing T_17_19.sp4_v_t_30 <X> T_17_19.lc_trk_g3_3
 (27 12)  (901 316)  (901 316)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 316)  (902 316)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 316)  (904 316)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 316)  (905 316)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 316)  (908 316)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 316)  (910 316)  LC_6 Logic Functioning bit
 (37 12)  (911 316)  (911 316)  LC_6 Logic Functioning bit
 (38 12)  (912 316)  (912 316)  LC_6 Logic Functioning bit
 (42 12)  (916 316)  (916 316)  LC_6 Logic Functioning bit
 (50 12)  (924 316)  (924 316)  Cascade bit: LH_LC06_inmux02_5

 (3 13)  (877 317)  (877 317)  routing T_17_19.sp12_h_l_22 <X> T_17_19.sp12_h_r_1
 (8 13)  (882 317)  (882 317)  routing T_17_19.sp4_h_r_10 <X> T_17_19.sp4_v_b_10
 (19 13)  (893 317)  (893 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (896 317)  (896 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (36 13)  (910 317)  (910 317)  LC_6 Logic Functioning bit
 (37 13)  (911 317)  (911 317)  LC_6 Logic Functioning bit
 (38 13)  (912 317)  (912 317)  LC_6 Logic Functioning bit
 (42 13)  (916 317)  (916 317)  LC_6 Logic Functioning bit
 (4 14)  (878 318)  (878 318)  routing T_17_19.sp4_h_r_3 <X> T_17_19.sp4_v_t_44
 (6 14)  (880 318)  (880 318)  routing T_17_19.sp4_h_r_3 <X> T_17_19.sp4_v_t_44
 (15 14)  (889 318)  (889 318)  routing T_17_19.sp4_h_l_16 <X> T_17_19.lc_trk_g3_5
 (16 14)  (890 318)  (890 318)  routing T_17_19.sp4_h_l_16 <X> T_17_19.lc_trk_g3_5
 (17 14)  (891 318)  (891 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (899 318)  (899 318)  routing T_17_19.wire_logic_cluster/lc_6/out <X> T_17_19.lc_trk_g3_6
 (27 14)  (901 318)  (901 318)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 318)  (902 318)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 318)  (903 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 318)  (904 318)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 318)  (905 318)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 318)  (907 318)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 318)  (911 318)  LC_7 Logic Functioning bit
 (42 14)  (916 318)  (916 318)  LC_7 Logic Functioning bit
 (50 14)  (924 318)  (924 318)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (879 319)  (879 319)  routing T_17_19.sp4_h_r_3 <X> T_17_19.sp4_v_t_44
 (11 15)  (885 319)  (885 319)  routing T_17_19.sp4_h_r_3 <X> T_17_19.sp4_h_l_46
 (13 15)  (887 319)  (887 319)  routing T_17_19.sp4_h_r_3 <X> T_17_19.sp4_h_l_46
 (14 15)  (888 319)  (888 319)  routing T_17_19.sp4_h_l_17 <X> T_17_19.lc_trk_g3_4
 (15 15)  (889 319)  (889 319)  routing T_17_19.sp4_h_l_17 <X> T_17_19.lc_trk_g3_4
 (16 15)  (890 319)  (890 319)  routing T_17_19.sp4_h_l_17 <X> T_17_19.lc_trk_g3_4
 (17 15)  (891 319)  (891 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (892 319)  (892 319)  routing T_17_19.sp4_h_l_16 <X> T_17_19.lc_trk_g3_5
 (22 15)  (896 319)  (896 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (900 319)  (900 319)  routing T_17_19.lc_trk_g0_3 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (38 15)  (912 319)  (912 319)  LC_7 Logic Functioning bit
 (40 15)  (914 319)  (914 319)  LC_7 Logic Functioning bit
 (42 15)  (916 319)  (916 319)  LC_7 Logic Functioning bit
 (43 15)  (917 319)  (917 319)  LC_7 Logic Functioning bit


LogicTile_18_19

 (14 0)  (942 304)  (942 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.lc_trk_g0_0
 (19 0)  (947 304)  (947 304)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (22 0)  (950 304)  (950 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (952 304)  (952 304)  routing T_18_19.bot_op_3 <X> T_18_19.lc_trk_g0_3
 (25 0)  (953 304)  (953 304)  routing T_18_19.bnr_op_2 <X> T_18_19.lc_trk_g0_2
 (28 0)  (956 304)  (956 304)  routing T_18_19.lc_trk_g2_1 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 304)  (957 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 304)  (959 304)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 304)  (960 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 304)  (962 304)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 304)  (965 304)  LC_0 Logic Functioning bit
 (39 0)  (967 304)  (967 304)  LC_0 Logic Functioning bit
 (41 0)  (969 304)  (969 304)  LC_0 Logic Functioning bit
 (43 0)  (971 304)  (971 304)  LC_0 Logic Functioning bit
 (14 1)  (942 305)  (942 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.lc_trk_g0_0
 (15 1)  (943 305)  (943 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.lc_trk_g0_0
 (17 1)  (945 305)  (945 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (22 1)  (950 305)  (950 305)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (953 305)  (953 305)  routing T_18_19.bnr_op_2 <X> T_18_19.lc_trk_g0_2
 (37 1)  (965 305)  (965 305)  LC_0 Logic Functioning bit
 (39 1)  (967 305)  (967 305)  LC_0 Logic Functioning bit
 (41 1)  (969 305)  (969 305)  LC_0 Logic Functioning bit
 (43 1)  (971 305)  (971 305)  LC_0 Logic Functioning bit
 (14 2)  (942 306)  (942 306)  routing T_18_19.bnr_op_4 <X> T_18_19.lc_trk_g0_4
 (25 2)  (953 306)  (953 306)  routing T_18_19.lft_op_6 <X> T_18_19.lc_trk_g0_6
 (27 2)  (955 306)  (955 306)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 306)  (957 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 306)  (958 306)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 306)  (959 306)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (38 2)  (966 306)  (966 306)  LC_1 Logic Functioning bit
 (50 2)  (978 306)  (978 306)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (942 307)  (942 307)  routing T_18_19.bnr_op_4 <X> T_18_19.lc_trk_g0_4
 (17 3)  (945 307)  (945 307)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (950 307)  (950 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (952 307)  (952 307)  routing T_18_19.lft_op_6 <X> T_18_19.lc_trk_g0_6
 (27 3)  (955 307)  (955 307)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 307)  (956 307)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 307)  (957 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 307)  (958 307)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 307)  (959 307)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (42 3)  (970 307)  (970 307)  LC_1 Logic Functioning bit
 (8 4)  (936 308)  (936 308)  routing T_18_19.sp4_v_b_10 <X> T_18_19.sp4_h_r_4
 (9 4)  (937 308)  (937 308)  routing T_18_19.sp4_v_b_10 <X> T_18_19.sp4_h_r_4
 (10 4)  (938 308)  (938 308)  routing T_18_19.sp4_v_b_10 <X> T_18_19.sp4_h_r_4
 (14 4)  (942 308)  (942 308)  routing T_18_19.bnr_op_0 <X> T_18_19.lc_trk_g1_0
 (16 4)  (944 308)  (944 308)  routing T_18_19.sp4_v_b_1 <X> T_18_19.lc_trk_g1_1
 (17 4)  (945 308)  (945 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (946 308)  (946 308)  routing T_18_19.sp4_v_b_1 <X> T_18_19.lc_trk_g1_1
 (21 4)  (949 308)  (949 308)  routing T_18_19.lft_op_3 <X> T_18_19.lc_trk_g1_3
 (22 4)  (950 308)  (950 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (952 308)  (952 308)  routing T_18_19.lft_op_3 <X> T_18_19.lc_trk_g1_3
 (28 4)  (956 308)  (956 308)  routing T_18_19.lc_trk_g2_1 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 308)  (957 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 308)  (959 308)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 308)  (960 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 308)  (962 308)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 308)  (965 308)  LC_2 Logic Functioning bit
 (39 4)  (967 308)  (967 308)  LC_2 Logic Functioning bit
 (41 4)  (969 308)  (969 308)  LC_2 Logic Functioning bit
 (43 4)  (971 308)  (971 308)  LC_2 Logic Functioning bit
 (14 5)  (942 309)  (942 309)  routing T_18_19.bnr_op_0 <X> T_18_19.lc_trk_g1_0
 (17 5)  (945 309)  (945 309)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (37 5)  (965 309)  (965 309)  LC_2 Logic Functioning bit
 (39 5)  (967 309)  (967 309)  LC_2 Logic Functioning bit
 (41 5)  (969 309)  (969 309)  LC_2 Logic Functioning bit
 (43 5)  (971 309)  (971 309)  LC_2 Logic Functioning bit
 (3 6)  (931 310)  (931 310)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_t_23
 (14 6)  (942 310)  (942 310)  routing T_18_19.wire_logic_cluster/lc_4/out <X> T_18_19.lc_trk_g1_4
 (21 6)  (949 310)  (949 310)  routing T_18_19.wire_logic_cluster/lc_7/out <X> T_18_19.lc_trk_g1_7
 (22 6)  (950 310)  (950 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (955 310)  (955 310)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 310)  (957 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 310)  (958 310)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 310)  (959 310)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 310)  (960 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (38 6)  (966 310)  (966 310)  LC_3 Logic Functioning bit
 (50 6)  (978 310)  (978 310)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (931 311)  (931 311)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_t_23
 (17 7)  (945 311)  (945 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (955 311)  (955 311)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 311)  (956 311)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 311)  (957 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 311)  (958 311)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 311)  (959 311)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (42 7)  (970 311)  (970 311)  LC_3 Logic Functioning bit
 (15 8)  (943 312)  (943 312)  routing T_18_19.tnr_op_1 <X> T_18_19.lc_trk_g2_1
 (17 8)  (945 312)  (945 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (949 312)  (949 312)  routing T_18_19.bnl_op_3 <X> T_18_19.lc_trk_g2_3
 (22 8)  (950 312)  (950 312)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (27 8)  (955 312)  (955 312)  routing T_18_19.lc_trk_g1_0 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 312)  (957 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (964 312)  (964 312)  LC_4 Logic Functioning bit
 (38 8)  (966 312)  (966 312)  LC_4 Logic Functioning bit
 (41 8)  (969 312)  (969 312)  LC_4 Logic Functioning bit
 (43 8)  (971 312)  (971 312)  LC_4 Logic Functioning bit
 (51 8)  (979 312)  (979 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (981 312)  (981 312)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (21 9)  (949 313)  (949 313)  routing T_18_19.bnl_op_3 <X> T_18_19.lc_trk_g2_3
 (26 9)  (954 313)  (954 313)  routing T_18_19.lc_trk_g0_2 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 313)  (957 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 313)  (959 313)  routing T_18_19.lc_trk_g0_3 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (965 313)  (965 313)  LC_4 Logic Functioning bit
 (39 9)  (967 313)  (967 313)  LC_4 Logic Functioning bit
 (41 9)  (969 313)  (969 313)  LC_4 Logic Functioning bit
 (43 9)  (971 313)  (971 313)  LC_4 Logic Functioning bit
 (48 9)  (976 313)  (976 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (943 314)  (943 314)  routing T_18_19.sp4_v_t_32 <X> T_18_19.lc_trk_g2_5
 (16 10)  (944 314)  (944 314)  routing T_18_19.sp4_v_t_32 <X> T_18_19.lc_trk_g2_5
 (17 10)  (945 314)  (945 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (27 10)  (955 314)  (955 314)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 314)  (956 314)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 314)  (957 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 314)  (958 314)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 314)  (960 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 314)  (962 314)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 314)  (963 314)  routing T_18_19.lc_trk_g2_5 <X> T_18_19.input_2_5
 (37 10)  (965 314)  (965 314)  LC_5 Logic Functioning bit
 (38 10)  (966 314)  (966 314)  LC_5 Logic Functioning bit
 (39 10)  (967 314)  (967 314)  LC_5 Logic Functioning bit
 (40 10)  (968 314)  (968 314)  LC_5 Logic Functioning bit
 (42 10)  (970 314)  (970 314)  LC_5 Logic Functioning bit
 (28 11)  (956 315)  (956 315)  routing T_18_19.lc_trk_g2_1 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 315)  (957 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 315)  (958 315)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 315)  (959 315)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 315)  (960 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (961 315)  (961 315)  routing T_18_19.lc_trk_g2_5 <X> T_18_19.input_2_5
 (37 11)  (965 315)  (965 315)  LC_5 Logic Functioning bit
 (38 11)  (966 315)  (966 315)  LC_5 Logic Functioning bit
 (39 11)  (967 315)  (967 315)  LC_5 Logic Functioning bit
 (41 11)  (969 315)  (969 315)  LC_5 Logic Functioning bit
 (14 12)  (942 316)  (942 316)  routing T_18_19.sp4_h_r_40 <X> T_18_19.lc_trk_g3_0
 (26 12)  (954 316)  (954 316)  routing T_18_19.lc_trk_g0_4 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 316)  (957 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 316)  (959 316)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 316)  (962 316)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (966 316)  (966 316)  LC_6 Logic Functioning bit
 (39 12)  (967 316)  (967 316)  LC_6 Logic Functioning bit
 (42 12)  (970 316)  (970 316)  LC_6 Logic Functioning bit
 (43 12)  (971 316)  (971 316)  LC_6 Logic Functioning bit
 (14 13)  (942 317)  (942 317)  routing T_18_19.sp4_h_r_40 <X> T_18_19.lc_trk_g3_0
 (15 13)  (943 317)  (943 317)  routing T_18_19.sp4_h_r_40 <X> T_18_19.lc_trk_g3_0
 (16 13)  (944 317)  (944 317)  routing T_18_19.sp4_h_r_40 <X> T_18_19.lc_trk_g3_0
 (17 13)  (945 317)  (945 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (29 13)  (957 317)  (957 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 317)  (958 317)  routing T_18_19.lc_trk_g0_3 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 317)  (960 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (962 317)  (962 317)  routing T_18_19.lc_trk_g1_1 <X> T_18_19.input_2_6
 (37 13)  (965 317)  (965 317)  LC_6 Logic Functioning bit
 (39 13)  (967 317)  (967 317)  LC_6 Logic Functioning bit
 (41 13)  (969 317)  (969 317)  LC_6 Logic Functioning bit
 (43 13)  (971 317)  (971 317)  LC_6 Logic Functioning bit
 (15 14)  (943 318)  (943 318)  routing T_18_19.rgt_op_5 <X> T_18_19.lc_trk_g3_5
 (17 14)  (945 318)  (945 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (946 318)  (946 318)  routing T_18_19.rgt_op_5 <X> T_18_19.lc_trk_g3_5
 (22 14)  (950 318)  (950 318)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (952 318)  (952 318)  routing T_18_19.tnl_op_7 <X> T_18_19.lc_trk_g3_7
 (29 14)  (957 318)  (957 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 318)  (959 318)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 318)  (960 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 318)  (961 318)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 318)  (962 318)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 318)  (964 318)  LC_7 Logic Functioning bit
 (37 14)  (965 318)  (965 318)  LC_7 Logic Functioning bit
 (40 14)  (968 318)  (968 318)  LC_7 Logic Functioning bit
 (41 14)  (969 318)  (969 318)  LC_7 Logic Functioning bit
 (46 14)  (974 318)  (974 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (979 318)  (979 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (21 15)  (949 319)  (949 319)  routing T_18_19.tnl_op_7 <X> T_18_19.lc_trk_g3_7
 (26 15)  (954 319)  (954 319)  routing T_18_19.lc_trk_g0_3 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 319)  (957 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 319)  (960 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (961 319)  (961 319)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.input_2_7
 (35 15)  (963 319)  (963 319)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.input_2_7
 (38 15)  (966 319)  (966 319)  LC_7 Logic Functioning bit
 (39 15)  (967 319)  (967 319)  LC_7 Logic Functioning bit
 (42 15)  (970 319)  (970 319)  LC_7 Logic Functioning bit
 (43 15)  (971 319)  (971 319)  LC_7 Logic Functioning bit


LogicTile_19_19

 (15 0)  (997 304)  (997 304)  routing T_19_19.sp4_h_l_4 <X> T_19_19.lc_trk_g0_1
 (16 0)  (998 304)  (998 304)  routing T_19_19.sp4_h_l_4 <X> T_19_19.lc_trk_g0_1
 (17 0)  (999 304)  (999 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1000 304)  (1000 304)  routing T_19_19.sp4_h_l_4 <X> T_19_19.lc_trk_g0_1
 (26 0)  (1008 304)  (1008 304)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 304)  (1009 304)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 304)  (1011 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 304)  (1012 304)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 304)  (1013 304)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 304)  (1014 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 304)  (1015 304)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (39 0)  (1021 304)  (1021 304)  LC_0 Logic Functioning bit
 (43 0)  (1025 304)  (1025 304)  LC_0 Logic Functioning bit
 (47 0)  (1029 304)  (1029 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (1000 305)  (1000 305)  routing T_19_19.sp4_h_l_4 <X> T_19_19.lc_trk_g0_1
 (22 1)  (1004 305)  (1004 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1005 305)  (1005 305)  routing T_19_19.sp4_v_b_18 <X> T_19_19.lc_trk_g0_2
 (24 1)  (1006 305)  (1006 305)  routing T_19_19.sp4_v_b_18 <X> T_19_19.lc_trk_g0_2
 (27 1)  (1009 305)  (1009 305)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 305)  (1010 305)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 305)  (1011 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 305)  (1013 305)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 305)  (1014 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1016 305)  (1016 305)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.input_2_0
 (35 1)  (1017 305)  (1017 305)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.input_2_0
 (36 1)  (1018 305)  (1018 305)  LC_0 Logic Functioning bit
 (37 1)  (1019 305)  (1019 305)  LC_0 Logic Functioning bit
 (38 1)  (1020 305)  (1020 305)  LC_0 Logic Functioning bit
 (40 1)  (1022 305)  (1022 305)  LC_0 Logic Functioning bit
 (41 1)  (1023 305)  (1023 305)  LC_0 Logic Functioning bit
 (42 1)  (1024 305)  (1024 305)  LC_0 Logic Functioning bit
 (0 2)  (982 306)  (982 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (1 2)  (983 306)  (983 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (988 306)  (988 306)  routing T_19_19.sp4_v_b_9 <X> T_19_19.sp4_v_t_37
 (14 2)  (996 306)  (996 306)  routing T_19_19.sp4_v_t_1 <X> T_19_19.lc_trk_g0_4
 (21 2)  (1003 306)  (1003 306)  routing T_19_19.wire_logic_cluster/lc_7/out <X> T_19_19.lc_trk_g0_7
 (22 2)  (1004 306)  (1004 306)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (1007 306)  (1007 306)  routing T_19_19.bnr_op_6 <X> T_19_19.lc_trk_g0_6
 (26 2)  (1008 306)  (1008 306)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (1011 306)  (1011 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 306)  (1012 306)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 306)  (1013 306)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 306)  (1014 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 306)  (1015 306)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 306)  (1016 306)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 306)  (1017 306)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.input_2_1
 (42 2)  (1024 306)  (1024 306)  LC_1 Logic Functioning bit
 (43 2)  (1025 306)  (1025 306)  LC_1 Logic Functioning bit
 (5 3)  (987 307)  (987 307)  routing T_19_19.sp4_v_b_9 <X> T_19_19.sp4_v_t_37
 (14 3)  (996 307)  (996 307)  routing T_19_19.sp4_v_t_1 <X> T_19_19.lc_trk_g0_4
 (16 3)  (998 307)  (998 307)  routing T_19_19.sp4_v_t_1 <X> T_19_19.lc_trk_g0_4
 (17 3)  (999 307)  (999 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (1004 307)  (1004 307)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1007 307)  (1007 307)  routing T_19_19.bnr_op_6 <X> T_19_19.lc_trk_g0_6
 (28 3)  (1010 307)  (1010 307)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 307)  (1011 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 307)  (1012 307)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 307)  (1013 307)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 307)  (1014 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1015 307)  (1015 307)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.input_2_1
 (34 3)  (1016 307)  (1016 307)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.input_2_1
 (35 3)  (1017 307)  (1017 307)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.input_2_1
 (40 3)  (1022 307)  (1022 307)  LC_1 Logic Functioning bit
 (41 3)  (1023 307)  (1023 307)  LC_1 Logic Functioning bit
 (1 4)  (983 308)  (983 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (987 308)  (987 308)  routing T_19_19.sp4_v_b_9 <X> T_19_19.sp4_h_r_3
 (15 4)  (997 308)  (997 308)  routing T_19_19.sp4_v_b_17 <X> T_19_19.lc_trk_g1_1
 (16 4)  (998 308)  (998 308)  routing T_19_19.sp4_v_b_17 <X> T_19_19.lc_trk_g1_1
 (17 4)  (999 308)  (999 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (1004 308)  (1004 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1005 308)  (1005 308)  routing T_19_19.sp4_h_r_3 <X> T_19_19.lc_trk_g1_3
 (24 4)  (1006 308)  (1006 308)  routing T_19_19.sp4_h_r_3 <X> T_19_19.lc_trk_g1_3
 (26 4)  (1008 308)  (1008 308)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 308)  (1009 308)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 308)  (1011 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 308)  (1012 308)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 308)  (1013 308)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 308)  (1014 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 308)  (1015 308)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 308)  (1017 308)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.input_2_2
 (36 4)  (1018 308)  (1018 308)  LC_2 Logic Functioning bit
 (38 4)  (1020 308)  (1020 308)  LC_2 Logic Functioning bit
 (39 4)  (1021 308)  (1021 308)  LC_2 Logic Functioning bit
 (41 4)  (1023 308)  (1023 308)  LC_2 Logic Functioning bit
 (42 4)  (1024 308)  (1024 308)  LC_2 Logic Functioning bit
 (43 4)  (1025 308)  (1025 308)  LC_2 Logic Functioning bit
 (1 5)  (983 309)  (983 309)  routing T_19_19.lc_trk_g0_2 <X> T_19_19.wire_logic_cluster/lc_7/cen
 (4 5)  (986 309)  (986 309)  routing T_19_19.sp4_v_b_9 <X> T_19_19.sp4_h_r_3
 (6 5)  (988 309)  (988 309)  routing T_19_19.sp4_v_b_9 <X> T_19_19.sp4_h_r_3
 (21 5)  (1003 309)  (1003 309)  routing T_19_19.sp4_h_r_3 <X> T_19_19.lc_trk_g1_3
 (26 5)  (1008 309)  (1008 309)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 309)  (1009 309)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 309)  (1010 309)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 309)  (1011 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 309)  (1012 309)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 309)  (1014 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1015 309)  (1015 309)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.input_2_2
 (35 5)  (1017 309)  (1017 309)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.input_2_2
 (36 5)  (1018 309)  (1018 309)  LC_2 Logic Functioning bit
 (37 5)  (1019 309)  (1019 309)  LC_2 Logic Functioning bit
 (39 5)  (1021 309)  (1021 309)  LC_2 Logic Functioning bit
 (40 5)  (1022 309)  (1022 309)  LC_2 Logic Functioning bit
 (41 5)  (1023 309)  (1023 309)  LC_2 Logic Functioning bit
 (42 5)  (1024 309)  (1024 309)  LC_2 Logic Functioning bit
 (10 6)  (992 310)  (992 310)  routing T_19_19.sp4_v_b_11 <X> T_19_19.sp4_h_l_41
 (14 6)  (996 310)  (996 310)  routing T_19_19.sp4_v_b_4 <X> T_19_19.lc_trk_g1_4
 (25 6)  (1007 310)  (1007 310)  routing T_19_19.bnr_op_6 <X> T_19_19.lc_trk_g1_6
 (29 6)  (1011 310)  (1011 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 310)  (1012 310)  routing T_19_19.lc_trk_g0_4 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 310)  (1014 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 310)  (1016 310)  routing T_19_19.lc_trk_g1_1 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 310)  (1019 310)  LC_3 Logic Functioning bit
 (39 6)  (1021 310)  (1021 310)  LC_3 Logic Functioning bit
 (40 6)  (1022 310)  (1022 310)  LC_3 Logic Functioning bit
 (41 6)  (1023 310)  (1023 310)  LC_3 Logic Functioning bit
 (42 6)  (1024 310)  (1024 310)  LC_3 Logic Functioning bit
 (43 6)  (1025 310)  (1025 310)  LC_3 Logic Functioning bit
 (12 7)  (994 311)  (994 311)  routing T_19_19.sp4_h_l_40 <X> T_19_19.sp4_v_t_40
 (16 7)  (998 311)  (998 311)  routing T_19_19.sp4_v_b_4 <X> T_19_19.lc_trk_g1_4
 (17 7)  (999 311)  (999 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (1004 311)  (1004 311)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (1007 311)  (1007 311)  routing T_19_19.bnr_op_6 <X> T_19_19.lc_trk_g1_6
 (29 7)  (1011 311)  (1011 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (1018 311)  (1018 311)  LC_3 Logic Functioning bit
 (37 7)  (1019 311)  (1019 311)  LC_3 Logic Functioning bit
 (38 7)  (1020 311)  (1020 311)  LC_3 Logic Functioning bit
 (39 7)  (1021 311)  (1021 311)  LC_3 Logic Functioning bit
 (48 7)  (1030 311)  (1030 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (1003 312)  (1003 312)  routing T_19_19.sp4_v_t_14 <X> T_19_19.lc_trk_g2_3
 (22 8)  (1004 312)  (1004 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1005 312)  (1005 312)  routing T_19_19.sp4_v_t_14 <X> T_19_19.lc_trk_g2_3
 (26 8)  (1008 312)  (1008 312)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 312)  (1009 312)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 312)  (1011 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 312)  (1012 312)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 312)  (1013 312)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (1022 312)  (1022 312)  LC_4 Logic Functioning bit
 (50 8)  (1032 312)  (1032 312)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (1004 313)  (1004 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (1008 313)  (1008 313)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 313)  (1010 313)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 313)  (1011 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 313)  (1012 313)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 313)  (1013 313)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 313)  (1018 313)  LC_4 Logic Functioning bit
 (41 9)  (1023 313)  (1023 313)  LC_4 Logic Functioning bit
 (42 9)  (1024 313)  (1024 313)  LC_4 Logic Functioning bit
 (15 10)  (997 314)  (997 314)  routing T_19_19.rgt_op_5 <X> T_19_19.lc_trk_g2_5
 (17 10)  (999 314)  (999 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1000 314)  (1000 314)  routing T_19_19.rgt_op_5 <X> T_19_19.lc_trk_g2_5
 (22 10)  (1004 314)  (1004 314)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1006 314)  (1006 314)  routing T_19_19.tnl_op_7 <X> T_19_19.lc_trk_g2_7
 (25 10)  (1007 314)  (1007 314)  routing T_19_19.rgt_op_6 <X> T_19_19.lc_trk_g2_6
 (26 10)  (1008 314)  (1008 314)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 314)  (1009 314)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 314)  (1010 314)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 314)  (1011 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 314)  (1013 314)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 314)  (1014 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 314)  (1019 314)  LC_5 Logic Functioning bit
 (39 10)  (1021 314)  (1021 314)  LC_5 Logic Functioning bit
 (41 10)  (1023 314)  (1023 314)  LC_5 Logic Functioning bit
 (43 10)  (1025 314)  (1025 314)  LC_5 Logic Functioning bit
 (21 11)  (1003 315)  (1003 315)  routing T_19_19.tnl_op_7 <X> T_19_19.lc_trk_g2_7
 (22 11)  (1004 315)  (1004 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1006 315)  (1006 315)  routing T_19_19.rgt_op_6 <X> T_19_19.lc_trk_g2_6
 (28 11)  (1010 315)  (1010 315)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 315)  (1011 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 315)  (1012 315)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 315)  (1013 315)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 315)  (1014 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1015 315)  (1015 315)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.input_2_5
 (35 11)  (1017 315)  (1017 315)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.input_2_5
 (36 11)  (1018 315)  (1018 315)  LC_5 Logic Functioning bit
 (37 11)  (1019 315)  (1019 315)  LC_5 Logic Functioning bit
 (40 11)  (1022 315)  (1022 315)  LC_5 Logic Functioning bit
 (41 11)  (1023 315)  (1023 315)  LC_5 Logic Functioning bit
 (21 12)  (1003 316)  (1003 316)  routing T_19_19.rgt_op_3 <X> T_19_19.lc_trk_g3_3
 (22 12)  (1004 316)  (1004 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1006 316)  (1006 316)  routing T_19_19.rgt_op_3 <X> T_19_19.lc_trk_g3_3
 (1 14)  (983 318)  (983 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (15 14)  (997 318)  (997 318)  routing T_19_19.tnl_op_5 <X> T_19_19.lc_trk_g3_5
 (17 14)  (999 318)  (999 318)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (1003 318)  (1003 318)  routing T_19_19.rgt_op_7 <X> T_19_19.lc_trk_g3_7
 (22 14)  (1004 318)  (1004 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1006 318)  (1006 318)  routing T_19_19.rgt_op_7 <X> T_19_19.lc_trk_g3_7
 (25 14)  (1007 318)  (1007 318)  routing T_19_19.rgt_op_6 <X> T_19_19.lc_trk_g3_6
 (32 14)  (1014 318)  (1014 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 318)  (1015 318)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 318)  (1018 318)  LC_7 Logic Functioning bit
 (37 14)  (1019 318)  (1019 318)  LC_7 Logic Functioning bit
 (38 14)  (1020 318)  (1020 318)  LC_7 Logic Functioning bit
 (39 14)  (1021 318)  (1021 318)  LC_7 Logic Functioning bit
 (45 14)  (1027 318)  (1027 318)  LC_7 Logic Functioning bit
 (46 14)  (1028 318)  (1028 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (1033 318)  (1033 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (1000 319)  (1000 319)  routing T_19_19.tnl_op_5 <X> T_19_19.lc_trk_g3_5
 (22 15)  (1004 319)  (1004 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1006 319)  (1006 319)  routing T_19_19.rgt_op_6 <X> T_19_19.lc_trk_g3_6
 (31 15)  (1013 319)  (1013 319)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 319)  (1018 319)  LC_7 Logic Functioning bit
 (37 15)  (1019 319)  (1019 319)  LC_7 Logic Functioning bit
 (38 15)  (1020 319)  (1020 319)  LC_7 Logic Functioning bit
 (39 15)  (1021 319)  (1021 319)  LC_7 Logic Functioning bit
 (51 15)  (1033 319)  (1033 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_20_19

 (27 0)  (1063 304)  (1063 304)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 304)  (1064 304)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 304)  (1065 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 304)  (1066 304)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 304)  (1068 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 304)  (1069 304)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 304)  (1070 304)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (39 0)  (1075 304)  (1075 304)  LC_0 Logic Functioning bit
 (14 1)  (1050 305)  (1050 305)  routing T_20_19.sp4_r_v_b_35 <X> T_20_19.lc_trk_g0_0
 (17 1)  (1053 305)  (1053 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (1058 305)  (1058 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1061 305)  (1061 305)  routing T_20_19.sp4_r_v_b_33 <X> T_20_19.lc_trk_g0_2
 (26 1)  (1062 305)  (1062 305)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 305)  (1063 305)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 305)  (1064 305)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 305)  (1065 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 305)  (1068 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (51 1)  (1087 305)  (1087 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1036 306)  (1036 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 306)  (1037 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 306)  (1038 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 306)  (1050 306)  routing T_20_19.wire_logic_cluster/lc_4/out <X> T_20_19.lc_trk_g0_4
 (26 2)  (1062 306)  (1062 306)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (1065 306)  (1065 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 306)  (1068 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 306)  (1069 306)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 306)  (1070 306)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (40 2)  (1076 306)  (1076 306)  LC_1 Logic Functioning bit
 (42 2)  (1078 306)  (1078 306)  LC_1 Logic Functioning bit
 (3 3)  (1039 307)  (1039 307)  routing T_20_19.sp12_v_b_0 <X> T_20_19.sp12_h_l_23
 (8 3)  (1044 307)  (1044 307)  routing T_20_19.sp4_v_b_10 <X> T_20_19.sp4_v_t_36
 (10 3)  (1046 307)  (1046 307)  routing T_20_19.sp4_v_b_10 <X> T_20_19.sp4_v_t_36
 (17 3)  (1053 307)  (1053 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1058 307)  (1058 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1060 307)  (1060 307)  routing T_20_19.bot_op_6 <X> T_20_19.lc_trk_g0_6
 (27 3)  (1063 307)  (1063 307)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 307)  (1064 307)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 307)  (1065 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 307)  (1067 307)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (51 3)  (1087 307)  (1087 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (1037 308)  (1037 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (1050 308)  (1050 308)  routing T_20_19.sp4_v_b_8 <X> T_20_19.lc_trk_g1_0
 (21 4)  (1057 308)  (1057 308)  routing T_20_19.wire_logic_cluster/lc_3/out <X> T_20_19.lc_trk_g1_3
 (22 4)  (1058 308)  (1058 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (1 5)  (1037 309)  (1037 309)  routing T_20_19.lc_trk_g0_2 <X> T_20_19.wire_logic_cluster/lc_7/cen
 (14 5)  (1050 309)  (1050 309)  routing T_20_19.sp4_v_b_8 <X> T_20_19.lc_trk_g1_0
 (16 5)  (1052 309)  (1052 309)  routing T_20_19.sp4_v_b_8 <X> T_20_19.lc_trk_g1_0
 (17 5)  (1053 309)  (1053 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (27 6)  (1063 310)  (1063 310)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 310)  (1064 310)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 310)  (1065 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 310)  (1066 310)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 310)  (1067 310)  routing T_20_19.lc_trk_g0_4 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 310)  (1068 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 310)  (1073 310)  LC_3 Logic Functioning bit
 (39 6)  (1075 310)  (1075 310)  LC_3 Logic Functioning bit
 (41 6)  (1077 310)  (1077 310)  LC_3 Logic Functioning bit
 (43 6)  (1079 310)  (1079 310)  LC_3 Logic Functioning bit
 (37 7)  (1073 311)  (1073 311)  LC_3 Logic Functioning bit
 (39 7)  (1075 311)  (1075 311)  LC_3 Logic Functioning bit
 (41 7)  (1077 311)  (1077 311)  LC_3 Logic Functioning bit
 (43 7)  (1079 311)  (1079 311)  LC_3 Logic Functioning bit
 (3 8)  (1039 312)  (1039 312)  routing T_20_19.sp12_h_r_1 <X> T_20_19.sp12_v_b_1
 (12 8)  (1048 312)  (1048 312)  routing T_20_19.sp4_v_t_45 <X> T_20_19.sp4_h_r_8
 (32 8)  (1068 312)  (1068 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 312)  (1070 312)  routing T_20_19.lc_trk_g1_0 <X> T_20_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 312)  (1072 312)  LC_4 Logic Functioning bit
 (37 8)  (1073 312)  (1073 312)  LC_4 Logic Functioning bit
 (38 8)  (1074 312)  (1074 312)  LC_4 Logic Functioning bit
 (39 8)  (1075 312)  (1075 312)  LC_4 Logic Functioning bit
 (45 8)  (1081 312)  (1081 312)  LC_4 Logic Functioning bit
 (3 9)  (1039 313)  (1039 313)  routing T_20_19.sp12_h_r_1 <X> T_20_19.sp12_v_b_1
 (36 9)  (1072 313)  (1072 313)  LC_4 Logic Functioning bit
 (37 9)  (1073 313)  (1073 313)  LC_4 Logic Functioning bit
 (38 9)  (1074 313)  (1074 313)  LC_4 Logic Functioning bit
 (39 9)  (1075 313)  (1075 313)  LC_4 Logic Functioning bit
 (3 10)  (1039 314)  (1039 314)  routing T_20_19.sp12_h_r_1 <X> T_20_19.sp12_h_l_22
 (17 10)  (1053 314)  (1053 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 314)  (1054 314)  routing T_20_19.wire_logic_cluster/lc_5/out <X> T_20_19.lc_trk_g2_5
 (21 10)  (1057 314)  (1057 314)  routing T_20_19.sp4_h_l_34 <X> T_20_19.lc_trk_g2_7
 (22 10)  (1058 314)  (1058 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1059 314)  (1059 314)  routing T_20_19.sp4_h_l_34 <X> T_20_19.lc_trk_g2_7
 (24 10)  (1060 314)  (1060 314)  routing T_20_19.sp4_h_l_34 <X> T_20_19.lc_trk_g2_7
 (27 10)  (1063 314)  (1063 314)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 314)  (1064 314)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 314)  (1065 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 314)  (1066 314)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 314)  (1067 314)  routing T_20_19.lc_trk_g0_4 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 314)  (1068 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 314)  (1072 314)  LC_5 Logic Functioning bit
 (37 10)  (1073 314)  (1073 314)  LC_5 Logic Functioning bit
 (38 10)  (1074 314)  (1074 314)  LC_5 Logic Functioning bit
 (39 10)  (1075 314)  (1075 314)  LC_5 Logic Functioning bit
 (40 10)  (1076 314)  (1076 314)  LC_5 Logic Functioning bit
 (42 10)  (1078 314)  (1078 314)  LC_5 Logic Functioning bit
 (3 11)  (1039 315)  (1039 315)  routing T_20_19.sp12_h_r_1 <X> T_20_19.sp12_h_l_22
 (21 11)  (1057 315)  (1057 315)  routing T_20_19.sp4_h_l_34 <X> T_20_19.lc_trk_g2_7
 (26 11)  (1062 315)  (1062 315)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 315)  (1063 315)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 315)  (1064 315)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 315)  (1065 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (41 11)  (1077 315)  (1077 315)  LC_5 Logic Functioning bit
 (43 11)  (1079 315)  (1079 315)  LC_5 Logic Functioning bit
 (22 12)  (1058 316)  (1058 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1059 316)  (1059 316)  routing T_20_19.sp12_v_b_19 <X> T_20_19.lc_trk_g3_3
 (26 12)  (1062 316)  (1062 316)  routing T_20_19.lc_trk_g0_4 <X> T_20_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (1064 316)  (1064 316)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 316)  (1065 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 316)  (1066 316)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 316)  (1068 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 316)  (1069 316)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 316)  (1070 316)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 316)  (1071 316)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.input_2_6
 (36 12)  (1072 316)  (1072 316)  LC_6 Logic Functioning bit
 (38 12)  (1074 316)  (1074 316)  LC_6 Logic Functioning bit
 (40 12)  (1076 316)  (1076 316)  LC_6 Logic Functioning bit
 (42 12)  (1078 316)  (1078 316)  LC_6 Logic Functioning bit
 (43 12)  (1079 316)  (1079 316)  LC_6 Logic Functioning bit
 (47 12)  (1083 316)  (1083 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (1087 316)  (1087 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (1050 317)  (1050 317)  routing T_20_19.sp4_r_v_b_40 <X> T_20_19.lc_trk_g3_0
 (17 13)  (1053 317)  (1053 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (1057 317)  (1057 317)  routing T_20_19.sp12_v_b_19 <X> T_20_19.lc_trk_g3_3
 (22 13)  (1058 317)  (1058 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (29 13)  (1065 317)  (1065 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 317)  (1066 317)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 317)  (1067 317)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 317)  (1068 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1069 317)  (1069 317)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.input_2_6
 (34 13)  (1070 317)  (1070 317)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.input_2_6
 (36 13)  (1072 317)  (1072 317)  LC_6 Logic Functioning bit
 (38 13)  (1074 317)  (1074 317)  LC_6 Logic Functioning bit
 (40 13)  (1076 317)  (1076 317)  LC_6 Logic Functioning bit
 (48 13)  (1084 317)  (1084 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (1087 317)  (1087 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (1037 318)  (1037 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (1050 318)  (1050 318)  routing T_20_19.sp12_v_t_3 <X> T_20_19.lc_trk_g3_4
 (15 14)  (1051 318)  (1051 318)  routing T_20_19.tnl_op_5 <X> T_20_19.lc_trk_g3_5
 (17 14)  (1053 318)  (1053 318)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (26 14)  (1062 318)  (1062 318)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 318)  (1063 318)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 318)  (1065 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 318)  (1067 318)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 318)  (1068 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (50 14)  (1086 318)  (1086 318)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (1050 319)  (1050 319)  routing T_20_19.sp12_v_t_3 <X> T_20_19.lc_trk_g3_4
 (15 15)  (1051 319)  (1051 319)  routing T_20_19.sp12_v_t_3 <X> T_20_19.lc_trk_g3_4
 (17 15)  (1053 319)  (1053 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (18 15)  (1054 319)  (1054 319)  routing T_20_19.tnl_op_5 <X> T_20_19.lc_trk_g3_5
 (28 15)  (1064 319)  (1064 319)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 319)  (1065 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 319)  (1066 319)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 319)  (1067 319)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.wire_logic_cluster/lc_7/in_3
 (38 15)  (1074 319)  (1074 319)  LC_7 Logic Functioning bit
 (39 15)  (1075 319)  (1075 319)  LC_7 Logic Functioning bit
 (42 15)  (1078 319)  (1078 319)  LC_7 Logic Functioning bit
 (43 15)  (1079 319)  (1079 319)  LC_7 Logic Functioning bit


LogicTile_21_19

 (21 0)  (1111 304)  (1111 304)  routing T_21_19.sp4_h_r_11 <X> T_21_19.lc_trk_g0_3
 (22 0)  (1112 304)  (1112 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1113 304)  (1113 304)  routing T_21_19.sp4_h_r_11 <X> T_21_19.lc_trk_g0_3
 (24 0)  (1114 304)  (1114 304)  routing T_21_19.sp4_h_r_11 <X> T_21_19.lc_trk_g0_3
 (32 0)  (1122 304)  (1122 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 304)  (1123 304)  routing T_21_19.lc_trk_g3_2 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 304)  (1124 304)  routing T_21_19.lc_trk_g3_2 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (1130 304)  (1130 304)  LC_0 Logic Functioning bit
 (42 0)  (1132 304)  (1132 304)  LC_0 Logic Functioning bit
 (48 0)  (1138 304)  (1138 304)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (9 1)  (1099 305)  (1099 305)  routing T_21_19.sp4_v_t_40 <X> T_21_19.sp4_v_b_1
 (10 1)  (1100 305)  (1100 305)  routing T_21_19.sp4_v_t_40 <X> T_21_19.sp4_v_b_1
 (22 1)  (1112 305)  (1112 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1114 305)  (1114 305)  routing T_21_19.bot_op_2 <X> T_21_19.lc_trk_g0_2
 (26 1)  (1116 305)  (1116 305)  routing T_21_19.lc_trk_g0_2 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 305)  (1119 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 305)  (1121 305)  routing T_21_19.lc_trk_g3_2 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (41 1)  (1131 305)  (1131 305)  LC_0 Logic Functioning bit
 (43 1)  (1133 305)  (1133 305)  LC_0 Logic Functioning bit
 (5 2)  (1095 306)  (1095 306)  routing T_21_19.sp4_h_r_9 <X> T_21_19.sp4_h_l_37
 (22 2)  (1112 306)  (1112 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1113 306)  (1113 306)  routing T_21_19.sp12_h_l_12 <X> T_21_19.lc_trk_g0_7
 (4 3)  (1094 307)  (1094 307)  routing T_21_19.sp4_h_r_9 <X> T_21_19.sp4_h_l_37
 (3 4)  (1093 308)  (1093 308)  routing T_21_19.sp12_v_t_23 <X> T_21_19.sp12_h_r_0
 (15 5)  (1105 309)  (1105 309)  routing T_21_19.bot_op_0 <X> T_21_19.lc_trk_g1_0
 (17 5)  (1107 309)  (1107 309)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (1112 309)  (1112 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1113 309)  (1113 309)  routing T_21_19.sp4_h_r_2 <X> T_21_19.lc_trk_g1_2
 (24 5)  (1114 309)  (1114 309)  routing T_21_19.sp4_h_r_2 <X> T_21_19.lc_trk_g1_2
 (25 5)  (1115 309)  (1115 309)  routing T_21_19.sp4_h_r_2 <X> T_21_19.lc_trk_g1_2
 (15 6)  (1105 310)  (1105 310)  routing T_21_19.sp4_h_r_21 <X> T_21_19.lc_trk_g1_5
 (16 6)  (1106 310)  (1106 310)  routing T_21_19.sp4_h_r_21 <X> T_21_19.lc_trk_g1_5
 (17 6)  (1107 310)  (1107 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1108 310)  (1108 310)  routing T_21_19.sp4_h_r_21 <X> T_21_19.lc_trk_g1_5
 (26 6)  (1116 310)  (1116 310)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (1119 310)  (1119 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 310)  (1121 310)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 310)  (1122 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 310)  (1123 310)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 310)  (1124 310)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_3/in_3
 (40 6)  (1130 310)  (1130 310)  LC_3 Logic Functioning bit
 (48 6)  (1138 310)  (1138 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (4 7)  (1094 311)  (1094 311)  routing T_21_19.sp4_h_r_7 <X> T_21_19.sp4_h_l_38
 (6 7)  (1096 311)  (1096 311)  routing T_21_19.sp4_h_r_7 <X> T_21_19.sp4_h_l_38
 (18 7)  (1108 311)  (1108 311)  routing T_21_19.sp4_h_r_21 <X> T_21_19.lc_trk_g1_5
 (26 7)  (1116 311)  (1116 311)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 311)  (1118 311)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 311)  (1119 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 311)  (1120 311)  routing T_21_19.lc_trk_g0_2 <X> T_21_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (1122 311)  (1122 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1124 311)  (1124 311)  routing T_21_19.lc_trk_g1_0 <X> T_21_19.input_2_3
 (13 8)  (1103 312)  (1103 312)  routing T_21_19.sp4_v_t_45 <X> T_21_19.sp4_v_b_8
 (26 8)  (1116 312)  (1116 312)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (1119 312)  (1119 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (52 8)  (1142 312)  (1142 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (8 9)  (1098 313)  (1098 313)  routing T_21_19.sp4_h_r_7 <X> T_21_19.sp4_v_b_7
 (14 9)  (1104 313)  (1104 313)  routing T_21_19.tnl_op_0 <X> T_21_19.lc_trk_g2_0
 (15 9)  (1105 313)  (1105 313)  routing T_21_19.tnl_op_0 <X> T_21_19.lc_trk_g2_0
 (17 9)  (1107 313)  (1107 313)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (27 9)  (1117 313)  (1117 313)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 313)  (1119 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 313)  (1120 313)  routing T_21_19.lc_trk_g0_3 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (1126 313)  (1126 313)  LC_4 Logic Functioning bit
 (38 9)  (1128 313)  (1128 313)  LC_4 Logic Functioning bit
 (41 9)  (1131 313)  (1131 313)  LC_4 Logic Functioning bit
 (43 9)  (1133 313)  (1133 313)  LC_4 Logic Functioning bit
 (51 9)  (1141 313)  (1141 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 10)  (1112 314)  (1112 314)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1114 314)  (1114 314)  routing T_21_19.tnl_op_7 <X> T_21_19.lc_trk_g2_7
 (26 10)  (1116 314)  (1116 314)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (1118 314)  (1118 314)  routing T_21_19.lc_trk_g2_0 <X> T_21_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 314)  (1119 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 314)  (1121 314)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 314)  (1122 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 314)  (1123 314)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 314)  (1126 314)  LC_5 Logic Functioning bit
 (38 10)  (1128 314)  (1128 314)  LC_5 Logic Functioning bit
 (43 10)  (1133 314)  (1133 314)  LC_5 Logic Functioning bit
 (47 10)  (1137 314)  (1137 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (1138 314)  (1138 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (21 11)  (1111 315)  (1111 315)  routing T_21_19.tnl_op_7 <X> T_21_19.lc_trk_g2_7
 (22 11)  (1112 315)  (1112 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (1116 315)  (1116 315)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 315)  (1119 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 315)  (1121 315)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 315)  (1122 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (1124 315)  (1124 315)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.input_2_5
 (35 11)  (1125 315)  (1125 315)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.input_2_5
 (36 11)  (1126 315)  (1126 315)  LC_5 Logic Functioning bit
 (37 11)  (1127 315)  (1127 315)  LC_5 Logic Functioning bit
 (39 11)  (1129 315)  (1129 315)  LC_5 Logic Functioning bit
 (43 11)  (1133 315)  (1133 315)  LC_5 Logic Functioning bit
 (53 11)  (1143 315)  (1143 315)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 12)  (1095 316)  (1095 316)  routing T_21_19.sp4_h_l_43 <X> T_21_19.sp4_h_r_9
 (13 12)  (1103 316)  (1103 316)  routing T_21_19.sp4_v_t_46 <X> T_21_19.sp4_v_b_11
 (25 12)  (1115 316)  (1115 316)  routing T_21_19.sp4_v_t_23 <X> T_21_19.lc_trk_g3_2
 (4 13)  (1094 317)  (1094 317)  routing T_21_19.sp4_h_l_43 <X> T_21_19.sp4_h_r_9
 (13 13)  (1103 317)  (1103 317)  routing T_21_19.sp4_v_t_43 <X> T_21_19.sp4_h_r_11
 (22 13)  (1112 317)  (1112 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1113 317)  (1113 317)  routing T_21_19.sp4_v_t_23 <X> T_21_19.lc_trk_g3_2
 (25 13)  (1115 317)  (1115 317)  routing T_21_19.sp4_v_t_23 <X> T_21_19.lc_trk_g3_2
 (9 14)  (1099 318)  (1099 318)  routing T_21_19.sp4_v_b_10 <X> T_21_19.sp4_h_l_47
 (15 14)  (1105 318)  (1105 318)  routing T_21_19.tnr_op_5 <X> T_21_19.lc_trk_g3_5
 (17 14)  (1107 318)  (1107 318)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5


LogicTile_22_19

 (3 2)  (1147 306)  (1147 306)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_h_l_23
 (1 3)  (1145 307)  (1145 307)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (3 3)  (1147 307)  (1147 307)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_h_l_23


RAM_Tile_25_19

 (12 2)  (1318 306)  (1318 306)  routing T_25_19.sp4_v_t_39 <X> T_25_19.sp4_h_l_39
 (11 3)  (1317 307)  (1317 307)  routing T_25_19.sp4_v_t_39 <X> T_25_19.sp4_h_l_39
 (8 5)  (1314 309)  (1314 309)  routing T_25_19.sp4_h_l_41 <X> T_25_19.sp4_v_b_4
 (9 5)  (1315 309)  (1315 309)  routing T_25_19.sp4_h_l_41 <X> T_25_19.sp4_v_b_4
 (8 7)  (1314 311)  (1314 311)  routing T_25_19.sp4_h_r_4 <X> T_25_19.sp4_v_t_41
 (9 7)  (1315 311)  (1315 311)  routing T_25_19.sp4_h_r_4 <X> T_25_19.sp4_v_t_41
 (9 10)  (1315 314)  (1315 314)  routing T_25_19.sp4_h_r_4 <X> T_25_19.sp4_h_l_42
 (10 10)  (1316 314)  (1316 314)  routing T_25_19.sp4_h_r_4 <X> T_25_19.sp4_h_l_42


LogicTile_26_19

 (6 8)  (1354 312)  (1354 312)  routing T_26_19.sp4_v_t_38 <X> T_26_19.sp4_v_b_6
 (5 9)  (1353 313)  (1353 313)  routing T_26_19.sp4_v_t_38 <X> T_26_19.sp4_v_b_6
 (19 9)  (1367 313)  (1367 313)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_27_19

 (2 4)  (1404 308)  (1404 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_19

 (3 2)  (1513 306)  (1513 306)  routing T_29_19.sp12_v_t_23 <X> T_29_19.sp12_h_l_23
 (9 6)  (1519 310)  (1519 310)  routing T_29_19.sp4_h_r_1 <X> T_29_19.sp4_h_l_41
 (10 6)  (1520 310)  (1520 310)  routing T_29_19.sp4_h_r_1 <X> T_29_19.sp4_h_l_41


LogicTile_30_19

 (3 6)  (1567 310)  (1567 310)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_v_t_23
 (3 7)  (1567 311)  (1567 311)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_v_t_23
 (8 8)  (1572 312)  (1572 312)  routing T_30_19.sp4_h_l_42 <X> T_30_19.sp4_h_r_7


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 307)  (1739 307)  routing T_33_19.span4_horz_31 <X> T_33_19.span4_vert_b_1
 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (2 9)  (1728 313)  (1728 313)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (14 13)  (1740 317)  (1740 317)  routing T_33_19.span4_vert_t_15 <X> T_33_19.span4_vert_b_3
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (12 0)  (5 288)  (5 288)  routing T_0_18.span4_horz_25 <X> T_0_18.span4_vert_t_12
 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (12 4)  (5 292)  (5 292)  routing T_0_18.lc_trk_g1_3 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (12 5)  (5 293)  (5 293)  routing T_0_18.lc_trk_g1_3 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (6 10)  (11 298)  (11 298)  routing T_0_18.span12_horz_11 <X> T_0_18.lc_trk_g1_3
 (7 10)  (10 298)  (10 298)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_11 lc_trk_g1_3


LogicTile_2_18

 (8 2)  (80 290)  (80 290)  routing T_2_18.sp4_h_r_5 <X> T_2_18.sp4_h_l_36
 (10 2)  (82 290)  (82 290)  routing T_2_18.sp4_h_r_5 <X> T_2_18.sp4_h_l_36
 (8 11)  (80 299)  (80 299)  routing T_2_18.sp4_h_r_7 <X> T_2_18.sp4_v_t_42
 (9 11)  (81 299)  (81 299)  routing T_2_18.sp4_h_r_7 <X> T_2_18.sp4_v_t_42
 (3 14)  (75 302)  (75 302)  routing T_2_18.sp12_h_r_1 <X> T_2_18.sp12_v_t_22
 (3 15)  (75 303)  (75 303)  routing T_2_18.sp12_h_r_1 <X> T_2_18.sp12_v_t_22


LogicTile_3_18

 (27 0)  (153 288)  (153 288)  routing T_3_18.lc_trk_g3_0 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 288)  (154 288)  routing T_3_18.lc_trk_g3_0 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 288)  (155 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 288)  (157 288)  routing T_3_18.lc_trk_g2_7 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 288)  (158 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 288)  (159 288)  routing T_3_18.lc_trk_g2_7 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 288)  (162 288)  LC_0 Logic Functioning bit
 (38 0)  (164 288)  (164 288)  LC_0 Logic Functioning bit
 (46 0)  (172 288)  (172 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (31 1)  (157 289)  (157 289)  routing T_3_18.lc_trk_g2_7 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (162 289)  (162 289)  LC_0 Logic Functioning bit
 (38 1)  (164 289)  (164 289)  LC_0 Logic Functioning bit
 (2 4)  (128 292)  (128 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 5)  (140 293)  (140 293)  routing T_3_18.sp4_h_r_0 <X> T_3_18.lc_trk_g1_0
 (15 5)  (141 293)  (141 293)  routing T_3_18.sp4_h_r_0 <X> T_3_18.lc_trk_g1_0
 (16 5)  (142 293)  (142 293)  routing T_3_18.sp4_h_r_0 <X> T_3_18.lc_trk_g1_0
 (17 5)  (143 293)  (143 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 8)  (152 296)  (152 296)  routing T_3_18.lc_trk_g3_7 <X> T_3_18.wire_logic_cluster/lc_4/in_0
 (32 8)  (158 296)  (158 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 296)  (160 296)  routing T_3_18.lc_trk_g1_0 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 296)  (162 296)  LC_4 Logic Functioning bit
 (38 8)  (164 296)  (164 296)  LC_4 Logic Functioning bit
 (48 8)  (174 296)  (174 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (152 297)  (152 297)  routing T_3_18.lc_trk_g3_7 <X> T_3_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (153 297)  (153 297)  routing T_3_18.lc_trk_g3_7 <X> T_3_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 297)  (154 297)  routing T_3_18.lc_trk_g3_7 <X> T_3_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 297)  (155 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (163 297)  (163 297)  LC_4 Logic Functioning bit
 (39 9)  (165 297)  (165 297)  LC_4 Logic Functioning bit
 (22 10)  (148 298)  (148 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (149 298)  (149 298)  routing T_3_18.sp12_v_b_23 <X> T_3_18.lc_trk_g2_7
 (21 11)  (147 299)  (147 299)  routing T_3_18.sp12_v_b_23 <X> T_3_18.lc_trk_g2_7
 (14 13)  (140 301)  (140 301)  routing T_3_18.sp4_h_r_24 <X> T_3_18.lc_trk_g3_0
 (15 13)  (141 301)  (141 301)  routing T_3_18.sp4_h_r_24 <X> T_3_18.lc_trk_g3_0
 (16 13)  (142 301)  (142 301)  routing T_3_18.sp4_h_r_24 <X> T_3_18.lc_trk_g3_0
 (17 13)  (143 301)  (143 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 14)  (148 302)  (148 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (149 302)  (149 302)  routing T_3_18.sp12_v_b_23 <X> T_3_18.lc_trk_g3_7
 (21 15)  (147 303)  (147 303)  routing T_3_18.sp12_v_b_23 <X> T_3_18.lc_trk_g3_7


LogicTile_5_18

 (27 0)  (261 288)  (261 288)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 288)  (262 288)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 288)  (263 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 288)  (265 288)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 288)  (266 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 288)  (267 288)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 288)  (269 288)  routing T_5_18.lc_trk_g2_4 <X> T_5_18.input_2_0
 (36 0)  (270 288)  (270 288)  LC_0 Logic Functioning bit
 (37 0)  (271 288)  (271 288)  LC_0 Logic Functioning bit
 (39 0)  (273 288)  (273 288)  LC_0 Logic Functioning bit
 (40 0)  (274 288)  (274 288)  LC_0 Logic Functioning bit
 (42 0)  (276 288)  (276 288)  LC_0 Logic Functioning bit
 (43 0)  (277 288)  (277 288)  LC_0 Logic Functioning bit
 (27 1)  (261 289)  (261 289)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 289)  (262 289)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 289)  (263 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 289)  (264 289)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 289)  (266 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (267 289)  (267 289)  routing T_5_18.lc_trk_g2_4 <X> T_5_18.input_2_0
 (36 1)  (270 289)  (270 289)  LC_0 Logic Functioning bit
 (38 1)  (272 289)  (272 289)  LC_0 Logic Functioning bit
 (40 1)  (274 289)  (274 289)  LC_0 Logic Functioning bit
 (41 1)  (275 289)  (275 289)  LC_0 Logic Functioning bit
 (43 1)  (277 289)  (277 289)  LC_0 Logic Functioning bit
 (5 2)  (239 290)  (239 290)  routing T_5_18.sp4_h_r_9 <X> T_5_18.sp4_h_l_37
 (4 3)  (238 291)  (238 291)  routing T_5_18.sp4_h_r_9 <X> T_5_18.sp4_h_l_37
 (17 4)  (251 292)  (251 292)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (252 292)  (252 292)  routing T_5_18.bnr_op_1 <X> T_5_18.lc_trk_g1_1
 (27 4)  (261 292)  (261 292)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 292)  (262 292)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 292)  (263 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 292)  (264 292)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 292)  (266 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 292)  (267 292)  routing T_5_18.lc_trk_g2_1 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 292)  (270 292)  LC_2 Logic Functioning bit
 (38 4)  (272 292)  (272 292)  LC_2 Logic Functioning bit
 (40 4)  (274 292)  (274 292)  LC_2 Logic Functioning bit
 (42 4)  (276 292)  (276 292)  LC_2 Logic Functioning bit
 (18 5)  (252 293)  (252 293)  routing T_5_18.bnr_op_1 <X> T_5_18.lc_trk_g1_1
 (36 5)  (270 293)  (270 293)  LC_2 Logic Functioning bit
 (38 5)  (272 293)  (272 293)  LC_2 Logic Functioning bit
 (40 5)  (274 293)  (274 293)  LC_2 Logic Functioning bit
 (42 5)  (276 293)  (276 293)  LC_2 Logic Functioning bit
 (14 6)  (248 294)  (248 294)  routing T_5_18.wire_logic_cluster/lc_4/out <X> T_5_18.lc_trk_g1_4
 (26 6)  (260 294)  (260 294)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (262 294)  (262 294)  routing T_5_18.lc_trk_g2_0 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 294)  (263 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 294)  (266 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 294)  (268 294)  routing T_5_18.lc_trk_g1_1 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (269 294)  (269 294)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.input_2_3
 (38 6)  (272 294)  (272 294)  LC_3 Logic Functioning bit
 (39 6)  (273 294)  (273 294)  LC_3 Logic Functioning bit
 (42 6)  (276 294)  (276 294)  LC_3 Logic Functioning bit
 (43 6)  (277 294)  (277 294)  LC_3 Logic Functioning bit
 (17 7)  (251 295)  (251 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (260 295)  (260 295)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 295)  (261 295)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 295)  (262 295)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 295)  (263 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (266 295)  (266 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (267 295)  (267 295)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.input_2_3
 (34 7)  (268 295)  (268 295)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.input_2_3
 (36 7)  (270 295)  (270 295)  LC_3 Logic Functioning bit
 (37 7)  (271 295)  (271 295)  LC_3 Logic Functioning bit
 (40 7)  (274 295)  (274 295)  LC_3 Logic Functioning bit
 (41 7)  (275 295)  (275 295)  LC_3 Logic Functioning bit
 (14 8)  (248 296)  (248 296)  routing T_5_18.rgt_op_0 <X> T_5_18.lc_trk_g2_0
 (15 8)  (249 296)  (249 296)  routing T_5_18.rgt_op_1 <X> T_5_18.lc_trk_g2_1
 (17 8)  (251 296)  (251 296)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (252 296)  (252 296)  routing T_5_18.rgt_op_1 <X> T_5_18.lc_trk_g2_1
 (26 8)  (260 296)  (260 296)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 296)  (261 296)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 296)  (262 296)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 296)  (263 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 296)  (265 296)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 296)  (266 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 296)  (267 296)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 296)  (270 296)  LC_4 Logic Functioning bit
 (38 8)  (272 296)  (272 296)  LC_4 Logic Functioning bit
 (43 8)  (277 296)  (277 296)  LC_4 Logic Functioning bit
 (15 9)  (249 297)  (249 297)  routing T_5_18.rgt_op_0 <X> T_5_18.lc_trk_g2_0
 (17 9)  (251 297)  (251 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (27 9)  (261 297)  (261 297)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 297)  (262 297)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 297)  (263 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 297)  (264 297)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 297)  (266 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (267 297)  (267 297)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.input_2_4
 (34 9)  (268 297)  (268 297)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.input_2_4
 (35 9)  (269 297)  (269 297)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.input_2_4
 (36 9)  (270 297)  (270 297)  LC_4 Logic Functioning bit
 (38 9)  (272 297)  (272 297)  LC_4 Logic Functioning bit
 (41 9)  (275 297)  (275 297)  LC_4 Logic Functioning bit
 (43 9)  (277 297)  (277 297)  LC_4 Logic Functioning bit
 (14 10)  (248 298)  (248 298)  routing T_5_18.sp4_h_r_36 <X> T_5_18.lc_trk_g2_4
 (15 10)  (249 298)  (249 298)  routing T_5_18.sp4_v_t_32 <X> T_5_18.lc_trk_g2_5
 (16 10)  (250 298)  (250 298)  routing T_5_18.sp4_v_t_32 <X> T_5_18.lc_trk_g2_5
 (17 10)  (251 298)  (251 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (260 298)  (260 298)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (262 298)  (262 298)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 298)  (263 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 298)  (264 298)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 298)  (265 298)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 298)  (266 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 298)  (267 298)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 298)  (268 298)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 298)  (269 298)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.input_2_5
 (37 10)  (271 298)  (271 298)  LC_5 Logic Functioning bit
 (39 10)  (273 298)  (273 298)  LC_5 Logic Functioning bit
 (40 10)  (274 298)  (274 298)  LC_5 Logic Functioning bit
 (42 10)  (276 298)  (276 298)  LC_5 Logic Functioning bit
 (15 11)  (249 299)  (249 299)  routing T_5_18.sp4_h_r_36 <X> T_5_18.lc_trk_g2_4
 (16 11)  (250 299)  (250 299)  routing T_5_18.sp4_h_r_36 <X> T_5_18.lc_trk_g2_4
 (17 11)  (251 299)  (251 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (256 299)  (256 299)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (257 299)  (257 299)  routing T_5_18.sp12_v_t_21 <X> T_5_18.lc_trk_g2_6
 (25 11)  (259 299)  (259 299)  routing T_5_18.sp12_v_t_21 <X> T_5_18.lc_trk_g2_6
 (26 11)  (260 299)  (260 299)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 299)  (261 299)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 299)  (262 299)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 299)  (263 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 299)  (264 299)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 299)  (265 299)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 299)  (266 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (267 299)  (267 299)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.input_2_5
 (34 11)  (268 299)  (268 299)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.input_2_5
 (38 11)  (272 299)  (272 299)  LC_5 Logic Functioning bit
 (41 11)  (275 299)  (275 299)  LC_5 Logic Functioning bit
 (43 11)  (277 299)  (277 299)  LC_5 Logic Functioning bit
 (15 12)  (249 300)  (249 300)  routing T_5_18.sp4_h_r_33 <X> T_5_18.lc_trk_g3_1
 (16 12)  (250 300)  (250 300)  routing T_5_18.sp4_h_r_33 <X> T_5_18.lc_trk_g3_1
 (17 12)  (251 300)  (251 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (252 300)  (252 300)  routing T_5_18.sp4_h_r_33 <X> T_5_18.lc_trk_g3_1
 (22 12)  (256 300)  (256 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (257 300)  (257 300)  routing T_5_18.sp4_v_t_30 <X> T_5_18.lc_trk_g3_3
 (24 12)  (258 300)  (258 300)  routing T_5_18.sp4_v_t_30 <X> T_5_18.lc_trk_g3_3
 (25 12)  (259 300)  (259 300)  routing T_5_18.sp4_h_r_34 <X> T_5_18.lc_trk_g3_2
 (27 12)  (261 300)  (261 300)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 300)  (262 300)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 300)  (263 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 300)  (265 300)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 300)  (266 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 300)  (267 300)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (38 12)  (272 300)  (272 300)  LC_6 Logic Functioning bit
 (50 12)  (284 300)  (284 300)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (256 301)  (256 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (257 301)  (257 301)  routing T_5_18.sp4_h_r_34 <X> T_5_18.lc_trk_g3_2
 (24 13)  (258 301)  (258 301)  routing T_5_18.sp4_h_r_34 <X> T_5_18.lc_trk_g3_2
 (26 13)  (260 301)  (260 301)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 301)  (261 301)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 301)  (262 301)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 301)  (263 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 301)  (264 301)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (15 14)  (249 302)  (249 302)  routing T_5_18.tnl_op_5 <X> T_5_18.lc_trk_g3_5
 (17 14)  (251 302)  (251 302)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (256 302)  (256 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (260 302)  (260 302)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (262 302)  (262 302)  routing T_5_18.lc_trk_g2_4 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 302)  (263 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 302)  (264 302)  routing T_5_18.lc_trk_g2_4 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 302)  (266 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 302)  (267 302)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 302)  (268 302)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 302)  (270 302)  LC_7 Logic Functioning bit
 (37 14)  (271 302)  (271 302)  LC_7 Logic Functioning bit
 (38 14)  (272 302)  (272 302)  LC_7 Logic Functioning bit
 (39 14)  (273 302)  (273 302)  LC_7 Logic Functioning bit
 (40 14)  (274 302)  (274 302)  LC_7 Logic Functioning bit
 (42 14)  (276 302)  (276 302)  LC_7 Logic Functioning bit
 (43 14)  (277 302)  (277 302)  LC_7 Logic Functioning bit
 (47 14)  (281 302)  (281 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (284 302)  (284 302)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (248 303)  (248 303)  routing T_5_18.sp4_r_v_b_44 <X> T_5_18.lc_trk_g3_4
 (17 15)  (251 303)  (251 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (252 303)  (252 303)  routing T_5_18.tnl_op_5 <X> T_5_18.lc_trk_g3_5
 (21 15)  (255 303)  (255 303)  routing T_5_18.sp4_r_v_b_47 <X> T_5_18.lc_trk_g3_7
 (22 15)  (256 303)  (256 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (259 303)  (259 303)  routing T_5_18.sp4_r_v_b_46 <X> T_5_18.lc_trk_g3_6
 (27 15)  (261 303)  (261 303)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 303)  (263 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (270 303)  (270 303)  LC_7 Logic Functioning bit
 (37 15)  (271 303)  (271 303)  LC_7 Logic Functioning bit
 (38 15)  (272 303)  (272 303)  LC_7 Logic Functioning bit
 (39 15)  (273 303)  (273 303)  LC_7 Logic Functioning bit
 (40 15)  (274 303)  (274 303)  LC_7 Logic Functioning bit
 (41 15)  (275 303)  (275 303)  LC_7 Logic Functioning bit
 (42 15)  (276 303)  (276 303)  LC_7 Logic Functioning bit
 (43 15)  (277 303)  (277 303)  LC_7 Logic Functioning bit


LogicTile_6_18

 (26 0)  (314 288)  (314 288)  routing T_6_18.lc_trk_g0_4 <X> T_6_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 288)  (315 288)  routing T_6_18.lc_trk_g1_6 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 288)  (317 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 288)  (318 288)  routing T_6_18.lc_trk_g1_6 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 288)  (319 288)  routing T_6_18.lc_trk_g2_5 <X> T_6_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 288)  (320 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 288)  (321 288)  routing T_6_18.lc_trk_g2_5 <X> T_6_18.wire_logic_cluster/lc_0/in_3
 (38 0)  (326 288)  (326 288)  LC_0 Logic Functioning bit
 (29 1)  (317 289)  (317 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 289)  (318 289)  routing T_6_18.lc_trk_g1_6 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 289)  (320 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (322 289)  (322 289)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.input_2_0
 (35 1)  (323 289)  (323 289)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.input_2_0
 (36 1)  (324 289)  (324 289)  LC_0 Logic Functioning bit
 (37 1)  (325 289)  (325 289)  LC_0 Logic Functioning bit
 (38 1)  (326 289)  (326 289)  LC_0 Logic Functioning bit
 (39 1)  (327 289)  (327 289)  LC_0 Logic Functioning bit
 (40 1)  (328 289)  (328 289)  LC_0 Logic Functioning bit
 (41 1)  (329 289)  (329 289)  LC_0 Logic Functioning bit
 (42 1)  (330 289)  (330 289)  LC_0 Logic Functioning bit
 (8 2)  (296 290)  (296 290)  routing T_6_18.sp4_h_r_5 <X> T_6_18.sp4_h_l_36
 (10 2)  (298 290)  (298 290)  routing T_6_18.sp4_h_r_5 <X> T_6_18.sp4_h_l_36
 (14 2)  (302 290)  (302 290)  routing T_6_18.bnr_op_4 <X> T_6_18.lc_trk_g0_4
 (15 2)  (303 290)  (303 290)  routing T_6_18.bot_op_5 <X> T_6_18.lc_trk_g0_5
 (17 2)  (305 290)  (305 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (309 290)  (309 290)  routing T_6_18.bnr_op_7 <X> T_6_18.lc_trk_g0_7
 (22 2)  (310 290)  (310 290)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (313 290)  (313 290)  routing T_6_18.bnr_op_6 <X> T_6_18.lc_trk_g0_6
 (27 2)  (315 290)  (315 290)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 290)  (317 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 290)  (319 290)  routing T_6_18.lc_trk_g1_7 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 290)  (320 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 290)  (322 290)  routing T_6_18.lc_trk_g1_7 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 290)  (324 290)  LC_1 Logic Functioning bit
 (37 2)  (325 290)  (325 290)  LC_1 Logic Functioning bit
 (38 2)  (326 290)  (326 290)  LC_1 Logic Functioning bit
 (39 2)  (327 290)  (327 290)  LC_1 Logic Functioning bit
 (50 2)  (338 290)  (338 290)  Cascade bit: LH_LC01_inmux02_5

 (10 3)  (298 291)  (298 291)  routing T_6_18.sp4_h_l_45 <X> T_6_18.sp4_v_t_36
 (14 3)  (302 291)  (302 291)  routing T_6_18.bnr_op_4 <X> T_6_18.lc_trk_g0_4
 (17 3)  (305 291)  (305 291)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (309 291)  (309 291)  routing T_6_18.bnr_op_7 <X> T_6_18.lc_trk_g0_7
 (22 3)  (310 291)  (310 291)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (313 291)  (313 291)  routing T_6_18.bnr_op_6 <X> T_6_18.lc_trk_g0_6
 (26 3)  (314 291)  (314 291)  routing T_6_18.lc_trk_g1_2 <X> T_6_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 291)  (315 291)  routing T_6_18.lc_trk_g1_2 <X> T_6_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 291)  (317 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 291)  (318 291)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (319 291)  (319 291)  routing T_6_18.lc_trk_g1_7 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 291)  (324 291)  LC_1 Logic Functioning bit
 (37 3)  (325 291)  (325 291)  LC_1 Logic Functioning bit
 (38 3)  (326 291)  (326 291)  LC_1 Logic Functioning bit
 (43 3)  (331 291)  (331 291)  LC_1 Logic Functioning bit
 (14 4)  (302 292)  (302 292)  routing T_6_18.wire_logic_cluster/lc_0/out <X> T_6_18.lc_trk_g1_0
 (21 4)  (309 292)  (309 292)  routing T_6_18.bnr_op_3 <X> T_6_18.lc_trk_g1_3
 (22 4)  (310 292)  (310 292)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (313 292)  (313 292)  routing T_6_18.bnr_op_2 <X> T_6_18.lc_trk_g1_2
 (31 4)  (319 292)  (319 292)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 292)  (320 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 292)  (321 292)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 292)  (322 292)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (38 4)  (326 292)  (326 292)  LC_2 Logic Functioning bit
 (39 4)  (327 292)  (327 292)  LC_2 Logic Functioning bit
 (50 4)  (338 292)  (338 292)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (305 293)  (305 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (309 293)  (309 293)  routing T_6_18.bnr_op_3 <X> T_6_18.lc_trk_g1_3
 (22 5)  (310 293)  (310 293)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (313 293)  (313 293)  routing T_6_18.bnr_op_2 <X> T_6_18.lc_trk_g1_2
 (31 5)  (319 293)  (319 293)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (38 5)  (326 293)  (326 293)  LC_2 Logic Functioning bit
 (39 5)  (327 293)  (327 293)  LC_2 Logic Functioning bit
 (51 5)  (339 293)  (339 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (302 294)  (302 294)  routing T_6_18.bnr_op_4 <X> T_6_18.lc_trk_g1_4
 (17 6)  (305 294)  (305 294)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (306 294)  (306 294)  routing T_6_18.bnr_op_5 <X> T_6_18.lc_trk_g1_5
 (21 6)  (309 294)  (309 294)  routing T_6_18.wire_logic_cluster/lc_7/out <X> T_6_18.lc_trk_g1_7
 (22 6)  (310 294)  (310 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (314 294)  (314 294)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_3/in_0
 (31 6)  (319 294)  (319 294)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 294)  (320 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 294)  (321 294)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (41 6)  (329 294)  (329 294)  LC_3 Logic Functioning bit
 (43 6)  (331 294)  (331 294)  LC_3 Logic Functioning bit
 (14 7)  (302 295)  (302 295)  routing T_6_18.bnr_op_4 <X> T_6_18.lc_trk_g1_4
 (17 7)  (305 295)  (305 295)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (306 295)  (306 295)  routing T_6_18.bnr_op_5 <X> T_6_18.lc_trk_g1_5
 (22 7)  (310 295)  (310 295)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (312 295)  (312 295)  routing T_6_18.bot_op_6 <X> T_6_18.lc_trk_g1_6
 (26 7)  (314 295)  (314 295)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 295)  (315 295)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 295)  (316 295)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 295)  (317 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 295)  (319 295)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (40 7)  (328 295)  (328 295)  LC_3 Logic Functioning bit
 (42 7)  (330 295)  (330 295)  LC_3 Logic Functioning bit
 (53 7)  (341 295)  (341 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (315 296)  (315 296)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 296)  (316 296)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 296)  (317 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 296)  (318 296)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 296)  (320 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 296)  (322 296)  routing T_6_18.lc_trk_g1_0 <X> T_6_18.wire_logic_cluster/lc_4/in_3
 (41 8)  (329 296)  (329 296)  LC_4 Logic Functioning bit
 (43 8)  (331 296)  (331 296)  LC_4 Logic Functioning bit
 (51 8)  (339 296)  (339 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (30 9)  (318 297)  (318 297)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_4/in_1
 (41 9)  (329 297)  (329 297)  LC_4 Logic Functioning bit
 (43 9)  (331 297)  (331 297)  LC_4 Logic Functioning bit
 (12 10)  (300 298)  (300 298)  routing T_6_18.sp4_h_r_5 <X> T_6_18.sp4_h_l_45
 (17 10)  (305 298)  (305 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (306 298)  (306 298)  routing T_6_18.wire_logic_cluster/lc_5/out <X> T_6_18.lc_trk_g2_5
 (25 10)  (313 298)  (313 298)  routing T_6_18.wire_logic_cluster/lc_6/out <X> T_6_18.lc_trk_g2_6
 (26 10)  (314 298)  (314 298)  routing T_6_18.lc_trk_g0_7 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (317 298)  (317 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 298)  (318 298)  routing T_6_18.lc_trk_g0_6 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 298)  (319 298)  routing T_6_18.lc_trk_g1_5 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 298)  (320 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 298)  (322 298)  routing T_6_18.lc_trk_g1_5 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (328 298)  (328 298)  LC_5 Logic Functioning bit
 (41 10)  (329 298)  (329 298)  LC_5 Logic Functioning bit
 (42 10)  (330 298)  (330 298)  LC_5 Logic Functioning bit
 (43 10)  (331 298)  (331 298)  LC_5 Logic Functioning bit
 (13 11)  (301 299)  (301 299)  routing T_6_18.sp4_h_r_5 <X> T_6_18.sp4_h_l_45
 (22 11)  (310 299)  (310 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (314 299)  (314 299)  routing T_6_18.lc_trk_g0_7 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 299)  (317 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 299)  (318 299)  routing T_6_18.lc_trk_g0_6 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 299)  (320 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (321 299)  (321 299)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.input_2_5
 (34 11)  (322 299)  (322 299)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.input_2_5
 (36 11)  (324 299)  (324 299)  LC_5 Logic Functioning bit
 (39 11)  (327 299)  (327 299)  LC_5 Logic Functioning bit
 (41 11)  (329 299)  (329 299)  LC_5 Logic Functioning bit
 (42 11)  (330 299)  (330 299)  LC_5 Logic Functioning bit
 (14 12)  (302 300)  (302 300)  routing T_6_18.rgt_op_0 <X> T_6_18.lc_trk_g3_0
 (26 12)  (314 300)  (314 300)  routing T_6_18.lc_trk_g1_5 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 300)  (315 300)  routing T_6_18.lc_trk_g1_4 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 300)  (317 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 300)  (318 300)  routing T_6_18.lc_trk_g1_4 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 300)  (319 300)  routing T_6_18.lc_trk_g0_5 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 300)  (320 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (324 300)  (324 300)  LC_6 Logic Functioning bit
 (37 12)  (325 300)  (325 300)  LC_6 Logic Functioning bit
 (42 12)  (330 300)  (330 300)  LC_6 Logic Functioning bit
 (43 12)  (331 300)  (331 300)  LC_6 Logic Functioning bit
 (50 12)  (338 300)  (338 300)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (303 301)  (303 301)  routing T_6_18.rgt_op_0 <X> T_6_18.lc_trk_g3_0
 (17 13)  (305 301)  (305 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (27 13)  (315 301)  (315 301)  routing T_6_18.lc_trk_g1_5 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 301)  (317 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (324 301)  (324 301)  LC_6 Logic Functioning bit
 (37 13)  (325 301)  (325 301)  LC_6 Logic Functioning bit
 (39 13)  (327 301)  (327 301)  LC_6 Logic Functioning bit
 (42 13)  (330 301)  (330 301)  LC_6 Logic Functioning bit
 (26 14)  (314 302)  (314 302)  routing T_6_18.lc_trk_g1_4 <X> T_6_18.wire_logic_cluster/lc_7/in_0
 (32 14)  (320 302)  (320 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 302)  (322 302)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 302)  (324 302)  LC_7 Logic Functioning bit
 (39 14)  (327 302)  (327 302)  LC_7 Logic Functioning bit
 (41 14)  (329 302)  (329 302)  LC_7 Logic Functioning bit
 (42 14)  (330 302)  (330 302)  LC_7 Logic Functioning bit
 (50 14)  (338 302)  (338 302)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (310 303)  (310 303)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (312 303)  (312 303)  routing T_6_18.tnl_op_6 <X> T_6_18.lc_trk_g3_6
 (25 15)  (313 303)  (313 303)  routing T_6_18.tnl_op_6 <X> T_6_18.lc_trk_g3_6
 (27 15)  (315 303)  (315 303)  routing T_6_18.lc_trk_g1_4 <X> T_6_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 303)  (317 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 303)  (319 303)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (325 303)  (325 303)  LC_7 Logic Functioning bit
 (38 15)  (326 303)  (326 303)  LC_7 Logic Functioning bit
 (40 15)  (328 303)  (328 303)  LC_7 Logic Functioning bit
 (43 15)  (331 303)  (331 303)  LC_7 Logic Functioning bit


LogicTile_7_18

 (27 0)  (369 288)  (369 288)  routing T_7_18.lc_trk_g1_0 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 288)  (371 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 288)  (374 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (379 288)  (379 288)  LC_0 Logic Functioning bit
 (39 0)  (381 288)  (381 288)  LC_0 Logic Functioning bit
 (41 0)  (383 288)  (383 288)  LC_0 Logic Functioning bit
 (43 0)  (385 288)  (385 288)  LC_0 Logic Functioning bit
 (45 0)  (387 288)  (387 288)  LC_0 Logic Functioning bit
 (46 0)  (388 288)  (388 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (37 1)  (379 289)  (379 289)  LC_0 Logic Functioning bit
 (39 1)  (381 289)  (381 289)  LC_0 Logic Functioning bit
 (41 1)  (383 289)  (383 289)  LC_0 Logic Functioning bit
 (43 1)  (385 289)  (385 289)  LC_0 Logic Functioning bit
 (49 1)  (391 289)  (391 289)  Carry_In_Mux bit 

 (0 2)  (342 290)  (342 290)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (1 2)  (343 290)  (343 290)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (344 290)  (344 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (347 290)  (347 290)  routing T_7_18.sp4_v_t_37 <X> T_7_18.sp4_h_l_37
 (6 3)  (348 291)  (348 291)  routing T_7_18.sp4_v_t_37 <X> T_7_18.sp4_h_l_37
 (1 4)  (343 292)  (343 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (356 292)  (356 292)  routing T_7_18.wire_logic_cluster/lc_0/out <X> T_7_18.lc_trk_g1_0
 (21 4)  (363 292)  (363 292)  routing T_7_18.sp4_h_r_11 <X> T_7_18.lc_trk_g1_3
 (22 4)  (364 292)  (364 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (365 292)  (365 292)  routing T_7_18.sp4_h_r_11 <X> T_7_18.lc_trk_g1_3
 (24 4)  (366 292)  (366 292)  routing T_7_18.sp4_h_r_11 <X> T_7_18.lc_trk_g1_3
 (0 5)  (342 293)  (342 293)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_7/cen
 (1 5)  (343 293)  (343 293)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_7/cen
 (17 5)  (359 293)  (359 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 6)  (357 294)  (357 294)  routing T_7_18.sp4_h_r_5 <X> T_7_18.lc_trk_g1_5
 (16 6)  (358 294)  (358 294)  routing T_7_18.sp4_h_r_5 <X> T_7_18.lc_trk_g1_5
 (17 6)  (359 294)  (359 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (360 295)  (360 295)  routing T_7_18.sp4_h_r_5 <X> T_7_18.lc_trk_g1_5
 (8 8)  (350 296)  (350 296)  routing T_7_18.sp4_v_b_1 <X> T_7_18.sp4_h_r_7
 (9 8)  (351 296)  (351 296)  routing T_7_18.sp4_v_b_1 <X> T_7_18.sp4_h_r_7
 (10 8)  (352 296)  (352 296)  routing T_7_18.sp4_v_b_1 <X> T_7_18.sp4_h_r_7
 (5 12)  (347 300)  (347 300)  routing T_7_18.sp4_v_b_3 <X> T_7_18.sp4_h_r_9
 (4 13)  (346 301)  (346 301)  routing T_7_18.sp4_v_b_3 <X> T_7_18.sp4_h_r_9
 (6 13)  (348 301)  (348 301)  routing T_7_18.sp4_v_b_3 <X> T_7_18.sp4_h_r_9
 (1 14)  (343 302)  (343 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (9 14)  (351 302)  (351 302)  routing T_7_18.sp4_h_r_7 <X> T_7_18.sp4_h_l_47
 (10 14)  (352 302)  (352 302)  routing T_7_18.sp4_h_r_7 <X> T_7_18.sp4_h_l_47
 (0 15)  (342 303)  (342 303)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 303)  (343 303)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_7/s_r
 (6 15)  (348 303)  (348 303)  routing T_7_18.sp4_h_r_9 <X> T_7_18.sp4_h_l_44


RAM_Tile_8_18

 (16 0)  (412 288)  (412 288)  routing T_8_18.sp12_h_r_17 <X> T_8_18.lc_trk_g0_1
 (17 0)  (413 288)  (413 288)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_17 lc_trk_g0_1
 (21 0)  (417 288)  (417 288)  routing T_8_18.sp4_h_r_19 <X> T_8_18.lc_trk_g0_3
 (22 0)  (418 288)  (418 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (419 288)  (419 288)  routing T_8_18.sp4_h_r_19 <X> T_8_18.lc_trk_g0_3
 (24 0)  (420 288)  (420 288)  routing T_8_18.sp4_h_r_19 <X> T_8_18.lc_trk_g0_3
 (26 0)  (422 288)  (422 288)  routing T_8_18.lc_trk_g3_7 <X> T_8_18.input0_0
 (18 1)  (414 289)  (414 289)  routing T_8_18.sp12_h_r_17 <X> T_8_18.lc_trk_g0_1
 (21 1)  (417 289)  (417 289)  routing T_8_18.sp4_h_r_19 <X> T_8_18.lc_trk_g0_3
 (26 1)  (422 289)  (422 289)  routing T_8_18.lc_trk_g3_7 <X> T_8_18.input0_0
 (27 1)  (423 289)  (423 289)  routing T_8_18.lc_trk_g3_7 <X> T_8_18.input0_0
 (28 1)  (424 289)  (424 289)  routing T_8_18.lc_trk_g3_7 <X> T_8_18.input0_0
 (29 1)  (425 289)  (425 289)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_7 input0_0
 (0 2)  (396 290)  (396 290)  routing T_8_18.glb_netwk_6 <X> T_8_18.wire_bram/ram/WCLK
 (1 2)  (397 290)  (397 290)  routing T_8_18.glb_netwk_6 <X> T_8_18.wire_bram/ram/WCLK
 (2 2)  (398 290)  (398 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (15 2)  (411 290)  (411 290)  routing T_8_18.sp4_h_r_5 <X> T_8_18.lc_trk_g0_5
 (16 2)  (412 290)  (412 290)  routing T_8_18.sp4_h_r_5 <X> T_8_18.lc_trk_g0_5
 (17 2)  (413 290)  (413 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (417 290)  (417 290)  routing T_8_18.sp4_h_l_2 <X> T_8_18.lc_trk_g0_7
 (22 2)  (418 290)  (418 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (419 290)  (419 290)  routing T_8_18.sp4_h_l_2 <X> T_8_18.lc_trk_g0_7
 (24 2)  (420 290)  (420 290)  routing T_8_18.sp4_h_l_2 <X> T_8_18.lc_trk_g0_7
 (18 3)  (414 291)  (414 291)  routing T_8_18.sp4_h_r_5 <X> T_8_18.lc_trk_g0_5
 (26 3)  (422 291)  (422 291)  routing T_8_18.lc_trk_g0_3 <X> T_8_18.input0_1
 (29 3)  (425 291)  (425 291)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (0 4)  (396 292)  (396 292)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WCLKE
 (1 4)  (397 292)  (397 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (15 4)  (411 292)  (411 292)  routing T_8_18.sp4_h_r_9 <X> T_8_18.lc_trk_g1_1
 (16 4)  (412 292)  (412 292)  routing T_8_18.sp4_h_r_9 <X> T_8_18.lc_trk_g1_1
 (17 4)  (413 292)  (413 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (414 292)  (414 292)  routing T_8_18.sp4_h_r_9 <X> T_8_18.lc_trk_g1_1
 (21 4)  (417 292)  (417 292)  routing T_8_18.sp4_h_r_11 <X> T_8_18.lc_trk_g1_3
 (22 4)  (418 292)  (418 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (419 292)  (419 292)  routing T_8_18.sp4_h_r_11 <X> T_8_18.lc_trk_g1_3
 (24 4)  (420 292)  (420 292)  routing T_8_18.sp4_h_r_11 <X> T_8_18.lc_trk_g1_3
 (26 4)  (422 292)  (422 292)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.input0_2
 (0 5)  (396 293)  (396 293)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WCLKE
 (1 5)  (397 293)  (397 293)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WCLKE
 (27 5)  (423 293)  (423 293)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.input0_2
 (29 5)  (425 293)  (425 293)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_5 input0_2
 (15 6)  (411 294)  (411 294)  routing T_8_18.sp4_h_r_13 <X> T_8_18.lc_trk_g1_5
 (16 6)  (412 294)  (412 294)  routing T_8_18.sp4_h_r_13 <X> T_8_18.lc_trk_g1_5
 (17 6)  (413 294)  (413 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (414 294)  (414 294)  routing T_8_18.sp4_h_r_13 <X> T_8_18.lc_trk_g1_5
 (21 6)  (417 294)  (417 294)  routing T_8_18.sp4_h_l_10 <X> T_8_18.lc_trk_g1_7
 (22 6)  (418 294)  (418 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (419 294)  (419 294)  routing T_8_18.sp4_h_l_10 <X> T_8_18.lc_trk_g1_7
 (24 6)  (420 294)  (420 294)  routing T_8_18.sp4_h_l_10 <X> T_8_18.lc_trk_g1_7
 (25 6)  (421 294)  (421 294)  routing T_8_18.sp4_h_l_3 <X> T_8_18.lc_trk_g1_6
 (21 7)  (417 295)  (417 295)  routing T_8_18.sp4_h_l_10 <X> T_8_18.lc_trk_g1_7
 (22 7)  (418 295)  (418 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_3 lc_trk_g1_6
 (23 7)  (419 295)  (419 295)  routing T_8_18.sp4_h_l_3 <X> T_8_18.lc_trk_g1_6
 (24 7)  (420 295)  (420 295)  routing T_8_18.sp4_h_l_3 <X> T_8_18.lc_trk_g1_6
 (26 7)  (422 295)  (422 295)  routing T_8_18.lc_trk_g2_3 <X> T_8_18.input0_3
 (28 7)  (424 295)  (424 295)  routing T_8_18.lc_trk_g2_3 <X> T_8_18.input0_3
 (29 7)  (425 295)  (425 295)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_3 input0_3
 (22 8)  (418 296)  (418 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (419 296)  (419 296)  routing T_8_18.sp4_h_r_27 <X> T_8_18.lc_trk_g2_3
 (24 8)  (420 296)  (420 296)  routing T_8_18.sp4_h_r_27 <X> T_8_18.lc_trk_g2_3
 (29 8)  (425 296)  (425 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (21 9)  (417 297)  (417 297)  routing T_8_18.sp4_h_r_27 <X> T_8_18.lc_trk_g2_3
 (22 9)  (418 297)  (418 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (422 297)  (422 297)  routing T_8_18.lc_trk_g1_3 <X> T_8_18.input0_4
 (27 9)  (423 297)  (423 297)  routing T_8_18.lc_trk_g1_3 <X> T_8_18.input0_4
 (29 9)  (425 297)  (425 297)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (26 10)  (422 298)  (422 298)  routing T_8_18.lc_trk_g1_6 <X> T_8_18.input0_5
 (27 10)  (423 298)  (423 298)  routing T_8_18.lc_trk_g1_1 <X> T_8_18.wire_bram/ram/WDATA_2
 (29 10)  (425 298)  (425 298)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g1_1 wire_bram/ram/WDATA_2
 (8 11)  (404 299)  (404 299)  routing T_8_18.sp4_h_r_7 <X> T_8_18.sp4_v_t_42
 (9 11)  (405 299)  (405 299)  routing T_8_18.sp4_h_r_7 <X> T_8_18.sp4_v_t_42
 (26 11)  (422 299)  (422 299)  routing T_8_18.lc_trk_g1_6 <X> T_8_18.input0_5
 (27 11)  (423 299)  (423 299)  routing T_8_18.lc_trk_g1_6 <X> T_8_18.input0_5
 (29 11)  (425 299)  (425 299)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_6 input0_5
 (22 12)  (418 300)  (418 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (422 300)  (422 300)  routing T_8_18.lc_trk_g1_7 <X> T_8_18.input0_6
 (29 12)  (425 300)  (425 300)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_5 wire_bram/ram/WDATA_1
 (30 12)  (426 300)  (426 300)  routing T_8_18.lc_trk_g0_5 <X> T_8_18.wire_bram/ram/WDATA_1
 (26 13)  (422 301)  (422 301)  routing T_8_18.lc_trk_g1_7 <X> T_8_18.input0_6
 (27 13)  (423 301)  (423 301)  routing T_8_18.lc_trk_g1_7 <X> T_8_18.input0_6
 (29 13)  (425 301)  (425 301)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (0 14)  (396 302)  (396 302)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_bram/ram/WE
 (1 14)  (397 302)  (397 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (412 302)  (412 302)  routing T_8_18.sp4_v_b_29 <X> T_8_18.lc_trk_g3_5
 (17 14)  (413 302)  (413 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 302)  (414 302)  routing T_8_18.sp4_v_b_29 <X> T_8_18.lc_trk_g3_5
 (22 14)  (418 302)  (418 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (419 302)  (419 302)  routing T_8_18.sp12_v_b_23 <X> T_8_18.lc_trk_g3_7
 (26 14)  (422 302)  (422 302)  routing T_8_18.lc_trk_g0_7 <X> T_8_18.input0_7
 (28 14)  (424 302)  (424 302)  routing T_8_18.lc_trk_g2_2 <X> T_8_18.wire_bram/ram/WDATA_0
 (29 14)  (425 302)  (425 302)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_2 wire_bram/ram/WDATA_0
 (0 15)  (396 303)  (396 303)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_bram/ram/WE
 (1 15)  (397 303)  (397 303)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_bram/ram/WE
 (21 15)  (417 303)  (417 303)  routing T_8_18.sp12_v_b_23 <X> T_8_18.lc_trk_g3_7
 (26 15)  (422 303)  (422 303)  routing T_8_18.lc_trk_g0_7 <X> T_8_18.input0_7
 (29 15)  (425 303)  (425 303)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7
 (30 15)  (426 303)  (426 303)  routing T_8_18.lc_trk_g2_2 <X> T_8_18.wire_bram/ram/WDATA_0


LogicTile_9_18

 (9 0)  (447 288)  (447 288)  routing T_9_18.sp4_h_l_47 <X> T_9_18.sp4_h_r_1
 (10 0)  (448 288)  (448 288)  routing T_9_18.sp4_h_l_47 <X> T_9_18.sp4_h_r_1
 (21 0)  (459 288)  (459 288)  routing T_9_18.wire_logic_cluster/lc_3/out <X> T_9_18.lc_trk_g0_3
 (22 0)  (460 288)  (460 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (464 288)  (464 288)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 288)  (465 288)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 288)  (466 288)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 288)  (467 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 288)  (469 288)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 288)  (471 288)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (27 1)  (465 289)  (465 289)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 289)  (466 289)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 289)  (467 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 289)  (469 289)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 289)  (470 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (472 289)  (472 289)  routing T_9_18.lc_trk_g1_1 <X> T_9_18.input_2_0
 (41 1)  (479 289)  (479 289)  LC_0 Logic Functioning bit
 (0 2)  (438 290)  (438 290)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (1 2)  (439 290)  (439 290)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (441 290)  (441 290)  routing T_9_18.sp12_h_r_0 <X> T_9_18.sp12_h_l_23
 (21 2)  (459 290)  (459 290)  routing T_9_18.lft_op_7 <X> T_9_18.lc_trk_g0_7
 (22 2)  (460 290)  (460 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (462 290)  (462 290)  routing T_9_18.lft_op_7 <X> T_9_18.lc_trk_g0_7
 (25 2)  (463 290)  (463 290)  routing T_9_18.lft_op_6 <X> T_9_18.lc_trk_g0_6
 (27 2)  (465 290)  (465 290)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 290)  (466 290)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 290)  (467 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 290)  (469 290)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 290)  (470 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 290)  (471 290)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 290)  (472 290)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 290)  (474 290)  LC_1 Logic Functioning bit
 (38 2)  (476 290)  (476 290)  LC_1 Logic Functioning bit
 (41 2)  (479 290)  (479 290)  LC_1 Logic Functioning bit
 (46 2)  (484 290)  (484 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (488 290)  (488 290)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (490 290)  (490 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (3 3)  (441 291)  (441 291)  routing T_9_18.sp12_h_r_0 <X> T_9_18.sp12_h_l_23
 (22 3)  (460 291)  (460 291)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (462 291)  (462 291)  routing T_9_18.lft_op_6 <X> T_9_18.lc_trk_g0_6
 (27 3)  (465 291)  (465 291)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 291)  (466 291)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 291)  (467 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 291)  (469 291)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 291)  (474 291)  LC_1 Logic Functioning bit
 (15 4)  (453 292)  (453 292)  routing T_9_18.bot_op_1 <X> T_9_18.lc_trk_g1_1
 (17 4)  (455 292)  (455 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (460 292)  (460 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (461 292)  (461 292)  routing T_9_18.sp4_h_r_3 <X> T_9_18.lc_trk_g1_3
 (24 4)  (462 292)  (462 292)  routing T_9_18.sp4_h_r_3 <X> T_9_18.lc_trk_g1_3
 (26 4)  (464 292)  (464 292)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 292)  (465 292)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 292)  (467 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 292)  (468 292)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 292)  (469 292)  routing T_9_18.lc_trk_g0_7 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 292)  (470 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (473 292)  (473 292)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.input_2_2
 (38 4)  (476 292)  (476 292)  LC_2 Logic Functioning bit
 (39 4)  (477 292)  (477 292)  LC_2 Logic Functioning bit
 (40 4)  (478 292)  (478 292)  LC_2 Logic Functioning bit
 (42 4)  (480 292)  (480 292)  LC_2 Logic Functioning bit
 (43 4)  (481 292)  (481 292)  LC_2 Logic Functioning bit
 (12 5)  (450 293)  (450 293)  routing T_9_18.sp4_h_r_5 <X> T_9_18.sp4_v_b_5
 (21 5)  (459 293)  (459 293)  routing T_9_18.sp4_h_r_3 <X> T_9_18.lc_trk_g1_3
 (27 5)  (465 293)  (465 293)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 293)  (467 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 293)  (469 293)  routing T_9_18.lc_trk_g0_7 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 293)  (470 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (473 293)  (473 293)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.input_2_2
 (39 5)  (477 293)  (477 293)  LC_2 Logic Functioning bit
 (40 5)  (478 293)  (478 293)  LC_2 Logic Functioning bit
 (41 5)  (479 293)  (479 293)  LC_2 Logic Functioning bit
 (6 6)  (444 294)  (444 294)  routing T_9_18.sp4_v_b_0 <X> T_9_18.sp4_v_t_38
 (14 6)  (452 294)  (452 294)  routing T_9_18.lft_op_4 <X> T_9_18.lc_trk_g1_4
 (15 6)  (453 294)  (453 294)  routing T_9_18.lft_op_5 <X> T_9_18.lc_trk_g1_5
 (17 6)  (455 294)  (455 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (456 294)  (456 294)  routing T_9_18.lft_op_5 <X> T_9_18.lc_trk_g1_5
 (28 6)  (466 294)  (466 294)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 294)  (467 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 294)  (470 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 294)  (472 294)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (39 6)  (477 294)  (477 294)  LC_3 Logic Functioning bit
 (41 6)  (479 294)  (479 294)  LC_3 Logic Functioning bit
 (43 6)  (481 294)  (481 294)  LC_3 Logic Functioning bit
 (45 6)  (483 294)  (483 294)  LC_3 Logic Functioning bit
 (50 6)  (488 294)  (488 294)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (443 295)  (443 295)  routing T_9_18.sp4_v_b_0 <X> T_9_18.sp4_v_t_38
 (15 7)  (453 295)  (453 295)  routing T_9_18.lft_op_4 <X> T_9_18.lc_trk_g1_4
 (17 7)  (455 295)  (455 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (464 295)  (464 295)  routing T_9_18.lc_trk_g0_3 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 295)  (467 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 295)  (468 295)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 295)  (469 295)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (39 7)  (477 295)  (477 295)  LC_3 Logic Functioning bit
 (40 7)  (478 295)  (478 295)  LC_3 Logic Functioning bit
 (42 7)  (480 295)  (480 295)  LC_3 Logic Functioning bit
 (46 7)  (484 295)  (484 295)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (26 8)  (464 296)  (464 296)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 296)  (465 296)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 296)  (467 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 296)  (468 296)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 296)  (469 296)  routing T_9_18.lc_trk_g0_7 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 296)  (470 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (473 296)  (473 296)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.input_2_4
 (37 8)  (475 296)  (475 296)  LC_4 Logic Functioning bit
 (38 8)  (476 296)  (476 296)  LC_4 Logic Functioning bit
 (39 8)  (477 296)  (477 296)  LC_4 Logic Functioning bit
 (40 8)  (478 296)  (478 296)  LC_4 Logic Functioning bit
 (41 8)  (479 296)  (479 296)  LC_4 Logic Functioning bit
 (22 9)  (460 297)  (460 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (463 297)  (463 297)  routing T_9_18.sp4_r_v_b_34 <X> T_9_18.lc_trk_g2_2
 (27 9)  (465 297)  (465 297)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 297)  (467 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 297)  (469 297)  routing T_9_18.lc_trk_g0_7 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 297)  (470 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (473 297)  (473 297)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.input_2_4
 (36 9)  (474 297)  (474 297)  LC_4 Logic Functioning bit
 (40 9)  (478 297)  (478 297)  LC_4 Logic Functioning bit
 (42 9)  (480 297)  (480 297)  LC_4 Logic Functioning bit
 (17 10)  (455 298)  (455 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 298)  (456 298)  routing T_9_18.wire_logic_cluster/lc_5/out <X> T_9_18.lc_trk_g2_5
 (21 10)  (459 298)  (459 298)  routing T_9_18.sp4_v_t_26 <X> T_9_18.lc_trk_g2_7
 (22 10)  (460 298)  (460 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (461 298)  (461 298)  routing T_9_18.sp4_v_t_26 <X> T_9_18.lc_trk_g2_7
 (26 10)  (464 298)  (464 298)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (466 298)  (466 298)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 298)  (467 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 298)  (472 298)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (39 10)  (477 298)  (477 298)  LC_5 Logic Functioning bit
 (41 10)  (479 298)  (479 298)  LC_5 Logic Functioning bit
 (43 10)  (481 298)  (481 298)  LC_5 Logic Functioning bit
 (45 10)  (483 298)  (483 298)  LC_5 Logic Functioning bit
 (50 10)  (488 298)  (488 298)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (489 298)  (489 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (459 299)  (459 299)  routing T_9_18.sp4_v_t_26 <X> T_9_18.lc_trk_g2_7
 (28 11)  (466 299)  (466 299)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 299)  (468 299)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 299)  (469 299)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (39 11)  (477 299)  (477 299)  LC_5 Logic Functioning bit
 (40 11)  (478 299)  (478 299)  LC_5 Logic Functioning bit
 (42 11)  (480 299)  (480 299)  LC_5 Logic Functioning bit
 (14 12)  (452 300)  (452 300)  routing T_9_18.sp4_h_r_40 <X> T_9_18.lc_trk_g3_0
 (15 12)  (453 300)  (453 300)  routing T_9_18.sp4_h_r_33 <X> T_9_18.lc_trk_g3_1
 (16 12)  (454 300)  (454 300)  routing T_9_18.sp4_h_r_33 <X> T_9_18.lc_trk_g3_1
 (17 12)  (455 300)  (455 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (456 300)  (456 300)  routing T_9_18.sp4_h_r_33 <X> T_9_18.lc_trk_g3_1
 (26 12)  (464 300)  (464 300)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 300)  (465 300)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 300)  (467 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 300)  (468 300)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 300)  (469 300)  routing T_9_18.lc_trk_g0_7 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 300)  (470 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (473 300)  (473 300)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.input_2_6
 (37 12)  (475 300)  (475 300)  LC_6 Logic Functioning bit
 (39 12)  (477 300)  (477 300)  LC_6 Logic Functioning bit
 (40 12)  (478 300)  (478 300)  LC_6 Logic Functioning bit
 (41 12)  (479 300)  (479 300)  LC_6 Logic Functioning bit
 (42 12)  (480 300)  (480 300)  LC_6 Logic Functioning bit
 (14 13)  (452 301)  (452 301)  routing T_9_18.sp4_h_r_40 <X> T_9_18.lc_trk_g3_0
 (15 13)  (453 301)  (453 301)  routing T_9_18.sp4_h_r_40 <X> T_9_18.lc_trk_g3_0
 (16 13)  (454 301)  (454 301)  routing T_9_18.sp4_h_r_40 <X> T_9_18.lc_trk_g3_0
 (17 13)  (455 301)  (455 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (27 13)  (465 301)  (465 301)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 301)  (467 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 301)  (469 301)  routing T_9_18.lc_trk_g0_7 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 301)  (470 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (473 301)  (473 301)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.input_2_6
 (36 13)  (474 301)  (474 301)  LC_6 Logic Functioning bit
 (39 13)  (477 301)  (477 301)  LC_6 Logic Functioning bit
 (5 14)  (443 302)  (443 302)  routing T_9_18.sp4_h_r_6 <X> T_9_18.sp4_h_l_44
 (8 14)  (446 302)  (446 302)  routing T_9_18.sp4_v_t_47 <X> T_9_18.sp4_h_l_47
 (9 14)  (447 302)  (447 302)  routing T_9_18.sp4_v_t_47 <X> T_9_18.sp4_h_l_47
 (16 14)  (454 302)  (454 302)  routing T_9_18.sp4_v_b_37 <X> T_9_18.lc_trk_g3_5
 (17 14)  (455 302)  (455 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (456 302)  (456 302)  routing T_9_18.sp4_v_b_37 <X> T_9_18.lc_trk_g3_5
 (22 14)  (460 302)  (460 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (461 302)  (461 302)  routing T_9_18.sp4_h_r_31 <X> T_9_18.lc_trk_g3_7
 (24 14)  (462 302)  (462 302)  routing T_9_18.sp4_h_r_31 <X> T_9_18.lc_trk_g3_7
 (26 14)  (464 302)  (464 302)  routing T_9_18.lc_trk_g0_7 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 302)  (465 302)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 302)  (467 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 302)  (468 302)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 302)  (469 302)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 302)  (470 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (473 302)  (473 302)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.input_2_7
 (37 14)  (475 302)  (475 302)  LC_7 Logic Functioning bit
 (40 14)  (478 302)  (478 302)  LC_7 Logic Functioning bit
 (41 14)  (479 302)  (479 302)  LC_7 Logic Functioning bit
 (42 14)  (480 302)  (480 302)  LC_7 Logic Functioning bit
 (4 15)  (442 303)  (442 303)  routing T_9_18.sp4_h_r_6 <X> T_9_18.sp4_h_l_44
 (18 15)  (456 303)  (456 303)  routing T_9_18.sp4_v_b_37 <X> T_9_18.lc_trk_g3_5
 (21 15)  (459 303)  (459 303)  routing T_9_18.sp4_h_r_31 <X> T_9_18.lc_trk_g3_7
 (26 15)  (464 303)  (464 303)  routing T_9_18.lc_trk_g0_7 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 303)  (467 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 303)  (469 303)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 303)  (470 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (472 303)  (472 303)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.input_2_7
 (37 15)  (475 303)  (475 303)  LC_7 Logic Functioning bit
 (39 15)  (477 303)  (477 303)  LC_7 Logic Functioning bit
 (40 15)  (478 303)  (478 303)  LC_7 Logic Functioning bit
 (41 15)  (479 303)  (479 303)  LC_7 Logic Functioning bit
 (42 15)  (480 303)  (480 303)  LC_7 Logic Functioning bit
 (48 15)  (486 303)  (486 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_18

 (8 0)  (500 288)  (500 288)  routing T_10_18.sp4_v_b_7 <X> T_10_18.sp4_h_r_1
 (9 0)  (501 288)  (501 288)  routing T_10_18.sp4_v_b_7 <X> T_10_18.sp4_h_r_1
 (10 0)  (502 288)  (502 288)  routing T_10_18.sp4_v_b_7 <X> T_10_18.sp4_h_r_1
 (21 0)  (513 288)  (513 288)  routing T_10_18.wire_logic_cluster/lc_3/out <X> T_10_18.lc_trk_g0_3
 (22 0)  (514 288)  (514 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (521 288)  (521 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 288)  (522 288)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 288)  (528 288)  LC_0 Logic Functioning bit
 (38 0)  (530 288)  (530 288)  LC_0 Logic Functioning bit
 (15 1)  (507 289)  (507 289)  routing T_10_18.sp4_v_t_5 <X> T_10_18.lc_trk_g0_0
 (16 1)  (508 289)  (508 289)  routing T_10_18.sp4_v_t_5 <X> T_10_18.lc_trk_g0_0
 (17 1)  (509 289)  (509 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (29 1)  (521 289)  (521 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 289)  (522 289)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 289)  (523 289)  routing T_10_18.lc_trk_g0_3 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 289)  (528 289)  LC_0 Logic Functioning bit
 (37 1)  (529 289)  (529 289)  LC_0 Logic Functioning bit
 (38 1)  (530 289)  (530 289)  LC_0 Logic Functioning bit
 (39 1)  (531 289)  (531 289)  LC_0 Logic Functioning bit
 (40 1)  (532 289)  (532 289)  LC_0 Logic Functioning bit
 (42 1)  (534 289)  (534 289)  LC_0 Logic Functioning bit
 (0 2)  (492 290)  (492 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (1 2)  (493 290)  (493 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (513 290)  (513 290)  routing T_10_18.sp4_v_b_7 <X> T_10_18.lc_trk_g0_7
 (22 2)  (514 290)  (514 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (515 290)  (515 290)  routing T_10_18.sp4_v_b_7 <X> T_10_18.lc_trk_g0_7
 (31 2)  (523 290)  (523 290)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 290)  (525 290)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (532 290)  (532 290)  LC_1 Logic Functioning bit
 (41 2)  (533 290)  (533 290)  LC_1 Logic Functioning bit
 (45 2)  (537 290)  (537 290)  LC_1 Logic Functioning bit
 (50 2)  (542 290)  (542 290)  Cascade bit: LH_LC01_inmux02_5

 (31 3)  (523 291)  (523 291)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (532 291)  (532 291)  LC_1 Logic Functioning bit
 (41 3)  (533 291)  (533 291)  LC_1 Logic Functioning bit
 (11 4)  (503 292)  (503 292)  routing T_10_18.sp4_h_r_0 <X> T_10_18.sp4_v_b_5
 (15 4)  (507 292)  (507 292)  routing T_10_18.lft_op_1 <X> T_10_18.lc_trk_g1_1
 (17 4)  (509 292)  (509 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (510 292)  (510 292)  routing T_10_18.lft_op_1 <X> T_10_18.lc_trk_g1_1
 (37 4)  (529 292)  (529 292)  LC_2 Logic Functioning bit
 (39 4)  (531 292)  (531 292)  LC_2 Logic Functioning bit
 (40 4)  (532 292)  (532 292)  LC_2 Logic Functioning bit
 (42 4)  (534 292)  (534 292)  LC_2 Logic Functioning bit
 (45 4)  (537 292)  (537 292)  LC_2 Logic Functioning bit
 (53 4)  (545 292)  (545 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (28 5)  (520 293)  (520 293)  routing T_10_18.lc_trk_g2_0 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 293)  (521 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 293)  (528 293)  LC_2 Logic Functioning bit
 (38 5)  (530 293)  (530 293)  LC_2 Logic Functioning bit
 (41 5)  (533 293)  (533 293)  LC_2 Logic Functioning bit
 (43 5)  (535 293)  (535 293)  LC_2 Logic Functioning bit
 (4 6)  (496 294)  (496 294)  routing T_10_18.sp4_v_b_7 <X> T_10_18.sp4_v_t_38
 (6 6)  (498 294)  (498 294)  routing T_10_18.sp4_v_b_7 <X> T_10_18.sp4_v_t_38
 (27 6)  (519 294)  (519 294)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 294)  (520 294)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 294)  (521 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 294)  (522 294)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 294)  (526 294)  routing T_10_18.lc_trk_g1_1 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (4 7)  (496 295)  (496 295)  routing T_10_18.sp4_h_r_7 <X> T_10_18.sp4_h_l_38
 (6 7)  (498 295)  (498 295)  routing T_10_18.sp4_h_r_7 <X> T_10_18.sp4_h_l_38
 (26 7)  (518 295)  (518 295)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 295)  (519 295)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 295)  (520 295)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (40 7)  (532 295)  (532 295)  LC_3 Logic Functioning bit
 (42 7)  (534 295)  (534 295)  LC_3 Logic Functioning bit
 (14 8)  (506 296)  (506 296)  routing T_10_18.wire_logic_cluster/lc_0/out <X> T_10_18.lc_trk_g2_0
 (31 8)  (523 296)  (523 296)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (528 296)  (528 296)  LC_4 Logic Functioning bit
 (38 8)  (530 296)  (530 296)  LC_4 Logic Functioning bit
 (17 9)  (509 297)  (509 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (27 9)  (519 297)  (519 297)  routing T_10_18.lc_trk_g1_1 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 297)  (521 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 297)  (523 297)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (529 297)  (529 297)  LC_4 Logic Functioning bit
 (39 9)  (531 297)  (531 297)  LC_4 Logic Functioning bit
 (47 9)  (539 297)  (539 297)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (53 9)  (545 297)  (545 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (507 298)  (507 298)  routing T_10_18.tnl_op_5 <X> T_10_18.lc_trk_g2_5
 (17 10)  (509 298)  (509 298)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (517 298)  (517 298)  routing T_10_18.wire_logic_cluster/lc_6/out <X> T_10_18.lc_trk_g2_6
 (26 10)  (518 298)  (518 298)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (36 10)  (528 298)  (528 298)  LC_5 Logic Functioning bit
 (37 10)  (529 298)  (529 298)  LC_5 Logic Functioning bit
 (38 10)  (530 298)  (530 298)  LC_5 Logic Functioning bit
 (41 10)  (533 298)  (533 298)  LC_5 Logic Functioning bit
 (42 10)  (534 298)  (534 298)  LC_5 Logic Functioning bit
 (43 10)  (535 298)  (535 298)  LC_5 Logic Functioning bit
 (50 10)  (542 298)  (542 298)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (510 299)  (510 299)  routing T_10_18.tnl_op_5 <X> T_10_18.lc_trk_g2_5
 (22 11)  (514 299)  (514 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (518 299)  (518 299)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 299)  (521 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (528 299)  (528 299)  LC_5 Logic Functioning bit
 (37 11)  (529 299)  (529 299)  LC_5 Logic Functioning bit
 (39 11)  (531 299)  (531 299)  LC_5 Logic Functioning bit
 (40 11)  (532 299)  (532 299)  LC_5 Logic Functioning bit
 (42 11)  (534 299)  (534 299)  LC_5 Logic Functioning bit
 (43 11)  (535 299)  (535 299)  LC_5 Logic Functioning bit
 (52 11)  (544 299)  (544 299)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (509 300)  (509 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 300)  (510 300)  routing T_10_18.wire_logic_cluster/lc_1/out <X> T_10_18.lc_trk_g3_1
 (25 12)  (517 300)  (517 300)  routing T_10_18.wire_logic_cluster/lc_2/out <X> T_10_18.lc_trk_g3_2
 (28 12)  (520 300)  (520 300)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 300)  (521 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 300)  (522 300)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 300)  (523 300)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (529 300)  (529 300)  LC_6 Logic Functioning bit
 (41 12)  (533 300)  (533 300)  LC_6 Logic Functioning bit
 (43 12)  (535 300)  (535 300)  LC_6 Logic Functioning bit
 (22 13)  (514 301)  (514 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (519 301)  (519 301)  routing T_10_18.lc_trk_g1_1 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 301)  (521 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 301)  (523 301)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 301)  (524 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (41 13)  (533 301)  (533 301)  LC_6 Logic Functioning bit
 (43 13)  (535 301)  (535 301)  LC_6 Logic Functioning bit
 (3 14)  (495 302)  (495 302)  routing T_10_18.sp12_v_b_1 <X> T_10_18.sp12_v_t_22
 (15 14)  (507 302)  (507 302)  routing T_10_18.tnl_op_5 <X> T_10_18.lc_trk_g3_5
 (17 14)  (509 302)  (509 302)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (27 14)  (519 302)  (519 302)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 302)  (520 302)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 302)  (521 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 302)  (525 302)  routing T_10_18.lc_trk_g2_0 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (40 14)  (532 302)  (532 302)  LC_7 Logic Functioning bit
 (50 14)  (542 302)  (542 302)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (500 303)  (500 303)  routing T_10_18.sp4_h_r_10 <X> T_10_18.sp4_v_t_47
 (9 15)  (501 303)  (501 303)  routing T_10_18.sp4_h_r_10 <X> T_10_18.sp4_v_t_47
 (18 15)  (510 303)  (510 303)  routing T_10_18.tnl_op_5 <X> T_10_18.lc_trk_g3_5
 (40 15)  (532 303)  (532 303)  LC_7 Logic Functioning bit
 (46 15)  (538 303)  (538 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (540 303)  (540 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_11_18

 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 288)  (570 288)  routing T_11_18.bot_op_3 <X> T_11_18.lc_trk_g0_3
 (27 0)  (573 288)  (573 288)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (15 1)  (561 289)  (561 289)  routing T_11_18.bot_op_0 <X> T_11_18.lc_trk_g0_0
 (17 1)  (563 289)  (563 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 289)  (576 289)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 289)  (577 289)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (579 289)  (579 289)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.input_2_0
 (34 1)  (580 289)  (580 289)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.input_2_0
 (35 1)  (581 289)  (581 289)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.input_2_0
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (561 290)  (561 290)  routing T_11_18.top_op_5 <X> T_11_18.lc_trk_g0_5
 (17 2)  (563 290)  (563 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (567 290)  (567 290)  routing T_11_18.wire_logic_cluster/lc_7/out <X> T_11_18.lc_trk_g0_7
 (22 2)  (568 290)  (568 290)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (572 290)  (572 290)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 290)  (573 290)  routing T_11_18.lc_trk_g1_1 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 290)  (577 290)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 290)  (579 290)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (584 290)  (584 290)  LC_1 Logic Functioning bit
 (45 2)  (591 290)  (591 290)  LC_1 Logic Functioning bit
 (46 2)  (592 290)  (592 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (596 290)  (596 290)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (550 291)  (550 291)  routing T_11_18.sp4_v_b_7 <X> T_11_18.sp4_h_l_37
 (13 3)  (559 291)  (559 291)  routing T_11_18.sp4_v_b_9 <X> T_11_18.sp4_h_l_39
 (18 3)  (564 291)  (564 291)  routing T_11_18.top_op_5 <X> T_11_18.lc_trk_g0_5
 (26 3)  (572 291)  (572 291)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 291)  (577 291)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 291)  (582 291)  LC_1 Logic Functioning bit
 (37 3)  (583 291)  (583 291)  LC_1 Logic Functioning bit
 (38 3)  (584 291)  (584 291)  LC_1 Logic Functioning bit
 (17 4)  (563 292)  (563 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (564 292)  (564 292)  routing T_11_18.wire_logic_cluster/lc_1/out <X> T_11_18.lc_trk_g1_1
 (28 4)  (574 292)  (574 292)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 292)  (576 292)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 292)  (579 292)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (39 4)  (585 292)  (585 292)  LC_2 Logic Functioning bit
 (45 4)  (591 292)  (591 292)  LC_2 Logic Functioning bit
 (22 5)  (568 293)  (568 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 293)  (570 293)  routing T_11_18.bot_op_2 <X> T_11_18.lc_trk_g1_2
 (27 5)  (573 293)  (573 293)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 293)  (574 293)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 293)  (576 293)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 293)  (578 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (579 293)  (579 293)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.input_2_2
 (35 5)  (581 293)  (581 293)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.input_2_2
 (53 5)  (599 293)  (599 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (5 6)  (551 294)  (551 294)  routing T_11_18.sp4_v_b_3 <X> T_11_18.sp4_h_l_38
 (14 6)  (560 294)  (560 294)  routing T_11_18.sp4_v_t_1 <X> T_11_18.lc_trk_g1_4
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (569 294)  (569 294)  routing T_11_18.sp4_h_r_7 <X> T_11_18.lc_trk_g1_7
 (24 6)  (570 294)  (570 294)  routing T_11_18.sp4_h_r_7 <X> T_11_18.lc_trk_g1_7
 (14 7)  (560 295)  (560 295)  routing T_11_18.sp4_v_t_1 <X> T_11_18.lc_trk_g1_4
 (16 7)  (562 295)  (562 295)  routing T_11_18.sp4_v_t_1 <X> T_11_18.lc_trk_g1_4
 (17 7)  (563 295)  (563 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (567 295)  (567 295)  routing T_11_18.sp4_h_r_7 <X> T_11_18.lc_trk_g1_7
 (14 8)  (560 296)  (560 296)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g2_0
 (15 8)  (561 296)  (561 296)  routing T_11_18.sp4_h_r_41 <X> T_11_18.lc_trk_g2_1
 (16 8)  (562 296)  (562 296)  routing T_11_18.sp4_h_r_41 <X> T_11_18.lc_trk_g2_1
 (17 8)  (563 296)  (563 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (564 296)  (564 296)  routing T_11_18.sp4_h_r_41 <X> T_11_18.lc_trk_g2_1
 (26 8)  (572 296)  (572 296)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 296)  (573 296)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 296)  (576 296)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 296)  (579 296)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 296)  (580 296)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 296)  (583 296)  LC_4 Logic Functioning bit
 (39 8)  (585 296)  (585 296)  LC_4 Logic Functioning bit
 (17 9)  (563 297)  (563 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (564 297)  (564 297)  routing T_11_18.sp4_h_r_41 <X> T_11_18.lc_trk_g2_1
 (19 9)  (565 297)  (565 297)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (568 297)  (568 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (569 297)  (569 297)  routing T_11_18.sp12_v_t_9 <X> T_11_18.lc_trk_g2_2
 (26 9)  (572 297)  (572 297)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 297)  (573 297)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 297)  (577 297)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (21 10)  (567 298)  (567 298)  routing T_11_18.sp4_v_t_26 <X> T_11_18.lc_trk_g2_7
 (22 10)  (568 298)  (568 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (569 298)  (569 298)  routing T_11_18.sp4_v_t_26 <X> T_11_18.lc_trk_g2_7
 (25 10)  (571 298)  (571 298)  routing T_11_18.wire_logic_cluster/lc_6/out <X> T_11_18.lc_trk_g2_6
 (4 11)  (550 299)  (550 299)  routing T_11_18.sp4_v_b_1 <X> T_11_18.sp4_h_l_43
 (21 11)  (567 299)  (567 299)  routing T_11_18.sp4_v_t_26 <X> T_11_18.lc_trk_g2_7
 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (560 300)  (560 300)  routing T_11_18.sp4_h_l_21 <X> T_11_18.lc_trk_g3_0
 (15 12)  (561 300)  (561 300)  routing T_11_18.tnr_op_1 <X> T_11_18.lc_trk_g3_1
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (567 300)  (567 300)  routing T_11_18.sp4_v_t_22 <X> T_11_18.lc_trk_g3_3
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (569 300)  (569 300)  routing T_11_18.sp4_v_t_22 <X> T_11_18.lc_trk_g3_3
 (25 12)  (571 300)  (571 300)  routing T_11_18.sp4_h_r_42 <X> T_11_18.lc_trk_g3_2
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 300)  (576 300)  routing T_11_18.lc_trk_g0_5 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 300)  (579 300)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 300)  (580 300)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 300)  (583 300)  LC_6 Logic Functioning bit
 (39 12)  (585 300)  (585 300)  LC_6 Logic Functioning bit
 (40 12)  (586 300)  (586 300)  LC_6 Logic Functioning bit
 (42 12)  (588 300)  (588 300)  LC_6 Logic Functioning bit
 (15 13)  (561 301)  (561 301)  routing T_11_18.sp4_h_l_21 <X> T_11_18.lc_trk_g3_0
 (16 13)  (562 301)  (562 301)  routing T_11_18.sp4_h_l_21 <X> T_11_18.lc_trk_g3_0
 (17 13)  (563 301)  (563 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (567 301)  (567 301)  routing T_11_18.sp4_v_t_22 <X> T_11_18.lc_trk_g3_3
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (569 301)  (569 301)  routing T_11_18.sp4_h_r_42 <X> T_11_18.lc_trk_g3_2
 (24 13)  (570 301)  (570 301)  routing T_11_18.sp4_h_r_42 <X> T_11_18.lc_trk_g3_2
 (25 13)  (571 301)  (571 301)  routing T_11_18.sp4_h_r_42 <X> T_11_18.lc_trk_g3_2
 (26 13)  (572 301)  (572 301)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 301)  (574 301)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (41 13)  (587 301)  (587 301)  LC_6 Logic Functioning bit
 (43 13)  (589 301)  (589 301)  LC_6 Logic Functioning bit
 (10 14)  (556 302)  (556 302)  routing T_11_18.sp4_v_b_5 <X> T_11_18.sp4_h_l_47
 (12 14)  (558 302)  (558 302)  routing T_11_18.sp4_v_b_11 <X> T_11_18.sp4_h_l_46
 (26 14)  (572 302)  (572 302)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (574 302)  (574 302)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 302)  (575 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 302)  (579 302)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 302)  (581 302)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.input_2_7
 (39 14)  (585 302)  (585 302)  LC_7 Logic Functioning bit
 (45 14)  (591 302)  (591 302)  LC_7 Logic Functioning bit
 (52 14)  (598 302)  (598 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (53 14)  (599 302)  (599 302)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (22 15)  (568 303)  (568 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (572 303)  (572 303)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 303)  (575 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 303)  (576 303)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 303)  (578 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (579 303)  (579 303)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.input_2_7
 (34 15)  (580 303)  (580 303)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.input_2_7
 (35 15)  (581 303)  (581 303)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.input_2_7
 (40 15)  (586 303)  (586 303)  LC_7 Logic Functioning bit
 (47 15)  (593 303)  (593 303)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_12_18

 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 288)  (618 288)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g0_1
 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (623 288)  (623 288)  routing T_12_18.sp4_h_r_3 <X> T_12_18.lc_trk_g0_3
 (24 0)  (624 288)  (624 288)  routing T_12_18.sp4_h_r_3 <X> T_12_18.lc_trk_g0_3
 (26 0)  (626 288)  (626 288)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 288)  (628 288)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 288)  (630 288)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (21 1)  (621 289)  (621 289)  routing T_12_18.sp4_h_r_3 <X> T_12_18.lc_trk_g0_3
 (26 1)  (626 289)  (626 289)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 289)  (630 289)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (37 1)  (637 289)  (637 289)  LC_0 Logic Functioning bit
 (39 1)  (639 289)  (639 289)  LC_0 Logic Functioning bit
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (625 290)  (625 290)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g0_6
 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 290)  (633 290)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 290)  (634 290)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 290)  (637 290)  LC_1 Logic Functioning bit
 (41 2)  (641 290)  (641 290)  LC_1 Logic Functioning bit
 (43 2)  (643 290)  (643 290)  LC_1 Logic Functioning bit
 (45 2)  (645 290)  (645 290)  LC_1 Logic Functioning bit
 (46 2)  (646 290)  (646 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (650 290)  (650 290)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (614 291)  (614 291)  routing T_12_18.top_op_4 <X> T_12_18.lc_trk_g0_4
 (15 3)  (615 291)  (615 291)  routing T_12_18.top_op_4 <X> T_12_18.lc_trk_g0_4
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (622 291)  (622 291)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (626 291)  (626 291)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 291)  (636 291)  LC_1 Logic Functioning bit
 (37 3)  (637 291)  (637 291)  LC_1 Logic Functioning bit
 (38 3)  (638 291)  (638 291)  LC_1 Logic Functioning bit
 (41 3)  (641 291)  (641 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 292)  (618 292)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g1_1
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 292)  (624 292)  routing T_12_18.top_op_3 <X> T_12_18.lc_trk_g1_3
 (25 4)  (625 292)  (625 292)  routing T_12_18.lft_op_2 <X> T_12_18.lc_trk_g1_2
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 292)  (633 292)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (640 292)  (640 292)  LC_2 Logic Functioning bit
 (41 4)  (641 292)  (641 292)  LC_2 Logic Functioning bit
 (42 4)  (642 292)  (642 292)  LC_2 Logic Functioning bit
 (43 4)  (643 292)  (643 292)  LC_2 Logic Functioning bit
 (4 5)  (604 293)  (604 293)  routing T_12_18.sp4_h_l_42 <X> T_12_18.sp4_h_r_3
 (6 5)  (606 293)  (606 293)  routing T_12_18.sp4_h_l_42 <X> T_12_18.sp4_h_r_3
 (21 5)  (621 293)  (621 293)  routing T_12_18.top_op_3 <X> T_12_18.lc_trk_g1_3
 (22 5)  (622 293)  (622 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (624 293)  (624 293)  routing T_12_18.lft_op_2 <X> T_12_18.lc_trk_g1_2
 (40 5)  (640 293)  (640 293)  LC_2 Logic Functioning bit
 (41 5)  (641 293)  (641 293)  LC_2 Logic Functioning bit
 (42 5)  (642 293)  (642 293)  LC_2 Logic Functioning bit
 (43 5)  (643 293)  (643 293)  LC_2 Logic Functioning bit
 (51 5)  (651 293)  (651 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (608 294)  (608 294)  routing T_12_18.sp4_v_t_41 <X> T_12_18.sp4_h_l_41
 (9 6)  (609 294)  (609 294)  routing T_12_18.sp4_v_t_41 <X> T_12_18.sp4_h_l_41
 (12 6)  (612 294)  (612 294)  routing T_12_18.sp4_v_b_5 <X> T_12_18.sp4_h_l_40
 (14 6)  (614 294)  (614 294)  routing T_12_18.lft_op_4 <X> T_12_18.lc_trk_g1_4
 (26 6)  (626 294)  (626 294)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 294)  (627 294)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 294)  (631 294)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (640 294)  (640 294)  LC_3 Logic Functioning bit
 (15 7)  (615 295)  (615 295)  routing T_12_18.lft_op_4 <X> T_12_18.lc_trk_g1_4
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (624 295)  (624 295)  routing T_12_18.top_op_6 <X> T_12_18.lc_trk_g1_6
 (25 7)  (625 295)  (625 295)  routing T_12_18.top_op_6 <X> T_12_18.lc_trk_g1_6
 (26 7)  (626 295)  (626 295)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 295)  (627 295)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 295)  (632 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (634 295)  (634 295)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.input_2_3
 (35 7)  (635 295)  (635 295)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.input_2_3
 (15 8)  (615 296)  (615 296)  routing T_12_18.tnl_op_1 <X> T_12_18.lc_trk_g2_1
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (625 296)  (625 296)  routing T_12_18.sp4_h_r_42 <X> T_12_18.lc_trk_g2_2
 (31 8)  (631 296)  (631 296)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (50 8)  (650 296)  (650 296)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (651 296)  (651 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (653 296)  (653 296)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (9 9)  (609 297)  (609 297)  routing T_12_18.sp4_v_t_46 <X> T_12_18.sp4_v_b_7
 (10 9)  (610 297)  (610 297)  routing T_12_18.sp4_v_t_46 <X> T_12_18.sp4_v_b_7
 (18 9)  (618 297)  (618 297)  routing T_12_18.tnl_op_1 <X> T_12_18.lc_trk_g2_1
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (623 297)  (623 297)  routing T_12_18.sp4_h_r_42 <X> T_12_18.lc_trk_g2_2
 (24 9)  (624 297)  (624 297)  routing T_12_18.sp4_h_r_42 <X> T_12_18.lc_trk_g2_2
 (25 9)  (625 297)  (625 297)  routing T_12_18.sp4_h_r_42 <X> T_12_18.lc_trk_g2_2
 (36 9)  (636 297)  (636 297)  LC_4 Logic Functioning bit
 (37 9)  (637 297)  (637 297)  LC_4 Logic Functioning bit
 (47 9)  (647 297)  (647 297)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (648 297)  (648 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (615 298)  (615 298)  routing T_12_18.tnr_op_5 <X> T_12_18.lc_trk_g2_5
 (17 10)  (617 298)  (617 298)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (621 298)  (621 298)  routing T_12_18.sp4_v_t_26 <X> T_12_18.lc_trk_g2_7
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (623 298)  (623 298)  routing T_12_18.sp4_v_t_26 <X> T_12_18.lc_trk_g2_7
 (3 11)  (603 299)  (603 299)  routing T_12_18.sp12_v_b_1 <X> T_12_18.sp12_h_l_22
 (21 11)  (621 299)  (621 299)  routing T_12_18.sp4_v_t_26 <X> T_12_18.lc_trk_g2_7
 (13 12)  (613 300)  (613 300)  routing T_12_18.sp4_v_t_46 <X> T_12_18.sp4_v_b_11
 (15 12)  (615 300)  (615 300)  routing T_12_18.sp4_h_r_25 <X> T_12_18.lc_trk_g3_1
 (16 12)  (616 300)  (616 300)  routing T_12_18.sp4_h_r_25 <X> T_12_18.lc_trk_g3_1
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (626 300)  (626 300)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 300)  (627 300)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 300)  (630 300)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (41 12)  (641 300)  (641 300)  LC_6 Logic Functioning bit
 (43 12)  (643 300)  (643 300)  LC_6 Logic Functioning bit
 (45 12)  (645 300)  (645 300)  LC_6 Logic Functioning bit
 (13 13)  (613 301)  (613 301)  routing T_12_18.sp4_v_t_43 <X> T_12_18.sp4_h_r_11
 (18 13)  (618 301)  (618 301)  routing T_12_18.sp4_h_r_25 <X> T_12_18.lc_trk_g3_1
 (26 13)  (626 301)  (626 301)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 301)  (631 301)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 301)  (632 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (633 301)  (633 301)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.input_2_6
 (34 13)  (634 301)  (634 301)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.input_2_6
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (39 13)  (639 301)  (639 301)  LC_6 Logic Functioning bit
 (40 13)  (640 301)  (640 301)  LC_6 Logic Functioning bit
 (42 13)  (642 301)  (642 301)  LC_6 Logic Functioning bit
 (43 13)  (643 301)  (643 301)  LC_6 Logic Functioning bit
 (5 14)  (605 302)  (605 302)  routing T_12_18.sp4_v_b_9 <X> T_12_18.sp4_h_l_44
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 302)  (630 302)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 302)  (633 302)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (40 14)  (640 302)  (640 302)  LC_7 Logic Functioning bit
 (42 14)  (642 302)  (642 302)  LC_7 Logic Functioning bit
 (8 15)  (608 303)  (608 303)  routing T_12_18.sp4_h_r_10 <X> T_12_18.sp4_v_t_47
 (9 15)  (609 303)  (609 303)  routing T_12_18.sp4_h_r_10 <X> T_12_18.sp4_v_t_47
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 303)  (630 303)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 303)  (631 303)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (53 15)  (653 303)  (653 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_18

 (31 0)  (685 288)  (685 288)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 288)  (687 288)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (37 0)  (691 288)  (691 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (39 0)  (693 288)  (693 288)  LC_0 Logic Functioning bit
 (45 0)  (699 288)  (699 288)  LC_0 Logic Functioning bit
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (37 1)  (691 289)  (691 289)  LC_0 Logic Functioning bit
 (38 1)  (692 289)  (692 289)  LC_0 Logic Functioning bit
 (39 1)  (693 289)  (693 289)  LC_0 Logic Functioning bit
 (51 1)  (705 289)  (705 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (45 2)  (699 290)  (699 290)  LC_1 Logic Functioning bit
 (15 3)  (669 291)  (669 291)  routing T_13_18.sp4_v_t_9 <X> T_13_18.lc_trk_g0_4
 (16 3)  (670 291)  (670 291)  routing T_13_18.sp4_v_t_9 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 291)  (677 291)  routing T_13_18.sp4_v_b_22 <X> T_13_18.lc_trk_g0_6
 (24 3)  (678 291)  (678 291)  routing T_13_18.sp4_v_b_22 <X> T_13_18.lc_trk_g0_6
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (38 3)  (692 291)  (692 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (48 3)  (702 291)  (702 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (654 292)  (654 292)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (1 4)  (655 292)  (655 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (9 4)  (663 292)  (663 292)  routing T_13_18.sp4_h_l_36 <X> T_13_18.sp4_h_r_4
 (10 4)  (664 292)  (664 292)  routing T_13_18.sp4_h_l_36 <X> T_13_18.sp4_h_r_4
 (13 4)  (667 292)  (667 292)  routing T_13_18.sp4_h_l_40 <X> T_13_18.sp4_v_b_5
 (21 4)  (675 292)  (675 292)  routing T_13_18.sp4_h_r_11 <X> T_13_18.lc_trk_g1_3
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (677 292)  (677 292)  routing T_13_18.sp4_h_r_11 <X> T_13_18.lc_trk_g1_3
 (24 4)  (678 292)  (678 292)  routing T_13_18.sp4_h_r_11 <X> T_13_18.lc_trk_g1_3
 (26 4)  (680 292)  (680 292)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (38 4)  (692 292)  (692 292)  LC_2 Logic Functioning bit
 (41 4)  (695 292)  (695 292)  LC_2 Logic Functioning bit
 (43 4)  (697 292)  (697 292)  LC_2 Logic Functioning bit
 (45 4)  (699 292)  (699 292)  LC_2 Logic Functioning bit
 (0 5)  (654 293)  (654 293)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (1 5)  (655 293)  (655 293)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (12 5)  (666 293)  (666 293)  routing T_13_18.sp4_h_l_40 <X> T_13_18.sp4_v_b_5
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 293)  (681 293)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (691 293)  (691 293)  LC_2 Logic Functioning bit
 (39 5)  (693 293)  (693 293)  LC_2 Logic Functioning bit
 (40 5)  (694 293)  (694 293)  LC_2 Logic Functioning bit
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (52 5)  (706 293)  (706 293)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (21 6)  (675 294)  (675 294)  routing T_13_18.sp4_v_b_15 <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (677 294)  (677 294)  routing T_13_18.sp4_v_b_15 <X> T_13_18.lc_trk_g1_7
 (31 6)  (685 294)  (685 294)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (37 6)  (691 294)  (691 294)  LC_3 Logic Functioning bit
 (38 6)  (692 294)  (692 294)  LC_3 Logic Functioning bit
 (39 6)  (693 294)  (693 294)  LC_3 Logic Functioning bit
 (45 6)  (699 294)  (699 294)  LC_3 Logic Functioning bit
 (21 7)  (675 295)  (675 295)  routing T_13_18.sp4_v_b_15 <X> T_13_18.lc_trk_g1_7
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (37 7)  (691 295)  (691 295)  LC_3 Logic Functioning bit
 (38 7)  (692 295)  (692 295)  LC_3 Logic Functioning bit
 (39 7)  (693 295)  (693 295)  LC_3 Logic Functioning bit
 (15 8)  (669 296)  (669 296)  routing T_13_18.sp4_h_r_41 <X> T_13_18.lc_trk_g2_1
 (16 8)  (670 296)  (670 296)  routing T_13_18.sp4_h_r_41 <X> T_13_18.lc_trk_g2_1
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (672 296)  (672 296)  routing T_13_18.sp4_h_r_41 <X> T_13_18.lc_trk_g2_1
 (26 8)  (680 296)  (680 296)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (41 8)  (695 296)  (695 296)  LC_4 Logic Functioning bit
 (43 8)  (697 296)  (697 296)  LC_4 Logic Functioning bit
 (45 8)  (699 296)  (699 296)  LC_4 Logic Functioning bit
 (51 8)  (705 296)  (705 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (672 297)  (672 297)  routing T_13_18.sp4_h_r_41 <X> T_13_18.lc_trk_g2_1
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 297)  (682 297)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (691 297)  (691 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (40 9)  (694 297)  (694 297)  LC_4 Logic Functioning bit
 (42 9)  (696 297)  (696 297)  LC_4 Logic Functioning bit
 (8 10)  (662 298)  (662 298)  routing T_13_18.sp4_h_r_7 <X> T_13_18.sp4_h_l_42
 (12 10)  (666 298)  (666 298)  routing T_13_18.sp4_v_t_39 <X> T_13_18.sp4_h_l_45
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 298)  (688 298)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (37 10)  (691 298)  (691 298)  LC_5 Logic Functioning bit
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (39 10)  (693 298)  (693 298)  LC_5 Logic Functioning bit
 (45 10)  (699 298)  (699 298)  LC_5 Logic Functioning bit
 (11 11)  (665 299)  (665 299)  routing T_13_18.sp4_v_t_39 <X> T_13_18.sp4_h_l_45
 (13 11)  (667 299)  (667 299)  routing T_13_18.sp4_v_t_39 <X> T_13_18.sp4_h_l_45
 (18 11)  (672 299)  (672 299)  routing T_13_18.sp4_r_v_b_37 <X> T_13_18.lc_trk_g2_5
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (38 11)  (692 299)  (692 299)  LC_5 Logic Functioning bit
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (21 12)  (675 300)  (675 300)  routing T_13_18.sp4_h_r_43 <X> T_13_18.lc_trk_g3_3
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (677 300)  (677 300)  routing T_13_18.sp4_h_r_43 <X> T_13_18.lc_trk_g3_3
 (24 12)  (678 300)  (678 300)  routing T_13_18.sp4_h_r_43 <X> T_13_18.lc_trk_g3_3
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (37 12)  (691 300)  (691 300)  LC_6 Logic Functioning bit
 (38 12)  (692 300)  (692 300)  LC_6 Logic Functioning bit
 (39 12)  (693 300)  (693 300)  LC_6 Logic Functioning bit
 (45 12)  (699 300)  (699 300)  LC_6 Logic Functioning bit
 (21 13)  (675 301)  (675 301)  routing T_13_18.sp4_h_r_43 <X> T_13_18.lc_trk_g3_3
 (36 13)  (690 301)  (690 301)  LC_6 Logic Functioning bit
 (37 13)  (691 301)  (691 301)  LC_6 Logic Functioning bit
 (38 13)  (692 301)  (692 301)  LC_6 Logic Functioning bit
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (51 13)  (705 301)  (705 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (655 302)  (655 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 302)  (668 302)  routing T_13_18.sp4_v_b_36 <X> T_13_18.lc_trk_g3_4
 (26 14)  (680 302)  (680 302)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (38 14)  (692 302)  (692 302)  LC_7 Logic Functioning bit
 (41 14)  (695 302)  (695 302)  LC_7 Logic Functioning bit
 (43 14)  (697 302)  (697 302)  LC_7 Logic Functioning bit
 (45 14)  (699 302)  (699 302)  LC_7 Logic Functioning bit
 (0 15)  (654 303)  (654 303)  routing T_13_18.glb_netwk_2 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (14 15)  (668 303)  (668 303)  routing T_13_18.sp4_v_b_36 <X> T_13_18.lc_trk_g3_4
 (16 15)  (670 303)  (670 303)  routing T_13_18.sp4_v_b_36 <X> T_13_18.lc_trk_g3_4
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (27 15)  (681 303)  (681 303)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 303)  (682 303)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (39 15)  (693 303)  (693 303)  LC_7 Logic Functioning bit
 (40 15)  (694 303)  (694 303)  LC_7 Logic Functioning bit
 (42 15)  (696 303)  (696 303)  LC_7 Logic Functioning bit
 (53 15)  (707 303)  (707 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_14_18

 (16 0)  (724 288)  (724 288)  routing T_14_18.sp4_v_b_1 <X> T_14_18.lc_trk_g0_1
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (726 288)  (726 288)  routing T_14_18.sp4_v_b_1 <X> T_14_18.lc_trk_g0_1
 (25 0)  (733 288)  (733 288)  routing T_14_18.sp4_v_b_10 <X> T_14_18.lc_trk_g0_2
 (27 0)  (735 288)  (735 288)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (752 288)  (752 288)  LC_0 Logic Functioning bit
 (15 1)  (723 289)  (723 289)  routing T_14_18.sp4_v_t_5 <X> T_14_18.lc_trk_g0_0
 (16 1)  (724 289)  (724 289)  routing T_14_18.sp4_v_t_5 <X> T_14_18.lc_trk_g0_0
 (17 1)  (725 289)  (725 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (731 289)  (731 289)  routing T_14_18.sp4_v_b_10 <X> T_14_18.lc_trk_g0_2
 (25 1)  (733 289)  (733 289)  routing T_14_18.sp4_v_b_10 <X> T_14_18.lc_trk_g0_2
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (713 290)  (713 290)  routing T_14_18.sp4_v_t_37 <X> T_14_18.sp4_h_l_37
 (25 2)  (733 290)  (733 290)  routing T_14_18.sp4_v_b_6 <X> T_14_18.lc_trk_g0_6
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (41 2)  (749 290)  (749 290)  LC_1 Logic Functioning bit
 (42 2)  (750 290)  (750 290)  LC_1 Logic Functioning bit
 (44 2)  (752 290)  (752 290)  LC_1 Logic Functioning bit
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (6 3)  (714 291)  (714 291)  routing T_14_18.sp4_v_t_37 <X> T_14_18.sp4_h_l_37
 (22 3)  (730 291)  (730 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (731 291)  (731 291)  routing T_14_18.sp4_v_b_6 <X> T_14_18.lc_trk_g0_6
 (30 3)  (738 291)  (738 291)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (741 291)  (741 291)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.input_2_1
 (34 3)  (742 291)  (742 291)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.input_2_1
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (41 3)  (749 291)  (749 291)  LC_1 Logic Functioning bit
 (42 3)  (750 291)  (750 291)  LC_1 Logic Functioning bit
 (46 3)  (754 291)  (754 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (755 291)  (755 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (708 292)  (708 292)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (1 4)  (709 292)  (709 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (729 292)  (729 292)  routing T_14_18.sp4_v_b_3 <X> T_14_18.lc_trk_g1_3
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (731 292)  (731 292)  routing T_14_18.sp4_v_b_3 <X> T_14_18.lc_trk_g1_3
 (27 4)  (735 292)  (735 292)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (41 4)  (749 292)  (749 292)  LC_2 Logic Functioning bit
 (42 4)  (750 292)  (750 292)  LC_2 Logic Functioning bit
 (44 4)  (752 292)  (752 292)  LC_2 Logic Functioning bit
 (45 4)  (753 292)  (753 292)  LC_2 Logic Functioning bit
 (0 5)  (708 293)  (708 293)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (1 5)  (709 293)  (709 293)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (15 5)  (723 293)  (723 293)  routing T_14_18.sp4_v_t_5 <X> T_14_18.lc_trk_g1_0
 (16 5)  (724 293)  (724 293)  routing T_14_18.sp4_v_t_5 <X> T_14_18.lc_trk_g1_0
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (730 293)  (730 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (731 293)  (731 293)  routing T_14_18.sp4_v_b_18 <X> T_14_18.lc_trk_g1_2
 (24 5)  (732 293)  (732 293)  routing T_14_18.sp4_v_b_18 <X> T_14_18.lc_trk_g1_2
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 293)  (740 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (741 293)  (741 293)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.input_2_2
 (34 5)  (742 293)  (742 293)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.input_2_2
 (36 5)  (744 293)  (744 293)  LC_2 Logic Functioning bit
 (39 5)  (747 293)  (747 293)  LC_2 Logic Functioning bit
 (41 5)  (749 293)  (749 293)  LC_2 Logic Functioning bit
 (42 5)  (750 293)  (750 293)  LC_2 Logic Functioning bit
 (51 5)  (759 293)  (759 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (716 294)  (716 294)  routing T_14_18.sp4_v_t_41 <X> T_14_18.sp4_h_l_41
 (9 6)  (717 294)  (717 294)  routing T_14_18.sp4_v_t_41 <X> T_14_18.sp4_h_l_41
 (16 6)  (724 294)  (724 294)  routing T_14_18.sp12_h_r_13 <X> T_14_18.lc_trk_g1_5
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (28 6)  (736 294)  (736 294)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 294)  (738 294)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (41 6)  (749 294)  (749 294)  LC_3 Logic Functioning bit
 (42 6)  (750 294)  (750 294)  LC_3 Logic Functioning bit
 (44 6)  (752 294)  (752 294)  LC_3 Logic Functioning bit
 (45 6)  (753 294)  (753 294)  LC_3 Logic Functioning bit
 (51 6)  (759 294)  (759 294)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (723 295)  (723 295)  routing T_14_18.sp4_v_t_9 <X> T_14_18.lc_trk_g1_4
 (16 7)  (724 295)  (724 295)  routing T_14_18.sp4_v_t_9 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (30 7)  (738 295)  (738 295)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 295)  (740 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (741 295)  (741 295)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_3
 (34 7)  (742 295)  (742 295)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_3
 (35 7)  (743 295)  (743 295)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_3
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (41 7)  (749 295)  (749 295)  LC_3 Logic Functioning bit
 (42 7)  (750 295)  (750 295)  LC_3 Logic Functioning bit
 (48 7)  (756 295)  (756 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (11 8)  (719 296)  (719 296)  routing T_14_18.sp4_v_t_37 <X> T_14_18.sp4_v_b_8
 (13 8)  (721 296)  (721 296)  routing T_14_18.sp4_v_t_37 <X> T_14_18.sp4_v_b_8
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (743 296)  (743 296)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.input_2_4
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (39 8)  (747 296)  (747 296)  LC_4 Logic Functioning bit
 (41 8)  (749 296)  (749 296)  LC_4 Logic Functioning bit
 (42 8)  (750 296)  (750 296)  LC_4 Logic Functioning bit
 (44 8)  (752 296)  (752 296)  LC_4 Logic Functioning bit
 (45 8)  (753 296)  (753 296)  LC_4 Logic Functioning bit
 (47 8)  (755 296)  (755 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (759 296)  (759 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (32 9)  (740 297)  (740 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (742 297)  (742 297)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.input_2_4
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (39 9)  (747 297)  (747 297)  LC_4 Logic Functioning bit
 (41 9)  (749 297)  (749 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (5 10)  (713 298)  (713 298)  routing T_14_18.sp4_v_t_43 <X> T_14_18.sp4_h_l_43
 (25 10)  (733 298)  (733 298)  routing T_14_18.sp4_v_b_30 <X> T_14_18.lc_trk_g2_6
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (743 298)  (743 298)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.input_2_5
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (39 10)  (747 298)  (747 298)  LC_5 Logic Functioning bit
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (42 10)  (750 298)  (750 298)  LC_5 Logic Functioning bit
 (44 10)  (752 298)  (752 298)  LC_5 Logic Functioning bit
 (45 10)  (753 298)  (753 298)  LC_5 Logic Functioning bit
 (47 10)  (755 298)  (755 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (759 298)  (759 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (6 11)  (714 299)  (714 299)  routing T_14_18.sp4_v_t_43 <X> T_14_18.sp4_h_l_43
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (731 299)  (731 299)  routing T_14_18.sp4_v_b_30 <X> T_14_18.lc_trk_g2_6
 (30 11)  (738 299)  (738 299)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 299)  (741 299)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.input_2_5
 (34 11)  (742 299)  (742 299)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.input_2_5
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (41 11)  (749 299)  (749 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (14 12)  (722 300)  (722 300)  routing T_14_18.rgt_op_0 <X> T_14_18.lc_trk_g3_0
 (15 12)  (723 300)  (723 300)  routing T_14_18.rgt_op_1 <X> T_14_18.lc_trk_g3_1
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.rgt_op_1 <X> T_14_18.lc_trk_g3_1
 (21 12)  (729 300)  (729 300)  routing T_14_18.sp4_h_r_43 <X> T_14_18.lc_trk_g3_3
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (731 300)  (731 300)  routing T_14_18.sp4_h_r_43 <X> T_14_18.lc_trk_g3_3
 (24 12)  (732 300)  (732 300)  routing T_14_18.sp4_h_r_43 <X> T_14_18.lc_trk_g3_3
 (25 12)  (733 300)  (733 300)  routing T_14_18.rgt_op_2 <X> T_14_18.lc_trk_g3_2
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 300)  (738 300)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (743 300)  (743 300)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.input_2_6
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (39 12)  (747 300)  (747 300)  LC_6 Logic Functioning bit
 (41 12)  (749 300)  (749 300)  LC_6 Logic Functioning bit
 (42 12)  (750 300)  (750 300)  LC_6 Logic Functioning bit
 (44 12)  (752 300)  (752 300)  LC_6 Logic Functioning bit
 (45 12)  (753 300)  (753 300)  LC_6 Logic Functioning bit
 (47 12)  (755 300)  (755 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (4 13)  (712 301)  (712 301)  routing T_14_18.sp4_v_t_41 <X> T_14_18.sp4_h_r_9
 (15 13)  (723 301)  (723 301)  routing T_14_18.rgt_op_0 <X> T_14_18.lc_trk_g3_0
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (729 301)  (729 301)  routing T_14_18.sp4_h_r_43 <X> T_14_18.lc_trk_g3_3
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 301)  (732 301)  routing T_14_18.rgt_op_2 <X> T_14_18.lc_trk_g3_2
 (32 13)  (740 301)  (740 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (741 301)  (741 301)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.input_2_6
 (34 13)  (742 301)  (742 301)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.input_2_6
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (41 13)  (749 301)  (749 301)  LC_6 Logic Functioning bit
 (42 13)  (750 301)  (750 301)  LC_6 Logic Functioning bit
 (53 13)  (761 301)  (761 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (8 14)  (716 302)  (716 302)  routing T_14_18.sp4_h_r_2 <X> T_14_18.sp4_h_l_47
 (10 14)  (718 302)  (718 302)  routing T_14_18.sp4_h_r_2 <X> T_14_18.sp4_h_l_47
 (14 14)  (722 302)  (722 302)  routing T_14_18.rgt_op_4 <X> T_14_18.lc_trk_g3_4
 (15 14)  (723 302)  (723 302)  routing T_14_18.rgt_op_5 <X> T_14_18.lc_trk_g3_5
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 302)  (726 302)  routing T_14_18.rgt_op_5 <X> T_14_18.lc_trk_g3_5
 (25 14)  (733 302)  (733 302)  routing T_14_18.rgt_op_6 <X> T_14_18.lc_trk_g3_6
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 302)  (738 302)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (743 302)  (743 302)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.input_2_7
 (36 14)  (744 302)  (744 302)  LC_7 Logic Functioning bit
 (39 14)  (747 302)  (747 302)  LC_7 Logic Functioning bit
 (41 14)  (749 302)  (749 302)  LC_7 Logic Functioning bit
 (42 14)  (750 302)  (750 302)  LC_7 Logic Functioning bit
 (44 14)  (752 302)  (752 302)  LC_7 Logic Functioning bit
 (45 14)  (753 302)  (753 302)  LC_7 Logic Functioning bit
 (52 14)  (760 302)  (760 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (708 303)  (708 303)  routing T_14_18.glb_netwk_2 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (15 15)  (723 303)  (723 303)  routing T_14_18.rgt_op_4 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (732 303)  (732 303)  routing T_14_18.rgt_op_6 <X> T_14_18.lc_trk_g3_6
 (30 15)  (738 303)  (738 303)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 303)  (740 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (741 303)  (741 303)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.input_2_7
 (34 15)  (742 303)  (742 303)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.input_2_7
 (35 15)  (743 303)  (743 303)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.input_2_7
 (36 15)  (744 303)  (744 303)  LC_7 Logic Functioning bit
 (39 15)  (747 303)  (747 303)  LC_7 Logic Functioning bit
 (41 15)  (749 303)  (749 303)  LC_7 Logic Functioning bit
 (42 15)  (750 303)  (750 303)  LC_7 Logic Functioning bit
 (53 15)  (761 303)  (761 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_18

 (31 0)  (793 288)  (793 288)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 288)  (796 288)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 288)  (798 288)  LC_0 Logic Functioning bit
 (37 0)  (799 288)  (799 288)  LC_0 Logic Functioning bit
 (38 0)  (800 288)  (800 288)  LC_0 Logic Functioning bit
 (39 0)  (801 288)  (801 288)  LC_0 Logic Functioning bit
 (45 0)  (807 288)  (807 288)  LC_0 Logic Functioning bit
 (36 1)  (798 289)  (798 289)  LC_0 Logic Functioning bit
 (37 1)  (799 289)  (799 289)  LC_0 Logic Functioning bit
 (38 1)  (800 289)  (800 289)  LC_0 Logic Functioning bit
 (39 1)  (801 289)  (801 289)  LC_0 Logic Functioning bit
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (793 290)  (793 290)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (37 2)  (799 290)  (799 290)  LC_1 Logic Functioning bit
 (38 2)  (800 290)  (800 290)  LC_1 Logic Functioning bit
 (39 2)  (801 290)  (801 290)  LC_1 Logic Functioning bit
 (45 2)  (807 290)  (807 290)  LC_1 Logic Functioning bit
 (15 3)  (777 291)  (777 291)  routing T_15_18.sp4_v_t_9 <X> T_15_18.lc_trk_g0_4
 (16 3)  (778 291)  (778 291)  routing T_15_18.sp4_v_t_9 <X> T_15_18.lc_trk_g0_4
 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (31 3)  (793 291)  (793 291)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (37 3)  (799 291)  (799 291)  LC_1 Logic Functioning bit
 (38 3)  (800 291)  (800 291)  LC_1 Logic Functioning bit
 (39 3)  (801 291)  (801 291)  LC_1 Logic Functioning bit
 (0 4)  (762 292)  (762 292)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (1 4)  (763 292)  (763 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (793 292)  (793 292)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 292)  (798 292)  LC_2 Logic Functioning bit
 (37 4)  (799 292)  (799 292)  LC_2 Logic Functioning bit
 (38 4)  (800 292)  (800 292)  LC_2 Logic Functioning bit
 (39 4)  (801 292)  (801 292)  LC_2 Logic Functioning bit
 (45 4)  (807 292)  (807 292)  LC_2 Logic Functioning bit
 (0 5)  (762 293)  (762 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (1 5)  (763 293)  (763 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (31 5)  (793 293)  (793 293)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 293)  (798 293)  LC_2 Logic Functioning bit
 (37 5)  (799 293)  (799 293)  LC_2 Logic Functioning bit
 (38 5)  (800 293)  (800 293)  LC_2 Logic Functioning bit
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (14 6)  (776 294)  (776 294)  routing T_15_18.sp4_h_l_9 <X> T_15_18.lc_trk_g1_4
 (16 6)  (778 294)  (778 294)  routing T_15_18.sp4_v_b_13 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 294)  (780 294)  routing T_15_18.sp4_v_b_13 <X> T_15_18.lc_trk_g1_5
 (31 6)  (793 294)  (793 294)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 294)  (795 294)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 294)  (798 294)  LC_3 Logic Functioning bit
 (37 6)  (799 294)  (799 294)  LC_3 Logic Functioning bit
 (38 6)  (800 294)  (800 294)  LC_3 Logic Functioning bit
 (39 6)  (801 294)  (801 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (47 6)  (809 294)  (809 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (776 295)  (776 295)  routing T_15_18.sp4_h_l_9 <X> T_15_18.lc_trk_g1_4
 (15 7)  (777 295)  (777 295)  routing T_15_18.sp4_h_l_9 <X> T_15_18.lc_trk_g1_4
 (16 7)  (778 295)  (778 295)  routing T_15_18.sp4_h_l_9 <X> T_15_18.lc_trk_g1_4
 (17 7)  (779 295)  (779 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (780 295)  (780 295)  routing T_15_18.sp4_v_b_13 <X> T_15_18.lc_trk_g1_5
 (36 7)  (798 295)  (798 295)  LC_3 Logic Functioning bit
 (37 7)  (799 295)  (799 295)  LC_3 Logic Functioning bit
 (38 7)  (800 295)  (800 295)  LC_3 Logic Functioning bit
 (39 7)  (801 295)  (801 295)  LC_3 Logic Functioning bit
 (21 8)  (783 296)  (783 296)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g2_3
 (22 8)  (784 296)  (784 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (785 296)  (785 296)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g2_3
 (24 8)  (786 296)  (786 296)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g2_3
 (26 8)  (788 296)  (788 296)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (36 8)  (798 296)  (798 296)  LC_4 Logic Functioning bit
 (38 8)  (800 296)  (800 296)  LC_4 Logic Functioning bit
 (41 8)  (803 296)  (803 296)  LC_4 Logic Functioning bit
 (43 8)  (805 296)  (805 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (799 297)  (799 297)  LC_4 Logic Functioning bit
 (39 9)  (801 297)  (801 297)  LC_4 Logic Functioning bit
 (40 9)  (802 297)  (802 297)  LC_4 Logic Functioning bit
 (42 9)  (804 297)  (804 297)  LC_4 Logic Functioning bit
 (5 10)  (767 298)  (767 298)  routing T_15_18.sp4_v_b_6 <X> T_15_18.sp4_h_l_43
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (785 298)  (785 298)  routing T_15_18.sp12_v_b_23 <X> T_15_18.lc_trk_g2_7
 (25 10)  (787 298)  (787 298)  routing T_15_18.sp4_h_r_46 <X> T_15_18.lc_trk_g2_6
 (31 10)  (793 298)  (793 298)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 298)  (796 298)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 298)  (798 298)  LC_5 Logic Functioning bit
 (37 10)  (799 298)  (799 298)  LC_5 Logic Functioning bit
 (38 10)  (800 298)  (800 298)  LC_5 Logic Functioning bit
 (39 10)  (801 298)  (801 298)  LC_5 Logic Functioning bit
 (45 10)  (807 298)  (807 298)  LC_5 Logic Functioning bit
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (783 299)  (783 299)  routing T_15_18.sp12_v_b_23 <X> T_15_18.lc_trk_g2_7
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (785 299)  (785 299)  routing T_15_18.sp4_h_r_46 <X> T_15_18.lc_trk_g2_6
 (24 11)  (786 299)  (786 299)  routing T_15_18.sp4_h_r_46 <X> T_15_18.lc_trk_g2_6
 (25 11)  (787 299)  (787 299)  routing T_15_18.sp4_h_r_46 <X> T_15_18.lc_trk_g2_6
 (36 11)  (798 299)  (798 299)  LC_5 Logic Functioning bit
 (37 11)  (799 299)  (799 299)  LC_5 Logic Functioning bit
 (38 11)  (800 299)  (800 299)  LC_5 Logic Functioning bit
 (39 11)  (801 299)  (801 299)  LC_5 Logic Functioning bit
 (6 12)  (768 300)  (768 300)  routing T_15_18.sp4_v_t_43 <X> T_15_18.sp4_v_b_9
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (785 300)  (785 300)  routing T_15_18.sp4_h_r_27 <X> T_15_18.lc_trk_g3_3
 (24 12)  (786 300)  (786 300)  routing T_15_18.sp4_h_r_27 <X> T_15_18.lc_trk_g3_3
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 300)  (795 300)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 300)  (796 300)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 300)  (798 300)  LC_6 Logic Functioning bit
 (37 12)  (799 300)  (799 300)  LC_6 Logic Functioning bit
 (38 12)  (800 300)  (800 300)  LC_6 Logic Functioning bit
 (39 12)  (801 300)  (801 300)  LC_6 Logic Functioning bit
 (45 12)  (807 300)  (807 300)  LC_6 Logic Functioning bit
 (5 13)  (767 301)  (767 301)  routing T_15_18.sp4_v_t_43 <X> T_15_18.sp4_v_b_9
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (783 301)  (783 301)  routing T_15_18.sp4_h_r_27 <X> T_15_18.lc_trk_g3_3
 (36 13)  (798 301)  (798 301)  LC_6 Logic Functioning bit
 (37 13)  (799 301)  (799 301)  LC_6 Logic Functioning bit
 (38 13)  (800 301)  (800 301)  LC_6 Logic Functioning bit
 (39 13)  (801 301)  (801 301)  LC_6 Logic Functioning bit
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (36 14)  (798 302)  (798 302)  LC_7 Logic Functioning bit
 (38 14)  (800 302)  (800 302)  LC_7 Logic Functioning bit
 (41 14)  (803 302)  (803 302)  LC_7 Logic Functioning bit
 (43 14)  (805 302)  (805 302)  LC_7 Logic Functioning bit
 (45 14)  (807 302)  (807 302)  LC_7 Logic Functioning bit
 (0 15)  (762 303)  (762 303)  routing T_15_18.glb_netwk_2 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (26 15)  (788 303)  (788 303)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 303)  (790 303)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (799 303)  (799 303)  LC_7 Logic Functioning bit
 (39 15)  (801 303)  (801 303)  LC_7 Logic Functioning bit
 (40 15)  (802 303)  (802 303)  LC_7 Logic Functioning bit
 (42 15)  (804 303)  (804 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 290)  (831 290)  routing T_16_18.sp4_h_r_5 <X> T_16_18.lc_trk_g0_5
 (16 2)  (832 290)  (832 290)  routing T_16_18.sp4_h_r_5 <X> T_16_18.lc_trk_g0_5
 (17 2)  (833 290)  (833 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (9 3)  (825 291)  (825 291)  routing T_16_18.sp4_v_b_1 <X> T_16_18.sp4_v_t_36
 (14 3)  (830 291)  (830 291)  routing T_16_18.sp4_h_r_4 <X> T_16_18.lc_trk_g0_4
 (15 3)  (831 291)  (831 291)  routing T_16_18.sp4_h_r_4 <X> T_16_18.lc_trk_g0_4
 (16 3)  (832 291)  (832 291)  routing T_16_18.sp4_h_r_4 <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (834 291)  (834 291)  routing T_16_18.sp4_h_r_5 <X> T_16_18.lc_trk_g0_5
 (10 5)  (826 293)  (826 293)  routing T_16_18.sp4_h_r_11 <X> T_16_18.sp4_v_b_4
 (25 6)  (841 294)  (841 294)  routing T_16_18.sp4_h_r_14 <X> T_16_18.lc_trk_g1_6
 (22 7)  (838 295)  (838 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (839 295)  (839 295)  routing T_16_18.sp4_h_r_14 <X> T_16_18.lc_trk_g1_6
 (24 7)  (840 295)  (840 295)  routing T_16_18.sp4_h_r_14 <X> T_16_18.lc_trk_g1_6
 (5 8)  (821 296)  (821 296)  routing T_16_18.sp4_v_t_43 <X> T_16_18.sp4_h_r_6
 (8 8)  (824 296)  (824 296)  routing T_16_18.sp4_h_l_46 <X> T_16_18.sp4_h_r_7
 (10 8)  (826 296)  (826 296)  routing T_16_18.sp4_h_l_46 <X> T_16_18.sp4_h_r_7
 (15 8)  (831 296)  (831 296)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (16 8)  (832 296)  (832 296)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (17 8)  (833 296)  (833 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 296)  (834 296)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 296)  (849 296)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (37 8)  (853 296)  (853 296)  LC_4 Logic Functioning bit
 (38 8)  (854 296)  (854 296)  LC_4 Logic Functioning bit
 (39 8)  (855 296)  (855 296)  LC_4 Logic Functioning bit
 (45 8)  (861 296)  (861 296)  LC_4 Logic Functioning bit
 (18 9)  (834 297)  (834 297)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (36 9)  (852 297)  (852 297)  LC_4 Logic Functioning bit
 (37 9)  (853 297)  (853 297)  LC_4 Logic Functioning bit
 (38 9)  (854 297)  (854 297)  LC_4 Logic Functioning bit
 (39 9)  (855 297)  (855 297)  LC_4 Logic Functioning bit
 (52 9)  (868 297)  (868 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (26 12)  (842 300)  (842 300)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 300)  (846 300)  routing T_16_18.lc_trk_g0_5 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 300)  (847 300)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 300)  (850 300)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 301)  (847 301)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 301)  (853 301)  LC_6 Logic Functioning bit
 (39 13)  (855 301)  (855 301)  LC_6 Logic Functioning bit
 (41 13)  (857 301)  (857 301)  LC_6 Logic Functioning bit
 (43 13)  (859 301)  (859 301)  LC_6 Logic Functioning bit
 (51 13)  (867 301)  (867 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (13 14)  (829 302)  (829 302)  routing T_16_18.sp4_h_r_11 <X> T_16_18.sp4_v_t_46
 (8 15)  (824 303)  (824 303)  routing T_16_18.sp4_h_r_4 <X> T_16_18.sp4_v_t_47
 (9 15)  (825 303)  (825 303)  routing T_16_18.sp4_h_r_4 <X> T_16_18.sp4_v_t_47
 (10 15)  (826 303)  (826 303)  routing T_16_18.sp4_h_r_4 <X> T_16_18.sp4_v_t_47
 (12 15)  (828 303)  (828 303)  routing T_16_18.sp4_h_r_11 <X> T_16_18.sp4_v_t_46


LogicTile_17_18

 (15 0)  (889 288)  (889 288)  routing T_17_18.sp4_h_r_9 <X> T_17_18.lc_trk_g0_1
 (16 0)  (890 288)  (890 288)  routing T_17_18.sp4_h_r_9 <X> T_17_18.lc_trk_g0_1
 (17 0)  (891 288)  (891 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (892 288)  (892 288)  routing T_17_18.sp4_h_r_9 <X> T_17_18.lc_trk_g0_1
 (21 0)  (895 288)  (895 288)  routing T_17_18.sp4_h_r_19 <X> T_17_18.lc_trk_g0_3
 (22 0)  (896 288)  (896 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (897 288)  (897 288)  routing T_17_18.sp4_h_r_19 <X> T_17_18.lc_trk_g0_3
 (24 0)  (898 288)  (898 288)  routing T_17_18.sp4_h_r_19 <X> T_17_18.lc_trk_g0_3
 (21 1)  (895 289)  (895 289)  routing T_17_18.sp4_h_r_19 <X> T_17_18.lc_trk_g0_3
 (22 1)  (896 289)  (896 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (898 289)  (898 289)  routing T_17_18.bot_op_2 <X> T_17_18.lc_trk_g0_2
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (886 290)  (886 290)  routing T_17_18.sp4_h_r_11 <X> T_17_18.sp4_h_l_39
 (14 2)  (888 290)  (888 290)  routing T_17_18.bnr_op_4 <X> T_17_18.lc_trk_g0_4
 (25 2)  (899 290)  (899 290)  routing T_17_18.sp4_h_l_11 <X> T_17_18.lc_trk_g0_6
 (13 3)  (887 291)  (887 291)  routing T_17_18.sp4_h_r_11 <X> T_17_18.sp4_h_l_39
 (14 3)  (888 291)  (888 291)  routing T_17_18.bnr_op_4 <X> T_17_18.lc_trk_g0_4
 (17 3)  (891 291)  (891 291)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (896 291)  (896 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (897 291)  (897 291)  routing T_17_18.sp4_h_l_11 <X> T_17_18.lc_trk_g0_6
 (24 3)  (898 291)  (898 291)  routing T_17_18.sp4_h_l_11 <X> T_17_18.lc_trk_g0_6
 (25 3)  (899 291)  (899 291)  routing T_17_18.sp4_h_l_11 <X> T_17_18.lc_trk_g0_6
 (0 4)  (874 292)  (874 292)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (1 4)  (875 292)  (875 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (25 4)  (899 292)  (899 292)  routing T_17_18.sp4_h_r_10 <X> T_17_18.lc_trk_g1_2
 (1 5)  (875 293)  (875 293)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (22 5)  (896 293)  (896 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (897 293)  (897 293)  routing T_17_18.sp4_h_r_10 <X> T_17_18.lc_trk_g1_2
 (24 5)  (898 293)  (898 293)  routing T_17_18.sp4_h_r_10 <X> T_17_18.lc_trk_g1_2
 (6 6)  (880 294)  (880 294)  routing T_17_18.sp4_v_b_0 <X> T_17_18.sp4_v_t_38
 (14 6)  (888 294)  (888 294)  routing T_17_18.sp4_h_l_9 <X> T_17_18.lc_trk_g1_4
 (15 6)  (889 294)  (889 294)  routing T_17_18.sp4_h_r_5 <X> T_17_18.lc_trk_g1_5
 (16 6)  (890 294)  (890 294)  routing T_17_18.sp4_h_r_5 <X> T_17_18.lc_trk_g1_5
 (17 6)  (891 294)  (891 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (38 6)  (912 294)  (912 294)  LC_3 Logic Functioning bit
 (41 6)  (915 294)  (915 294)  LC_3 Logic Functioning bit
 (43 6)  (917 294)  (917 294)  LC_3 Logic Functioning bit
 (45 6)  (919 294)  (919 294)  LC_3 Logic Functioning bit
 (46 6)  (920 294)  (920 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (921 294)  (921 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (4 7)  (878 295)  (878 295)  routing T_17_18.sp4_h_r_7 <X> T_17_18.sp4_h_l_38
 (5 7)  (879 295)  (879 295)  routing T_17_18.sp4_v_b_0 <X> T_17_18.sp4_v_t_38
 (6 7)  (880 295)  (880 295)  routing T_17_18.sp4_h_r_7 <X> T_17_18.sp4_h_l_38
 (14 7)  (888 295)  (888 295)  routing T_17_18.sp4_h_l_9 <X> T_17_18.lc_trk_g1_4
 (15 7)  (889 295)  (889 295)  routing T_17_18.sp4_h_l_9 <X> T_17_18.lc_trk_g1_4
 (16 7)  (890 295)  (890 295)  routing T_17_18.sp4_h_l_9 <X> T_17_18.lc_trk_g1_4
 (17 7)  (891 295)  (891 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (892 295)  (892 295)  routing T_17_18.sp4_h_r_5 <X> T_17_18.lc_trk_g1_5
 (26 7)  (900 295)  (900 295)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 295)  (901 295)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 295)  (903 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (911 295)  (911 295)  LC_3 Logic Functioning bit
 (39 7)  (913 295)  (913 295)  LC_3 Logic Functioning bit
 (40 7)  (914 295)  (914 295)  LC_3 Logic Functioning bit
 (42 7)  (916 295)  (916 295)  LC_3 Logic Functioning bit
 (48 7)  (922 295)  (922 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (926 295)  (926 295)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (53 7)  (927 295)  (927 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (12 8)  (886 296)  (886 296)  routing T_17_18.sp4_v_b_2 <X> T_17_18.sp4_h_r_8
 (14 8)  (888 296)  (888 296)  routing T_17_18.sp4_v_t_21 <X> T_17_18.lc_trk_g2_0
 (21 8)  (895 296)  (895 296)  routing T_17_18.sp4_h_r_35 <X> T_17_18.lc_trk_g2_3
 (22 8)  (896 296)  (896 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (897 296)  (897 296)  routing T_17_18.sp4_h_r_35 <X> T_17_18.lc_trk_g2_3
 (24 8)  (898 296)  (898 296)  routing T_17_18.sp4_h_r_35 <X> T_17_18.lc_trk_g2_3
 (26 8)  (900 296)  (900 296)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 296)  (902 296)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 296)  (903 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 296)  (905 296)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 296)  (908 296)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (40 8)  (914 296)  (914 296)  LC_4 Logic Functioning bit
 (41 8)  (915 296)  (915 296)  LC_4 Logic Functioning bit
 (42 8)  (916 296)  (916 296)  LC_4 Logic Functioning bit
 (11 9)  (885 297)  (885 297)  routing T_17_18.sp4_v_b_2 <X> T_17_18.sp4_h_r_8
 (13 9)  (887 297)  (887 297)  routing T_17_18.sp4_v_b_2 <X> T_17_18.sp4_h_r_8
 (14 9)  (888 297)  (888 297)  routing T_17_18.sp4_v_t_21 <X> T_17_18.lc_trk_g2_0
 (16 9)  (890 297)  (890 297)  routing T_17_18.sp4_v_t_21 <X> T_17_18.lc_trk_g2_0
 (17 9)  (891 297)  (891 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (896 297)  (896 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (897 297)  (897 297)  routing T_17_18.sp12_v_t_9 <X> T_17_18.lc_trk_g2_2
 (26 9)  (900 297)  (900 297)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 297)  (903 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 297)  (904 297)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 297)  (906 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (907 297)  (907 297)  routing T_17_18.lc_trk_g2_0 <X> T_17_18.input_2_4
 (39 9)  (913 297)  (913 297)  LC_4 Logic Functioning bit
 (40 9)  (914 297)  (914 297)  LC_4 Logic Functioning bit
 (41 9)  (915 297)  (915 297)  LC_4 Logic Functioning bit
 (43 9)  (917 297)  (917 297)  LC_4 Logic Functioning bit
 (4 10)  (878 298)  (878 298)  routing T_17_18.sp4_h_r_0 <X> T_17_18.sp4_v_t_43
 (6 10)  (880 298)  (880 298)  routing T_17_18.sp4_h_r_0 <X> T_17_18.sp4_v_t_43
 (9 10)  (883 298)  (883 298)  routing T_17_18.sp4_h_r_4 <X> T_17_18.sp4_h_l_42
 (10 10)  (884 298)  (884 298)  routing T_17_18.sp4_h_r_4 <X> T_17_18.sp4_h_l_42
 (14 10)  (888 298)  (888 298)  routing T_17_18.wire_logic_cluster/lc_4/out <X> T_17_18.lc_trk_g2_4
 (27 10)  (901 298)  (901 298)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 298)  (902 298)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 298)  (903 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 298)  (905 298)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 298)  (906 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (911 298)  (911 298)  LC_5 Logic Functioning bit
 (39 10)  (913 298)  (913 298)  LC_5 Logic Functioning bit
 (40 10)  (914 298)  (914 298)  LC_5 Logic Functioning bit
 (41 10)  (915 298)  (915 298)  LC_5 Logic Functioning bit
 (42 10)  (916 298)  (916 298)  LC_5 Logic Functioning bit
 (43 10)  (917 298)  (917 298)  LC_5 Logic Functioning bit
 (5 11)  (879 299)  (879 299)  routing T_17_18.sp4_h_r_0 <X> T_17_18.sp4_v_t_43
 (10 11)  (884 299)  (884 299)  routing T_17_18.sp4_h_l_39 <X> T_17_18.sp4_v_t_42
 (17 11)  (891 299)  (891 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (26 11)  (900 299)  (900 299)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 299)  (902 299)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 299)  (903 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 299)  (910 299)  LC_5 Logic Functioning bit
 (38 11)  (912 299)  (912 299)  LC_5 Logic Functioning bit
 (8 12)  (882 300)  (882 300)  routing T_17_18.sp4_v_b_4 <X> T_17_18.sp4_h_r_10
 (9 12)  (883 300)  (883 300)  routing T_17_18.sp4_v_b_4 <X> T_17_18.sp4_h_r_10
 (10 12)  (884 300)  (884 300)  routing T_17_18.sp4_v_b_4 <X> T_17_18.sp4_h_r_10
 (15 12)  (889 300)  (889 300)  routing T_17_18.sp4_h_r_33 <X> T_17_18.lc_trk_g3_1
 (16 12)  (890 300)  (890 300)  routing T_17_18.sp4_h_r_33 <X> T_17_18.lc_trk_g3_1
 (17 12)  (891 300)  (891 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (892 300)  (892 300)  routing T_17_18.sp4_h_r_33 <X> T_17_18.lc_trk_g3_1
 (26 12)  (900 300)  (900 300)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 300)  (903 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 300)  (905 300)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 300)  (906 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 300)  (908 300)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 300)  (910 300)  LC_6 Logic Functioning bit
 (38 12)  (912 300)  (912 300)  LC_6 Logic Functioning bit
 (50 12)  (924 300)  (924 300)  Cascade bit: LH_LC06_inmux02_5

 (28 13)  (902 301)  (902 301)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 301)  (903 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (43 13)  (917 301)  (917 301)  LC_6 Logic Functioning bit
 (1 14)  (875 302)  (875 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (4 14)  (878 302)  (878 302)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_v_t_44
 (6 14)  (880 302)  (880 302)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_v_t_44
 (29 14)  (903 302)  (903 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 302)  (905 302)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 302)  (906 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 302)  (908 302)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 302)  (910 302)  LC_7 Logic Functioning bit
 (37 14)  (911 302)  (911 302)  LC_7 Logic Functioning bit
 (38 14)  (912 302)  (912 302)  LC_7 Logic Functioning bit
 (39 14)  (913 302)  (913 302)  LC_7 Logic Functioning bit
 (42 14)  (916 302)  (916 302)  LC_7 Logic Functioning bit
 (43 14)  (917 302)  (917 302)  LC_7 Logic Functioning bit
 (50 14)  (924 302)  (924 302)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (879 303)  (879 303)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_v_t_44
 (9 15)  (883 303)  (883 303)  routing T_17_18.sp4_v_b_2 <X> T_17_18.sp4_v_t_47
 (10 15)  (884 303)  (884 303)  routing T_17_18.sp4_v_b_2 <X> T_17_18.sp4_v_t_47
 (11 15)  (885 303)  (885 303)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_h_l_46
 (13 15)  (887 303)  (887 303)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_h_l_46
 (26 15)  (900 303)  (900 303)  routing T_17_18.lc_trk_g0_3 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 303)  (903 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 303)  (904 303)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 303)  (910 303)  LC_7 Logic Functioning bit
 (37 15)  (911 303)  (911 303)  LC_7 Logic Functioning bit
 (38 15)  (912 303)  (912 303)  LC_7 Logic Functioning bit
 (39 15)  (913 303)  (913 303)  LC_7 Logic Functioning bit
 (40 15)  (914 303)  (914 303)  LC_7 Logic Functioning bit
 (42 15)  (916 303)  (916 303)  LC_7 Logic Functioning bit
 (43 15)  (917 303)  (917 303)  LC_7 Logic Functioning bit


LogicTile_18_18

 (14 0)  (942 288)  (942 288)  routing T_18_18.bnr_op_0 <X> T_18_18.lc_trk_g0_0
 (21 0)  (949 288)  (949 288)  routing T_18_18.wire_logic_cluster/lc_3/out <X> T_18_18.lc_trk_g0_3
 (22 0)  (950 288)  (950 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (953 288)  (953 288)  routing T_18_18.wire_logic_cluster/lc_2/out <X> T_18_18.lc_trk_g0_2
 (26 0)  (954 288)  (954 288)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 288)  (955 288)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 288)  (956 288)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 288)  (957 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 288)  (958 288)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 288)  (959 288)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 288)  (960 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 288)  (962 288)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 288)  (964 288)  LC_0 Logic Functioning bit
 (37 0)  (965 288)  (965 288)  LC_0 Logic Functioning bit
 (38 0)  (966 288)  (966 288)  LC_0 Logic Functioning bit
 (39 0)  (967 288)  (967 288)  LC_0 Logic Functioning bit
 (14 1)  (942 289)  (942 289)  routing T_18_18.bnr_op_0 <X> T_18_18.lc_trk_g0_0
 (17 1)  (945 289)  (945 289)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (950 289)  (950 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (954 289)  (954 289)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 289)  (955 289)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 289)  (956 289)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 289)  (957 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 289)  (958 289)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (40 1)  (968 289)  (968 289)  LC_0 Logic Functioning bit
 (41 1)  (969 289)  (969 289)  LC_0 Logic Functioning bit
 (42 1)  (970 289)  (970 289)  LC_0 Logic Functioning bit
 (43 1)  (971 289)  (971 289)  LC_0 Logic Functioning bit
 (15 2)  (943 290)  (943 290)  routing T_18_18.sp4_h_r_21 <X> T_18_18.lc_trk_g0_5
 (16 2)  (944 290)  (944 290)  routing T_18_18.sp4_h_r_21 <X> T_18_18.lc_trk_g0_5
 (17 2)  (945 290)  (945 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (946 290)  (946 290)  routing T_18_18.sp4_h_r_21 <X> T_18_18.lc_trk_g0_5
 (22 2)  (950 290)  (950 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (952 290)  (952 290)  routing T_18_18.top_op_7 <X> T_18_18.lc_trk_g0_7
 (26 2)  (954 290)  (954 290)  routing T_18_18.lc_trk_g0_5 <X> T_18_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 290)  (957 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 290)  (959 290)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 290)  (960 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 290)  (962 290)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 290)  (964 290)  LC_1 Logic Functioning bit
 (37 2)  (965 290)  (965 290)  LC_1 Logic Functioning bit
 (38 2)  (966 290)  (966 290)  LC_1 Logic Functioning bit
 (39 2)  (967 290)  (967 290)  LC_1 Logic Functioning bit
 (50 2)  (978 290)  (978 290)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (942 291)  (942 291)  routing T_18_18.sp4_h_r_4 <X> T_18_18.lc_trk_g0_4
 (15 3)  (943 291)  (943 291)  routing T_18_18.sp4_h_r_4 <X> T_18_18.lc_trk_g0_4
 (16 3)  (944 291)  (944 291)  routing T_18_18.sp4_h_r_4 <X> T_18_18.lc_trk_g0_4
 (17 3)  (945 291)  (945 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (946 291)  (946 291)  routing T_18_18.sp4_h_r_21 <X> T_18_18.lc_trk_g0_5
 (21 3)  (949 291)  (949 291)  routing T_18_18.top_op_7 <X> T_18_18.lc_trk_g0_7
 (29 3)  (957 291)  (957 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 291)  (958 291)  routing T_18_18.lc_trk_g0_2 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 291)  (964 291)  LC_1 Logic Functioning bit
 (38 3)  (966 291)  (966 291)  LC_1 Logic Functioning bit
 (39 3)  (967 291)  (967 291)  LC_1 Logic Functioning bit
 (21 4)  (949 292)  (949 292)  routing T_18_18.lft_op_3 <X> T_18_18.lc_trk_g1_3
 (22 4)  (950 292)  (950 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (952 292)  (952 292)  routing T_18_18.lft_op_3 <X> T_18_18.lc_trk_g1_3
 (26 4)  (954 292)  (954 292)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 292)  (957 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 292)  (958 292)  routing T_18_18.lc_trk_g0_7 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 292)  (960 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (963 292)  (963 292)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.input_2_2
 (37 4)  (965 292)  (965 292)  LC_2 Logic Functioning bit
 (38 4)  (966 292)  (966 292)  LC_2 Logic Functioning bit
 (39 4)  (967 292)  (967 292)  LC_2 Logic Functioning bit
 (41 4)  (969 292)  (969 292)  LC_2 Logic Functioning bit
 (42 4)  (970 292)  (970 292)  LC_2 Logic Functioning bit
 (43 4)  (971 292)  (971 292)  LC_2 Logic Functioning bit
 (28 5)  (956 293)  (956 293)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 293)  (957 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 293)  (958 293)  routing T_18_18.lc_trk_g0_7 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 293)  (959 293)  routing T_18_18.lc_trk_g0_3 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 293)  (960 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (961 293)  (961 293)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.input_2_2
 (35 5)  (963 293)  (963 293)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.input_2_2
 (37 5)  (965 293)  (965 293)  LC_2 Logic Functioning bit
 (41 5)  (969 293)  (969 293)  LC_2 Logic Functioning bit
 (15 6)  (943 294)  (943 294)  routing T_18_18.top_op_5 <X> T_18_18.lc_trk_g1_5
 (17 6)  (945 294)  (945 294)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (955 294)  (955 294)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 294)  (956 294)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 294)  (957 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 294)  (960 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 294)  (961 294)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 294)  (962 294)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 294)  (964 294)  LC_3 Logic Functioning bit
 (37 6)  (965 294)  (965 294)  LC_3 Logic Functioning bit
 (39 6)  (967 294)  (967 294)  LC_3 Logic Functioning bit
 (43 6)  (971 294)  (971 294)  LC_3 Logic Functioning bit
 (46 6)  (974 294)  (974 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (942 295)  (942 295)  routing T_18_18.top_op_4 <X> T_18_18.lc_trk_g1_4
 (15 7)  (943 295)  (943 295)  routing T_18_18.top_op_4 <X> T_18_18.lc_trk_g1_4
 (17 7)  (945 295)  (945 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (946 295)  (946 295)  routing T_18_18.top_op_5 <X> T_18_18.lc_trk_g1_5
 (30 7)  (958 295)  (958 295)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 295)  (960 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (961 295)  (961 295)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.input_2_3
 (34 7)  (962 295)  (962 295)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.input_2_3
 (35 7)  (963 295)  (963 295)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.input_2_3
 (36 7)  (964 295)  (964 295)  LC_3 Logic Functioning bit
 (37 7)  (965 295)  (965 295)  LC_3 Logic Functioning bit
 (39 7)  (967 295)  (967 295)  LC_3 Logic Functioning bit
 (43 7)  (971 295)  (971 295)  LC_3 Logic Functioning bit
 (47 7)  (975 295)  (975 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (976 295)  (976 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (979 295)  (979 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (942 296)  (942 296)  routing T_18_18.sp4_h_r_40 <X> T_18_18.lc_trk_g2_0
 (15 8)  (943 296)  (943 296)  routing T_18_18.sp4_h_r_33 <X> T_18_18.lc_trk_g2_1
 (16 8)  (944 296)  (944 296)  routing T_18_18.sp4_h_r_33 <X> T_18_18.lc_trk_g2_1
 (17 8)  (945 296)  (945 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (946 296)  (946 296)  routing T_18_18.sp4_h_r_33 <X> T_18_18.lc_trk_g2_1
 (21 8)  (949 296)  (949 296)  routing T_18_18.rgt_op_3 <X> T_18_18.lc_trk_g2_3
 (22 8)  (950 296)  (950 296)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 296)  (952 296)  routing T_18_18.rgt_op_3 <X> T_18_18.lc_trk_g2_3
 (28 8)  (956 296)  (956 296)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 296)  (957 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 296)  (958 296)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 296)  (959 296)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 296)  (961 296)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 296)  (962 296)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (41 8)  (969 296)  (969 296)  LC_4 Logic Functioning bit
 (42 8)  (970 296)  (970 296)  LC_4 Logic Functioning bit
 (43 8)  (971 296)  (971 296)  LC_4 Logic Functioning bit
 (50 8)  (978 296)  (978 296)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (942 297)  (942 297)  routing T_18_18.sp4_h_r_40 <X> T_18_18.lc_trk_g2_0
 (15 9)  (943 297)  (943 297)  routing T_18_18.sp4_h_r_40 <X> T_18_18.lc_trk_g2_0
 (16 9)  (944 297)  (944 297)  routing T_18_18.sp4_h_r_40 <X> T_18_18.lc_trk_g2_0
 (17 9)  (945 297)  (945 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (26 9)  (954 297)  (954 297)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 297)  (955 297)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 297)  (957 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 297)  (958 297)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (37 9)  (965 297)  (965 297)  LC_4 Logic Functioning bit
 (40 9)  (968 297)  (968 297)  LC_4 Logic Functioning bit
 (42 9)  (970 297)  (970 297)  LC_4 Logic Functioning bit
 (43 9)  (971 297)  (971 297)  LC_4 Logic Functioning bit
 (14 10)  (942 298)  (942 298)  routing T_18_18.rgt_op_4 <X> T_18_18.lc_trk_g2_4
 (22 10)  (950 298)  (950 298)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (952 298)  (952 298)  routing T_18_18.tnr_op_7 <X> T_18_18.lc_trk_g2_7
 (25 10)  (953 298)  (953 298)  routing T_18_18.wire_logic_cluster/lc_6/out <X> T_18_18.lc_trk_g2_6
 (29 10)  (957 298)  (957 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 298)  (959 298)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (963 298)  (963 298)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.input_2_5
 (39 10)  (967 298)  (967 298)  LC_5 Logic Functioning bit
 (40 10)  (968 298)  (968 298)  LC_5 Logic Functioning bit
 (41 10)  (969 298)  (969 298)  LC_5 Logic Functioning bit
 (15 11)  (943 299)  (943 299)  routing T_18_18.rgt_op_4 <X> T_18_18.lc_trk_g2_4
 (17 11)  (945 299)  (945 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (950 299)  (950 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (956 299)  (956 299)  routing T_18_18.lc_trk_g2_1 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 299)  (957 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 299)  (960 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (961 299)  (961 299)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.input_2_5
 (35 11)  (963 299)  (963 299)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.input_2_5
 (36 11)  (964 299)  (964 299)  LC_5 Logic Functioning bit
 (15 12)  (943 300)  (943 300)  routing T_18_18.tnr_op_1 <X> T_18_18.lc_trk_g3_1
 (17 12)  (945 300)  (945 300)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (950 300)  (950 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (951 300)  (951 300)  routing T_18_18.sp4_h_r_27 <X> T_18_18.lc_trk_g3_3
 (24 12)  (952 300)  (952 300)  routing T_18_18.sp4_h_r_27 <X> T_18_18.lc_trk_g3_3
 (28 12)  (956 300)  (956 300)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 300)  (957 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 300)  (960 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (965 300)  (965 300)  LC_6 Logic Functioning bit
 (38 12)  (966 300)  (966 300)  LC_6 Logic Functioning bit
 (40 12)  (968 300)  (968 300)  LC_6 Logic Functioning bit
 (41 12)  (969 300)  (969 300)  LC_6 Logic Functioning bit
 (42 12)  (970 300)  (970 300)  LC_6 Logic Functioning bit
 (43 12)  (971 300)  (971 300)  LC_6 Logic Functioning bit
 (46 12)  (974 300)  (974 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (52 12)  (980 300)  (980 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (949 301)  (949 301)  routing T_18_18.sp4_h_r_27 <X> T_18_18.lc_trk_g3_3
 (22 13)  (950 301)  (950 301)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (952 301)  (952 301)  routing T_18_18.tnr_op_2 <X> T_18_18.lc_trk_g3_2
 (26 13)  (954 301)  (954 301)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 301)  (955 301)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 301)  (957 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 301)  (958 301)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 301)  (959 301)  routing T_18_18.lc_trk_g0_3 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 301)  (960 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (961 301)  (961 301)  routing T_18_18.lc_trk_g2_0 <X> T_18_18.input_2_6
 (39 13)  (967 301)  (967 301)  LC_6 Logic Functioning bit
 (40 13)  (968 301)  (968 301)  LC_6 Logic Functioning bit
 (42 13)  (970 301)  (970 301)  LC_6 Logic Functioning bit
 (48 13)  (976 301)  (976 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (942 302)  (942 302)  routing T_18_18.rgt_op_4 <X> T_18_18.lc_trk_g3_4
 (21 14)  (949 302)  (949 302)  routing T_18_18.sp4_v_t_18 <X> T_18_18.lc_trk_g3_7
 (22 14)  (950 302)  (950 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (951 302)  (951 302)  routing T_18_18.sp4_v_t_18 <X> T_18_18.lc_trk_g3_7
 (31 14)  (959 302)  (959 302)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 302)  (960 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 302)  (961 302)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (39 14)  (967 302)  (967 302)  LC_7 Logic Functioning bit
 (43 14)  (971 302)  (971 302)  LC_7 Logic Functioning bit
 (50 14)  (978 302)  (978 302)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (979 302)  (979 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (943 303)  (943 303)  routing T_18_18.rgt_op_4 <X> T_18_18.lc_trk_g3_4
 (17 15)  (945 303)  (945 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (950 303)  (950 303)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (952 303)  (952 303)  routing T_18_18.tnl_op_6 <X> T_18_18.lc_trk_g3_6
 (25 15)  (953 303)  (953 303)  routing T_18_18.tnl_op_6 <X> T_18_18.lc_trk_g3_6
 (26 15)  (954 303)  (954 303)  routing T_18_18.lc_trk_g0_3 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 303)  (957 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (38 15)  (966 303)  (966 303)  LC_7 Logic Functioning bit
 (42 15)  (970 303)  (970 303)  LC_7 Logic Functioning bit


LogicTile_19_18

 (26 0)  (1008 288)  (1008 288)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 288)  (1010 288)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 288)  (1011 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 288)  (1013 288)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 288)  (1014 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 288)  (1015 288)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 288)  (1016 288)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 288)  (1017 288)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.input_2_0
 (40 0)  (1022 288)  (1022 288)  LC_0 Logic Functioning bit
 (41 0)  (1023 288)  (1023 288)  LC_0 Logic Functioning bit
 (42 0)  (1024 288)  (1024 288)  LC_0 Logic Functioning bit
 (43 0)  (1025 288)  (1025 288)  LC_0 Logic Functioning bit
 (22 1)  (1004 289)  (1004 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1005 289)  (1005 289)  routing T_19_18.sp12_h_l_17 <X> T_19_18.lc_trk_g0_2
 (25 1)  (1007 289)  (1007 289)  routing T_19_18.sp12_h_l_17 <X> T_19_18.lc_trk_g0_2
 (27 1)  (1009 289)  (1009 289)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 289)  (1010 289)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 289)  (1011 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 289)  (1012 289)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 289)  (1013 289)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 289)  (1014 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1016 289)  (1016 289)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.input_2_0
 (35 1)  (1017 289)  (1017 289)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.input_2_0
 (37 1)  (1019 289)  (1019 289)  LC_0 Logic Functioning bit
 (38 1)  (1020 289)  (1020 289)  LC_0 Logic Functioning bit
 (40 1)  (1022 289)  (1022 289)  LC_0 Logic Functioning bit
 (43 1)  (1025 289)  (1025 289)  LC_0 Logic Functioning bit
 (22 2)  (1004 290)  (1004 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (28 2)  (1010 290)  (1010 290)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 290)  (1011 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 290)  (1012 290)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 290)  (1014 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 290)  (1016 290)  routing T_19_18.lc_trk_g1_1 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (42 2)  (1024 290)  (1024 290)  LC_1 Logic Functioning bit
 (43 2)  (1025 290)  (1025 290)  LC_1 Logic Functioning bit
 (21 3)  (1003 291)  (1003 291)  routing T_19_18.sp4_r_v_b_31 <X> T_19_18.lc_trk_g0_7
 (26 3)  (1008 291)  (1008 291)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 291)  (1009 291)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 291)  (1011 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 291)  (1014 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1015 291)  (1015 291)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.input_2_1
 (34 3)  (1016 291)  (1016 291)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.input_2_1
 (37 3)  (1019 291)  (1019 291)  LC_1 Logic Functioning bit
 (39 3)  (1021 291)  (1021 291)  LC_1 Logic Functioning bit
 (40 3)  (1022 291)  (1022 291)  LC_1 Logic Functioning bit
 (14 4)  (996 292)  (996 292)  routing T_19_18.bnr_op_0 <X> T_19_18.lc_trk_g1_0
 (15 4)  (997 292)  (997 292)  routing T_19_18.bot_op_1 <X> T_19_18.lc_trk_g1_1
 (17 4)  (999 292)  (999 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (1008 292)  (1008 292)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 292)  (1010 292)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 292)  (1011 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 292)  (1013 292)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 292)  (1014 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 292)  (1015 292)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 292)  (1016 292)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 292)  (1017 292)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.input_2_2
 (36 4)  (1018 292)  (1018 292)  LC_2 Logic Functioning bit
 (37 4)  (1019 292)  (1019 292)  LC_2 Logic Functioning bit
 (38 4)  (1020 292)  (1020 292)  LC_2 Logic Functioning bit
 (39 4)  (1021 292)  (1021 292)  LC_2 Logic Functioning bit
 (14 5)  (996 293)  (996 293)  routing T_19_18.bnr_op_0 <X> T_19_18.lc_trk_g1_0
 (17 5)  (999 293)  (999 293)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (1004 293)  (1004 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1006 293)  (1006 293)  routing T_19_18.bot_op_2 <X> T_19_18.lc_trk_g1_2
 (27 5)  (1009 293)  (1009 293)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 293)  (1010 293)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 293)  (1011 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 293)  (1012 293)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 293)  (1013 293)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 293)  (1014 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1016 293)  (1016 293)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.input_2_2
 (35 5)  (1017 293)  (1017 293)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.input_2_2
 (36 5)  (1018 293)  (1018 293)  LC_2 Logic Functioning bit
 (39 5)  (1021 293)  (1021 293)  LC_2 Logic Functioning bit
 (41 5)  (1023 293)  (1023 293)  LC_2 Logic Functioning bit
 (42 5)  (1024 293)  (1024 293)  LC_2 Logic Functioning bit
 (11 6)  (993 294)  (993 294)  routing T_19_18.sp4_v_b_2 <X> T_19_18.sp4_v_t_40
 (12 6)  (994 294)  (994 294)  routing T_19_18.sp4_v_t_46 <X> T_19_18.sp4_h_l_40
 (15 6)  (997 294)  (997 294)  routing T_19_18.bot_op_5 <X> T_19_18.lc_trk_g1_5
 (17 6)  (999 294)  (999 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (1003 294)  (1003 294)  routing T_19_18.bnr_op_7 <X> T_19_18.lc_trk_g1_7
 (22 6)  (1004 294)  (1004 294)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (1008 294)  (1008 294)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 294)  (1009 294)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 294)  (1011 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 294)  (1012 294)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 294)  (1013 294)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 294)  (1014 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 294)  (1015 294)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 294)  (1016 294)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 294)  (1017 294)  routing T_19_18.lc_trk_g0_7 <X> T_19_18.input_2_3
 (37 6)  (1019 294)  (1019 294)  LC_3 Logic Functioning bit
 (38 6)  (1020 294)  (1020 294)  LC_3 Logic Functioning bit
 (41 6)  (1023 294)  (1023 294)  LC_3 Logic Functioning bit
 (42 6)  (1024 294)  (1024 294)  LC_3 Logic Functioning bit
 (11 7)  (993 295)  (993 295)  routing T_19_18.sp4_v_t_46 <X> T_19_18.sp4_h_l_40
 (12 7)  (994 295)  (994 295)  routing T_19_18.sp4_v_b_2 <X> T_19_18.sp4_v_t_40
 (13 7)  (995 295)  (995 295)  routing T_19_18.sp4_v_t_46 <X> T_19_18.sp4_h_l_40
 (21 7)  (1003 295)  (1003 295)  routing T_19_18.bnr_op_7 <X> T_19_18.lc_trk_g1_7
 (22 7)  (1004 295)  (1004 295)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1006 295)  (1006 295)  routing T_19_18.bot_op_6 <X> T_19_18.lc_trk_g1_6
 (26 7)  (1008 295)  (1008 295)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 295)  (1009 295)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 295)  (1010 295)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 295)  (1011 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 295)  (1012 295)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 295)  (1013 295)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 295)  (1014 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1017 295)  (1017 295)  routing T_19_18.lc_trk_g0_7 <X> T_19_18.input_2_3
 (37 7)  (1019 295)  (1019 295)  LC_3 Logic Functioning bit
 (38 7)  (1020 295)  (1020 295)  LC_3 Logic Functioning bit
 (40 7)  (1022 295)  (1022 295)  LC_3 Logic Functioning bit
 (43 7)  (1025 295)  (1025 295)  LC_3 Logic Functioning bit
 (48 7)  (1030 295)  (1030 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 8)  (1004 296)  (1004 296)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1006 296)  (1006 296)  routing T_19_18.tnr_op_3 <X> T_19_18.lc_trk_g2_3
 (26 8)  (1008 296)  (1008 296)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 296)  (1010 296)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 296)  (1011 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 296)  (1012 296)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 296)  (1014 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 296)  (1015 296)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (40 8)  (1022 296)  (1022 296)  LC_4 Logic Functioning bit
 (41 8)  (1023 296)  (1023 296)  LC_4 Logic Functioning bit
 (42 8)  (1024 296)  (1024 296)  LC_4 Logic Functioning bit
 (43 8)  (1025 296)  (1025 296)  LC_4 Logic Functioning bit
 (46 8)  (1028 296)  (1028 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (1033 296)  (1033 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (1008 297)  (1008 297)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 297)  (1009 297)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 297)  (1011 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 297)  (1013 297)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 297)  (1018 297)  LC_4 Logic Functioning bit
 (37 9)  (1019 297)  (1019 297)  LC_4 Logic Functioning bit
 (38 9)  (1020 297)  (1020 297)  LC_4 Logic Functioning bit
 (39 9)  (1021 297)  (1021 297)  LC_4 Logic Functioning bit
 (47 9)  (1029 297)  (1029 297)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (1030 297)  (1030 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (996 298)  (996 298)  routing T_19_18.bnl_op_4 <X> T_19_18.lc_trk_g2_4
 (15 10)  (997 298)  (997 298)  routing T_19_18.tnr_op_5 <X> T_19_18.lc_trk_g2_5
 (17 10)  (999 298)  (999 298)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (26 10)  (1008 298)  (1008 298)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 298)  (1009 298)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 298)  (1011 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 298)  (1012 298)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 298)  (1014 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 298)  (1016 298)  routing T_19_18.lc_trk_g1_1 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 298)  (1018 298)  LC_5 Logic Functioning bit
 (38 10)  (1020 298)  (1020 298)  LC_5 Logic Functioning bit
 (41 10)  (1023 298)  (1023 298)  LC_5 Logic Functioning bit
 (43 10)  (1025 298)  (1025 298)  LC_5 Logic Functioning bit
 (14 11)  (996 299)  (996 299)  routing T_19_18.bnl_op_4 <X> T_19_18.lc_trk_g2_4
 (17 11)  (999 299)  (999 299)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (1004 299)  (1004 299)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (1006 299)  (1006 299)  routing T_19_18.tnr_op_6 <X> T_19_18.lc_trk_g2_6
 (26 11)  (1008 299)  (1008 299)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 299)  (1009 299)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 299)  (1011 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (1019 299)  (1019 299)  LC_5 Logic Functioning bit
 (39 11)  (1021 299)  (1021 299)  LC_5 Logic Functioning bit
 (41 11)  (1023 299)  (1023 299)  LC_5 Logic Functioning bit
 (43 11)  (1025 299)  (1025 299)  LC_5 Logic Functioning bit
 (14 12)  (996 300)  (996 300)  routing T_19_18.bnl_op_0 <X> T_19_18.lc_trk_g3_0
 (26 12)  (1008 300)  (1008 300)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 300)  (1010 300)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 300)  (1011 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 300)  (1012 300)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 300)  (1014 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 300)  (1016 300)  routing T_19_18.lc_trk_g1_0 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 300)  (1018 300)  LC_6 Logic Functioning bit
 (37 12)  (1019 300)  (1019 300)  LC_6 Logic Functioning bit
 (50 12)  (1032 300)  (1032 300)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1033 300)  (1033 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (996 301)  (996 301)  routing T_19_18.bnl_op_0 <X> T_19_18.lc_trk_g3_0
 (17 13)  (999 301)  (999 301)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (26 13)  (1008 301)  (1008 301)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 301)  (1010 301)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 301)  (1011 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (38 13)  (1020 301)  (1020 301)  LC_6 Logic Functioning bit
 (39 13)  (1021 301)  (1021 301)  LC_6 Logic Functioning bit
 (40 13)  (1022 301)  (1022 301)  LC_6 Logic Functioning bit
 (41 13)  (1023 301)  (1023 301)  LC_6 Logic Functioning bit
 (42 13)  (1024 301)  (1024 301)  LC_6 Logic Functioning bit
 (43 13)  (1025 301)  (1025 301)  LC_6 Logic Functioning bit
 (5 14)  (987 302)  (987 302)  routing T_19_18.sp4_v_b_9 <X> T_19_18.sp4_h_l_44
 (12 14)  (994 302)  (994 302)  routing T_19_18.sp4_v_t_46 <X> T_19_18.sp4_h_l_46
 (15 14)  (997 302)  (997 302)  routing T_19_18.tnr_op_5 <X> T_19_18.lc_trk_g3_5
 (17 14)  (999 302)  (999 302)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (1004 302)  (1004 302)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1006 302)  (1006 302)  routing T_19_18.tnr_op_7 <X> T_19_18.lc_trk_g3_7
 (25 14)  (1007 302)  (1007 302)  routing T_19_18.wire_logic_cluster/lc_6/out <X> T_19_18.lc_trk_g3_6
 (26 14)  (1008 302)  (1008 302)  routing T_19_18.lc_trk_g0_7 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (1011 302)  (1011 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 302)  (1013 302)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 302)  (1014 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 302)  (1015 302)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 302)  (1016 302)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 302)  (1018 302)  LC_7 Logic Functioning bit
 (37 14)  (1019 302)  (1019 302)  LC_7 Logic Functioning bit
 (38 14)  (1020 302)  (1020 302)  LC_7 Logic Functioning bit
 (39 14)  (1021 302)  (1021 302)  LC_7 Logic Functioning bit
 (40 14)  (1022 302)  (1022 302)  LC_7 Logic Functioning bit
 (41 14)  (1023 302)  (1023 302)  LC_7 Logic Functioning bit
 (50 14)  (1032 302)  (1032 302)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (1033 302)  (1033 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (11 15)  (993 303)  (993 303)  routing T_19_18.sp4_v_t_46 <X> T_19_18.sp4_h_l_46
 (22 15)  (1004 303)  (1004 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1008 303)  (1008 303)  routing T_19_18.lc_trk_g0_7 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 303)  (1011 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 303)  (1012 303)  routing T_19_18.lc_trk_g0_2 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 303)  (1013 303)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (42 15)  (1024 303)  (1024 303)  LC_7 Logic Functioning bit
 (43 15)  (1025 303)  (1025 303)  LC_7 Logic Functioning bit


LogicTile_20_18

 (6 0)  (1042 288)  (1042 288)  routing T_20_18.sp4_v_t_44 <X> T_20_18.sp4_v_b_0
 (14 0)  (1050 288)  (1050 288)  routing T_20_18.bnr_op_0 <X> T_20_18.lc_trk_g0_0
 (15 0)  (1051 288)  (1051 288)  routing T_20_18.bot_op_1 <X> T_20_18.lc_trk_g0_1
 (17 0)  (1053 288)  (1053 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (1058 288)  (1058 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1059 288)  (1059 288)  routing T_20_18.sp4_v_b_19 <X> T_20_18.lc_trk_g0_3
 (24 0)  (1060 288)  (1060 288)  routing T_20_18.sp4_v_b_19 <X> T_20_18.lc_trk_g0_3
 (27 0)  (1063 288)  (1063 288)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 288)  (1064 288)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 288)  (1065 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 288)  (1066 288)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 288)  (1067 288)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 288)  (1068 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 288)  (1069 288)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 288)  (1071 288)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.input_2_0
 (41 0)  (1077 288)  (1077 288)  LC_0 Logic Functioning bit
 (42 0)  (1078 288)  (1078 288)  LC_0 Logic Functioning bit
 (5 1)  (1041 289)  (1041 289)  routing T_20_18.sp4_v_t_44 <X> T_20_18.sp4_v_b_0
 (14 1)  (1050 289)  (1050 289)  routing T_20_18.bnr_op_0 <X> T_20_18.lc_trk_g0_0
 (17 1)  (1053 289)  (1053 289)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (1058 289)  (1058 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1060 289)  (1060 289)  routing T_20_18.bot_op_2 <X> T_20_18.lc_trk_g0_2
 (27 1)  (1063 289)  (1063 289)  routing T_20_18.lc_trk_g1_1 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 289)  (1065 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 289)  (1066 289)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 289)  (1067 289)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 289)  (1068 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1071 289)  (1071 289)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.input_2_0
 (38 1)  (1074 289)  (1074 289)  LC_0 Logic Functioning bit
 (40 1)  (1076 289)  (1076 289)  LC_0 Logic Functioning bit
 (27 2)  (1063 290)  (1063 290)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 290)  (1065 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 290)  (1066 290)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 290)  (1068 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 290)  (1069 290)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 290)  (1070 290)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 290)  (1072 290)  LC_1 Logic Functioning bit
 (37 2)  (1073 290)  (1073 290)  LC_1 Logic Functioning bit
 (39 2)  (1075 290)  (1075 290)  LC_1 Logic Functioning bit
 (40 2)  (1076 290)  (1076 290)  LC_1 Logic Functioning bit
 (41 2)  (1077 290)  (1077 290)  LC_1 Logic Functioning bit
 (42 2)  (1078 290)  (1078 290)  LC_1 Logic Functioning bit
 (43 2)  (1079 290)  (1079 290)  LC_1 Logic Functioning bit
 (50 2)  (1086 290)  (1086 290)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (1058 291)  (1058 291)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1060 291)  (1060 291)  routing T_20_18.top_op_6 <X> T_20_18.lc_trk_g0_6
 (25 3)  (1061 291)  (1061 291)  routing T_20_18.top_op_6 <X> T_20_18.lc_trk_g0_6
 (31 3)  (1067 291)  (1067 291)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 291)  (1072 291)  LC_1 Logic Functioning bit
 (37 3)  (1073 291)  (1073 291)  LC_1 Logic Functioning bit
 (39 3)  (1075 291)  (1075 291)  LC_1 Logic Functioning bit
 (40 3)  (1076 291)  (1076 291)  LC_1 Logic Functioning bit
 (41 3)  (1077 291)  (1077 291)  LC_1 Logic Functioning bit
 (42 3)  (1078 291)  (1078 291)  LC_1 Logic Functioning bit
 (43 3)  (1079 291)  (1079 291)  LC_1 Logic Functioning bit
 (51 3)  (1087 291)  (1087 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (11 4)  (1047 292)  (1047 292)  routing T_20_18.sp4_h_l_46 <X> T_20_18.sp4_v_b_5
 (13 4)  (1049 292)  (1049 292)  routing T_20_18.sp4_h_l_46 <X> T_20_18.sp4_v_b_5
 (15 4)  (1051 292)  (1051 292)  routing T_20_18.lft_op_1 <X> T_20_18.lc_trk_g1_1
 (17 4)  (1053 292)  (1053 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1054 292)  (1054 292)  routing T_20_18.lft_op_1 <X> T_20_18.lc_trk_g1_1
 (22 4)  (1058 292)  (1058 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1060 292)  (1060 292)  routing T_20_18.bot_op_3 <X> T_20_18.lc_trk_g1_3
 (31 4)  (1067 292)  (1067 292)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 292)  (1068 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 292)  (1069 292)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 292)  (1072 292)  LC_2 Logic Functioning bit
 (38 4)  (1074 292)  (1074 292)  LC_2 Logic Functioning bit
 (12 5)  (1048 293)  (1048 293)  routing T_20_18.sp4_h_l_46 <X> T_20_18.sp4_v_b_5
 (15 5)  (1051 293)  (1051 293)  routing T_20_18.bot_op_0 <X> T_20_18.lc_trk_g1_0
 (17 5)  (1053 293)  (1053 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 5)  (1063 293)  (1063 293)  routing T_20_18.lc_trk_g1_1 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 293)  (1065 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 293)  (1067 293)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (1073 293)  (1073 293)  LC_2 Logic Functioning bit
 (39 5)  (1075 293)  (1075 293)  LC_2 Logic Functioning bit
 (5 6)  (1041 294)  (1041 294)  routing T_20_18.sp4_v_b_3 <X> T_20_18.sp4_h_l_38
 (16 6)  (1052 294)  (1052 294)  routing T_20_18.sp12_h_l_18 <X> T_20_18.lc_trk_g1_5
 (17 6)  (1053 294)  (1053 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (21 6)  (1057 294)  (1057 294)  routing T_20_18.wire_logic_cluster/lc_7/out <X> T_20_18.lc_trk_g1_7
 (22 6)  (1058 294)  (1058 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (1065 294)  (1065 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 294)  (1066 294)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 294)  (1067 294)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 294)  (1068 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 294)  (1069 294)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (1076 294)  (1076 294)  LC_3 Logic Functioning bit
 (41 6)  (1077 294)  (1077 294)  LC_3 Logic Functioning bit
 (50 6)  (1086 294)  (1086 294)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (1051 295)  (1051 295)  routing T_20_18.bot_op_4 <X> T_20_18.lc_trk_g1_4
 (17 7)  (1053 295)  (1053 295)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (1054 295)  (1054 295)  routing T_20_18.sp12_h_l_18 <X> T_20_18.lc_trk_g1_5
 (26 7)  (1062 295)  (1062 295)  routing T_20_18.lc_trk_g0_3 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 295)  (1065 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 295)  (1066 295)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 295)  (1067 295)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (1073 295)  (1073 295)  LC_3 Logic Functioning bit
 (38 7)  (1074 295)  (1074 295)  LC_3 Logic Functioning bit
 (39 7)  (1075 295)  (1075 295)  LC_3 Logic Functioning bit
 (17 8)  (1053 296)  (1053 296)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1054 296)  (1054 296)  routing T_20_18.bnl_op_1 <X> T_20_18.lc_trk_g2_1
 (26 8)  (1062 296)  (1062 296)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 296)  (1063 296)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 296)  (1064 296)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 296)  (1065 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 296)  (1067 296)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 296)  (1068 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 296)  (1069 296)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 296)  (1072 296)  LC_4 Logic Functioning bit
 (41 8)  (1077 296)  (1077 296)  LC_4 Logic Functioning bit
 (8 9)  (1044 297)  (1044 297)  routing T_20_18.sp4_h_l_42 <X> T_20_18.sp4_v_b_7
 (9 9)  (1045 297)  (1045 297)  routing T_20_18.sp4_h_l_42 <X> T_20_18.sp4_v_b_7
 (18 9)  (1054 297)  (1054 297)  routing T_20_18.bnl_op_1 <X> T_20_18.lc_trk_g2_1
 (26 9)  (1062 297)  (1062 297)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 297)  (1063 297)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 297)  (1065 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 297)  (1066 297)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (1068 297)  (1068 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (1073 297)  (1073 297)  LC_4 Logic Functioning bit
 (39 9)  (1075 297)  (1075 297)  LC_4 Logic Functioning bit
 (42 9)  (1078 297)  (1078 297)  LC_4 Logic Functioning bit
 (47 9)  (1083 297)  (1083 297)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (16 10)  (1052 298)  (1052 298)  routing T_20_18.sp4_v_b_37 <X> T_20_18.lc_trk_g2_5
 (17 10)  (1053 298)  (1053 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1054 298)  (1054 298)  routing T_20_18.sp4_v_b_37 <X> T_20_18.lc_trk_g2_5
 (22 10)  (1058 298)  (1058 298)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1060 298)  (1060 298)  routing T_20_18.tnl_op_7 <X> T_20_18.lc_trk_g2_7
 (25 10)  (1061 298)  (1061 298)  routing T_20_18.wire_logic_cluster/lc_6/out <X> T_20_18.lc_trk_g2_6
 (29 10)  (1065 298)  (1065 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 298)  (1068 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 298)  (1070 298)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 298)  (1071 298)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.input_2_5
 (37 10)  (1073 298)  (1073 298)  LC_5 Logic Functioning bit
 (40 10)  (1076 298)  (1076 298)  LC_5 Logic Functioning bit
 (18 11)  (1054 299)  (1054 299)  routing T_20_18.sp4_v_b_37 <X> T_20_18.lc_trk_g2_5
 (21 11)  (1057 299)  (1057 299)  routing T_20_18.tnl_op_7 <X> T_20_18.lc_trk_g2_7
 (22 11)  (1058 299)  (1058 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (1065 299)  (1065 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 299)  (1066 299)  routing T_20_18.lc_trk_g0_2 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 299)  (1067 299)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 299)  (1068 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (1070 299)  (1070 299)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.input_2_5
 (37 11)  (1073 299)  (1073 299)  LC_5 Logic Functioning bit
 (41 11)  (1077 299)  (1077 299)  LC_5 Logic Functioning bit
 (43 11)  (1079 299)  (1079 299)  LC_5 Logic Functioning bit
 (21 12)  (1057 300)  (1057 300)  routing T_20_18.wire_logic_cluster/lc_3/out <X> T_20_18.lc_trk_g3_3
 (22 12)  (1058 300)  (1058 300)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (1061 300)  (1061 300)  routing T_20_18.bnl_op_2 <X> T_20_18.lc_trk_g3_2
 (27 12)  (1063 300)  (1063 300)  routing T_20_18.lc_trk_g1_0 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 300)  (1065 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 300)  (1068 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 300)  (1069 300)  routing T_20_18.lc_trk_g2_1 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (38 12)  (1074 300)  (1074 300)  LC_6 Logic Functioning bit
 (41 12)  (1077 300)  (1077 300)  LC_6 Logic Functioning bit
 (43 12)  (1079 300)  (1079 300)  LC_6 Logic Functioning bit
 (46 12)  (1082 300)  (1082 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (1086 300)  (1086 300)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1087 300)  (1087 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (1058 301)  (1058 301)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1061 301)  (1061 301)  routing T_20_18.bnl_op_2 <X> T_20_18.lc_trk_g3_2
 (26 13)  (1062 301)  (1062 301)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 301)  (1063 301)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 301)  (1065 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (1072 301)  (1072 301)  LC_6 Logic Functioning bit
 (38 13)  (1074 301)  (1074 301)  LC_6 Logic Functioning bit
 (41 13)  (1077 301)  (1077 301)  LC_6 Logic Functioning bit
 (47 13)  (1083 301)  (1083 301)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (51 13)  (1087 301)  (1087 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (1041 302)  (1041 302)  routing T_20_18.sp4_v_t_44 <X> T_20_18.sp4_h_l_44
 (25 14)  (1061 302)  (1061 302)  routing T_20_18.wire_logic_cluster/lc_6/out <X> T_20_18.lc_trk_g3_6
 (27 14)  (1063 302)  (1063 302)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 302)  (1065 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 302)  (1066 302)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 302)  (1067 302)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 302)  (1068 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (50 14)  (1086 302)  (1086 302)  Cascade bit: LH_LC07_inmux02_5

 (6 15)  (1042 303)  (1042 303)  routing T_20_18.sp4_v_t_44 <X> T_20_18.sp4_h_l_44
 (12 15)  (1048 303)  (1048 303)  routing T_20_18.sp4_h_l_46 <X> T_20_18.sp4_v_t_46
 (22 15)  (1058 303)  (1058 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1062 303)  (1062 303)  routing T_20_18.lc_trk_g0_3 <X> T_20_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 303)  (1065 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 303)  (1067 303)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 303)  (1072 303)  LC_7 Logic Functioning bit
 (41 15)  (1077 303)  (1077 303)  LC_7 Logic Functioning bit


LogicTile_21_18

 (6 0)  (1096 288)  (1096 288)  routing T_21_18.sp4_v_t_44 <X> T_21_18.sp4_v_b_0
 (10 0)  (1100 288)  (1100 288)  routing T_21_18.sp4_v_t_45 <X> T_21_18.sp4_h_r_1
 (17 0)  (1107 288)  (1107 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (1112 288)  (1112 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (1116 288)  (1116 288)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 288)  (1117 288)  routing T_21_18.lc_trk_g1_0 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 288)  (1119 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 288)  (1121 288)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 288)  (1122 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 288)  (1123 288)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 288)  (1126 288)  LC_0 Logic Functioning bit
 (38 0)  (1128 288)  (1128 288)  LC_0 Logic Functioning bit
 (41 0)  (1131 288)  (1131 288)  LC_0 Logic Functioning bit
 (43 0)  (1133 288)  (1133 288)  LC_0 Logic Functioning bit
 (45 0)  (1135 288)  (1135 288)  LC_0 Logic Functioning bit
 (5 1)  (1095 289)  (1095 289)  routing T_21_18.sp4_v_t_44 <X> T_21_18.sp4_v_b_0
 (18 1)  (1108 289)  (1108 289)  routing T_21_18.sp4_r_v_b_34 <X> T_21_18.lc_trk_g0_1
 (22 1)  (1112 289)  (1112 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1116 289)  (1116 289)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 289)  (1118 289)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 289)  (1119 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 289)  (1121 289)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 289)  (1122 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1125 289)  (1125 289)  routing T_21_18.lc_trk_g0_2 <X> T_21_18.input_2_0
 (37 1)  (1127 289)  (1127 289)  LC_0 Logic Functioning bit
 (48 1)  (1138 289)  (1138 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (1141 289)  (1141 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1090 290)  (1090 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 290)  (1091 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 290)  (1092 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 3)  (1093 291)  (1093 291)  routing T_21_18.sp12_v_b_0 <X> T_21_18.sp12_h_l_23
 (8 3)  (1098 291)  (1098 291)  routing T_21_18.sp4_v_b_10 <X> T_21_18.sp4_v_t_36
 (10 3)  (1100 291)  (1100 291)  routing T_21_18.sp4_v_b_10 <X> T_21_18.sp4_v_t_36
 (22 3)  (1112 291)  (1112 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1113 291)  (1113 291)  routing T_21_18.sp4_v_b_22 <X> T_21_18.lc_trk_g0_6
 (24 3)  (1114 291)  (1114 291)  routing T_21_18.sp4_v_b_22 <X> T_21_18.lc_trk_g0_6
 (8 4)  (1098 292)  (1098 292)  routing T_21_18.sp4_v_b_10 <X> T_21_18.sp4_h_r_4
 (9 4)  (1099 292)  (1099 292)  routing T_21_18.sp4_v_b_10 <X> T_21_18.sp4_h_r_4
 (10 4)  (1100 292)  (1100 292)  routing T_21_18.sp4_v_b_10 <X> T_21_18.sp4_h_r_4
 (14 4)  (1104 292)  (1104 292)  routing T_21_18.wire_logic_cluster/lc_0/out <X> T_21_18.lc_trk_g1_0
 (22 4)  (1112 292)  (1112 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1114 292)  (1114 292)  routing T_21_18.bot_op_3 <X> T_21_18.lc_trk_g1_3
 (26 4)  (1116 292)  (1116 292)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (1119 292)  (1119 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 292)  (1122 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 292)  (1123 292)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 292)  (1124 292)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 292)  (1126 292)  LC_2 Logic Functioning bit
 (38 4)  (1128 292)  (1128 292)  LC_2 Logic Functioning bit
 (43 4)  (1133 292)  (1133 292)  LC_2 Logic Functioning bit
 (45 4)  (1135 292)  (1135 292)  LC_2 Logic Functioning bit
 (51 4)  (1141 292)  (1141 292)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (17 5)  (1107 293)  (1107 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1116 293)  (1116 293)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 293)  (1118 293)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 293)  (1119 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 293)  (1121 293)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 293)  (1122 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1125 293)  (1125 293)  routing T_21_18.lc_trk_g0_2 <X> T_21_18.input_2_2
 (37 5)  (1127 293)  (1127 293)  LC_2 Logic Functioning bit
 (39 5)  (1129 293)  (1129 293)  LC_2 Logic Functioning bit
 (51 5)  (1141 293)  (1141 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (10 6)  (1100 294)  (1100 294)  routing T_21_18.sp4_v_b_11 <X> T_21_18.sp4_h_l_41
 (15 6)  (1105 294)  (1105 294)  routing T_21_18.bot_op_5 <X> T_21_18.lc_trk_g1_5
 (17 6)  (1107 294)  (1107 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (4 7)  (1094 295)  (1094 295)  routing T_21_18.sp4_v_b_10 <X> T_21_18.sp4_h_l_38
 (21 8)  (1111 296)  (1111 296)  routing T_21_18.bnl_op_3 <X> T_21_18.lc_trk_g2_3
 (22 8)  (1112 296)  (1112 296)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (1115 296)  (1115 296)  routing T_21_18.wire_logic_cluster/lc_2/out <X> T_21_18.lc_trk_g2_2
 (26 8)  (1116 296)  (1116 296)  routing T_21_18.lc_trk_g0_6 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (32 8)  (1122 296)  (1122 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (1130 296)  (1130 296)  LC_4 Logic Functioning bit
 (42 8)  (1132 296)  (1132 296)  LC_4 Logic Functioning bit
 (14 9)  (1104 297)  (1104 297)  routing T_21_18.sp12_v_b_16 <X> T_21_18.lc_trk_g2_0
 (16 9)  (1106 297)  (1106 297)  routing T_21_18.sp12_v_b_16 <X> T_21_18.lc_trk_g2_0
 (17 9)  (1107 297)  (1107 297)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (21 9)  (1111 297)  (1111 297)  routing T_21_18.bnl_op_3 <X> T_21_18.lc_trk_g2_3
 (22 9)  (1112 297)  (1112 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1116 297)  (1116 297)  routing T_21_18.lc_trk_g0_6 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 297)  (1119 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 297)  (1121 297)  routing T_21_18.lc_trk_g0_3 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (41 9)  (1131 297)  (1131 297)  LC_4 Logic Functioning bit
 (43 9)  (1133 297)  (1133 297)  LC_4 Logic Functioning bit
 (8 10)  (1098 298)  (1098 298)  routing T_21_18.sp4_v_t_42 <X> T_21_18.sp4_h_l_42
 (9 10)  (1099 298)  (1099 298)  routing T_21_18.sp4_v_t_42 <X> T_21_18.sp4_h_l_42
 (21 10)  (1111 298)  (1111 298)  routing T_21_18.sp4_v_t_26 <X> T_21_18.lc_trk_g2_7
 (22 10)  (1112 298)  (1112 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1113 298)  (1113 298)  routing T_21_18.sp4_v_t_26 <X> T_21_18.lc_trk_g2_7
 (25 10)  (1115 298)  (1115 298)  routing T_21_18.sp4_v_b_38 <X> T_21_18.lc_trk_g2_6
 (28 10)  (1118 298)  (1118 298)  routing T_21_18.lc_trk_g2_2 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 298)  (1119 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 298)  (1122 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 298)  (1123 298)  routing T_21_18.lc_trk_g2_0 <X> T_21_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 298)  (1126 298)  LC_5 Logic Functioning bit
 (38 10)  (1128 298)  (1128 298)  LC_5 Logic Functioning bit
 (39 10)  (1129 298)  (1129 298)  LC_5 Logic Functioning bit
 (40 10)  (1130 298)  (1130 298)  LC_5 Logic Functioning bit
 (41 10)  (1131 298)  (1131 298)  LC_5 Logic Functioning bit
 (42 10)  (1132 298)  (1132 298)  LC_5 Logic Functioning bit
 (43 10)  (1133 298)  (1133 298)  LC_5 Logic Functioning bit
 (47 10)  (1137 298)  (1137 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (1140 298)  (1140 298)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (1111 299)  (1111 299)  routing T_21_18.sp4_v_t_26 <X> T_21_18.lc_trk_g2_7
 (22 11)  (1112 299)  (1112 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1113 299)  (1113 299)  routing T_21_18.sp4_v_b_38 <X> T_21_18.lc_trk_g2_6
 (25 11)  (1115 299)  (1115 299)  routing T_21_18.sp4_v_b_38 <X> T_21_18.lc_trk_g2_6
 (27 11)  (1117 299)  (1117 299)  routing T_21_18.lc_trk_g1_0 <X> T_21_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 299)  (1119 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 299)  (1120 299)  routing T_21_18.lc_trk_g2_2 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (36 11)  (1126 299)  (1126 299)  LC_5 Logic Functioning bit
 (37 11)  (1127 299)  (1127 299)  LC_5 Logic Functioning bit
 (38 11)  (1128 299)  (1128 299)  LC_5 Logic Functioning bit
 (39 11)  (1129 299)  (1129 299)  LC_5 Logic Functioning bit
 (40 11)  (1130 299)  (1130 299)  LC_5 Logic Functioning bit
 (41 11)  (1131 299)  (1131 299)  LC_5 Logic Functioning bit
 (42 11)  (1132 299)  (1132 299)  LC_5 Logic Functioning bit
 (43 11)  (1133 299)  (1133 299)  LC_5 Logic Functioning bit
 (25 12)  (1115 300)  (1115 300)  routing T_21_18.wire_logic_cluster/lc_2/out <X> T_21_18.lc_trk_g3_2
 (26 12)  (1116 300)  (1116 300)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 300)  (1117 300)  routing T_21_18.lc_trk_g3_4 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 300)  (1118 300)  routing T_21_18.lc_trk_g3_4 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 300)  (1119 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 300)  (1120 300)  routing T_21_18.lc_trk_g3_4 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 300)  (1122 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 300)  (1123 300)  routing T_21_18.lc_trk_g2_3 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 300)  (1127 300)  LC_6 Logic Functioning bit
 (39 12)  (1129 300)  (1129 300)  LC_6 Logic Functioning bit
 (40 12)  (1130 300)  (1130 300)  LC_6 Logic Functioning bit
 (42 12)  (1132 300)  (1132 300)  LC_6 Logic Functioning bit
 (22 13)  (1112 301)  (1112 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (1117 301)  (1117 301)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 301)  (1119 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 301)  (1121 301)  routing T_21_18.lc_trk_g2_3 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 301)  (1122 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (1124 301)  (1124 301)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.input_2_6
 (35 13)  (1125 301)  (1125 301)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.input_2_6
 (38 13)  (1128 301)  (1128 301)  LC_6 Logic Functioning bit
 (40 13)  (1130 301)  (1130 301)  LC_6 Logic Functioning bit
 (41 13)  (1131 301)  (1131 301)  LC_6 Logic Functioning bit
 (43 13)  (1133 301)  (1133 301)  LC_6 Logic Functioning bit
 (14 14)  (1104 302)  (1104 302)  routing T_21_18.bnl_op_4 <X> T_21_18.lc_trk_g3_4
 (14 15)  (1104 303)  (1104 303)  routing T_21_18.bnl_op_4 <X> T_21_18.lc_trk_g3_4
 (17 15)  (1107 303)  (1107 303)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_22_18

 (4 8)  (1148 296)  (1148 296)  routing T_22_18.sp4_v_t_43 <X> T_22_18.sp4_v_b_6
 (5 8)  (1149 296)  (1149 296)  routing T_22_18.sp4_v_t_43 <X> T_22_18.sp4_h_r_6
 (19 10)  (1163 298)  (1163 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (2 12)  (1146 300)  (1146 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (3 14)  (1147 302)  (1147 302)  routing T_22_18.sp12_v_b_1 <X> T_22_18.sp12_v_t_22


LogicTile_23_18

 (27 0)  (1225 288)  (1225 288)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 288)  (1226 288)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 288)  (1227 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 288)  (1230 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 288)  (1231 288)  routing T_23_18.lc_trk_g2_1 <X> T_23_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (1235 288)  (1235 288)  LC_0 Logic Functioning bit
 (39 0)  (1237 288)  (1237 288)  LC_0 Logic Functioning bit
 (52 0)  (1250 288)  (1250 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (37 1)  (1235 289)  (1235 289)  LC_0 Logic Functioning bit
 (39 1)  (1237 289)  (1237 289)  LC_0 Logic Functioning bit
 (15 8)  (1213 296)  (1213 296)  routing T_23_18.sp4_h_r_25 <X> T_23_18.lc_trk_g2_1
 (16 8)  (1214 296)  (1214 296)  routing T_23_18.sp4_h_r_25 <X> T_23_18.lc_trk_g2_1
 (17 8)  (1215 296)  (1215 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (1216 297)  (1216 297)  routing T_23_18.sp4_h_r_25 <X> T_23_18.lc_trk_g2_1
 (16 13)  (1214 301)  (1214 301)  routing T_23_18.sp12_v_b_8 <X> T_23_18.lc_trk_g3_0
 (17 13)  (1215 301)  (1215 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0


RAM_Tile_25_18

 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (17 0)  (1323 288)  (1323 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (1324 289)  (1324 289)  routing T_25_18.sp4_r_v_b_34 <X> T_25_18.lc_trk_g0_1
 (22 1)  (1328 289)  (1328 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1331 289)  (1331 289)  routing T_25_18.sp4_r_v_b_33 <X> T_25_18.lc_trk_g0_2
 (26 1)  (1332 289)  (1332 289)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.input0_0
 (27 1)  (1333 289)  (1333 289)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.input0_0
 (28 1)  (1334 289)  (1334 289)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.input0_0
 (29 1)  (1335 289)  (1335 289)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (29 3)  (1335 291)  (1335 291)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_1 input0_1
 (1 4)  (1307 292)  (1307 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (15 4)  (1321 292)  (1321 292)  routing T_25_18.sp4_h_r_9 <X> T_25_18.lc_trk_g1_1
 (16 4)  (1322 292)  (1322 292)  routing T_25_18.sp4_h_r_9 <X> T_25_18.lc_trk_g1_1
 (17 4)  (1323 292)  (1323 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1324 292)  (1324 292)  routing T_25_18.sp4_h_r_9 <X> T_25_18.lc_trk_g1_1
 (26 4)  (1332 292)  (1332 292)  routing T_25_18.lc_trk_g3_7 <X> T_25_18.input0_2
 (1 5)  (1307 293)  (1307 293)  routing T_25_18.lc_trk_g0_2 <X> T_25_18.wire_bram/ram/WCLKE
 (26 5)  (1332 293)  (1332 293)  routing T_25_18.lc_trk_g3_7 <X> T_25_18.input0_2
 (27 5)  (1333 293)  (1333 293)  routing T_25_18.lc_trk_g3_7 <X> T_25_18.input0_2
 (28 5)  (1334 293)  (1334 293)  routing T_25_18.lc_trk_g3_7 <X> T_25_18.input0_2
 (29 5)  (1335 293)  (1335 293)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (15 6)  (1321 294)  (1321 294)  routing T_25_18.sp4_v_t_8 <X> T_25_18.lc_trk_g1_5
 (16 6)  (1322 294)  (1322 294)  routing T_25_18.sp4_v_t_8 <X> T_25_18.lc_trk_g1_5
 (17 6)  (1323 294)  (1323 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (26 6)  (1332 294)  (1332 294)  routing T_25_18.lc_trk_g1_6 <X> T_25_18.input0_3
 (10 7)  (1316 295)  (1316 295)  routing T_25_18.sp4_h_l_46 <X> T_25_18.sp4_v_t_41
 (22 7)  (1328 295)  (1328 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 295)  (1331 295)  routing T_25_18.sp4_r_v_b_30 <X> T_25_18.lc_trk_g1_6
 (26 7)  (1332 295)  (1332 295)  routing T_25_18.lc_trk_g1_6 <X> T_25_18.input0_3
 (27 7)  (1333 295)  (1333 295)  routing T_25_18.lc_trk_g1_6 <X> T_25_18.input0_3
 (29 7)  (1335 295)  (1335 295)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_6 input0_3
 (21 8)  (1327 296)  (1327 296)  routing T_25_18.sp4_h_l_30 <X> T_25_18.lc_trk_g2_3
 (22 8)  (1328 296)  (1328 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_30 lc_trk_g2_3
 (23 8)  (1329 296)  (1329 296)  routing T_25_18.sp4_h_l_30 <X> T_25_18.lc_trk_g2_3
 (24 8)  (1330 296)  (1330 296)  routing T_25_18.sp4_h_l_30 <X> T_25_18.lc_trk_g2_3
 (26 8)  (1332 296)  (1332 296)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.input0_4
 (28 8)  (1334 296)  (1334 296)  routing T_25_18.lc_trk_g2_3 <X> T_25_18.wire_bram/ram/WDATA_3
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (14 9)  (1320 297)  (1320 297)  routing T_25_18.sp4_r_v_b_32 <X> T_25_18.lc_trk_g2_0
 (17 9)  (1323 297)  (1323 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (1327 297)  (1327 297)  routing T_25_18.sp4_h_l_30 <X> T_25_18.lc_trk_g2_3
 (27 9)  (1333 297)  (1333 297)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.input0_4
 (29 9)  (1335 297)  (1335 297)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (30 9)  (1336 297)  (1336 297)  routing T_25_18.lc_trk_g2_3 <X> T_25_18.wire_bram/ram/WDATA_3
 (40 9)  (1346 297)  (1346 297)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (22 10)  (1328 298)  (1328 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1329 298)  (1329 298)  routing T_25_18.sp12_v_t_12 <X> T_25_18.lc_trk_g2_7
 (27 11)  (1333 299)  (1333 299)  routing T_25_18.lc_trk_g3_0 <X> T_25_18.input0_5
 (28 11)  (1334 299)  (1334 299)  routing T_25_18.lc_trk_g3_0 <X> T_25_18.input0_5
 (29 11)  (1335 299)  (1335 299)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (32 11)  (1338 299)  (1338 299)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_2 input2_5
 (33 11)  (1339 299)  (1339 299)  routing T_25_18.lc_trk_g3_2 <X> T_25_18.input2_5
 (34 11)  (1340 299)  (1340 299)  routing T_25_18.lc_trk_g3_2 <X> T_25_18.input2_5
 (35 11)  (1341 299)  (1341 299)  routing T_25_18.lc_trk_g3_2 <X> T_25_18.input2_5
 (5 12)  (1311 300)  (1311 300)  routing T_25_18.sp4_v_b_3 <X> T_25_18.sp4_h_r_9
 (14 12)  (1320 300)  (1320 300)  routing T_25_18.sp4_v_t_13 <X> T_25_18.lc_trk_g3_0
 (22 12)  (1328 300)  (1328 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (1331 300)  (1331 300)  routing T_25_18.sp4_v_t_23 <X> T_25_18.lc_trk_g3_2
 (4 13)  (1310 301)  (1310 301)  routing T_25_18.sp4_v_b_3 <X> T_25_18.sp4_h_r_9
 (6 13)  (1312 301)  (1312 301)  routing T_25_18.sp4_v_b_3 <X> T_25_18.sp4_h_r_9
 (16 13)  (1322 301)  (1322 301)  routing T_25_18.sp4_v_t_13 <X> T_25_18.lc_trk_g3_0
 (17 13)  (1323 301)  (1323 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_13 lc_trk_g3_0
 (22 13)  (1328 301)  (1328 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1329 301)  (1329 301)  routing T_25_18.sp4_v_t_23 <X> T_25_18.lc_trk_g3_2
 (25 13)  (1331 301)  (1331 301)  routing T_25_18.sp4_v_t_23 <X> T_25_18.lc_trk_g3_2
 (28 13)  (1334 301)  (1334 301)  routing T_25_18.lc_trk_g2_0 <X> T_25_18.input0_6
 (29 13)  (1335 301)  (1335 301)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (32 13)  (1338 301)  (1338 301)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_1 input2_6
 (34 13)  (1340 301)  (1340 301)  routing T_25_18.lc_trk_g1_1 <X> T_25_18.input2_6
 (0 14)  (1306 302)  (1306 302)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (6 14)  (1312 302)  (1312 302)  routing T_25_18.sp4_h_l_41 <X> T_25_18.sp4_v_t_44
 (16 14)  (1322 302)  (1322 302)  routing T_25_18.sp4_v_b_29 <X> T_25_18.lc_trk_g3_5
 (17 14)  (1323 302)  (1323 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1324 302)  (1324 302)  routing T_25_18.sp4_v_b_29 <X> T_25_18.lc_trk_g3_5
 (21 14)  (1327 302)  (1327 302)  routing T_25_18.sp4_v_t_26 <X> T_25_18.lc_trk_g3_7
 (22 14)  (1328 302)  (1328 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1329 302)  (1329 302)  routing T_25_18.sp4_v_t_26 <X> T_25_18.lc_trk_g3_7
 (25 14)  (1331 302)  (1331 302)  routing T_25_18.sp4_h_l_27 <X> T_25_18.lc_trk_g3_6
 (26 14)  (1332 302)  (1332 302)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.input0_7
 (35 14)  (1341 302)  (1341 302)  routing T_25_18.lc_trk_g2_7 <X> T_25_18.input2_7
 (0 15)  (1306 303)  (1306 303)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (3 15)  (1309 303)  (1309 303)  routing T_25_18.sp12_h_l_22 <X> T_25_18.sp12_v_t_22
 (21 15)  (1327 303)  (1327 303)  routing T_25_18.sp4_v_t_26 <X> T_25_18.lc_trk_g3_7
 (22 15)  (1328 303)  (1328 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (1329 303)  (1329 303)  routing T_25_18.sp4_h_l_27 <X> T_25_18.lc_trk_g3_6
 (24 15)  (1330 303)  (1330 303)  routing T_25_18.sp4_h_l_27 <X> T_25_18.lc_trk_g3_6
 (26 15)  (1332 303)  (1332 303)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.input0_7
 (27 15)  (1333 303)  (1333 303)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.input0_7
 (28 15)  (1334 303)  (1334 303)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.input0_7
 (29 15)  (1335 303)  (1335 303)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (1338 303)  (1338 303)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (1339 303)  (1339 303)  routing T_25_18.lc_trk_g2_7 <X> T_25_18.input2_7
 (35 15)  (1341 303)  (1341 303)  routing T_25_18.lc_trk_g2_7 <X> T_25_18.input2_7


LogicTile_26_18

 (5 6)  (1353 294)  (1353 294)  routing T_26_18.sp4_v_b_3 <X> T_26_18.sp4_h_l_38
 (3 7)  (1351 295)  (1351 295)  routing T_26_18.sp12_h_l_23 <X> T_26_18.sp12_v_t_23


LogicTile_27_18

 (19 10)  (1421 298)  (1421 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_32_18

 (3 9)  (1675 297)  (1675 297)  routing T_32_18.sp12_h_l_22 <X> T_32_18.sp12_v_b_1


IO_Tile_33_18

 (11 2)  (1737 290)  (1737 290)  routing T_33_18.span4_vert_b_1 <X> T_33_18.span4_vert_t_13


IO_Tile_0_17

 (4 0)  (13 272)  (13 272)  routing T_0_17.span12_horz_0 <X> T_0_17.lc_trk_g0_0
 (16 0)  (1 272)  (1 272)  IOB_0 IO Functioning bit
 (4 1)  (13 273)  (13 273)  routing T_0_17.span12_horz_0 <X> T_0_17.lc_trk_g0_0
 (5 1)  (12 273)  (12 273)  routing T_0_17.span12_horz_0 <X> T_0_17.lc_trk_g0_0
 (7 1)  (10 273)  (10 273)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_0 lc_trk_g0_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (16 4)  (1 276)  (1 276)  IOB_0 IO Functioning bit
 (13 5)  (4 277)  (4 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0



LogicTile_3_17

 (3 6)  (129 278)  (129 278)  routing T_3_17.sp12_h_r_0 <X> T_3_17.sp12_v_t_23
 (3 7)  (129 279)  (129 279)  routing T_3_17.sp12_h_r_0 <X> T_3_17.sp12_v_t_23


LogicTile_4_17

 (21 0)  (201 272)  (201 272)  routing T_4_17.sp12_h_r_3 <X> T_4_17.lc_trk_g0_3
 (22 0)  (202 272)  (202 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (204 272)  (204 272)  routing T_4_17.sp12_h_r_3 <X> T_4_17.lc_trk_g0_3
 (26 0)  (206 272)  (206 272)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.wire_logic_cluster/lc_0/in_0
 (32 0)  (212 272)  (212 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (216 272)  (216 272)  LC_0 Logic Functioning bit
 (38 0)  (218 272)  (218 272)  LC_0 Logic Functioning bit
 (47 0)  (227 272)  (227 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (21 1)  (201 273)  (201 273)  routing T_4_17.sp12_h_r_3 <X> T_4_17.lc_trk_g0_3
 (26 1)  (206 273)  (206 273)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 273)  (209 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (211 273)  (211 273)  routing T_4_17.lc_trk_g0_3 <X> T_4_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (217 273)  (217 273)  LC_0 Logic Functioning bit
 (39 1)  (219 273)  (219 273)  LC_0 Logic Functioning bit
 (25 2)  (205 274)  (205 274)  routing T_4_17.sp4_h_r_14 <X> T_4_17.lc_trk_g0_6
 (8 3)  (188 275)  (188 275)  routing T_4_17.sp4_h_r_1 <X> T_4_17.sp4_v_t_36
 (9 3)  (189 275)  (189 275)  routing T_4_17.sp4_h_r_1 <X> T_4_17.sp4_v_t_36
 (22 3)  (202 275)  (202 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (203 275)  (203 275)  routing T_4_17.sp4_h_r_14 <X> T_4_17.lc_trk_g0_6
 (24 3)  (204 275)  (204 275)  routing T_4_17.sp4_h_r_14 <X> T_4_17.lc_trk_g0_6
 (3 6)  (183 278)  (183 278)  routing T_4_17.sp12_h_r_0 <X> T_4_17.sp12_v_t_23
 (3 7)  (183 279)  (183 279)  routing T_4_17.sp12_h_r_0 <X> T_4_17.sp12_v_t_23
 (4 14)  (184 286)  (184 286)  routing T_4_17.sp4_h_r_3 <X> T_4_17.sp4_v_t_44
 (6 14)  (186 286)  (186 286)  routing T_4_17.sp4_h_r_3 <X> T_4_17.sp4_v_t_44
 (5 15)  (185 287)  (185 287)  routing T_4_17.sp4_h_r_3 <X> T_4_17.sp4_v_t_44


LogicTile_5_17

 (17 0)  (251 272)  (251 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (252 272)  (252 272)  routing T_5_17.wire_logic_cluster/lc_1/out <X> T_5_17.lc_trk_g0_1
 (21 0)  (255 272)  (255 272)  routing T_5_17.sp12_h_r_3 <X> T_5_17.lc_trk_g0_3
 (22 0)  (256 272)  (256 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (258 272)  (258 272)  routing T_5_17.sp12_h_r_3 <X> T_5_17.lc_trk_g0_3
 (25 0)  (259 272)  (259 272)  routing T_5_17.wire_logic_cluster/lc_2/out <X> T_5_17.lc_trk_g0_2
 (27 0)  (261 272)  (261 272)  routing T_5_17.lc_trk_g1_0 <X> T_5_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 272)  (263 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 272)  (265 272)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 272)  (266 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 272)  (267 272)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 272)  (268 272)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (271 272)  (271 272)  LC_0 Logic Functioning bit
 (39 0)  (273 272)  (273 272)  LC_0 Logic Functioning bit
 (47 0)  (281 272)  (281 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (21 1)  (255 273)  (255 273)  routing T_5_17.sp12_h_r_3 <X> T_5_17.lc_trk_g0_3
 (22 1)  (256 273)  (256 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (37 1)  (271 273)  (271 273)  LC_0 Logic Functioning bit
 (39 1)  (273 273)  (273 273)  LC_0 Logic Functioning bit
 (27 2)  (261 274)  (261 274)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 274)  (262 274)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 274)  (263 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 274)  (266 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 274)  (268 274)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (269 274)  (269 274)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.input_2_1
 (40 2)  (274 274)  (274 274)  LC_1 Logic Functioning bit
 (41 2)  (275 274)  (275 274)  LC_1 Logic Functioning bit
 (42 2)  (276 274)  (276 274)  LC_1 Logic Functioning bit
 (43 2)  (277 274)  (277 274)  LC_1 Logic Functioning bit
 (26 3)  (260 275)  (260 275)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 275)  (261 275)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 275)  (262 275)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 275)  (263 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 275)  (265 275)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 275)  (266 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (267 275)  (267 275)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.input_2_1
 (36 3)  (270 275)  (270 275)  LC_1 Logic Functioning bit
 (39 3)  (273 275)  (273 275)  LC_1 Logic Functioning bit
 (41 3)  (275 275)  (275 275)  LC_1 Logic Functioning bit
 (42 3)  (276 275)  (276 275)  LC_1 Logic Functioning bit
 (9 4)  (243 276)  (243 276)  routing T_5_17.sp4_v_t_41 <X> T_5_17.sp4_h_r_4
 (15 4)  (249 276)  (249 276)  routing T_5_17.sp12_h_r_1 <X> T_5_17.lc_trk_g1_1
 (17 4)  (251 276)  (251 276)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (252 276)  (252 276)  routing T_5_17.sp12_h_r_1 <X> T_5_17.lc_trk_g1_1
 (22 4)  (256 276)  (256 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (258 276)  (258 276)  routing T_5_17.top_op_3 <X> T_5_17.lc_trk_g1_3
 (29 4)  (263 276)  (263 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 276)  (265 276)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 276)  (266 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 276)  (267 276)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 276)  (268 276)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (50 4)  (284 276)  (284 276)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (248 277)  (248 277)  routing T_5_17.top_op_0 <X> T_5_17.lc_trk_g1_0
 (15 5)  (249 277)  (249 277)  routing T_5_17.top_op_0 <X> T_5_17.lc_trk_g1_0
 (17 5)  (251 277)  (251 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (252 277)  (252 277)  routing T_5_17.sp12_h_r_1 <X> T_5_17.lc_trk_g1_1
 (21 5)  (255 277)  (255 277)  routing T_5_17.top_op_3 <X> T_5_17.lc_trk_g1_3
 (22 5)  (256 277)  (256 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (258 277)  (258 277)  routing T_5_17.top_op_2 <X> T_5_17.lc_trk_g1_2
 (25 5)  (259 277)  (259 277)  routing T_5_17.top_op_2 <X> T_5_17.lc_trk_g1_2
 (27 5)  (261 277)  (261 277)  routing T_5_17.lc_trk_g1_1 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 277)  (263 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 277)  (264 277)  routing T_5_17.lc_trk_g0_3 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 277)  (265 277)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (271 277)  (271 277)  LC_2 Logic Functioning bit
 (38 5)  (272 277)  (272 277)  LC_2 Logic Functioning bit
 (40 5)  (274 277)  (274 277)  LC_2 Logic Functioning bit
 (43 5)  (277 277)  (277 277)  LC_2 Logic Functioning bit
 (27 6)  (261 278)  (261 278)  routing T_5_17.lc_trk_g1_1 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 278)  (263 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 278)  (266 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 278)  (267 278)  routing T_5_17.lc_trk_g2_2 <X> T_5_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 278)  (270 278)  LC_3 Logic Functioning bit
 (37 6)  (271 278)  (271 278)  LC_3 Logic Functioning bit
 (40 6)  (274 278)  (274 278)  LC_3 Logic Functioning bit
 (41 6)  (275 278)  (275 278)  LC_3 Logic Functioning bit
 (28 7)  (262 279)  (262 279)  routing T_5_17.lc_trk_g2_1 <X> T_5_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 279)  (263 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 279)  (265 279)  routing T_5_17.lc_trk_g2_2 <X> T_5_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 279)  (266 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (268 279)  (268 279)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.input_2_3
 (35 7)  (269 279)  (269 279)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.input_2_3
 (36 7)  (270 279)  (270 279)  LC_3 Logic Functioning bit
 (39 7)  (273 279)  (273 279)  LC_3 Logic Functioning bit
 (40 7)  (274 279)  (274 279)  LC_3 Logic Functioning bit
 (43 7)  (277 279)  (277 279)  LC_3 Logic Functioning bit
 (15 8)  (249 280)  (249 280)  routing T_5_17.rgt_op_1 <X> T_5_17.lc_trk_g2_1
 (17 8)  (251 280)  (251 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (252 280)  (252 280)  routing T_5_17.rgt_op_1 <X> T_5_17.lc_trk_g2_1
 (25 8)  (259 280)  (259 280)  routing T_5_17.sp4_h_r_42 <X> T_5_17.lc_trk_g2_2
 (29 8)  (263 280)  (263 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 280)  (265 280)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 280)  (266 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 280)  (267 280)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 280)  (268 280)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 280)  (270 280)  LC_4 Logic Functioning bit
 (39 8)  (273 280)  (273 280)  LC_4 Logic Functioning bit
 (41 8)  (275 280)  (275 280)  LC_4 Logic Functioning bit
 (42 8)  (276 280)  (276 280)  LC_4 Logic Functioning bit
 (50 8)  (284 280)  (284 280)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (256 281)  (256 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (257 281)  (257 281)  routing T_5_17.sp4_h_r_42 <X> T_5_17.lc_trk_g2_2
 (24 9)  (258 281)  (258 281)  routing T_5_17.sp4_h_r_42 <X> T_5_17.lc_trk_g2_2
 (25 9)  (259 281)  (259 281)  routing T_5_17.sp4_h_r_42 <X> T_5_17.lc_trk_g2_2
 (31 9)  (265 281)  (265 281)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (270 281)  (270 281)  LC_4 Logic Functioning bit
 (39 9)  (273 281)  (273 281)  LC_4 Logic Functioning bit
 (41 9)  (275 281)  (275 281)  LC_4 Logic Functioning bit
 (42 9)  (276 281)  (276 281)  LC_4 Logic Functioning bit
 (4 10)  (238 282)  (238 282)  routing T_5_17.sp4_h_r_0 <X> T_5_17.sp4_v_t_43
 (6 10)  (240 282)  (240 282)  routing T_5_17.sp4_h_r_0 <X> T_5_17.sp4_v_t_43
 (11 10)  (245 282)  (245 282)  routing T_5_17.sp4_h_r_2 <X> T_5_17.sp4_v_t_45
 (13 10)  (247 282)  (247 282)  routing T_5_17.sp4_h_r_2 <X> T_5_17.sp4_v_t_45
 (14 10)  (248 282)  (248 282)  routing T_5_17.sp4_v_b_36 <X> T_5_17.lc_trk_g2_4
 (15 10)  (249 282)  (249 282)  routing T_5_17.sp4_h_l_24 <X> T_5_17.lc_trk_g2_5
 (16 10)  (250 282)  (250 282)  routing T_5_17.sp4_h_l_24 <X> T_5_17.lc_trk_g2_5
 (17 10)  (251 282)  (251 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (252 282)  (252 282)  routing T_5_17.sp4_h_l_24 <X> T_5_17.lc_trk_g2_5
 (27 10)  (261 282)  (261 282)  routing T_5_17.lc_trk_g1_1 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 282)  (263 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (266 282)  (266 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (270 282)  (270 282)  LC_5 Logic Functioning bit
 (38 10)  (272 282)  (272 282)  LC_5 Logic Functioning bit
 (42 10)  (276 282)  (276 282)  LC_5 Logic Functioning bit
 (43 10)  (277 282)  (277 282)  LC_5 Logic Functioning bit
 (5 11)  (239 283)  (239 283)  routing T_5_17.sp4_h_r_0 <X> T_5_17.sp4_v_t_43
 (8 11)  (242 283)  (242 283)  routing T_5_17.sp4_h_r_1 <X> T_5_17.sp4_v_t_42
 (9 11)  (243 283)  (243 283)  routing T_5_17.sp4_h_r_1 <X> T_5_17.sp4_v_t_42
 (10 11)  (244 283)  (244 283)  routing T_5_17.sp4_h_r_1 <X> T_5_17.sp4_v_t_42
 (12 11)  (246 283)  (246 283)  routing T_5_17.sp4_h_r_2 <X> T_5_17.sp4_v_t_45
 (14 11)  (248 283)  (248 283)  routing T_5_17.sp4_v_b_36 <X> T_5_17.lc_trk_g2_4
 (16 11)  (250 283)  (250 283)  routing T_5_17.sp4_v_b_36 <X> T_5_17.lc_trk_g2_4
 (17 11)  (251 283)  (251 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (28 11)  (262 283)  (262 283)  routing T_5_17.lc_trk_g2_1 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 283)  (263 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 283)  (265 283)  routing T_5_17.lc_trk_g0_2 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 283)  (266 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (267 283)  (267 283)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.input_2_5
 (34 11)  (268 283)  (268 283)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.input_2_5
 (35 11)  (269 283)  (269 283)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.input_2_5
 (36 11)  (270 283)  (270 283)  LC_5 Logic Functioning bit
 (38 11)  (272 283)  (272 283)  LC_5 Logic Functioning bit
 (40 11)  (274 283)  (274 283)  LC_5 Logic Functioning bit
 (41 11)  (275 283)  (275 283)  LC_5 Logic Functioning bit
 (15 12)  (249 284)  (249 284)  routing T_5_17.tnr_op_1 <X> T_5_17.lc_trk_g3_1
 (17 12)  (251 284)  (251 284)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (25 12)  (259 284)  (259 284)  routing T_5_17.sp4_h_r_42 <X> T_5_17.lc_trk_g3_2
 (27 12)  (261 284)  (261 284)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 284)  (263 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (266 284)  (266 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 284)  (267 284)  routing T_5_17.lc_trk_g2_1 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 284)  (270 284)  LC_6 Logic Functioning bit
 (37 12)  (271 284)  (271 284)  LC_6 Logic Functioning bit
 (38 12)  (272 284)  (272 284)  LC_6 Logic Functioning bit
 (39 12)  (273 284)  (273 284)  LC_6 Logic Functioning bit
 (40 12)  (274 284)  (274 284)  LC_6 Logic Functioning bit
 (41 12)  (275 284)  (275 284)  LC_6 Logic Functioning bit
 (43 12)  (277 284)  (277 284)  LC_6 Logic Functioning bit
 (22 13)  (256 285)  (256 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (257 285)  (257 285)  routing T_5_17.sp4_h_r_42 <X> T_5_17.lc_trk_g3_2
 (24 13)  (258 285)  (258 285)  routing T_5_17.sp4_h_r_42 <X> T_5_17.lc_trk_g3_2
 (25 13)  (259 285)  (259 285)  routing T_5_17.sp4_h_r_42 <X> T_5_17.lc_trk_g3_2
 (26 13)  (260 285)  (260 285)  routing T_5_17.lc_trk_g2_2 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 285)  (262 285)  routing T_5_17.lc_trk_g2_2 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 285)  (263 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 285)  (264 285)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (266 285)  (266 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (268 285)  (268 285)  routing T_5_17.lc_trk_g1_1 <X> T_5_17.input_2_6
 (39 13)  (273 285)  (273 285)  LC_6 Logic Functioning bit
 (3 14)  (237 286)  (237 286)  routing T_5_17.sp12_h_r_1 <X> T_5_17.sp12_v_t_22
 (14 14)  (248 286)  (248 286)  routing T_5_17.sp4_v_b_36 <X> T_5_17.lc_trk_g3_4
 (25 14)  (259 286)  (259 286)  routing T_5_17.wire_logic_cluster/lc_6/out <X> T_5_17.lc_trk_g3_6
 (31 14)  (265 286)  (265 286)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 286)  (266 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 286)  (267 286)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (271 286)  (271 286)  LC_7 Logic Functioning bit
 (38 14)  (272 286)  (272 286)  LC_7 Logic Functioning bit
 (47 14)  (281 286)  (281 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (284 286)  (284 286)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (237 287)  (237 287)  routing T_5_17.sp12_h_r_1 <X> T_5_17.sp12_v_t_22
 (14 15)  (248 287)  (248 287)  routing T_5_17.sp4_v_b_36 <X> T_5_17.lc_trk_g3_4
 (16 15)  (250 287)  (250 287)  routing T_5_17.sp4_v_b_36 <X> T_5_17.lc_trk_g3_4
 (17 15)  (251 287)  (251 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (256 287)  (256 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (263 287)  (263 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (270 287)  (270 287)  LC_7 Logic Functioning bit
 (39 15)  (273 287)  (273 287)  LC_7 Logic Functioning bit


LogicTile_6_17

 (15 0)  (303 272)  (303 272)  routing T_6_17.sp4_h_r_9 <X> T_6_17.lc_trk_g0_1
 (16 0)  (304 272)  (304 272)  routing T_6_17.sp4_h_r_9 <X> T_6_17.lc_trk_g0_1
 (17 0)  (305 272)  (305 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (306 272)  (306 272)  routing T_6_17.sp4_h_r_9 <X> T_6_17.lc_trk_g0_1
 (26 0)  (314 272)  (314 272)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 272)  (315 272)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 272)  (316 272)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 272)  (317 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 272)  (318 272)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 272)  (319 272)  routing T_6_17.lc_trk_g0_5 <X> T_6_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 272)  (320 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (324 272)  (324 272)  LC_0 Logic Functioning bit
 (37 0)  (325 272)  (325 272)  LC_0 Logic Functioning bit
 (38 0)  (326 272)  (326 272)  LC_0 Logic Functioning bit
 (42 0)  (330 272)  (330 272)  LC_0 Logic Functioning bit
 (43 0)  (331 272)  (331 272)  LC_0 Logic Functioning bit
 (28 1)  (316 273)  (316 273)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 273)  (317 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 273)  (318 273)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 273)  (320 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (322 273)  (322 273)  routing T_6_17.lc_trk_g1_3 <X> T_6_17.input_2_0
 (35 1)  (323 273)  (323 273)  routing T_6_17.lc_trk_g1_3 <X> T_6_17.input_2_0
 (38 1)  (326 273)  (326 273)  LC_0 Logic Functioning bit
 (39 1)  (327 273)  (327 273)  LC_0 Logic Functioning bit
 (40 1)  (328 273)  (328 273)  LC_0 Logic Functioning bit
 (41 1)  (329 273)  (329 273)  LC_0 Logic Functioning bit
 (43 1)  (331 273)  (331 273)  LC_0 Logic Functioning bit
 (5 2)  (293 274)  (293 274)  routing T_6_17.sp4_h_r_9 <X> T_6_17.sp4_h_l_37
 (14 2)  (302 274)  (302 274)  routing T_6_17.wire_logic_cluster/lc_4/out <X> T_6_17.lc_trk_g0_4
 (15 2)  (303 274)  (303 274)  routing T_6_17.top_op_5 <X> T_6_17.lc_trk_g0_5
 (17 2)  (305 274)  (305 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (315 274)  (315 274)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 274)  (316 274)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 274)  (317 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 274)  (319 274)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 274)  (320 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (325 274)  (325 274)  LC_1 Logic Functioning bit
 (38 2)  (326 274)  (326 274)  LC_1 Logic Functioning bit
 (41 2)  (329 274)  (329 274)  LC_1 Logic Functioning bit
 (42 2)  (330 274)  (330 274)  LC_1 Logic Functioning bit
 (50 2)  (338 274)  (338 274)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (292 275)  (292 275)  routing T_6_17.sp4_h_r_9 <X> T_6_17.sp4_h_l_37
 (17 3)  (305 275)  (305 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (306 275)  (306 275)  routing T_6_17.top_op_5 <X> T_6_17.lc_trk_g0_5
 (29 3)  (317 275)  (317 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (324 275)  (324 275)  LC_1 Logic Functioning bit
 (37 3)  (325 275)  (325 275)  LC_1 Logic Functioning bit
 (39 3)  (327 275)  (327 275)  LC_1 Logic Functioning bit
 (40 3)  (328 275)  (328 275)  LC_1 Logic Functioning bit
 (15 4)  (303 276)  (303 276)  routing T_6_17.sp4_h_l_4 <X> T_6_17.lc_trk_g1_1
 (16 4)  (304 276)  (304 276)  routing T_6_17.sp4_h_l_4 <X> T_6_17.lc_trk_g1_1
 (17 4)  (305 276)  (305 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (306 276)  (306 276)  routing T_6_17.sp4_h_l_4 <X> T_6_17.lc_trk_g1_1
 (21 4)  (309 276)  (309 276)  routing T_6_17.sp4_h_r_11 <X> T_6_17.lc_trk_g1_3
 (22 4)  (310 276)  (310 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (311 276)  (311 276)  routing T_6_17.sp4_h_r_11 <X> T_6_17.lc_trk_g1_3
 (24 4)  (312 276)  (312 276)  routing T_6_17.sp4_h_r_11 <X> T_6_17.lc_trk_g1_3
 (38 4)  (326 276)  (326 276)  LC_2 Logic Functioning bit
 (41 4)  (329 276)  (329 276)  LC_2 Logic Functioning bit
 (46 4)  (334 276)  (334 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (338 276)  (338 276)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (306 277)  (306 277)  routing T_6_17.sp4_h_l_4 <X> T_6_17.lc_trk_g1_1
 (27 5)  (315 277)  (315 277)  routing T_6_17.lc_trk_g1_1 <X> T_6_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 277)  (317 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (39 5)  (327 277)  (327 277)  LC_2 Logic Functioning bit
 (40 5)  (328 277)  (328 277)  LC_2 Logic Functioning bit
 (4 6)  (292 278)  (292 278)  routing T_6_17.sp4_h_r_3 <X> T_6_17.sp4_v_t_38
 (14 6)  (302 278)  (302 278)  routing T_6_17.lft_op_4 <X> T_6_17.lc_trk_g1_4
 (15 6)  (303 278)  (303 278)  routing T_6_17.lft_op_5 <X> T_6_17.lc_trk_g1_5
 (17 6)  (305 278)  (305 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (306 278)  (306 278)  routing T_6_17.lft_op_5 <X> T_6_17.lc_trk_g1_5
 (26 6)  (314 278)  (314 278)  routing T_6_17.lc_trk_g0_5 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (32 6)  (320 278)  (320 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 278)  (322 278)  routing T_6_17.lc_trk_g1_3 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 278)  (323 278)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.input_2_3
 (37 6)  (325 278)  (325 278)  LC_3 Logic Functioning bit
 (40 6)  (328 278)  (328 278)  LC_3 Logic Functioning bit
 (42 6)  (330 278)  (330 278)  LC_3 Logic Functioning bit
 (43 6)  (331 278)  (331 278)  LC_3 Logic Functioning bit
 (5 7)  (293 279)  (293 279)  routing T_6_17.sp4_h_r_3 <X> T_6_17.sp4_v_t_38
 (15 7)  (303 279)  (303 279)  routing T_6_17.lft_op_4 <X> T_6_17.lc_trk_g1_4
 (17 7)  (305 279)  (305 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (29 7)  (317 279)  (317 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 279)  (319 279)  routing T_6_17.lc_trk_g1_3 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 279)  (320 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (321 279)  (321 279)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.input_2_3
 (34 7)  (322 279)  (322 279)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.input_2_3
 (36 7)  (324 279)  (324 279)  LC_3 Logic Functioning bit
 (41 7)  (329 279)  (329 279)  LC_3 Logic Functioning bit
 (42 7)  (330 279)  (330 279)  LC_3 Logic Functioning bit
 (43 7)  (331 279)  (331 279)  LC_3 Logic Functioning bit
 (26 8)  (314 280)  (314 280)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 280)  (315 280)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 280)  (316 280)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 280)  (317 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 280)  (318 280)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 280)  (319 280)  routing T_6_17.lc_trk_g2_5 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 280)  (320 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 280)  (321 280)  routing T_6_17.lc_trk_g2_5 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 280)  (324 280)  LC_4 Logic Functioning bit
 (39 8)  (327 280)  (327 280)  LC_4 Logic Functioning bit
 (41 8)  (329 280)  (329 280)  LC_4 Logic Functioning bit
 (42 8)  (330 280)  (330 280)  LC_4 Logic Functioning bit
 (50 8)  (338 280)  (338 280)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (292 281)  (292 281)  routing T_6_17.sp4_v_t_36 <X> T_6_17.sp4_h_r_6
 (27 9)  (315 281)  (315 281)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 281)  (316 281)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 281)  (317 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (38 9)  (326 281)  (326 281)  LC_4 Logic Functioning bit
 (40 9)  (328 281)  (328 281)  LC_4 Logic Functioning bit
 (41 9)  (329 281)  (329 281)  LC_4 Logic Functioning bit
 (43 9)  (331 281)  (331 281)  LC_4 Logic Functioning bit
 (8 10)  (296 282)  (296 282)  routing T_6_17.sp4_h_r_7 <X> T_6_17.sp4_h_l_42
 (14 10)  (302 282)  (302 282)  routing T_6_17.rgt_op_4 <X> T_6_17.lc_trk_g2_4
 (17 10)  (305 282)  (305 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (306 282)  (306 282)  routing T_6_17.wire_logic_cluster/lc_5/out <X> T_6_17.lc_trk_g2_5
 (21 10)  (309 282)  (309 282)  routing T_6_17.rgt_op_7 <X> T_6_17.lc_trk_g2_7
 (22 10)  (310 282)  (310 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (312 282)  (312 282)  routing T_6_17.rgt_op_7 <X> T_6_17.lc_trk_g2_7
 (25 10)  (313 282)  (313 282)  routing T_6_17.rgt_op_6 <X> T_6_17.lc_trk_g2_6
 (26 10)  (314 282)  (314 282)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (316 282)  (316 282)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 282)  (317 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 282)  (318 282)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 282)  (319 282)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 282)  (320 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 282)  (321 282)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 282)  (322 282)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 282)  (324 282)  LC_5 Logic Functioning bit
 (37 10)  (325 282)  (325 282)  LC_5 Logic Functioning bit
 (39 10)  (327 282)  (327 282)  LC_5 Logic Functioning bit
 (40 10)  (328 282)  (328 282)  LC_5 Logic Functioning bit
 (42 10)  (330 282)  (330 282)  LC_5 Logic Functioning bit
 (43 10)  (331 282)  (331 282)  LC_5 Logic Functioning bit
 (8 11)  (296 283)  (296 283)  routing T_6_17.sp4_h_r_1 <X> T_6_17.sp4_v_t_42
 (9 11)  (297 283)  (297 283)  routing T_6_17.sp4_h_r_1 <X> T_6_17.sp4_v_t_42
 (10 11)  (298 283)  (298 283)  routing T_6_17.sp4_h_r_1 <X> T_6_17.sp4_v_t_42
 (15 11)  (303 283)  (303 283)  routing T_6_17.rgt_op_4 <X> T_6_17.lc_trk_g2_4
 (17 11)  (305 283)  (305 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (310 283)  (310 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (312 283)  (312 283)  routing T_6_17.rgt_op_6 <X> T_6_17.lc_trk_g2_6
 (26 11)  (314 283)  (314 283)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 283)  (316 283)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 283)  (317 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 283)  (318 283)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 283)  (320 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (321 283)  (321 283)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.input_2_5
 (34 11)  (322 283)  (322 283)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.input_2_5
 (38 11)  (326 283)  (326 283)  LC_5 Logic Functioning bit
 (40 11)  (328 283)  (328 283)  LC_5 Logic Functioning bit
 (41 11)  (329 283)  (329 283)  LC_5 Logic Functioning bit
 (43 11)  (331 283)  (331 283)  LC_5 Logic Functioning bit
 (10 12)  (298 284)  (298 284)  routing T_6_17.sp4_v_t_40 <X> T_6_17.sp4_h_r_10
 (15 12)  (303 284)  (303 284)  routing T_6_17.rgt_op_1 <X> T_6_17.lc_trk_g3_1
 (17 12)  (305 284)  (305 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (306 284)  (306 284)  routing T_6_17.rgt_op_1 <X> T_6_17.lc_trk_g3_1
 (26 12)  (314 284)  (314 284)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 284)  (315 284)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 284)  (316 284)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 284)  (317 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 284)  (318 284)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 284)  (319 284)  routing T_6_17.lc_trk_g0_5 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 284)  (320 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (325 284)  (325 284)  LC_6 Logic Functioning bit
 (38 12)  (326 284)  (326 284)  LC_6 Logic Functioning bit
 (41 12)  (329 284)  (329 284)  LC_6 Logic Functioning bit
 (42 12)  (330 284)  (330 284)  LC_6 Logic Functioning bit
 (50 12)  (338 284)  (338 284)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (303 285)  (303 285)  routing T_6_17.tnr_op_0 <X> T_6_17.lc_trk_g3_0
 (17 13)  (305 285)  (305 285)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (27 13)  (315 285)  (315 285)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 285)  (316 285)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 285)  (317 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (324 285)  (324 285)  LC_6 Logic Functioning bit
 (39 13)  (327 285)  (327 285)  LC_6 Logic Functioning bit
 (40 13)  (328 285)  (328 285)  LC_6 Logic Functioning bit
 (41 13)  (329 285)  (329 285)  LC_6 Logic Functioning bit
 (43 13)  (331 285)  (331 285)  LC_6 Logic Functioning bit
 (4 14)  (292 286)  (292 286)  routing T_6_17.sp4_h_r_9 <X> T_6_17.sp4_v_t_44
 (9 14)  (297 286)  (297 286)  routing T_6_17.sp4_h_r_7 <X> T_6_17.sp4_h_l_47
 (10 14)  (298 286)  (298 286)  routing T_6_17.sp4_h_r_7 <X> T_6_17.sp4_h_l_47
 (13 14)  (301 286)  (301 286)  routing T_6_17.sp4_h_r_11 <X> T_6_17.sp4_v_t_46
 (14 14)  (302 286)  (302 286)  routing T_6_17.rgt_op_4 <X> T_6_17.lc_trk_g3_4
 (15 14)  (303 286)  (303 286)  routing T_6_17.rgt_op_5 <X> T_6_17.lc_trk_g3_5
 (17 14)  (305 286)  (305 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (306 286)  (306 286)  routing T_6_17.rgt_op_5 <X> T_6_17.lc_trk_g3_5
 (25 14)  (313 286)  (313 286)  routing T_6_17.wire_logic_cluster/lc_6/out <X> T_6_17.lc_trk_g3_6
 (26 14)  (314 286)  (314 286)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 286)  (315 286)  routing T_6_17.lc_trk_g1_1 <X> T_6_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 286)  (317 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 286)  (319 286)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 286)  (320 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 286)  (322 286)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (41 14)  (329 286)  (329 286)  LC_7 Logic Functioning bit
 (43 14)  (331 286)  (331 286)  LC_7 Logic Functioning bit
 (5 15)  (293 287)  (293 287)  routing T_6_17.sp4_h_r_9 <X> T_6_17.sp4_v_t_44
 (8 15)  (296 287)  (296 287)  routing T_6_17.sp4_h_l_47 <X> T_6_17.sp4_v_t_47
 (12 15)  (300 287)  (300 287)  routing T_6_17.sp4_h_r_11 <X> T_6_17.sp4_v_t_46
 (15 15)  (303 287)  (303 287)  routing T_6_17.rgt_op_4 <X> T_6_17.lc_trk_g3_4
 (17 15)  (305 287)  (305 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (310 287)  (310 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (315 287)  (315 287)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 287)  (317 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (324 287)  (324 287)  LC_7 Logic Functioning bit
 (38 15)  (326 287)  (326 287)  LC_7 Logic Functioning bit
 (46 15)  (334 287)  (334 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_7_17

 (12 0)  (354 272)  (354 272)  routing T_7_17.sp4_v_t_39 <X> T_7_17.sp4_h_r_2
 (25 0)  (367 272)  (367 272)  routing T_7_17.sp4_h_l_7 <X> T_7_17.lc_trk_g0_2
 (29 0)  (371 272)  (371 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 272)  (372 272)  routing T_7_17.lc_trk_g0_5 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (35 0)  (377 272)  (377 272)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.input_2_0
 (44 0)  (386 272)  (386 272)  LC_0 Logic Functioning bit
 (22 1)  (364 273)  (364 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (365 273)  (365 273)  routing T_7_17.sp4_h_l_7 <X> T_7_17.lc_trk_g0_2
 (24 1)  (366 273)  (366 273)  routing T_7_17.sp4_h_l_7 <X> T_7_17.lc_trk_g0_2
 (25 1)  (367 273)  (367 273)  routing T_7_17.sp4_h_l_7 <X> T_7_17.lc_trk_g0_2
 (32 1)  (374 273)  (374 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (376 273)  (376 273)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.input_2_0
 (35 1)  (377 273)  (377 273)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.input_2_0
 (0 2)  (342 274)  (342 274)  routing T_7_17.glb_netwk_6 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (1 2)  (343 274)  (343 274)  routing T_7_17.glb_netwk_6 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (2 2)  (344 274)  (344 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (357 274)  (357 274)  routing T_7_17.sp12_h_r_5 <X> T_7_17.lc_trk_g0_5
 (17 2)  (359 274)  (359 274)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (360 274)  (360 274)  routing T_7_17.sp12_h_r_5 <X> T_7_17.lc_trk_g0_5
 (29 2)  (371 274)  (371 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 274)  (374 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (383 274)  (383 274)  LC_1 Logic Functioning bit
 (43 2)  (385 274)  (385 274)  LC_1 Logic Functioning bit
 (44 2)  (386 274)  (386 274)  LC_1 Logic Functioning bit
 (45 2)  (387 274)  (387 274)  LC_1 Logic Functioning bit
 (46 2)  (388 274)  (388 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (356 275)  (356 275)  routing T_7_17.sp4_h_r_4 <X> T_7_17.lc_trk_g0_4
 (15 3)  (357 275)  (357 275)  routing T_7_17.sp4_h_r_4 <X> T_7_17.lc_trk_g0_4
 (16 3)  (358 275)  (358 275)  routing T_7_17.sp4_h_r_4 <X> T_7_17.lc_trk_g0_4
 (17 3)  (359 275)  (359 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (360 275)  (360 275)  routing T_7_17.sp12_h_r_5 <X> T_7_17.lc_trk_g0_5
 (26 3)  (368 275)  (368 275)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 275)  (369 275)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 275)  (371 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 275)  (372 275)  routing T_7_17.lc_trk_g0_2 <X> T_7_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (378 275)  (378 275)  LC_1 Logic Functioning bit
 (37 3)  (379 275)  (379 275)  LC_1 Logic Functioning bit
 (38 3)  (380 275)  (380 275)  LC_1 Logic Functioning bit
 (39 3)  (381 275)  (381 275)  LC_1 Logic Functioning bit
 (41 3)  (383 275)  (383 275)  LC_1 Logic Functioning bit
 (43 3)  (385 275)  (385 275)  LC_1 Logic Functioning bit
 (21 4)  (363 276)  (363 276)  routing T_7_17.wire_logic_cluster/lc_3/out <X> T_7_17.lc_trk_g1_3
 (22 4)  (364 276)  (364 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (369 276)  (369 276)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 276)  (371 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 276)  (372 276)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 276)  (374 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (383 276)  (383 276)  LC_2 Logic Functioning bit
 (43 4)  (385 276)  (385 276)  LC_2 Logic Functioning bit
 (44 4)  (386 276)  (386 276)  LC_2 Logic Functioning bit
 (45 4)  (387 276)  (387 276)  LC_2 Logic Functioning bit
 (46 4)  (388 276)  (388 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (364 277)  (364 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (367 277)  (367 277)  routing T_7_17.sp4_r_v_b_26 <X> T_7_17.lc_trk_g1_2
 (28 5)  (370 277)  (370 277)  routing T_7_17.lc_trk_g2_0 <X> T_7_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 277)  (371 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 277)  (378 277)  LC_2 Logic Functioning bit
 (37 5)  (379 277)  (379 277)  LC_2 Logic Functioning bit
 (38 5)  (380 277)  (380 277)  LC_2 Logic Functioning bit
 (39 5)  (381 277)  (381 277)  LC_2 Logic Functioning bit
 (41 5)  (383 277)  (383 277)  LC_2 Logic Functioning bit
 (43 5)  (385 277)  (385 277)  LC_2 Logic Functioning bit
 (5 6)  (347 278)  (347 278)  routing T_7_17.sp4_h_r_0 <X> T_7_17.sp4_h_l_38
 (14 6)  (356 278)  (356 278)  routing T_7_17.sp4_h_l_9 <X> T_7_17.lc_trk_g1_4
 (17 6)  (359 278)  (359 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 278)  (360 278)  routing T_7_17.wire_logic_cluster/lc_5/out <X> T_7_17.lc_trk_g1_5
 (21 6)  (363 278)  (363 278)  routing T_7_17.sp12_h_l_4 <X> T_7_17.lc_trk_g1_7
 (22 6)  (364 278)  (364 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (366 278)  (366 278)  routing T_7_17.sp12_h_l_4 <X> T_7_17.lc_trk_g1_7
 (25 6)  (367 278)  (367 278)  routing T_7_17.wire_logic_cluster/lc_6/out <X> T_7_17.lc_trk_g1_6
 (27 6)  (369 278)  (369 278)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 278)  (371 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 278)  (374 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (383 278)  (383 278)  LC_3 Logic Functioning bit
 (43 6)  (385 278)  (385 278)  LC_3 Logic Functioning bit
 (44 6)  (386 278)  (386 278)  LC_3 Logic Functioning bit
 (45 6)  (387 278)  (387 278)  LC_3 Logic Functioning bit
 (46 6)  (388 278)  (388 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (346 279)  (346 279)  routing T_7_17.sp4_h_r_0 <X> T_7_17.sp4_h_l_38
 (14 7)  (356 279)  (356 279)  routing T_7_17.sp4_h_l_9 <X> T_7_17.lc_trk_g1_4
 (15 7)  (357 279)  (357 279)  routing T_7_17.sp4_h_l_9 <X> T_7_17.lc_trk_g1_4
 (16 7)  (358 279)  (358 279)  routing T_7_17.sp4_h_l_9 <X> T_7_17.lc_trk_g1_4
 (17 7)  (359 279)  (359 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (363 279)  (363 279)  routing T_7_17.sp12_h_l_4 <X> T_7_17.lc_trk_g1_7
 (22 7)  (364 279)  (364 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (368 279)  (368 279)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 279)  (369 279)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 279)  (371 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 279)  (372 279)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (378 279)  (378 279)  LC_3 Logic Functioning bit
 (37 7)  (379 279)  (379 279)  LC_3 Logic Functioning bit
 (38 7)  (380 279)  (380 279)  LC_3 Logic Functioning bit
 (39 7)  (381 279)  (381 279)  LC_3 Logic Functioning bit
 (41 7)  (383 279)  (383 279)  LC_3 Logic Functioning bit
 (43 7)  (385 279)  (385 279)  LC_3 Logic Functioning bit
 (47 7)  (389 279)  (389 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (27 8)  (369 280)  (369 280)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 280)  (370 280)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 280)  (371 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 280)  (372 280)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 280)  (374 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (41 8)  (383 280)  (383 280)  LC_4 Logic Functioning bit
 (43 8)  (385 280)  (385 280)  LC_4 Logic Functioning bit
 (44 8)  (386 280)  (386 280)  LC_4 Logic Functioning bit
 (45 8)  (387 280)  (387 280)  LC_4 Logic Functioning bit
 (46 8)  (388 280)  (388 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (356 281)  (356 281)  routing T_7_17.sp4_r_v_b_32 <X> T_7_17.lc_trk_g2_0
 (17 9)  (359 281)  (359 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (28 9)  (370 281)  (370 281)  routing T_7_17.lc_trk_g2_0 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 281)  (371 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (378 281)  (378 281)  LC_4 Logic Functioning bit
 (37 9)  (379 281)  (379 281)  LC_4 Logic Functioning bit
 (38 9)  (380 281)  (380 281)  LC_4 Logic Functioning bit
 (39 9)  (381 281)  (381 281)  LC_4 Logic Functioning bit
 (41 9)  (383 281)  (383 281)  LC_4 Logic Functioning bit
 (43 9)  (385 281)  (385 281)  LC_4 Logic Functioning bit
 (27 10)  (369 282)  (369 282)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 282)  (371 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 282)  (372 282)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 282)  (374 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (41 10)  (383 282)  (383 282)  LC_5 Logic Functioning bit
 (43 10)  (385 282)  (385 282)  LC_5 Logic Functioning bit
 (44 10)  (386 282)  (386 282)  LC_5 Logic Functioning bit
 (45 10)  (387 282)  (387 282)  LC_5 Logic Functioning bit
 (46 10)  (388 282)  (388 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (368 283)  (368 283)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 283)  (369 283)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 283)  (371 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (378 283)  (378 283)  LC_5 Logic Functioning bit
 (37 11)  (379 283)  (379 283)  LC_5 Logic Functioning bit
 (38 11)  (380 283)  (380 283)  LC_5 Logic Functioning bit
 (39 11)  (381 283)  (381 283)  LC_5 Logic Functioning bit
 (41 11)  (383 283)  (383 283)  LC_5 Logic Functioning bit
 (43 11)  (385 283)  (385 283)  LC_5 Logic Functioning bit
 (27 12)  (369 284)  (369 284)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 284)  (371 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 284)  (372 284)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 284)  (374 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (41 12)  (383 284)  (383 284)  LC_6 Logic Functioning bit
 (43 12)  (385 284)  (385 284)  LC_6 Logic Functioning bit
 (44 12)  (386 284)  (386 284)  LC_6 Logic Functioning bit
 (45 12)  (387 284)  (387 284)  LC_6 Logic Functioning bit
 (28 13)  (370 285)  (370 285)  routing T_7_17.lc_trk_g2_0 <X> T_7_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 285)  (371 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 285)  (372 285)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (378 285)  (378 285)  LC_6 Logic Functioning bit
 (37 13)  (379 285)  (379 285)  LC_6 Logic Functioning bit
 (38 13)  (380 285)  (380 285)  LC_6 Logic Functioning bit
 (39 13)  (381 285)  (381 285)  LC_6 Logic Functioning bit
 (41 13)  (383 285)  (383 285)  LC_6 Logic Functioning bit
 (43 13)  (385 285)  (385 285)  LC_6 Logic Functioning bit
 (46 13)  (388 285)  (388 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (390 285)  (390 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (393 285)  (393 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (343 286)  (343 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (356 286)  (356 286)  routing T_7_17.wire_logic_cluster/lc_4/out <X> T_7_17.lc_trk_g3_4
 (21 14)  (363 286)  (363 286)  routing T_7_17.wire_logic_cluster/lc_7/out <X> T_7_17.lc_trk_g3_7
 (22 14)  (364 286)  (364 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (369 286)  (369 286)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 286)  (370 286)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 286)  (371 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 286)  (372 286)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 286)  (374 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (41 14)  (383 286)  (383 286)  LC_7 Logic Functioning bit
 (43 14)  (385 286)  (385 286)  LC_7 Logic Functioning bit
 (44 14)  (386 286)  (386 286)  LC_7 Logic Functioning bit
 (45 14)  (387 286)  (387 286)  LC_7 Logic Functioning bit
 (1 15)  (343 287)  (343 287)  routing T_7_17.lc_trk_g0_4 <X> T_7_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (359 287)  (359 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (368 287)  (368 287)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 287)  (369 287)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 287)  (371 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 287)  (372 287)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (378 287)  (378 287)  LC_7 Logic Functioning bit
 (37 15)  (379 287)  (379 287)  LC_7 Logic Functioning bit
 (38 15)  (380 287)  (380 287)  LC_7 Logic Functioning bit
 (39 15)  (381 287)  (381 287)  LC_7 Logic Functioning bit
 (41 15)  (383 287)  (383 287)  LC_7 Logic Functioning bit
 (43 15)  (385 287)  (385 287)  LC_7 Logic Functioning bit
 (46 15)  (388 287)  (388 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (390 287)  (390 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (393 287)  (393 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_8_17

 (7 1)  (403 273)  (403 273)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 273)  (410 273)  routing T_8_17.sp4_h_r_0 <X> T_8_17.lc_trk_g0_0
 (15 1)  (411 273)  (411 273)  routing T_8_17.sp4_h_r_0 <X> T_8_17.lc_trk_g0_0
 (16 1)  (412 273)  (412 273)  routing T_8_17.sp4_h_r_0 <X> T_8_17.lc_trk_g0_0
 (17 1)  (413 273)  (413 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (29 1)  (425 273)  (425 273)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_0 input0_0
 (0 2)  (396 274)  (396 274)  routing T_8_17.glb_netwk_6 <X> T_8_17.wire_bram/ram/RCLK
 (1 2)  (397 274)  (397 274)  routing T_8_17.glb_netwk_6 <X> T_8_17.wire_bram/ram/RCLK
 (2 2)  (398 274)  (398 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (8 2)  (404 274)  (404 274)  routing T_8_17.sp4_h_r_5 <X> T_8_17.sp4_h_l_36
 (10 2)  (406 274)  (406 274)  routing T_8_17.sp4_h_r_5 <X> T_8_17.sp4_h_l_36
 (22 2)  (418 274)  (418 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (419 274)  (419 274)  routing T_8_17.sp12_h_l_12 <X> T_8_17.lc_trk_g0_7
 (26 2)  (422 274)  (422 274)  routing T_8_17.lc_trk_g0_7 <X> T_8_17.input0_1
 (26 3)  (422 275)  (422 275)  routing T_8_17.lc_trk_g0_7 <X> T_8_17.input0_1
 (29 3)  (425 275)  (425 275)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_7 input0_1
 (4 4)  (400 276)  (400 276)  routing T_8_17.sp4_v_t_38 <X> T_8_17.sp4_v_b_3
 (26 4)  (422 276)  (422 276)  routing T_8_17.lc_trk_g1_7 <X> T_8_17.input0_2
 (26 5)  (422 277)  (422 277)  routing T_8_17.lc_trk_g1_7 <X> T_8_17.input0_2
 (27 5)  (423 277)  (423 277)  routing T_8_17.lc_trk_g1_7 <X> T_8_17.input0_2
 (29 5)  (425 277)  (425 277)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (3 6)  (399 278)  (399 278)  routing T_8_17.sp12_h_r_0 <X> T_8_17.sp12_v_t_23
 (16 6)  (412 278)  (412 278)  routing T_8_17.sp12_h_l_10 <X> T_8_17.lc_trk_g1_5
 (17 6)  (413 278)  (413 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_10 lc_trk_g1_5
 (21 6)  (417 278)  (417 278)  routing T_8_17.sp4_h_r_15 <X> T_8_17.lc_trk_g1_7
 (22 6)  (418 278)  (418 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_15 lc_trk_g1_7
 (23 6)  (419 278)  (419 278)  routing T_8_17.sp4_h_r_15 <X> T_8_17.lc_trk_g1_7
 (24 6)  (420 278)  (420 278)  routing T_8_17.sp4_h_r_15 <X> T_8_17.lc_trk_g1_7
 (3 7)  (399 279)  (399 279)  routing T_8_17.sp12_h_r_0 <X> T_8_17.sp12_v_t_23
 (19 7)  (415 279)  (415 279)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_b_13 sp4_v_t_7
 (26 7)  (422 279)  (422 279)  routing T_8_17.lc_trk_g3_2 <X> T_8_17.input0_3
 (27 7)  (423 279)  (423 279)  routing T_8_17.lc_trk_g3_2 <X> T_8_17.input0_3
 (28 7)  (424 279)  (424 279)  routing T_8_17.lc_trk_g3_2 <X> T_8_17.input0_3
 (29 7)  (425 279)  (425 279)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_2 input0_3
 (9 8)  (405 280)  (405 280)  routing T_8_17.sp4_v_t_42 <X> T_8_17.sp4_h_r_7
 (26 8)  (422 280)  (422 280)  routing T_8_17.lc_trk_g2_6 <X> T_8_17.input0_4
 (26 9)  (422 281)  (422 281)  routing T_8_17.lc_trk_g2_6 <X> T_8_17.input0_4
 (28 9)  (424 281)  (424 281)  routing T_8_17.lc_trk_g2_6 <X> T_8_17.input0_4
 (29 9)  (425 281)  (425 281)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (14 10)  (410 282)  (410 282)  routing T_8_17.sp4_v_t_25 <X> T_8_17.lc_trk_g2_4
 (26 10)  (422 282)  (422 282)  routing T_8_17.lc_trk_g3_4 <X> T_8_17.input0_5
 (14 11)  (410 283)  (410 283)  routing T_8_17.sp4_v_t_25 <X> T_8_17.lc_trk_g2_4
 (16 11)  (412 283)  (412 283)  routing T_8_17.sp4_v_t_25 <X> T_8_17.lc_trk_g2_4
 (17 11)  (413 283)  (413 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (22 11)  (418 283)  (418 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_19 lc_trk_g2_6
 (23 11)  (419 283)  (419 283)  routing T_8_17.sp4_h_l_19 <X> T_8_17.lc_trk_g2_6
 (24 11)  (420 283)  (420 283)  routing T_8_17.sp4_h_l_19 <X> T_8_17.lc_trk_g2_6
 (25 11)  (421 283)  (421 283)  routing T_8_17.sp4_h_l_19 <X> T_8_17.lc_trk_g2_6
 (27 11)  (423 283)  (423 283)  routing T_8_17.lc_trk_g3_4 <X> T_8_17.input0_5
 (28 11)  (424 283)  (424 283)  routing T_8_17.lc_trk_g3_4 <X> T_8_17.input0_5
 (29 11)  (425 283)  (425 283)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (4 12)  (400 284)  (400 284)  routing T_8_17.sp4_v_t_44 <X> T_8_17.sp4_v_b_9
 (25 12)  (421 284)  (421 284)  routing T_8_17.sp4_h_r_34 <X> T_8_17.lc_trk_g3_2
 (26 12)  (422 284)  (422 284)  routing T_8_17.lc_trk_g1_5 <X> T_8_17.input0_6
 (22 13)  (418 285)  (418 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (419 285)  (419 285)  routing T_8_17.sp4_h_r_34 <X> T_8_17.lc_trk_g3_2
 (24 13)  (420 285)  (420 285)  routing T_8_17.sp4_h_r_34 <X> T_8_17.lc_trk_g3_2
 (27 13)  (423 285)  (423 285)  routing T_8_17.lc_trk_g1_5 <X> T_8_17.input0_6
 (29 13)  (425 285)  (425 285)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (0 14)  (396 286)  (396 286)  routing T_8_17.lc_trk_g2_4 <X> T_8_17.wire_bram/ram/RE
 (1 14)  (397 286)  (397 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (14 14)  (410 286)  (410 286)  routing T_8_17.sp4_h_r_44 <X> T_8_17.lc_trk_g3_4
 (25 14)  (421 286)  (421 286)  routing T_8_17.sp4_h_l_27 <X> T_8_17.lc_trk_g3_6
 (26 14)  (422 286)  (422 286)  routing T_8_17.lc_trk_g3_6 <X> T_8_17.input0_7
 (1 15)  (397 287)  (397 287)  routing T_8_17.lc_trk_g2_4 <X> T_8_17.wire_bram/ram/RE
 (14 15)  (410 287)  (410 287)  routing T_8_17.sp4_h_r_44 <X> T_8_17.lc_trk_g3_4
 (15 15)  (411 287)  (411 287)  routing T_8_17.sp4_h_r_44 <X> T_8_17.lc_trk_g3_4
 (16 15)  (412 287)  (412 287)  routing T_8_17.sp4_h_r_44 <X> T_8_17.lc_trk_g3_4
 (17 15)  (413 287)  (413 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (418 287)  (418 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (419 287)  (419 287)  routing T_8_17.sp4_h_l_27 <X> T_8_17.lc_trk_g3_6
 (24 15)  (420 287)  (420 287)  routing T_8_17.sp4_h_l_27 <X> T_8_17.lc_trk_g3_6
 (26 15)  (422 287)  (422 287)  routing T_8_17.lc_trk_g3_6 <X> T_8_17.input0_7
 (27 15)  (423 287)  (423 287)  routing T_8_17.lc_trk_g3_6 <X> T_8_17.input0_7
 (28 15)  (424 287)  (424 287)  routing T_8_17.lc_trk_g3_6 <X> T_8_17.input0_7
 (29 15)  (425 287)  (425 287)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7


LogicTile_9_17

 (3 0)  (441 272)  (441 272)  routing T_9_17.sp12_h_r_0 <X> T_9_17.sp12_v_b_0
 (9 0)  (447 272)  (447 272)  routing T_9_17.sp4_v_t_36 <X> T_9_17.sp4_h_r_1
 (25 0)  (463 272)  (463 272)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g0_2
 (27 0)  (465 272)  (465 272)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 272)  (466 272)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 272)  (467 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 272)  (468 272)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 272)  (470 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 272)  (471 272)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 272)  (472 272)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 272)  (474 272)  LC_0 Logic Functioning bit
 (38 0)  (476 272)  (476 272)  LC_0 Logic Functioning bit
 (46 0)  (484 272)  (484 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (441 273)  (441 273)  routing T_9_17.sp12_h_r_0 <X> T_9_17.sp12_v_b_0
 (13 1)  (451 273)  (451 273)  routing T_9_17.sp4_v_t_44 <X> T_9_17.sp4_h_r_2
 (22 1)  (460 273)  (460 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (461 273)  (461 273)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g0_2
 (24 1)  (462 273)  (462 273)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g0_2
 (25 1)  (463 273)  (463 273)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g0_2
 (31 1)  (469 273)  (469 273)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (474 273)  (474 273)  LC_0 Logic Functioning bit
 (38 1)  (476 273)  (476 273)  LC_0 Logic Functioning bit
 (0 2)  (438 274)  (438 274)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (1 2)  (439 274)  (439 274)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (446 274)  (446 274)  routing T_9_17.sp4_v_t_42 <X> T_9_17.sp4_h_l_36
 (9 2)  (447 274)  (447 274)  routing T_9_17.sp4_v_t_42 <X> T_9_17.sp4_h_l_36
 (10 2)  (448 274)  (448 274)  routing T_9_17.sp4_v_t_42 <X> T_9_17.sp4_h_l_36
 (28 2)  (466 274)  (466 274)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 274)  (467 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 274)  (469 274)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 274)  (471 274)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 274)  (474 274)  LC_1 Logic Functioning bit
 (50 2)  (488 274)  (488 274)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (443 275)  (443 275)  routing T_9_17.sp4_h_l_37 <X> T_9_17.sp4_v_t_37
 (12 3)  (450 275)  (450 275)  routing T_9_17.sp4_h_l_39 <X> T_9_17.sp4_v_t_39
 (28 3)  (466 275)  (466 275)  routing T_9_17.lc_trk_g2_1 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 275)  (467 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 275)  (468 275)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 275)  (469 275)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 275)  (474 275)  LC_1 Logic Functioning bit
 (37 3)  (475 275)  (475 275)  LC_1 Logic Functioning bit
 (8 4)  (446 276)  (446 276)  routing T_9_17.sp4_h_l_41 <X> T_9_17.sp4_h_r_4
 (27 4)  (465 276)  (465 276)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 276)  (467 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 276)  (468 276)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 276)  (469 276)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 276)  (471 276)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 276)  (473 276)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.input_2_2
 (42 4)  (480 276)  (480 276)  LC_2 Logic Functioning bit
 (43 4)  (481 276)  (481 276)  LC_2 Logic Functioning bit
 (45 4)  (483 276)  (483 276)  LC_2 Logic Functioning bit
 (47 4)  (485 276)  (485 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (53 4)  (491 276)  (491 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (5 5)  (443 277)  (443 277)  routing T_9_17.sp4_h_r_3 <X> T_9_17.sp4_v_b_3
 (26 5)  (464 277)  (464 277)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 277)  (465 277)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 277)  (466 277)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 277)  (467 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 277)  (469 277)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 277)  (470 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (471 277)  (471 277)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.input_2_2
 (34 5)  (472 277)  (472 277)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.input_2_2
 (36 5)  (474 277)  (474 277)  LC_2 Logic Functioning bit
 (38 5)  (476 277)  (476 277)  LC_2 Logic Functioning bit
 (42 5)  (480 277)  (480 277)  LC_2 Logic Functioning bit
 (43 5)  (481 277)  (481 277)  LC_2 Logic Functioning bit
 (51 5)  (489 277)  (489 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (441 278)  (441 278)  routing T_9_17.sp12_h_r_0 <X> T_9_17.sp12_v_t_23
 (25 6)  (463 278)  (463 278)  routing T_9_17.wire_logic_cluster/lc_6/out <X> T_9_17.lc_trk_g1_6
 (26 6)  (464 278)  (464 278)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 278)  (465 278)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 278)  (466 278)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 278)  (467 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 278)  (468 278)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 278)  (469 278)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 278)  (470 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 278)  (471 278)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 278)  (473 278)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.input_2_3
 (37 6)  (475 278)  (475 278)  LC_3 Logic Functioning bit
 (39 6)  (477 278)  (477 278)  LC_3 Logic Functioning bit
 (40 6)  (478 278)  (478 278)  LC_3 Logic Functioning bit
 (41 6)  (479 278)  (479 278)  LC_3 Logic Functioning bit
 (3 7)  (441 279)  (441 279)  routing T_9_17.sp12_h_r_0 <X> T_9_17.sp12_v_t_23
 (14 7)  (452 279)  (452 279)  routing T_9_17.sp4_h_r_4 <X> T_9_17.lc_trk_g1_4
 (15 7)  (453 279)  (453 279)  routing T_9_17.sp4_h_r_4 <X> T_9_17.lc_trk_g1_4
 (16 7)  (454 279)  (454 279)  routing T_9_17.sp4_h_r_4 <X> T_9_17.lc_trk_g1_4
 (17 7)  (455 279)  (455 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (460 279)  (460 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (464 279)  (464 279)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 279)  (465 279)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 279)  (466 279)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 279)  (467 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 279)  (468 279)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 279)  (470 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (471 279)  (471 279)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.input_2_3
 (38 7)  (476 279)  (476 279)  LC_3 Logic Functioning bit
 (40 7)  (478 279)  (478 279)  LC_3 Logic Functioning bit
 (41 7)  (479 279)  (479 279)  LC_3 Logic Functioning bit
 (42 7)  (480 279)  (480 279)  LC_3 Logic Functioning bit
 (15 8)  (453 280)  (453 280)  routing T_9_17.rgt_op_1 <X> T_9_17.lc_trk_g2_1
 (17 8)  (455 280)  (455 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 280)  (456 280)  routing T_9_17.rgt_op_1 <X> T_9_17.lc_trk_g2_1
 (25 8)  (463 280)  (463 280)  routing T_9_17.rgt_op_2 <X> T_9_17.lc_trk_g2_2
 (27 8)  (465 280)  (465 280)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 280)  (466 280)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 280)  (467 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 280)  (469 280)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 280)  (470 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 280)  (471 280)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (39 8)  (477 280)  (477 280)  LC_4 Logic Functioning bit
 (41 8)  (479 280)  (479 280)  LC_4 Logic Functioning bit
 (43 8)  (481 280)  (481 280)  LC_4 Logic Functioning bit
 (45 8)  (483 280)  (483 280)  LC_4 Logic Functioning bit
 (46 8)  (484 280)  (484 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (488 280)  (488 280)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (460 281)  (460 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (462 281)  (462 281)  routing T_9_17.rgt_op_2 <X> T_9_17.lc_trk_g2_2
 (26 9)  (464 281)  (464 281)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 281)  (465 281)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 281)  (466 281)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 281)  (467 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 281)  (469 281)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (38 9)  (476 281)  (476 281)  LC_4 Logic Functioning bit
 (41 9)  (479 281)  (479 281)  LC_4 Logic Functioning bit
 (43 9)  (481 281)  (481 281)  LC_4 Logic Functioning bit
 (15 10)  (453 282)  (453 282)  routing T_9_17.tnl_op_5 <X> T_9_17.lc_trk_g2_5
 (17 10)  (455 282)  (455 282)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (460 282)  (460 282)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (462 282)  (462 282)  routing T_9_17.tnr_op_7 <X> T_9_17.lc_trk_g2_7
 (25 10)  (463 282)  (463 282)  routing T_9_17.sp4_h_r_46 <X> T_9_17.lc_trk_g2_6
 (26 10)  (464 282)  (464 282)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (466 282)  (466 282)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 282)  (467 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 282)  (468 282)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 282)  (469 282)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 282)  (471 282)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 282)  (472 282)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (475 282)  (475 282)  LC_5 Logic Functioning bit
 (39 10)  (477 282)  (477 282)  LC_5 Logic Functioning bit
 (14 11)  (452 283)  (452 283)  routing T_9_17.tnl_op_4 <X> T_9_17.lc_trk_g2_4
 (15 11)  (453 283)  (453 283)  routing T_9_17.tnl_op_4 <X> T_9_17.lc_trk_g2_4
 (17 11)  (455 283)  (455 283)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (456 283)  (456 283)  routing T_9_17.tnl_op_5 <X> T_9_17.lc_trk_g2_5
 (22 11)  (460 283)  (460 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (461 283)  (461 283)  routing T_9_17.sp4_h_r_46 <X> T_9_17.lc_trk_g2_6
 (24 11)  (462 283)  (462 283)  routing T_9_17.sp4_h_r_46 <X> T_9_17.lc_trk_g2_6
 (25 11)  (463 283)  (463 283)  routing T_9_17.sp4_h_r_46 <X> T_9_17.lc_trk_g2_6
 (26 11)  (464 283)  (464 283)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 283)  (465 283)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 283)  (466 283)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 283)  (467 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 283)  (469 283)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (475 283)  (475 283)  LC_5 Logic Functioning bit
 (39 11)  (477 283)  (477 283)  LC_5 Logic Functioning bit
 (41 11)  (479 283)  (479 283)  LC_5 Logic Functioning bit
 (43 11)  (481 283)  (481 283)  LC_5 Logic Functioning bit
 (22 12)  (460 284)  (460 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (463 284)  (463 284)  routing T_9_17.sp4_h_r_42 <X> T_9_17.lc_trk_g3_2
 (27 12)  (465 284)  (465 284)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 284)  (467 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 284)  (468 284)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 284)  (469 284)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 284)  (471 284)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (475 284)  (475 284)  LC_6 Logic Functioning bit
 (41 12)  (479 284)  (479 284)  LC_6 Logic Functioning bit
 (43 12)  (481 284)  (481 284)  LC_6 Logic Functioning bit
 (45 12)  (483 284)  (483 284)  LC_6 Logic Functioning bit
 (50 12)  (488 284)  (488 284)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (489 284)  (489 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (452 285)  (452 285)  routing T_9_17.sp4_h_r_24 <X> T_9_17.lc_trk_g3_0
 (15 13)  (453 285)  (453 285)  routing T_9_17.sp4_h_r_24 <X> T_9_17.lc_trk_g3_0
 (16 13)  (454 285)  (454 285)  routing T_9_17.sp4_h_r_24 <X> T_9_17.lc_trk_g3_0
 (17 13)  (455 285)  (455 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (459 285)  (459 285)  routing T_9_17.sp4_r_v_b_43 <X> T_9_17.lc_trk_g3_3
 (22 13)  (460 285)  (460 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (461 285)  (461 285)  routing T_9_17.sp4_h_r_42 <X> T_9_17.lc_trk_g3_2
 (24 13)  (462 285)  (462 285)  routing T_9_17.sp4_h_r_42 <X> T_9_17.lc_trk_g3_2
 (25 13)  (463 285)  (463 285)  routing T_9_17.sp4_h_r_42 <X> T_9_17.lc_trk_g3_2
 (26 13)  (464 285)  (464 285)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 285)  (465 285)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 285)  (466 285)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 285)  (467 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 285)  (468 285)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 285)  (469 285)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 285)  (474 285)  LC_6 Logic Functioning bit
 (41 13)  (479 285)  (479 285)  LC_6 Logic Functioning bit
 (43 13)  (481 285)  (481 285)  LC_6 Logic Functioning bit
 (14 14)  (452 286)  (452 286)  routing T_9_17.sp4_h_r_44 <X> T_9_17.lc_trk_g3_4
 (17 14)  (455 286)  (455 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (460 286)  (460 286)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (462 286)  (462 286)  routing T_9_17.tnl_op_7 <X> T_9_17.lc_trk_g3_7
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 286)  (474 286)  LC_7 Logic Functioning bit
 (37 14)  (475 286)  (475 286)  LC_7 Logic Functioning bit
 (38 14)  (476 286)  (476 286)  LC_7 Logic Functioning bit
 (39 14)  (477 286)  (477 286)  LC_7 Logic Functioning bit
 (45 14)  (483 286)  (483 286)  LC_7 Logic Functioning bit
 (14 15)  (452 287)  (452 287)  routing T_9_17.sp4_h_r_44 <X> T_9_17.lc_trk_g3_4
 (15 15)  (453 287)  (453 287)  routing T_9_17.sp4_h_r_44 <X> T_9_17.lc_trk_g3_4
 (16 15)  (454 287)  (454 287)  routing T_9_17.sp4_h_r_44 <X> T_9_17.lc_trk_g3_4
 (17 15)  (455 287)  (455 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (459 287)  (459 287)  routing T_9_17.tnl_op_7 <X> T_9_17.lc_trk_g3_7
 (22 15)  (460 287)  (460 287)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (462 287)  (462 287)  routing T_9_17.tnl_op_6 <X> T_9_17.lc_trk_g3_6
 (25 15)  (463 287)  (463 287)  routing T_9_17.tnl_op_6 <X> T_9_17.lc_trk_g3_6
 (31 15)  (469 287)  (469 287)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 287)  (474 287)  LC_7 Logic Functioning bit
 (37 15)  (475 287)  (475 287)  LC_7 Logic Functioning bit
 (38 15)  (476 287)  (476 287)  LC_7 Logic Functioning bit
 (39 15)  (477 287)  (477 287)  LC_7 Logic Functioning bit
 (48 15)  (486 287)  (486 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_17

 (3 0)  (495 272)  (495 272)  routing T_10_17.sp12_v_t_23 <X> T_10_17.sp12_v_b_0
 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (1 2)  (493 274)  (493 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (520 274)  (520 274)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 274)  (525 274)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 274)  (526 274)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 274)  (529 274)  LC_1 Logic Functioning bit
 (38 2)  (530 274)  (530 274)  LC_1 Logic Functioning bit
 (39 2)  (531 274)  (531 274)  LC_1 Logic Functioning bit
 (43 2)  (535 274)  (535 274)  LC_1 Logic Functioning bit
 (45 2)  (537 274)  (537 274)  LC_1 Logic Functioning bit
 (47 2)  (539 274)  (539 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (506 275)  (506 275)  routing T_10_17.top_op_4 <X> T_10_17.lc_trk_g0_4
 (15 3)  (507 275)  (507 275)  routing T_10_17.top_op_4 <X> T_10_17.lc_trk_g0_4
 (17 3)  (509 275)  (509 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (30 3)  (522 275)  (522 275)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 275)  (524 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (526 275)  (526 275)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.input_2_1
 (35 3)  (527 275)  (527 275)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.input_2_1
 (37 3)  (529 275)  (529 275)  LC_1 Logic Functioning bit
 (38 3)  (530 275)  (530 275)  LC_1 Logic Functioning bit
 (39 3)  (531 275)  (531 275)  LC_1 Logic Functioning bit
 (43 3)  (535 275)  (535 275)  LC_1 Logic Functioning bit
 (3 4)  (495 276)  (495 276)  routing T_10_17.sp12_v_t_23 <X> T_10_17.sp12_h_r_0
 (5 4)  (497 276)  (497 276)  routing T_10_17.sp4_v_t_38 <X> T_10_17.sp4_h_r_3
 (27 4)  (519 276)  (519 276)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (45 4)  (537 276)  (537 276)  LC_2 Logic Functioning bit
 (47 4)  (539 276)  (539 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (514 277)  (514 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (515 277)  (515 277)  routing T_10_17.sp4_v_b_18 <X> T_10_17.lc_trk_g1_2
 (24 5)  (516 277)  (516 277)  routing T_10_17.sp4_v_b_18 <X> T_10_17.lc_trk_g1_2
 (26 5)  (518 277)  (518 277)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 277)  (520 277)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 277)  (521 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 277)  (522 277)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 277)  (528 277)  LC_2 Logic Functioning bit
 (37 5)  (529 277)  (529 277)  LC_2 Logic Functioning bit
 (38 5)  (530 277)  (530 277)  LC_2 Logic Functioning bit
 (39 5)  (531 277)  (531 277)  LC_2 Logic Functioning bit
 (40 5)  (532 277)  (532 277)  LC_2 Logic Functioning bit
 (41 5)  (533 277)  (533 277)  LC_2 Logic Functioning bit
 (42 5)  (534 277)  (534 277)  LC_2 Logic Functioning bit
 (43 5)  (535 277)  (535 277)  LC_2 Logic Functioning bit
 (3 8)  (495 280)  (495 280)  routing T_10_17.sp12_h_r_1 <X> T_10_17.sp12_v_b_1
 (25 8)  (517 280)  (517 280)  routing T_10_17.wire_logic_cluster/lc_2/out <X> T_10_17.lc_trk_g2_2
 (3 9)  (495 281)  (495 281)  routing T_10_17.sp12_h_r_1 <X> T_10_17.sp12_v_b_1
 (22 9)  (514 281)  (514 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (515 283)  (515 283)  routing T_10_17.sp4_v_b_46 <X> T_10_17.lc_trk_g2_6
 (24 11)  (516 283)  (516 283)  routing T_10_17.sp4_v_b_46 <X> T_10_17.lc_trk_g2_6
 (5 12)  (497 284)  (497 284)  routing T_10_17.sp4_v_t_44 <X> T_10_17.sp4_h_r_9
 (8 12)  (500 284)  (500 284)  routing T_10_17.sp4_v_b_4 <X> T_10_17.sp4_h_r_10
 (9 12)  (501 284)  (501 284)  routing T_10_17.sp4_v_b_4 <X> T_10_17.sp4_h_r_10
 (10 12)  (502 284)  (502 284)  routing T_10_17.sp4_v_b_4 <X> T_10_17.sp4_h_r_10
 (17 12)  (509 284)  (509 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 284)  (510 284)  routing T_10_17.wire_logic_cluster/lc_1/out <X> T_10_17.lc_trk_g3_1
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (523 286)  (523 286)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 286)  (524 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 286)  (525 286)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (40 14)  (532 286)  (532 286)  LC_7 Logic Functioning bit
 (41 14)  (533 286)  (533 286)  LC_7 Logic Functioning bit
 (42 14)  (534 286)  (534 286)  LC_7 Logic Functioning bit
 (43 14)  (535 286)  (535 286)  LC_7 Logic Functioning bit
 (47 14)  (539 286)  (539 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (1 15)  (493 287)  (493 287)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (31 15)  (523 287)  (523 287)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (40 15)  (532 287)  (532 287)  LC_7 Logic Functioning bit
 (41 15)  (533 287)  (533 287)  LC_7 Logic Functioning bit
 (42 15)  (534 287)  (534 287)  LC_7 Logic Functioning bit
 (43 15)  (535 287)  (535 287)  LC_7 Logic Functioning bit


LogicTile_11_17

 (15 0)  (561 272)  (561 272)  routing T_11_17.top_op_1 <X> T_11_17.lc_trk_g0_1
 (17 0)  (563 272)  (563 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (567 272)  (567 272)  routing T_11_17.wire_logic_cluster/lc_3/out <X> T_11_17.lc_trk_g0_3
 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (571 272)  (571 272)  routing T_11_17.wire_logic_cluster/lc_2/out <X> T_11_17.lc_trk_g0_2
 (26 0)  (572 272)  (572 272)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 272)  (573 272)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (38 0)  (584 272)  (584 272)  LC_0 Logic Functioning bit
 (41 0)  (587 272)  (587 272)  LC_0 Logic Functioning bit
 (43 0)  (589 272)  (589 272)  LC_0 Logic Functioning bit
 (45 0)  (591 272)  (591 272)  LC_0 Logic Functioning bit
 (14 1)  (560 273)  (560 273)  routing T_11_17.sp4_r_v_b_35 <X> T_11_17.lc_trk_g0_0
 (17 1)  (563 273)  (563 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (564 273)  (564 273)  routing T_11_17.top_op_1 <X> T_11_17.lc_trk_g0_1
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (572 273)  (572 273)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 273)  (577 273)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 273)  (578 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (581 273)  (581 273)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.input_2_0
 (37 1)  (583 273)  (583 273)  LC_0 Logic Functioning bit
 (48 1)  (594 273)  (594 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 274)  (560 274)  routing T_11_17.wire_logic_cluster/lc_4/out <X> T_11_17.lc_trk_g0_4
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 274)  (576 274)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 274)  (577 274)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 274)  (580 274)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (41 2)  (587 274)  (587 274)  LC_1 Logic Functioning bit
 (43 2)  (589 274)  (589 274)  LC_1 Logic Functioning bit
 (45 2)  (591 274)  (591 274)  LC_1 Logic Functioning bit
 (8 3)  (554 275)  (554 275)  routing T_11_17.sp4_v_b_10 <X> T_11_17.sp4_v_t_36
 (10 3)  (556 275)  (556 275)  routing T_11_17.sp4_v_b_10 <X> T_11_17.sp4_v_t_36
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 275)  (570 275)  routing T_11_17.top_op_6 <X> T_11_17.lc_trk_g0_6
 (25 3)  (571 275)  (571 275)  routing T_11_17.top_op_6 <X> T_11_17.lc_trk_g0_6
 (28 3)  (574 275)  (574 275)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 275)  (576 275)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (582 275)  (582 275)  LC_1 Logic Functioning bit
 (38 3)  (584 275)  (584 275)  LC_1 Logic Functioning bit
 (48 3)  (594 275)  (594 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (3 4)  (549 276)  (549 276)  routing T_11_17.sp12_v_t_23 <X> T_11_17.sp12_h_r_0
 (14 4)  (560 276)  (560 276)  routing T_11_17.wire_logic_cluster/lc_0/out <X> T_11_17.lc_trk_g1_0
 (17 4)  (563 276)  (563 276)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (564 276)  (564 276)  routing T_11_17.bnr_op_1 <X> T_11_17.lc_trk_g1_1
 (28 4)  (574 276)  (574 276)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 276)  (576 276)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (39 4)  (585 276)  (585 276)  LC_2 Logic Functioning bit
 (42 4)  (588 276)  (588 276)  LC_2 Logic Functioning bit
 (45 4)  (591 276)  (591 276)  LC_2 Logic Functioning bit
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (564 277)  (564 277)  routing T_11_17.bnr_op_1 <X> T_11_17.lc_trk_g1_1
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 277)  (577 277)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 277)  (578 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (581 277)  (581 277)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.input_2_2
 (48 5)  (594 277)  (594 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (8 6)  (554 278)  (554 278)  routing T_11_17.sp4_v_t_41 <X> T_11_17.sp4_h_l_41
 (9 6)  (555 278)  (555 278)  routing T_11_17.sp4_v_t_41 <X> T_11_17.sp4_h_l_41
 (17 6)  (563 278)  (563 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 278)  (564 278)  routing T_11_17.wire_logic_cluster/lc_5/out <X> T_11_17.lc_trk_g1_5
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (570 278)  (570 278)  routing T_11_17.top_op_7 <X> T_11_17.lc_trk_g1_7
 (25 6)  (571 278)  (571 278)  routing T_11_17.wire_logic_cluster/lc_6/out <X> T_11_17.lc_trk_g1_6
 (26 6)  (572 278)  (572 278)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 278)  (574 278)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 278)  (580 278)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (38 6)  (584 278)  (584 278)  LC_3 Logic Functioning bit
 (41 6)  (587 278)  (587 278)  LC_3 Logic Functioning bit
 (42 6)  (588 278)  (588 278)  LC_3 Logic Functioning bit
 (43 6)  (589 278)  (589 278)  LC_3 Logic Functioning bit
 (21 7)  (567 279)  (567 279)  routing T_11_17.top_op_7 <X> T_11_17.lc_trk_g1_7
 (22 7)  (568 279)  (568 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (573 279)  (573 279)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 279)  (574 279)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 279)  (576 279)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 279)  (578 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (579 279)  (579 279)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.input_2_3
 (34 7)  (580 279)  (580 279)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.input_2_3
 (38 7)  (584 279)  (584 279)  LC_3 Logic Functioning bit
 (39 7)  (585 279)  (585 279)  LC_3 Logic Functioning bit
 (40 7)  (586 279)  (586 279)  LC_3 Logic Functioning bit
 (41 7)  (587 279)  (587 279)  LC_3 Logic Functioning bit
 (42 7)  (588 279)  (588 279)  LC_3 Logic Functioning bit
 (43 7)  (589 279)  (589 279)  LC_3 Logic Functioning bit
 (3 8)  (549 280)  (549 280)  routing T_11_17.sp12_h_r_1 <X> T_11_17.sp12_v_b_1
 (17 8)  (563 280)  (563 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 280)  (564 280)  routing T_11_17.wire_logic_cluster/lc_1/out <X> T_11_17.lc_trk_g2_1
 (25 8)  (571 280)  (571 280)  routing T_11_17.sp4_v_t_23 <X> T_11_17.lc_trk_g2_2
 (27 8)  (573 280)  (573 280)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 280)  (579 280)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 280)  (580 280)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (50 8)  (596 280)  (596 280)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (549 281)  (549 281)  routing T_11_17.sp12_h_r_1 <X> T_11_17.sp12_v_b_1
 (22 9)  (568 281)  (568 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (569 281)  (569 281)  routing T_11_17.sp4_v_t_23 <X> T_11_17.lc_trk_g2_2
 (25 9)  (571 281)  (571 281)  routing T_11_17.sp4_v_t_23 <X> T_11_17.lc_trk_g2_2
 (31 9)  (577 281)  (577 281)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 281)  (582 281)  LC_4 Logic Functioning bit
 (16 10)  (562 282)  (562 282)  routing T_11_17.sp12_v_t_10 <X> T_11_17.lc_trk_g2_5
 (17 10)  (563 282)  (563 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (567 282)  (567 282)  routing T_11_17.wire_logic_cluster/lc_7/out <X> T_11_17.lc_trk_g2_7
 (22 10)  (568 282)  (568 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (573 282)  (573 282)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 282)  (574 282)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 282)  (576 282)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 282)  (577 282)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 282)  (580 282)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 282)  (582 282)  LC_5 Logic Functioning bit
 (50 10)  (596 282)  (596 282)  Cascade bit: LH_LC05_inmux02_5

 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 283)  (576 283)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 283)  (577 283)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (14 12)  (560 284)  (560 284)  routing T_11_17.rgt_op_0 <X> T_11_17.lc_trk_g3_0
 (25 12)  (571 284)  (571 284)  routing T_11_17.wire_logic_cluster/lc_2/out <X> T_11_17.lc_trk_g3_2
 (26 12)  (572 284)  (572 284)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 284)  (573 284)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 284)  (576 284)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 284)  (579 284)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (38 12)  (584 284)  (584 284)  LC_6 Logic Functioning bit
 (41 12)  (587 284)  (587 284)  LC_6 Logic Functioning bit
 (43 12)  (589 284)  (589 284)  LC_6 Logic Functioning bit
 (45 12)  (591 284)  (591 284)  LC_6 Logic Functioning bit
 (50 12)  (596 284)  (596 284)  Cascade bit: LH_LC06_inmux02_5

 (13 13)  (559 285)  (559 285)  routing T_11_17.sp4_v_t_43 <X> T_11_17.sp4_h_r_11
 (15 13)  (561 285)  (561 285)  routing T_11_17.rgt_op_0 <X> T_11_17.lc_trk_g3_0
 (17 13)  (563 285)  (563 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (568 285)  (568 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (572 285)  (572 285)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 285)  (576 285)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (37 13)  (583 285)  (583 285)  LC_6 Logic Functioning bit
 (48 13)  (594 285)  (594 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (560 286)  (560 286)  routing T_11_17.sp4_v_b_36 <X> T_11_17.lc_trk_g3_4
 (21 14)  (567 286)  (567 286)  routing T_11_17.wire_logic_cluster/lc_7/out <X> T_11_17.lc_trk_g3_7
 (22 14)  (568 286)  (568 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (572 286)  (572 286)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 286)  (577 286)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (581 286)  (581 286)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.input_2_7
 (39 14)  (585 286)  (585 286)  LC_7 Logic Functioning bit
 (42 14)  (588 286)  (588 286)  LC_7 Logic Functioning bit
 (45 14)  (591 286)  (591 286)  LC_7 Logic Functioning bit
 (51 14)  (597 286)  (597 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (560 287)  (560 287)  routing T_11_17.sp4_v_b_36 <X> T_11_17.lc_trk_g3_4
 (16 15)  (562 287)  (562 287)  routing T_11_17.sp4_v_b_36 <X> T_11_17.lc_trk_g3_4
 (17 15)  (563 287)  (563 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (28 15)  (574 287)  (574 287)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 287)  (578 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (579 287)  (579 287)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.input_2_7
 (35 15)  (581 287)  (581 287)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.input_2_7
 (48 15)  (594 287)  (594 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_17

 (10 0)  (610 272)  (610 272)  routing T_12_17.sp4_v_t_45 <X> T_12_17.sp4_h_r_1
 (27 0)  (627 272)  (627 272)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 272)  (630 272)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 272)  (631 272)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 272)  (633 272)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 272)  (634 272)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 272)  (637 272)  LC_0 Logic Functioning bit
 (39 0)  (639 272)  (639 272)  LC_0 Logic Functioning bit
 (45 0)  (645 272)  (645 272)  LC_0 Logic Functioning bit
 (48 0)  (648 272)  (648 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (37 1)  (637 273)  (637 273)  LC_0 Logic Functioning bit
 (39 1)  (639 273)  (639 273)  LC_0 Logic Functioning bit
 (47 1)  (647 273)  (647 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (651 273)  (651 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (611 274)  (611 274)  routing T_12_17.sp4_h_r_8 <X> T_12_17.sp4_v_t_39
 (13 2)  (613 274)  (613 274)  routing T_12_17.sp4_h_r_8 <X> T_12_17.sp4_v_t_39
 (17 2)  (617 274)  (617 274)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (626 274)  (626 274)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 274)  (635 274)  routing T_12_17.lc_trk_g0_5 <X> T_12_17.input_2_1
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (39 2)  (639 274)  (639 274)  LC_1 Logic Functioning bit
 (45 2)  (645 274)  (645 274)  LC_1 Logic Functioning bit
 (52 2)  (652 274)  (652 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (6 3)  (606 275)  (606 275)  routing T_12_17.sp4_h_r_0 <X> T_12_17.sp4_h_l_37
 (12 3)  (612 275)  (612 275)  routing T_12_17.sp4_h_r_8 <X> T_12_17.sp4_v_t_39
 (14 3)  (614 275)  (614 275)  routing T_12_17.top_op_4 <X> T_12_17.lc_trk_g0_4
 (15 3)  (615 275)  (615 275)  routing T_12_17.top_op_4 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (626 275)  (626 275)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 275)  (628 275)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 275)  (630 275)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 275)  (631 275)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 275)  (632 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (38 3)  (638 275)  (638 275)  LC_1 Logic Functioning bit
 (39 3)  (639 275)  (639 275)  LC_1 Logic Functioning bit
 (40 3)  (640 275)  (640 275)  LC_1 Logic Functioning bit
 (52 3)  (652 275)  (652 275)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (31 4)  (631 276)  (631 276)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 276)  (633 276)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (37 4)  (637 276)  (637 276)  LC_2 Logic Functioning bit
 (38 4)  (638 276)  (638 276)  LC_2 Logic Functioning bit
 (39 4)  (639 276)  (639 276)  LC_2 Logic Functioning bit
 (45 4)  (645 276)  (645 276)  LC_2 Logic Functioning bit
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (38 5)  (638 277)  (638 277)  LC_2 Logic Functioning bit
 (39 5)  (639 277)  (639 277)  LC_2 Logic Functioning bit
 (46 5)  (646 277)  (646 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 7)  (614 279)  (614 279)  routing T_12_17.sp4_r_v_b_28 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (0 8)  (600 280)  (600 280)  routing T_12_17.glb_netwk_2 <X> T_12_17.glb2local_1
 (1 8)  (601 280)  (601 280)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (8 8)  (608 280)  (608 280)  routing T_12_17.sp4_v_b_7 <X> T_12_17.sp4_h_r_7
 (9 8)  (609 280)  (609 280)  routing T_12_17.sp4_v_b_7 <X> T_12_17.sp4_h_r_7
 (25 8)  (625 280)  (625 280)  routing T_12_17.sp4_h_r_34 <X> T_12_17.lc_trk_g2_2
 (4 9)  (604 281)  (604 281)  routing T_12_17.sp4_v_t_36 <X> T_12_17.sp4_h_r_6
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 281)  (623 281)  routing T_12_17.sp4_h_r_34 <X> T_12_17.lc_trk_g2_2
 (24 9)  (624 281)  (624 281)  routing T_12_17.sp4_h_r_34 <X> T_12_17.lc_trk_g2_2
 (19 10)  (619 282)  (619 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (621 282)  (621 282)  routing T_12_17.sp4_h_r_39 <X> T_12_17.lc_trk_g2_7
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (623 282)  (623 282)  routing T_12_17.sp4_h_r_39 <X> T_12_17.lc_trk_g2_7
 (24 10)  (624 282)  (624 282)  routing T_12_17.sp4_h_r_39 <X> T_12_17.lc_trk_g2_7
 (22 11)  (622 283)  (622 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 284)  (623 284)  routing T_12_17.sp4_h_r_27 <X> T_12_17.lc_trk_g3_3
 (24 12)  (624 284)  (624 284)  routing T_12_17.sp4_h_r_27 <X> T_12_17.lc_trk_g3_3
 (26 12)  (626 284)  (626 284)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 284)  (630 284)  routing T_12_17.lc_trk_g0_5 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 284)  (631 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 284)  (633 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 284)  (634 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 284)  (635 284)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.input_2_6
 (40 12)  (640 284)  (640 284)  LC_6 Logic Functioning bit
 (42 12)  (642 284)  (642 284)  LC_6 Logic Functioning bit
 (51 12)  (651 284)  (651 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (621 285)  (621 285)  routing T_12_17.sp4_h_r_27 <X> T_12_17.lc_trk_g3_3
 (26 13)  (626 285)  (626 285)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 285)  (628 285)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 285)  (631 285)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 285)  (632 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (42 13)  (642 285)  (642 285)  LC_6 Logic Functioning bit
 (14 15)  (614 287)  (614 287)  routing T_12_17.sp4_h_l_17 <X> T_12_17.lc_trk_g3_4
 (15 15)  (615 287)  (615 287)  routing T_12_17.sp4_h_l_17 <X> T_12_17.lc_trk_g3_4
 (16 15)  (616 287)  (616 287)  routing T_12_17.sp4_h_l_17 <X> T_12_17.lc_trk_g3_4
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (622 287)  (622 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 287)  (625 287)  routing T_12_17.sp4_r_v_b_46 <X> T_12_17.lc_trk_g3_6


LogicTile_13_17

 (3 0)  (657 272)  (657 272)  routing T_13_17.sp12_h_r_0 <X> T_13_17.sp12_v_b_0
 (8 0)  (662 272)  (662 272)  routing T_13_17.sp4_h_l_36 <X> T_13_17.sp4_h_r_1
 (14 0)  (668 272)  (668 272)  routing T_13_17.wire_logic_cluster/lc_0/out <X> T_13_17.lc_trk_g0_0
 (21 0)  (675 272)  (675 272)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 272)  (685 272)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 272)  (689 272)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.input_2_0
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (3 1)  (657 273)  (657 273)  routing T_13_17.sp12_h_r_0 <X> T_13_17.sp12_v_b_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (28 1)  (682 273)  (682 273)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 273)  (684 273)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 273)  (685 273)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (675 274)  (675 274)  routing T_13_17.sp4_h_l_10 <X> T_13_17.lc_trk_g0_7
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (677 274)  (677 274)  routing T_13_17.sp4_h_l_10 <X> T_13_17.lc_trk_g0_7
 (24 2)  (678 274)  (678 274)  routing T_13_17.sp4_h_l_10 <X> T_13_17.lc_trk_g0_7
 (26 2)  (680 274)  (680 274)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 274)  (682 274)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 274)  (688 274)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (50 2)  (704 274)  (704 274)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (669 275)  (669 275)  routing T_13_17.sp4_v_t_9 <X> T_13_17.lc_trk_g0_4
 (16 3)  (670 275)  (670 275)  routing T_13_17.sp4_v_t_9 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (675 275)  (675 275)  routing T_13_17.sp4_h_l_10 <X> T_13_17.lc_trk_g0_7
 (27 3)  (681 275)  (681 275)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (8 4)  (662 276)  (662 276)  routing T_13_17.sp4_h_l_41 <X> T_13_17.sp4_h_r_4
 (14 4)  (668 276)  (668 276)  routing T_13_17.lft_op_0 <X> T_13_17.lc_trk_g1_0
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 276)  (678 276)  routing T_13_17.top_op_3 <X> T_13_17.lc_trk_g1_3
 (27 4)  (681 276)  (681 276)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 276)  (682 276)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 276)  (684 276)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (38 4)  (692 276)  (692 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (50 4)  (704 276)  (704 276)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (706 276)  (706 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (4 5)  (658 277)  (658 277)  routing T_13_17.sp4_v_t_47 <X> T_13_17.sp4_h_r_3
 (15 5)  (669 277)  (669 277)  routing T_13_17.lft_op_0 <X> T_13_17.lc_trk_g1_0
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (675 277)  (675 277)  routing T_13_17.top_op_3 <X> T_13_17.lc_trk_g1_3
 (26 5)  (680 277)  (680 277)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (39 5)  (693 277)  (693 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (47 5)  (701 277)  (701 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (4 6)  (658 278)  (658 278)  routing T_13_17.sp4_v_b_3 <X> T_13_17.sp4_v_t_38
 (5 6)  (659 278)  (659 278)  routing T_13_17.sp4_v_t_38 <X> T_13_17.sp4_h_l_38
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 278)  (687 278)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 278)  (688 278)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (41 6)  (695 278)  (695 278)  LC_3 Logic Functioning bit
 (43 6)  (697 278)  (697 278)  LC_3 Logic Functioning bit
 (6 7)  (660 279)  (660 279)  routing T_13_17.sp4_v_t_38 <X> T_13_17.sp4_h_l_38
 (15 7)  (669 279)  (669 279)  routing T_13_17.bot_op_4 <X> T_13_17.lc_trk_g1_4
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 279)  (678 279)  routing T_13_17.bot_op_6 <X> T_13_17.lc_trk_g1_6
 (27 7)  (681 279)  (681 279)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (40 7)  (694 279)  (694 279)  LC_3 Logic Functioning bit
 (42 7)  (696 279)  (696 279)  LC_3 Logic Functioning bit
 (48 7)  (702 279)  (702 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 8)  (659 280)  (659 280)  routing T_13_17.sp4_v_t_43 <X> T_13_17.sp4_h_r_6
 (8 8)  (662 280)  (662 280)  routing T_13_17.sp4_v_b_1 <X> T_13_17.sp4_h_r_7
 (9 8)  (663 280)  (663 280)  routing T_13_17.sp4_v_b_1 <X> T_13_17.sp4_h_r_7
 (10 8)  (664 280)  (664 280)  routing T_13_17.sp4_v_b_1 <X> T_13_17.sp4_h_r_7
 (11 8)  (665 280)  (665 280)  routing T_13_17.sp4_v_t_40 <X> T_13_17.sp4_v_b_8
 (14 8)  (668 280)  (668 280)  routing T_13_17.rgt_op_0 <X> T_13_17.lc_trk_g2_0
 (26 8)  (680 280)  (680 280)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 280)  (685 280)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (41 8)  (695 280)  (695 280)  LC_4 Logic Functioning bit
 (42 8)  (696 280)  (696 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (50 8)  (704 280)  (704 280)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (666 281)  (666 281)  routing T_13_17.sp4_v_t_40 <X> T_13_17.sp4_v_b_8
 (15 9)  (669 281)  (669 281)  routing T_13_17.rgt_op_0 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 281)  (684 281)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 281)  (690 281)  LC_4 Logic Functioning bit
 (37 9)  (691 281)  (691 281)  LC_4 Logic Functioning bit
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (39 9)  (693 281)  (693 281)  LC_4 Logic Functioning bit
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (43 9)  (697 281)  (697 281)  LC_4 Logic Functioning bit
 (51 9)  (705 281)  (705 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (668 282)  (668 282)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g2_4
 (15 10)  (669 282)  (669 282)  routing T_13_17.sp4_v_t_32 <X> T_13_17.lc_trk_g2_5
 (16 10)  (670 282)  (670 282)  routing T_13_17.sp4_v_t_32 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (675 282)  (675 282)  routing T_13_17.sp4_h_l_34 <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (677 282)  (677 282)  routing T_13_17.sp4_h_l_34 <X> T_13_17.lc_trk_g2_7
 (24 10)  (678 282)  (678 282)  routing T_13_17.sp4_h_l_34 <X> T_13_17.lc_trk_g2_7
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 282)  (687 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 282)  (689 282)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.input_2_5
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (45 10)  (699 282)  (699 282)  LC_5 Logic Functioning bit
 (15 11)  (669 283)  (669 283)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (675 283)  (675 283)  routing T_13_17.sp4_h_l_34 <X> T_13_17.lc_trk_g2_7
 (26 11)  (680 283)  (680 283)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 283)  (681 283)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 283)  (682 283)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 283)  (686 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (687 283)  (687 283)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.input_2_5
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (43 11)  (697 283)  (697 283)  LC_5 Logic Functioning bit
 (46 11)  (700 283)  (700 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (672 284)  (672 284)  routing T_13_17.bnl_op_1 <X> T_13_17.lc_trk_g3_1
 (25 12)  (679 284)  (679 284)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g3_2
 (27 12)  (681 284)  (681 284)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 284)  (685 284)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 284)  (688 284)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 284)  (689 284)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.input_2_6
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (37 12)  (691 284)  (691 284)  LC_6 Logic Functioning bit
 (18 13)  (672 285)  (672 285)  routing T_13_17.bnl_op_1 <X> T_13_17.lc_trk_g3_1
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (681 285)  (681 285)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 285)  (682 285)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 285)  (685 285)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 285)  (686 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (690 285)  (690 285)  LC_6 Logic Functioning bit
 (37 13)  (691 285)  (691 285)  LC_6 Logic Functioning bit
 (38 13)  (692 285)  (692 285)  LC_6 Logic Functioning bit
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 286)  (672 286)  routing T_13_17.wire_logic_cluster/lc_5/out <X> T_13_17.lc_trk_g3_5
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 286)  (682 286)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 286)  (687 286)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (50 14)  (704 286)  (704 286)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (654 287)  (654 287)  routing T_13_17.glb_netwk_2 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (22 15)  (676 287)  (676 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (677 287)  (677 287)  routing T_13_17.sp4_v_b_46 <X> T_13_17.lc_trk_g3_6
 (24 15)  (678 287)  (678 287)  routing T_13_17.sp4_v_b_46 <X> T_13_17.lc_trk_g3_6
 (27 15)  (681 287)  (681 287)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0


LogicTile_14_17

 (8 0)  (716 272)  (716 272)  routing T_14_17.sp4_h_l_36 <X> T_14_17.sp4_h_r_1
 (21 0)  (729 272)  (729 272)  routing T_14_17.sp4_h_r_19 <X> T_14_17.lc_trk_g0_3
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (731 272)  (731 272)  routing T_14_17.sp4_h_r_19 <X> T_14_17.lc_trk_g0_3
 (24 0)  (732 272)  (732 272)  routing T_14_17.sp4_h_r_19 <X> T_14_17.lc_trk_g0_3
 (26 0)  (734 272)  (734 272)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 272)  (736 272)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 272)  (738 272)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 272)  (742 272)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (37 0)  (745 272)  (745 272)  LC_0 Logic Functioning bit
 (39 0)  (747 272)  (747 272)  LC_0 Logic Functioning bit
 (43 0)  (751 272)  (751 272)  LC_0 Logic Functioning bit
 (45 0)  (753 272)  (753 272)  LC_0 Logic Functioning bit
 (8 1)  (716 273)  (716 273)  routing T_14_17.sp4_v_t_47 <X> T_14_17.sp4_v_b_1
 (10 1)  (718 273)  (718 273)  routing T_14_17.sp4_v_t_47 <X> T_14_17.sp4_v_b_1
 (15 1)  (723 273)  (723 273)  routing T_14_17.sp4_v_t_5 <X> T_14_17.lc_trk_g0_0
 (16 1)  (724 273)  (724 273)  routing T_14_17.sp4_v_t_5 <X> T_14_17.lc_trk_g0_0
 (17 1)  (725 273)  (725 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (729 273)  (729 273)  routing T_14_17.sp4_h_r_19 <X> T_14_17.lc_trk_g0_3
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 273)  (731 273)  routing T_14_17.sp4_v_b_18 <X> T_14_17.lc_trk_g0_2
 (24 1)  (732 273)  (732 273)  routing T_14_17.sp4_v_b_18 <X> T_14_17.lc_trk_g0_2
 (26 1)  (734 273)  (734 273)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 273)  (738 273)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 273)  (740 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (742 273)  (742 273)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.input_2_0
 (36 1)  (744 273)  (744 273)  LC_0 Logic Functioning bit
 (40 1)  (748 273)  (748 273)  LC_0 Logic Functioning bit
 (42 1)  (750 273)  (750 273)  LC_0 Logic Functioning bit
 (43 1)  (751 273)  (751 273)  LC_0 Logic Functioning bit
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (725 274)  (725 274)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (729 274)  (729 274)  routing T_14_17.lft_op_7 <X> T_14_17.lc_trk_g0_7
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 274)  (732 274)  routing T_14_17.lft_op_7 <X> T_14_17.lc_trk_g0_7
 (25 2)  (733 274)  (733 274)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g0_6
 (26 2)  (734 274)  (734 274)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (35 2)  (743 274)  (743 274)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.input_2_1
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (38 2)  (746 274)  (746 274)  LC_1 Logic Functioning bit
 (41 2)  (749 274)  (749 274)  LC_1 Logic Functioning bit
 (42 2)  (750 274)  (750 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (53 2)  (761 274)  (761 274)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (15 3)  (723 275)  (723 275)  routing T_14_17.bot_op_4 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 275)  (732 275)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g0_6
 (26 3)  (734 275)  (734 275)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 275)  (736 275)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 275)  (740 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (40 3)  (748 275)  (748 275)  LC_1 Logic Functioning bit
 (42 3)  (750 275)  (750 275)  LC_1 Logic Functioning bit
 (43 3)  (751 275)  (751 275)  LC_1 Logic Functioning bit
 (51 3)  (759 275)  (759 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (722 276)  (722 276)  routing T_14_17.wire_logic_cluster/lc_0/out <X> T_14_17.lc_trk_g1_0
 (16 4)  (724 276)  (724 276)  routing T_14_17.sp4_v_b_1 <X> T_14_17.lc_trk_g1_1
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (726 276)  (726 276)  routing T_14_17.sp4_v_b_1 <X> T_14_17.lc_trk_g1_1
 (21 4)  (729 276)  (729 276)  routing T_14_17.wire_logic_cluster/lc_3/out <X> T_14_17.lc_trk_g1_3
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (734 276)  (734 276)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 276)  (735 276)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 276)  (736 276)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (45 4)  (753 276)  (753 276)  LC_2 Logic Functioning bit
 (47 4)  (755 276)  (755 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 277)  (738 277)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 277)  (740 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (741 277)  (741 277)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.input_2_2
 (35 5)  (743 277)  (743 277)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.input_2_2
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (39 5)  (747 277)  (747 277)  LC_2 Logic Functioning bit
 (42 5)  (750 277)  (750 277)  LC_2 Logic Functioning bit
 (43 5)  (751 277)  (751 277)  LC_2 Logic Functioning bit
 (48 5)  (756 277)  (756 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (761 277)  (761 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (10 6)  (718 278)  (718 278)  routing T_14_17.sp4_v_b_11 <X> T_14_17.sp4_h_l_41
 (26 6)  (734 278)  (734 278)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 278)  (735 278)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (743 278)  (743 278)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.input_2_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (37 6)  (745 278)  (745 278)  LC_3 Logic Functioning bit
 (39 6)  (747 278)  (747 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (45 6)  (753 278)  (753 278)  LC_3 Logic Functioning bit
 (52 6)  (760 278)  (760 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (734 279)  (734 279)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 279)  (736 279)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 279)  (739 279)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 279)  (740 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (741 279)  (741 279)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.input_2_3
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (41 7)  (749 279)  (749 279)  LC_3 Logic Functioning bit
 (42 7)  (750 279)  (750 279)  LC_3 Logic Functioning bit
 (43 7)  (751 279)  (751 279)  LC_3 Logic Functioning bit
 (0 8)  (708 280)  (708 280)  routing T_14_17.glb_netwk_2 <X> T_14_17.glb2local_1
 (1 8)  (709 280)  (709 280)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (5 8)  (713 280)  (713 280)  routing T_14_17.sp4_v_b_6 <X> T_14_17.sp4_h_r_6
 (13 8)  (721 280)  (721 280)  routing T_14_17.sp4_h_l_45 <X> T_14_17.sp4_v_b_8
 (25 8)  (733 280)  (733 280)  routing T_14_17.wire_logic_cluster/lc_2/out <X> T_14_17.lc_trk_g2_2
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 280)  (738 280)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 280)  (741 280)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 280)  (743 280)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.input_2_4
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (41 8)  (749 280)  (749 280)  LC_4 Logic Functioning bit
 (42 8)  (750 280)  (750 280)  LC_4 Logic Functioning bit
 (45 8)  (753 280)  (753 280)  LC_4 Logic Functioning bit
 (47 8)  (755 280)  (755 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (6 9)  (714 281)  (714 281)  routing T_14_17.sp4_v_b_6 <X> T_14_17.sp4_h_r_6
 (12 9)  (720 281)  (720 281)  routing T_14_17.sp4_h_l_45 <X> T_14_17.sp4_v_b_8
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 281)  (738 281)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 281)  (740 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (741 281)  (741 281)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.input_2_4
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (41 9)  (749 281)  (749 281)  LC_4 Logic Functioning bit
 (42 9)  (750 281)  (750 281)  LC_4 Logic Functioning bit
 (14 10)  (722 282)  (722 282)  routing T_14_17.wire_logic_cluster/lc_4/out <X> T_14_17.lc_trk_g2_4
 (15 10)  (723 282)  (723 282)  routing T_14_17.tnl_op_5 <X> T_14_17.lc_trk_g2_5
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (731 282)  (731 282)  routing T_14_17.sp4_v_b_47 <X> T_14_17.lc_trk_g2_7
 (24 10)  (732 282)  (732 282)  routing T_14_17.sp4_v_b_47 <X> T_14_17.lc_trk_g2_7
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (726 283)  (726 283)  routing T_14_17.tnl_op_5 <X> T_14_17.lc_trk_g2_5
 (4 12)  (712 284)  (712 284)  routing T_14_17.sp4_h_l_44 <X> T_14_17.sp4_v_b_9
 (25 12)  (733 284)  (733 284)  routing T_14_17.wire_logic_cluster/lc_2/out <X> T_14_17.lc_trk_g3_2
 (5 13)  (713 285)  (713 285)  routing T_14_17.sp4_h_l_44 <X> T_14_17.sp4_v_b_9
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (4 14)  (712 286)  (712 286)  routing T_14_17.sp4_h_r_9 <X> T_14_17.sp4_v_t_44
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (731 286)  (731 286)  routing T_14_17.sp4_h_r_31 <X> T_14_17.lc_trk_g3_7
 (24 14)  (732 286)  (732 286)  routing T_14_17.sp4_h_r_31 <X> T_14_17.lc_trk_g3_7
 (28 14)  (736 286)  (736 286)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 286)  (741 286)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 286)  (742 286)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 286)  (744 286)  LC_7 Logic Functioning bit
 (38 14)  (746 286)  (746 286)  LC_7 Logic Functioning bit
 (41 14)  (749 286)  (749 286)  LC_7 Logic Functioning bit
 (43 14)  (751 286)  (751 286)  LC_7 Logic Functioning bit
 (47 14)  (755 286)  (755 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (760 286)  (760 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (708 287)  (708 287)  routing T_14_17.glb_netwk_2 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (5 15)  (713 287)  (713 287)  routing T_14_17.sp4_h_r_9 <X> T_14_17.sp4_v_t_44
 (21 15)  (729 287)  (729 287)  routing T_14_17.sp4_h_r_31 <X> T_14_17.lc_trk_g3_7
 (26 15)  (734 287)  (734 287)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 287)  (739 287)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 287)  (744 287)  LC_7 Logic Functioning bit
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit
 (40 15)  (748 287)  (748 287)  LC_7 Logic Functioning bit
 (42 15)  (750 287)  (750 287)  LC_7 Logic Functioning bit
 (51 15)  (759 287)  (759 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_17

 (12 0)  (774 272)  (774 272)  routing T_15_17.sp4_h_l_46 <X> T_15_17.sp4_h_r_2
 (16 0)  (778 272)  (778 272)  routing T_15_17.sp12_h_l_14 <X> T_15_17.lc_trk_g0_1
 (17 0)  (779 272)  (779 272)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (21 0)  (783 272)  (783 272)  routing T_15_17.lft_op_3 <X> T_15_17.lc_trk_g0_3
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 272)  (786 272)  routing T_15_17.lft_op_3 <X> T_15_17.lc_trk_g0_3
 (27 0)  (789 272)  (789 272)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 272)  (790 272)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 272)  (793 272)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 272)  (795 272)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 272)  (796 272)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 272)  (797 272)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.input_2_0
 (40 0)  (802 272)  (802 272)  LC_0 Logic Functioning bit
 (41 0)  (803 272)  (803 272)  LC_0 Logic Functioning bit
 (42 0)  (804 272)  (804 272)  LC_0 Logic Functioning bit
 (43 0)  (805 272)  (805 272)  LC_0 Logic Functioning bit
 (44 0)  (806 272)  (806 272)  LC_0 Logic Functioning bit
 (13 1)  (775 273)  (775 273)  routing T_15_17.sp4_h_l_46 <X> T_15_17.sp4_h_r_2
 (18 1)  (780 273)  (780 273)  routing T_15_17.sp12_h_l_14 <X> T_15_17.lc_trk_g0_1
 (32 1)  (794 273)  (794 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (795 273)  (795 273)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.input_2_0
 (34 1)  (796 273)  (796 273)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.input_2_0
 (35 1)  (797 273)  (797 273)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.input_2_0
 (40 1)  (802 273)  (802 273)  LC_0 Logic Functioning bit
 (41 1)  (803 273)  (803 273)  LC_0 Logic Functioning bit
 (42 1)  (804 273)  (804 273)  LC_0 Logic Functioning bit
 (43 1)  (805 273)  (805 273)  LC_0 Logic Functioning bit
 (50 1)  (812 273)  (812 273)  Carry_In_Mux bit 

 (14 2)  (776 274)  (776 274)  routing T_15_17.lft_op_4 <X> T_15_17.lc_trk_g0_4
 (28 2)  (790 274)  (790 274)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 274)  (792 274)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (39 2)  (801 274)  (801 274)  LC_1 Logic Functioning bit
 (42 2)  (804 274)  (804 274)  LC_1 Logic Functioning bit
 (43 2)  (805 274)  (805 274)  LC_1 Logic Functioning bit
 (44 2)  (806 274)  (806 274)  LC_1 Logic Functioning bit
 (47 2)  (809 274)  (809 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (814 274)  (814 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (15 3)  (777 275)  (777 275)  routing T_15_17.lft_op_4 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (788 275)  (788 275)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 275)  (789 275)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 275)  (790 275)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 275)  (794 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (796 275)  (796 275)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.input_2_1
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (37 3)  (799 275)  (799 275)  LC_1 Logic Functioning bit
 (41 3)  (803 275)  (803 275)  LC_1 Logic Functioning bit
 (42 3)  (804 275)  (804 275)  LC_1 Logic Functioning bit
 (51 3)  (813 275)  (813 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (776 276)  (776 276)  routing T_15_17.lft_op_0 <X> T_15_17.lc_trk_g1_0
 (21 4)  (783 276)  (783 276)  routing T_15_17.sp4_h_r_19 <X> T_15_17.lc_trk_g1_3
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (785 276)  (785 276)  routing T_15_17.sp4_h_r_19 <X> T_15_17.lc_trk_g1_3
 (24 4)  (786 276)  (786 276)  routing T_15_17.sp4_h_r_19 <X> T_15_17.lc_trk_g1_3
 (26 4)  (788 276)  (788 276)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (39 4)  (801 276)  (801 276)  LC_2 Logic Functioning bit
 (42 4)  (804 276)  (804 276)  LC_2 Logic Functioning bit
 (43 4)  (805 276)  (805 276)  LC_2 Logic Functioning bit
 (44 4)  (806 276)  (806 276)  LC_2 Logic Functioning bit
 (47 4)  (809 276)  (809 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (814 276)  (814 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (15 5)  (777 277)  (777 277)  routing T_15_17.lft_op_0 <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (783 277)  (783 277)  routing T_15_17.sp4_h_r_19 <X> T_15_17.lc_trk_g1_3
 (26 5)  (788 277)  (788 277)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 277)  (789 277)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 277)  (794 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (795 277)  (795 277)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.input_2_2
 (35 5)  (797 277)  (797 277)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.input_2_2
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (37 5)  (799 277)  (799 277)  LC_2 Logic Functioning bit
 (41 5)  (803 277)  (803 277)  LC_2 Logic Functioning bit
 (42 5)  (804 277)  (804 277)  LC_2 Logic Functioning bit
 (14 6)  (776 278)  (776 278)  routing T_15_17.sp4_h_l_1 <X> T_15_17.lc_trk_g1_4
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 6)  (787 278)  (787 278)  routing T_15_17.sp4_v_b_6 <X> T_15_17.lc_trk_g1_6
 (27 6)  (789 278)  (789 278)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 278)  (790 278)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (797 278)  (797 278)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.input_2_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (39 6)  (801 278)  (801 278)  LC_3 Logic Functioning bit
 (41 6)  (803 278)  (803 278)  LC_3 Logic Functioning bit
 (42 6)  (804 278)  (804 278)  LC_3 Logic Functioning bit
 (44 6)  (806 278)  (806 278)  LC_3 Logic Functioning bit
 (15 7)  (777 279)  (777 279)  routing T_15_17.sp4_h_l_1 <X> T_15_17.lc_trk_g1_4
 (16 7)  (778 279)  (778 279)  routing T_15_17.sp4_h_l_1 <X> T_15_17.lc_trk_g1_4
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (784 279)  (784 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (785 279)  (785 279)  routing T_15_17.sp4_v_b_6 <X> T_15_17.lc_trk_g1_6
 (32 7)  (794 279)  (794 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (795 279)  (795 279)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.input_2_3
 (34 7)  (796 279)  (796 279)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.input_2_3
 (35 7)  (797 279)  (797 279)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.input_2_3
 (36 7)  (798 279)  (798 279)  LC_3 Logic Functioning bit
 (39 7)  (801 279)  (801 279)  LC_3 Logic Functioning bit
 (41 7)  (803 279)  (803 279)  LC_3 Logic Functioning bit
 (42 7)  (804 279)  (804 279)  LC_3 Logic Functioning bit
 (15 8)  (777 280)  (777 280)  routing T_15_17.sp4_h_r_41 <X> T_15_17.lc_trk_g2_1
 (16 8)  (778 280)  (778 280)  routing T_15_17.sp4_h_r_41 <X> T_15_17.lc_trk_g2_1
 (17 8)  (779 280)  (779 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (780 280)  (780 280)  routing T_15_17.sp4_h_r_41 <X> T_15_17.lc_trk_g2_1
 (25 8)  (787 280)  (787 280)  routing T_15_17.sp4_h_r_34 <X> T_15_17.lc_trk_g2_2
 (28 8)  (790 280)  (790 280)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (797 280)  (797 280)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.input_2_4
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (39 8)  (801 280)  (801 280)  LC_4 Logic Functioning bit
 (41 8)  (803 280)  (803 280)  LC_4 Logic Functioning bit
 (42 8)  (804 280)  (804 280)  LC_4 Logic Functioning bit
 (44 8)  (806 280)  (806 280)  LC_4 Logic Functioning bit
 (18 9)  (780 281)  (780 281)  routing T_15_17.sp4_h_r_41 <X> T_15_17.lc_trk_g2_1
 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 281)  (785 281)  routing T_15_17.sp4_h_r_34 <X> T_15_17.lc_trk_g2_2
 (24 9)  (786 281)  (786 281)  routing T_15_17.sp4_h_r_34 <X> T_15_17.lc_trk_g2_2
 (32 9)  (794 281)  (794 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (39 9)  (801 281)  (801 281)  LC_4 Logic Functioning bit
 (41 9)  (803 281)  (803 281)  LC_4 Logic Functioning bit
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (14 10)  (776 282)  (776 282)  routing T_15_17.sp4_h_r_36 <X> T_15_17.lc_trk_g2_4
 (15 10)  (777 282)  (777 282)  routing T_15_17.rgt_op_5 <X> T_15_17.lc_trk_g2_5
 (17 10)  (779 282)  (779 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 282)  (780 282)  routing T_15_17.rgt_op_5 <X> T_15_17.lc_trk_g2_5
 (27 10)  (789 282)  (789 282)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 282)  (790 282)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (797 282)  (797 282)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.input_2_5
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (39 10)  (801 282)  (801 282)  LC_5 Logic Functioning bit
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (42 10)  (804 282)  (804 282)  LC_5 Logic Functioning bit
 (44 10)  (806 282)  (806 282)  LC_5 Logic Functioning bit
 (15 11)  (777 283)  (777 283)  routing T_15_17.sp4_h_r_36 <X> T_15_17.lc_trk_g2_4
 (16 11)  (778 283)  (778 283)  routing T_15_17.sp4_h_r_36 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (30 11)  (792 283)  (792 283)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 283)  (794 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (796 283)  (796 283)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.input_2_5
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (39 11)  (801 283)  (801 283)  LC_5 Logic Functioning bit
 (41 11)  (803 283)  (803 283)  LC_5 Logic Functioning bit
 (42 11)  (804 283)  (804 283)  LC_5 Logic Functioning bit
 (14 12)  (776 284)  (776 284)  routing T_15_17.wire_logic_cluster/lc_0/out <X> T_15_17.lc_trk_g3_0
 (15 12)  (777 284)  (777 284)  routing T_15_17.rgt_op_1 <X> T_15_17.lc_trk_g3_1
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 284)  (780 284)  routing T_15_17.rgt_op_1 <X> T_15_17.lc_trk_g3_1
 (21 12)  (783 284)  (783 284)  routing T_15_17.sp4_h_r_43 <X> T_15_17.lc_trk_g3_3
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (785 284)  (785 284)  routing T_15_17.sp4_h_r_43 <X> T_15_17.lc_trk_g3_3
 (24 12)  (786 284)  (786 284)  routing T_15_17.sp4_h_r_43 <X> T_15_17.lc_trk_g3_3
 (25 12)  (787 284)  (787 284)  routing T_15_17.sp4_h_r_42 <X> T_15_17.lc_trk_g3_2
 (27 12)  (789 284)  (789 284)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 284)  (792 284)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 284)  (798 284)  LC_6 Logic Functioning bit
 (39 12)  (801 284)  (801 284)  LC_6 Logic Functioning bit
 (41 12)  (803 284)  (803 284)  LC_6 Logic Functioning bit
 (42 12)  (804 284)  (804 284)  LC_6 Logic Functioning bit
 (44 12)  (806 284)  (806 284)  LC_6 Logic Functioning bit
 (17 13)  (779 285)  (779 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (783 285)  (783 285)  routing T_15_17.sp4_h_r_43 <X> T_15_17.lc_trk_g3_3
 (22 13)  (784 285)  (784 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (785 285)  (785 285)  routing T_15_17.sp4_h_r_42 <X> T_15_17.lc_trk_g3_2
 (24 13)  (786 285)  (786 285)  routing T_15_17.sp4_h_r_42 <X> T_15_17.lc_trk_g3_2
 (25 13)  (787 285)  (787 285)  routing T_15_17.sp4_h_r_42 <X> T_15_17.lc_trk_g3_2
 (30 13)  (792 285)  (792 285)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 285)  (794 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (796 285)  (796 285)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.input_2_6
 (35 13)  (797 285)  (797 285)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.input_2_6
 (36 13)  (798 285)  (798 285)  LC_6 Logic Functioning bit
 (39 13)  (801 285)  (801 285)  LC_6 Logic Functioning bit
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (42 13)  (804 285)  (804 285)  LC_6 Logic Functioning bit
 (22 14)  (784 286)  (784 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (785 286)  (785 286)  routing T_15_17.sp4_h_r_31 <X> T_15_17.lc_trk_g3_7
 (24 14)  (786 286)  (786 286)  routing T_15_17.sp4_h_r_31 <X> T_15_17.lc_trk_g3_7
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (799 286)  (799 286)  LC_7 Logic Functioning bit
 (38 14)  (800 286)  (800 286)  LC_7 Logic Functioning bit
 (40 14)  (802 286)  (802 286)  LC_7 Logic Functioning bit
 (43 14)  (805 286)  (805 286)  LC_7 Logic Functioning bit
 (15 15)  (777 287)  (777 287)  routing T_15_17.tnr_op_4 <X> T_15_17.lc_trk_g3_4
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (783 287)  (783 287)  routing T_15_17.sp4_h_r_31 <X> T_15_17.lc_trk_g3_7
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (787 287)  (787 287)  routing T_15_17.sp4_r_v_b_46 <X> T_15_17.lc_trk_g3_6
 (26 15)  (788 287)  (788 287)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 287)  (794 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (795 287)  (795 287)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.input_2_7
 (36 15)  (798 287)  (798 287)  LC_7 Logic Functioning bit
 (39 15)  (801 287)  (801 287)  LC_7 Logic Functioning bit
 (41 15)  (803 287)  (803 287)  LC_7 Logic Functioning bit
 (42 15)  (804 287)  (804 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (25 0)  (841 272)  (841 272)  routing T_16_17.wire_logic_cluster/lc_2/out <X> T_16_17.lc_trk_g0_2
 (22 1)  (838 273)  (838 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (821 274)  (821 274)  routing T_16_17.sp4_v_t_37 <X> T_16_17.sp4_h_l_37
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (856 274)  (856 274)  LC_1 Logic Functioning bit
 (41 2)  (857 274)  (857 274)  LC_1 Logic Functioning bit
 (42 2)  (858 274)  (858 274)  LC_1 Logic Functioning bit
 (43 2)  (859 274)  (859 274)  LC_1 Logic Functioning bit
 (6 3)  (822 275)  (822 275)  routing T_16_17.sp4_v_t_37 <X> T_16_17.sp4_h_l_37
 (31 3)  (847 275)  (847 275)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (40 3)  (856 275)  (856 275)  LC_1 Logic Functioning bit
 (41 3)  (857 275)  (857 275)  LC_1 Logic Functioning bit
 (42 3)  (858 275)  (858 275)  LC_1 Logic Functioning bit
 (43 3)  (859 275)  (859 275)  LC_1 Logic Functioning bit
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (839 276)  (839 276)  routing T_16_17.sp12_h_r_11 <X> T_16_17.lc_trk_g1_3
 (31 4)  (847 276)  (847 276)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 276)  (849 276)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 276)  (850 276)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 276)  (852 276)  LC_2 Logic Functioning bit
 (37 4)  (853 276)  (853 276)  LC_2 Logic Functioning bit
 (38 4)  (854 276)  (854 276)  LC_2 Logic Functioning bit
 (39 4)  (855 276)  (855 276)  LC_2 Logic Functioning bit
 (45 4)  (861 276)  (861 276)  LC_2 Logic Functioning bit
 (36 5)  (852 277)  (852 277)  LC_2 Logic Functioning bit
 (37 5)  (853 277)  (853 277)  LC_2 Logic Functioning bit
 (38 5)  (854 277)  (854 277)  LC_2 Logic Functioning bit
 (39 5)  (855 277)  (855 277)  LC_2 Logic Functioning bit
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_v_b_0 <X> T_16_17.sp12_v_t_23
 (8 9)  (824 281)  (824 281)  routing T_16_17.sp4_h_l_42 <X> T_16_17.sp4_v_b_7
 (9 9)  (825 281)  (825 281)  routing T_16_17.sp4_h_l_42 <X> T_16_17.sp4_v_b_7
 (12 10)  (828 282)  (828 282)  routing T_16_17.sp4_v_b_8 <X> T_16_17.sp4_h_l_45
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 282)  (850 282)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (856 282)  (856 282)  LC_5 Logic Functioning bit
 (41 10)  (857 282)  (857 282)  LC_5 Logic Functioning bit
 (42 10)  (858 282)  (858 282)  LC_5 Logic Functioning bit
 (43 10)  (859 282)  (859 282)  LC_5 Logic Functioning bit
 (31 11)  (847 283)  (847 283)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (40 11)  (856 283)  (856 283)  LC_5 Logic Functioning bit
 (41 11)  (857 283)  (857 283)  LC_5 Logic Functioning bit
 (42 11)  (858 283)  (858 283)  LC_5 Logic Functioning bit
 (43 11)  (859 283)  (859 283)  LC_5 Logic Functioning bit
 (8 12)  (824 284)  (824 284)  routing T_16_17.sp4_v_b_4 <X> T_16_17.sp4_h_r_10
 (9 12)  (825 284)  (825 284)  routing T_16_17.sp4_v_b_4 <X> T_16_17.sp4_h_r_10
 (10 12)  (826 284)  (826 284)  routing T_16_17.sp4_v_b_4 <X> T_16_17.sp4_h_r_10
 (8 14)  (824 286)  (824 286)  routing T_16_17.sp4_v_t_47 <X> T_16_17.sp4_h_l_47
 (9 14)  (825 286)  (825 286)  routing T_16_17.sp4_v_t_47 <X> T_16_17.sp4_h_l_47
 (14 14)  (830 286)  (830 286)  routing T_16_17.sp4_h_r_36 <X> T_16_17.lc_trk_g3_4
 (15 15)  (831 287)  (831 287)  routing T_16_17.sp4_h_r_36 <X> T_16_17.lc_trk_g3_4
 (16 15)  (832 287)  (832 287)  routing T_16_17.sp4_h_r_36 <X> T_16_17.lc_trk_g3_4
 (17 15)  (833 287)  (833 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_17_17

 (5 0)  (879 272)  (879 272)  routing T_17_17.sp4_v_b_6 <X> T_17_17.sp4_h_r_0
 (8 0)  (882 272)  (882 272)  routing T_17_17.sp4_v_b_7 <X> T_17_17.sp4_h_r_1
 (9 0)  (883 272)  (883 272)  routing T_17_17.sp4_v_b_7 <X> T_17_17.sp4_h_r_1
 (10 0)  (884 272)  (884 272)  routing T_17_17.sp4_v_b_7 <X> T_17_17.sp4_h_r_1
 (4 1)  (878 273)  (878 273)  routing T_17_17.sp4_v_b_6 <X> T_17_17.sp4_h_r_0
 (6 1)  (880 273)  (880 273)  routing T_17_17.sp4_v_b_6 <X> T_17_17.sp4_h_r_0
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 274)  (888 274)  routing T_17_17.sp12_h_l_3 <X> T_17_17.lc_trk_g0_4
 (14 3)  (888 275)  (888 275)  routing T_17_17.sp12_h_l_3 <X> T_17_17.lc_trk_g0_4
 (15 3)  (889 275)  (889 275)  routing T_17_17.sp12_h_l_3 <X> T_17_17.lc_trk_g0_4
 (17 3)  (891 275)  (891 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (5 4)  (879 276)  (879 276)  routing T_17_17.sp4_v_b_3 <X> T_17_17.sp4_h_r_3
 (17 4)  (891 276)  (891 276)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (892 276)  (892 276)  routing T_17_17.bnr_op_1 <X> T_17_17.lc_trk_g1_1
 (25 4)  (899 276)  (899 276)  routing T_17_17.sp12_h_r_2 <X> T_17_17.lc_trk_g1_2
 (27 4)  (901 276)  (901 276)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 276)  (904 276)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 276)  (905 276)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 276)  (907 276)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 276)  (908 276)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 276)  (911 276)  LC_2 Logic Functioning bit
 (39 4)  (913 276)  (913 276)  LC_2 Logic Functioning bit
 (40 4)  (914 276)  (914 276)  LC_2 Logic Functioning bit
 (41 4)  (915 276)  (915 276)  LC_2 Logic Functioning bit
 (42 4)  (916 276)  (916 276)  LC_2 Logic Functioning bit
 (43 4)  (917 276)  (917 276)  LC_2 Logic Functioning bit
 (6 5)  (880 277)  (880 277)  routing T_17_17.sp4_v_b_3 <X> T_17_17.sp4_h_r_3
 (18 5)  (892 277)  (892 277)  routing T_17_17.bnr_op_1 <X> T_17_17.lc_trk_g1_1
 (22 5)  (896 277)  (896 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (898 277)  (898 277)  routing T_17_17.sp12_h_r_2 <X> T_17_17.lc_trk_g1_2
 (25 5)  (899 277)  (899 277)  routing T_17_17.sp12_h_r_2 <X> T_17_17.lc_trk_g1_2
 (28 5)  (902 277)  (902 277)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (910 277)  (910 277)  LC_2 Logic Functioning bit
 (38 5)  (912 277)  (912 277)  LC_2 Logic Functioning bit
 (4 6)  (878 278)  (878 278)  routing T_17_17.sp4_h_r_9 <X> T_17_17.sp4_v_t_38
 (6 6)  (880 278)  (880 278)  routing T_17_17.sp4_h_r_9 <X> T_17_17.sp4_v_t_38
 (14 6)  (888 278)  (888 278)  routing T_17_17.sp4_h_l_1 <X> T_17_17.lc_trk_g1_4
 (25 6)  (899 278)  (899 278)  routing T_17_17.sp12_h_l_5 <X> T_17_17.lc_trk_g1_6
 (26 6)  (900 278)  (900 278)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (41 6)  (915 278)  (915 278)  LC_3 Logic Functioning bit
 (43 6)  (917 278)  (917 278)  LC_3 Logic Functioning bit
 (45 6)  (919 278)  (919 278)  LC_3 Logic Functioning bit
 (5 7)  (879 279)  (879 279)  routing T_17_17.sp4_h_r_9 <X> T_17_17.sp4_v_t_38
 (15 7)  (889 279)  (889 279)  routing T_17_17.sp4_h_l_1 <X> T_17_17.lc_trk_g1_4
 (16 7)  (890 279)  (890 279)  routing T_17_17.sp4_h_l_1 <X> T_17_17.lc_trk_g1_4
 (17 7)  (891 279)  (891 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (896 279)  (896 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (898 279)  (898 279)  routing T_17_17.sp12_h_l_5 <X> T_17_17.lc_trk_g1_6
 (25 7)  (899 279)  (899 279)  routing T_17_17.sp12_h_l_5 <X> T_17_17.lc_trk_g1_6
 (28 7)  (902 279)  (902 279)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (40 7)  (914 279)  (914 279)  LC_3 Logic Functioning bit
 (42 7)  (916 279)  (916 279)  LC_3 Logic Functioning bit
 (51 7)  (925 279)  (925 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 9)  (888 281)  (888 281)  routing T_17_17.sp4_h_r_24 <X> T_17_17.lc_trk_g2_0
 (15 9)  (889 281)  (889 281)  routing T_17_17.sp4_h_r_24 <X> T_17_17.lc_trk_g2_0
 (16 9)  (890 281)  (890 281)  routing T_17_17.sp4_h_r_24 <X> T_17_17.lc_trk_g2_0
 (17 9)  (891 281)  (891 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (17 10)  (891 282)  (891 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (892 283)  (892 283)  routing T_17_17.sp4_r_v_b_37 <X> T_17_17.lc_trk_g2_5
 (3 12)  (877 284)  (877 284)  routing T_17_17.sp12_v_b_1 <X> T_17_17.sp12_h_r_1
 (4 12)  (878 284)  (878 284)  routing T_17_17.sp4_h_l_38 <X> T_17_17.sp4_v_b_9
 (6 12)  (880 284)  (880 284)  routing T_17_17.sp4_h_l_38 <X> T_17_17.sp4_v_b_9
 (8 12)  (882 284)  (882 284)  routing T_17_17.sp4_v_b_4 <X> T_17_17.sp4_h_r_10
 (9 12)  (883 284)  (883 284)  routing T_17_17.sp4_v_b_4 <X> T_17_17.sp4_h_r_10
 (10 12)  (884 284)  (884 284)  routing T_17_17.sp4_v_b_4 <X> T_17_17.sp4_h_r_10
 (15 12)  (889 284)  (889 284)  routing T_17_17.rgt_op_1 <X> T_17_17.lc_trk_g3_1
 (17 12)  (891 284)  (891 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 284)  (892 284)  routing T_17_17.rgt_op_1 <X> T_17_17.lc_trk_g3_1
 (26 12)  (900 284)  (900 284)  routing T_17_17.lc_trk_g0_4 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 284)  (901 284)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 284)  (904 284)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 284)  (908 284)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 284)  (911 284)  LC_6 Logic Functioning bit
 (39 12)  (913 284)  (913 284)  LC_6 Logic Functioning bit
 (40 12)  (914 284)  (914 284)  LC_6 Logic Functioning bit
 (42 12)  (916 284)  (916 284)  LC_6 Logic Functioning bit
 (3 13)  (877 285)  (877 285)  routing T_17_17.sp12_v_b_1 <X> T_17_17.sp12_h_r_1
 (5 13)  (879 285)  (879 285)  routing T_17_17.sp4_h_l_38 <X> T_17_17.sp4_v_b_9
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 285)  (904 285)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 285)  (905 285)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 285)  (906 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (908 285)  (908 285)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.input_2_6
 (37 13)  (911 285)  (911 285)  LC_6 Logic Functioning bit
 (40 13)  (914 285)  (914 285)  LC_6 Logic Functioning bit
 (42 13)  (916 285)  (916 285)  LC_6 Logic Functioning bit
 (6 14)  (880 286)  (880 286)  routing T_17_17.sp4_h_l_41 <X> T_17_17.sp4_v_t_44
 (14 14)  (888 286)  (888 286)  routing T_17_17.rgt_op_4 <X> T_17_17.lc_trk_g3_4
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 286)  (907 286)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 286)  (908 286)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (42 14)  (916 286)  (916 286)  LC_7 Logic Functioning bit
 (43 14)  (917 286)  (917 286)  LC_7 Logic Functioning bit
 (50 14)  (924 286)  (924 286)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (925 286)  (925 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (926 286)  (926 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (889 287)  (889 287)  routing T_17_17.rgt_op_4 <X> T_17_17.lc_trk_g3_4
 (17 15)  (891 287)  (891 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (42 15)  (916 287)  (916 287)  LC_7 Logic Functioning bit
 (43 15)  (917 287)  (917 287)  LC_7 Logic Functioning bit


LogicTile_18_17

 (12 0)  (940 272)  (940 272)  routing T_18_17.sp4_v_b_2 <X> T_18_17.sp4_h_r_2
 (14 0)  (942 272)  (942 272)  routing T_18_17.wire_logic_cluster/lc_0/out <X> T_18_17.lc_trk_g0_0
 (22 0)  (950 272)  (950 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (951 272)  (951 272)  routing T_18_17.sp4_h_r_3 <X> T_18_17.lc_trk_g0_3
 (24 0)  (952 272)  (952 272)  routing T_18_17.sp4_h_r_3 <X> T_18_17.lc_trk_g0_3
 (26 0)  (954 272)  (954 272)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 272)  (957 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 272)  (959 272)  routing T_18_17.lc_trk_g0_5 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 272)  (960 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (968 272)  (968 272)  LC_0 Logic Functioning bit
 (11 1)  (939 273)  (939 273)  routing T_18_17.sp4_v_b_2 <X> T_18_17.sp4_h_r_2
 (17 1)  (945 273)  (945 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (949 273)  (949 273)  routing T_18_17.sp4_h_r_3 <X> T_18_17.lc_trk_g0_3
 (27 1)  (955 273)  (955 273)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 273)  (957 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 273)  (958 273)  routing T_18_17.lc_trk_g0_3 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 273)  (960 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (962 273)  (962 273)  routing T_18_17.lc_trk_g1_1 <X> T_18_17.input_2_0
 (15 2)  (943 274)  (943 274)  routing T_18_17.sp12_h_r_5 <X> T_18_17.lc_trk_g0_5
 (17 2)  (945 274)  (945 274)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (946 274)  (946 274)  routing T_18_17.sp12_h_r_5 <X> T_18_17.lc_trk_g0_5
 (37 2)  (965 274)  (965 274)  LC_1 Logic Functioning bit
 (42 2)  (970 274)  (970 274)  LC_1 Logic Functioning bit
 (50 2)  (978 274)  (978 274)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (946 275)  (946 275)  routing T_18_17.sp12_h_r_5 <X> T_18_17.lc_trk_g0_5
 (28 3)  (956 275)  (956 275)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 275)  (964 275)  LC_1 Logic Functioning bit
 (43 3)  (971 275)  (971 275)  LC_1 Logic Functioning bit
 (51 3)  (979 275)  (979 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (943 276)  (943 276)  routing T_18_17.sp4_h_r_1 <X> T_18_17.lc_trk_g1_1
 (16 4)  (944 276)  (944 276)  routing T_18_17.sp4_h_r_1 <X> T_18_17.lc_trk_g1_1
 (17 4)  (945 276)  (945 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (28 4)  (956 276)  (956 276)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 276)  (957 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 276)  (958 276)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 276)  (959 276)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 276)  (962 276)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 276)  (964 276)  LC_2 Logic Functioning bit
 (41 4)  (969 276)  (969 276)  LC_2 Logic Functioning bit
 (46 4)  (974 276)  (974 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (978 276)  (978 276)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (933 277)  (933 277)  routing T_18_17.sp4_h_r_3 <X> T_18_17.sp4_v_b_3
 (18 5)  (946 277)  (946 277)  routing T_18_17.sp4_h_r_1 <X> T_18_17.lc_trk_g1_1
 (26 5)  (954 277)  (954 277)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 277)  (956 277)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 277)  (957 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (43 5)  (971 277)  (971 277)  LC_2 Logic Functioning bit
 (51 5)  (979 277)  (979 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (939 278)  (939 278)  routing T_18_17.sp4_v_b_9 <X> T_18_17.sp4_v_t_40
 (13 6)  (941 278)  (941 278)  routing T_18_17.sp4_v_b_9 <X> T_18_17.sp4_v_t_40
 (14 6)  (942 278)  (942 278)  routing T_18_17.wire_logic_cluster/lc_4/out <X> T_18_17.lc_trk_g1_4
 (16 6)  (944 278)  (944 278)  routing T_18_17.sp12_h_r_13 <X> T_18_17.lc_trk_g1_5
 (17 6)  (945 278)  (945 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (26 6)  (954 278)  (954 278)  routing T_18_17.lc_trk_g0_5 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 278)  (955 278)  routing T_18_17.lc_trk_g1_1 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 278)  (957 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 278)  (959 278)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 278)  (962 278)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (40 6)  (968 278)  (968 278)  LC_3 Logic Functioning bit
 (42 6)  (970 278)  (970 278)  LC_3 Logic Functioning bit
 (17 7)  (945 279)  (945 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (957 279)  (957 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (15 8)  (943 280)  (943 280)  routing T_18_17.rgt_op_1 <X> T_18_17.lc_trk_g2_1
 (17 8)  (945 280)  (945 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 280)  (946 280)  routing T_18_17.rgt_op_1 <X> T_18_17.lc_trk_g2_1
 (25 8)  (953 280)  (953 280)  routing T_18_17.rgt_op_2 <X> T_18_17.lc_trk_g2_2
 (29 8)  (957 280)  (957 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 280)  (960 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 280)  (961 280)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 280)  (964 280)  LC_4 Logic Functioning bit
 (38 8)  (966 280)  (966 280)  LC_4 Logic Functioning bit
 (41 8)  (969 280)  (969 280)  LC_4 Logic Functioning bit
 (42 8)  (970 280)  (970 280)  LC_4 Logic Functioning bit
 (46 8)  (974 280)  (974 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (978 280)  (978 280)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (950 281)  (950 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (952 281)  (952 281)  routing T_18_17.rgt_op_2 <X> T_18_17.lc_trk_g2_2
 (30 9)  (958 281)  (958 281)  routing T_18_17.lc_trk_g0_3 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 281)  (964 281)  LC_4 Logic Functioning bit
 (38 9)  (966 281)  (966 281)  LC_4 Logic Functioning bit
 (41 9)  (969 281)  (969 281)  LC_4 Logic Functioning bit
 (42 9)  (970 281)  (970 281)  LC_4 Logic Functioning bit
 (53 9)  (981 281)  (981 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (943 282)  (943 282)  routing T_18_17.sp4_h_l_24 <X> T_18_17.lc_trk_g2_5
 (16 10)  (944 282)  (944 282)  routing T_18_17.sp4_h_l_24 <X> T_18_17.lc_trk_g2_5
 (17 10)  (945 282)  (945 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (946 282)  (946 282)  routing T_18_17.sp4_h_l_24 <X> T_18_17.lc_trk_g2_5
 (29 10)  (957 282)  (957 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 282)  (960 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 282)  (961 282)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (38 10)  (966 282)  (966 282)  LC_5 Logic Functioning bit
 (39 10)  (967 282)  (967 282)  LC_5 Logic Functioning bit
 (50 10)  (978 282)  (978 282)  Cascade bit: LH_LC05_inmux02_5

 (28 11)  (956 283)  (956 283)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 283)  (957 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 283)  (959 283)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 283)  (964 283)  LC_5 Logic Functioning bit
 (39 11)  (967 283)  (967 283)  LC_5 Logic Functioning bit
 (41 11)  (969 283)  (969 283)  LC_5 Logic Functioning bit
 (53 11)  (981 283)  (981 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (31 12)  (959 284)  (959 284)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 284)  (960 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 284)  (961 284)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 284)  (964 284)  LC_6 Logic Functioning bit
 (37 12)  (965 284)  (965 284)  LC_6 Logic Functioning bit
 (50 12)  (978 284)  (978 284)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (980 284)  (980 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (36 13)  (964 285)  (964 285)  LC_6 Logic Functioning bit
 (37 13)  (965 285)  (965 285)  LC_6 Logic Functioning bit
 (29 14)  (957 286)  (957 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 286)  (960 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 286)  (961 286)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 286)  (963 286)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.input_2_7
 (38 14)  (966 286)  (966 286)  LC_7 Logic Functioning bit
 (39 14)  (967 286)  (967 286)  LC_7 Logic Functioning bit
 (51 14)  (979 286)  (979 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (980 286)  (980 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (4 15)  (932 287)  (932 287)  routing T_18_17.sp4_h_r_1 <X> T_18_17.sp4_h_l_44
 (6 15)  (934 287)  (934 287)  routing T_18_17.sp4_h_r_1 <X> T_18_17.sp4_h_l_44
 (28 15)  (956 287)  (956 287)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 287)  (957 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 287)  (959 287)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 287)  (960 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (962 287)  (962 287)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.input_2_7
 (36 15)  (964 287)  (964 287)  LC_7 Logic Functioning bit
 (39 15)  (967 287)  (967 287)  LC_7 Logic Functioning bit
 (41 15)  (969 287)  (969 287)  LC_7 Logic Functioning bit


LogicTile_19_17

 (14 0)  (996 272)  (996 272)  routing T_19_17.lft_op_0 <X> T_19_17.lc_trk_g0_0
 (25 0)  (1007 272)  (1007 272)  routing T_19_17.lft_op_2 <X> T_19_17.lc_trk_g0_2
 (28 0)  (1010 272)  (1010 272)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 272)  (1011 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 272)  (1012 272)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 272)  (1013 272)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 272)  (1014 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 272)  (1016 272)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 272)  (1018 272)  LC_0 Logic Functioning bit
 (38 0)  (1020 272)  (1020 272)  LC_0 Logic Functioning bit
 (39 0)  (1021 272)  (1021 272)  LC_0 Logic Functioning bit
 (41 0)  (1023 272)  (1023 272)  LC_0 Logic Functioning bit
 (42 0)  (1024 272)  (1024 272)  LC_0 Logic Functioning bit
 (43 0)  (1025 272)  (1025 272)  LC_0 Logic Functioning bit
 (11 1)  (993 273)  (993 273)  routing T_19_17.sp4_h_l_39 <X> T_19_17.sp4_h_r_2
 (15 1)  (997 273)  (997 273)  routing T_19_17.lft_op_0 <X> T_19_17.lc_trk_g0_0
 (17 1)  (999 273)  (999 273)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (1004 273)  (1004 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1006 273)  (1006 273)  routing T_19_17.lft_op_2 <X> T_19_17.lc_trk_g0_2
 (27 1)  (1009 273)  (1009 273)  routing T_19_17.lc_trk_g1_1 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 273)  (1011 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 273)  (1012 273)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 273)  (1014 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1018 273)  (1018 273)  LC_0 Logic Functioning bit
 (37 1)  (1019 273)  (1019 273)  LC_0 Logic Functioning bit
 (38 1)  (1020 273)  (1020 273)  LC_0 Logic Functioning bit
 (39 1)  (1021 273)  (1021 273)  LC_0 Logic Functioning bit
 (41 1)  (1023 273)  (1023 273)  LC_0 Logic Functioning bit
 (5 2)  (987 274)  (987 274)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_h_l_37
 (14 2)  (996 274)  (996 274)  routing T_19_17.sp4_h_l_1 <X> T_19_17.lc_trk_g0_4
 (15 2)  (997 274)  (997 274)  routing T_19_17.bot_op_5 <X> T_19_17.lc_trk_g0_5
 (17 2)  (999 274)  (999 274)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (31 2)  (1013 274)  (1013 274)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 274)  (1016 274)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 274)  (1018 274)  LC_1 Logic Functioning bit
 (37 2)  (1019 274)  (1019 274)  LC_1 Logic Functioning bit
 (46 2)  (1028 274)  (1028 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (4 3)  (986 275)  (986 275)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_h_l_37
 (6 3)  (988 275)  (988 275)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_h_l_37
 (15 3)  (997 275)  (997 275)  routing T_19_17.sp4_h_l_1 <X> T_19_17.lc_trk_g0_4
 (16 3)  (998 275)  (998 275)  routing T_19_17.sp4_h_l_1 <X> T_19_17.lc_trk_g0_4
 (17 3)  (999 275)  (999 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (31 3)  (1013 275)  (1013 275)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 275)  (1014 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1016 275)  (1016 275)  routing T_19_17.lc_trk_g1_0 <X> T_19_17.input_2_1
 (36 3)  (1018 275)  (1018 275)  LC_1 Logic Functioning bit
 (37 3)  (1019 275)  (1019 275)  LC_1 Logic Functioning bit
 (17 4)  (999 276)  (999 276)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1000 276)  (1000 276)  routing T_19_17.wire_logic_cluster/lc_1/out <X> T_19_17.lc_trk_g1_1
 (26 4)  (1008 276)  (1008 276)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 276)  (1011 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 276)  (1012 276)  routing T_19_17.lc_trk_g0_5 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 276)  (1013 276)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 276)  (1014 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 276)  (1016 276)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 276)  (1018 276)  LC_2 Logic Functioning bit
 (38 4)  (1020 276)  (1020 276)  LC_2 Logic Functioning bit
 (40 4)  (1022 276)  (1022 276)  LC_2 Logic Functioning bit
 (41 4)  (1023 276)  (1023 276)  LC_2 Logic Functioning bit
 (43 4)  (1025 276)  (1025 276)  LC_2 Logic Functioning bit
 (50 4)  (1032 276)  (1032 276)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (997 277)  (997 277)  routing T_19_17.bot_op_0 <X> T_19_17.lc_trk_g1_0
 (17 5)  (999 277)  (999 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (29 5)  (1011 277)  (1011 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 277)  (1013 277)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 277)  (1019 277)  LC_2 Logic Functioning bit
 (39 5)  (1021 277)  (1021 277)  LC_2 Logic Functioning bit
 (42 5)  (1024 277)  (1024 277)  LC_2 Logic Functioning bit
 (47 5)  (1029 277)  (1029 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (1030 277)  (1030 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (1033 277)  (1033 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (986 278)  (986 278)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_t_38
 (14 6)  (996 278)  (996 278)  routing T_19_17.lft_op_4 <X> T_19_17.lc_trk_g1_4
 (22 6)  (1004 278)  (1004 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1006 278)  (1006 278)  routing T_19_17.bot_op_7 <X> T_19_17.lc_trk_g1_7
 (25 6)  (1007 278)  (1007 278)  routing T_19_17.sp12_h_l_5 <X> T_19_17.lc_trk_g1_6
 (26 6)  (1008 278)  (1008 278)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 278)  (1013 278)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 278)  (1015 278)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 278)  (1017 278)  routing T_19_17.lc_trk_g0_5 <X> T_19_17.input_2_3
 (37 6)  (1019 278)  (1019 278)  LC_3 Logic Functioning bit
 (40 6)  (1022 278)  (1022 278)  LC_3 Logic Functioning bit
 (5 7)  (987 279)  (987 279)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_t_38
 (15 7)  (997 279)  (997 279)  routing T_19_17.lft_op_4 <X> T_19_17.lc_trk_g1_4
 (17 7)  (999 279)  (999 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (1004 279)  (1004 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (1006 279)  (1006 279)  routing T_19_17.sp12_h_l_5 <X> T_19_17.lc_trk_g1_6
 (25 7)  (1007 279)  (1007 279)  routing T_19_17.sp12_h_l_5 <X> T_19_17.lc_trk_g1_6
 (28 7)  (1010 279)  (1010 279)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 279)  (1011 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 279)  (1012 279)  routing T_19_17.lc_trk_g0_2 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 279)  (1013 279)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 279)  (1014 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (1018 279)  (1018 279)  LC_3 Logic Functioning bit
 (39 7)  (1021 279)  (1021 279)  LC_3 Logic Functioning bit
 (42 7)  (1024 279)  (1024 279)  LC_3 Logic Functioning bit
 (21 8)  (1003 280)  (1003 280)  routing T_19_17.rgt_op_3 <X> T_19_17.lc_trk_g2_3
 (22 8)  (1004 280)  (1004 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1006 280)  (1006 280)  routing T_19_17.rgt_op_3 <X> T_19_17.lc_trk_g2_3
 (26 8)  (1008 280)  (1008 280)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (32 8)  (1014 280)  (1014 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 280)  (1015 280)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 280)  (1016 280)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 280)  (1019 280)  LC_4 Logic Functioning bit
 (50 8)  (1032 280)  (1032 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1033 280)  (1033 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (1009 281)  (1009 281)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 281)  (1010 281)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 281)  (1011 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (1018 281)  (1018 281)  LC_4 Logic Functioning bit
 (14 10)  (996 282)  (996 282)  routing T_19_17.rgt_op_4 <X> T_19_17.lc_trk_g2_4
 (17 10)  (999 282)  (999 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (1003 282)  (1003 282)  routing T_19_17.wire_logic_cluster/lc_7/out <X> T_19_17.lc_trk_g2_7
 (22 10)  (1004 282)  (1004 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (1010 282)  (1010 282)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 282)  (1011 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 282)  (1012 282)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 282)  (1015 282)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 282)  (1016 282)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 282)  (1018 282)  LC_5 Logic Functioning bit
 (37 10)  (1019 282)  (1019 282)  LC_5 Logic Functioning bit
 (38 10)  (1020 282)  (1020 282)  LC_5 Logic Functioning bit
 (39 10)  (1021 282)  (1021 282)  LC_5 Logic Functioning bit
 (41 10)  (1023 282)  (1023 282)  LC_5 Logic Functioning bit
 (43 10)  (1025 282)  (1025 282)  LC_5 Logic Functioning bit
 (15 11)  (997 283)  (997 283)  routing T_19_17.rgt_op_4 <X> T_19_17.lc_trk_g2_4
 (17 11)  (999 283)  (999 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (1004 283)  (1004 283)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (1006 283)  (1006 283)  routing T_19_17.tnr_op_6 <X> T_19_17.lc_trk_g2_6
 (26 11)  (1008 283)  (1008 283)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 283)  (1010 283)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 283)  (1011 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 283)  (1014 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1015 283)  (1015 283)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.input_2_5
 (34 11)  (1016 283)  (1016 283)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.input_2_5
 (35 11)  (1017 283)  (1017 283)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.input_2_5
 (36 11)  (1018 283)  (1018 283)  LC_5 Logic Functioning bit
 (37 11)  (1019 283)  (1019 283)  LC_5 Logic Functioning bit
 (38 11)  (1020 283)  (1020 283)  LC_5 Logic Functioning bit
 (39 11)  (1021 283)  (1021 283)  LC_5 Logic Functioning bit
 (40 11)  (1022 283)  (1022 283)  LC_5 Logic Functioning bit
 (41 11)  (1023 283)  (1023 283)  LC_5 Logic Functioning bit
 (42 11)  (1024 283)  (1024 283)  LC_5 Logic Functioning bit
 (6 12)  (988 284)  (988 284)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_v_b_9
 (15 12)  (997 284)  (997 284)  routing T_19_17.rgt_op_1 <X> T_19_17.lc_trk_g3_1
 (17 12)  (999 284)  (999 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1000 284)  (1000 284)  routing T_19_17.rgt_op_1 <X> T_19_17.lc_trk_g3_1
 (25 12)  (1007 284)  (1007 284)  routing T_19_17.rgt_op_2 <X> T_19_17.lc_trk_g3_2
 (26 12)  (1008 284)  (1008 284)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 284)  (1009 284)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 284)  (1010 284)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 284)  (1011 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 284)  (1014 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 284)  (1015 284)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 284)  (1018 284)  LC_6 Logic Functioning bit
 (37 12)  (1019 284)  (1019 284)  LC_6 Logic Functioning bit
 (38 12)  (1020 284)  (1020 284)  LC_6 Logic Functioning bit
 (39 12)  (1021 284)  (1021 284)  LC_6 Logic Functioning bit
 (40 12)  (1022 284)  (1022 284)  LC_6 Logic Functioning bit
 (41 12)  (1023 284)  (1023 284)  LC_6 Logic Functioning bit
 (42 12)  (1024 284)  (1024 284)  LC_6 Logic Functioning bit
 (43 12)  (1025 284)  (1025 284)  LC_6 Logic Functioning bit
 (5 13)  (987 285)  (987 285)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_v_b_9
 (17 13)  (999 285)  (999 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (1004 285)  (1004 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1006 285)  (1006 285)  routing T_19_17.rgt_op_2 <X> T_19_17.lc_trk_g3_2
 (28 13)  (1010 285)  (1010 285)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 285)  (1011 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 285)  (1012 285)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 285)  (1013 285)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 285)  (1018 285)  LC_6 Logic Functioning bit
 (38 13)  (1020 285)  (1020 285)  LC_6 Logic Functioning bit
 (40 13)  (1022 285)  (1022 285)  LC_6 Logic Functioning bit
 (41 13)  (1023 285)  (1023 285)  LC_6 Logic Functioning bit
 (42 13)  (1024 285)  (1024 285)  LC_6 Logic Functioning bit
 (43 13)  (1025 285)  (1025 285)  LC_6 Logic Functioning bit
 (15 14)  (997 286)  (997 286)  routing T_19_17.tnl_op_5 <X> T_19_17.lc_trk_g3_5
 (17 14)  (999 286)  (999 286)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (26 14)  (1008 286)  (1008 286)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (1011 286)  (1011 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 286)  (1012 286)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 286)  (1014 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 286)  (1016 286)  routing T_19_17.lc_trk_g1_1 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 286)  (1017 286)  routing T_19_17.lc_trk_g0_5 <X> T_19_17.input_2_7
 (37 14)  (1019 286)  (1019 286)  LC_7 Logic Functioning bit
 (39 14)  (1021 286)  (1021 286)  LC_7 Logic Functioning bit
 (42 14)  (1024 286)  (1024 286)  LC_7 Logic Functioning bit
 (18 15)  (1000 287)  (1000 287)  routing T_19_17.tnl_op_5 <X> T_19_17.lc_trk_g3_5
 (26 15)  (1008 287)  (1008 287)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 287)  (1009 287)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 287)  (1011 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (1014 287)  (1014 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (1019 287)  (1019 287)  LC_7 Logic Functioning bit
 (39 15)  (1021 287)  (1021 287)  LC_7 Logic Functioning bit
 (40 15)  (1022 287)  (1022 287)  LC_7 Logic Functioning bit
 (41 15)  (1023 287)  (1023 287)  LC_7 Logic Functioning bit
 (42 15)  (1024 287)  (1024 287)  LC_7 Logic Functioning bit


LogicTile_20_17

 (15 0)  (1051 272)  (1051 272)  routing T_20_17.lft_op_1 <X> T_20_17.lc_trk_g0_1
 (17 0)  (1053 272)  (1053 272)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1054 272)  (1054 272)  routing T_20_17.lft_op_1 <X> T_20_17.lc_trk_g0_1
 (21 0)  (1057 272)  (1057 272)  routing T_20_17.wire_logic_cluster/lc_3/out <X> T_20_17.lc_trk_g0_3
 (22 0)  (1058 272)  (1058 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1061 272)  (1061 272)  routing T_20_17.wire_logic_cluster/lc_2/out <X> T_20_17.lc_trk_g0_2
 (28 0)  (1064 272)  (1064 272)  routing T_20_17.lc_trk_g2_1 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 272)  (1065 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 272)  (1067 272)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 272)  (1068 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 272)  (1070 272)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 272)  (1072 272)  LC_0 Logic Functioning bit
 (37 0)  (1073 272)  (1073 272)  LC_0 Logic Functioning bit
 (39 0)  (1075 272)  (1075 272)  LC_0 Logic Functioning bit
 (40 0)  (1076 272)  (1076 272)  LC_0 Logic Functioning bit
 (41 0)  (1077 272)  (1077 272)  LC_0 Logic Functioning bit
 (22 1)  (1058 273)  (1058 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1062 273)  (1062 273)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 273)  (1063 273)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 273)  (1065 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 273)  (1068 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1071 273)  (1071 273)  routing T_20_17.lc_trk_g0_2 <X> T_20_17.input_2_0
 (36 1)  (1072 273)  (1072 273)  LC_0 Logic Functioning bit
 (37 1)  (1073 273)  (1073 273)  LC_0 Logic Functioning bit
 (38 1)  (1074 273)  (1074 273)  LC_0 Logic Functioning bit
 (39 1)  (1075 273)  (1075 273)  LC_0 Logic Functioning bit
 (40 1)  (1076 273)  (1076 273)  LC_0 Logic Functioning bit
 (41 1)  (1077 273)  (1077 273)  LC_0 Logic Functioning bit
 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 274)  (1037 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 274)  (1050 274)  routing T_20_17.wire_logic_cluster/lc_4/out <X> T_20_17.lc_trk_g0_4
 (31 2)  (1067 274)  (1067 274)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 274)  (1069 274)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 274)  (1070 274)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 274)  (1072 274)  LC_1 Logic Functioning bit
 (37 2)  (1073 274)  (1073 274)  LC_1 Logic Functioning bit
 (38 2)  (1074 274)  (1074 274)  LC_1 Logic Functioning bit
 (39 2)  (1075 274)  (1075 274)  LC_1 Logic Functioning bit
 (45 2)  (1081 274)  (1081 274)  LC_1 Logic Functioning bit
 (5 3)  (1041 275)  (1041 275)  routing T_20_17.sp4_h_l_37 <X> T_20_17.sp4_v_t_37
 (17 3)  (1053 275)  (1053 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (1072 275)  (1072 275)  LC_1 Logic Functioning bit
 (37 3)  (1073 275)  (1073 275)  LC_1 Logic Functioning bit
 (38 3)  (1074 275)  (1074 275)  LC_1 Logic Functioning bit
 (39 3)  (1075 275)  (1075 275)  LC_1 Logic Functioning bit
 (0 4)  (1036 276)  (1036 276)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 276)  (1037 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (1041 276)  (1041 276)  routing T_20_17.sp4_v_b_3 <X> T_20_17.sp4_h_r_3
 (21 4)  (1057 276)  (1057 276)  routing T_20_17.wire_logic_cluster/lc_3/out <X> T_20_17.lc_trk_g1_3
 (22 4)  (1058 276)  (1058 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (1067 276)  (1067 276)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 276)  (1068 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 276)  (1069 276)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 276)  (1072 276)  LC_2 Logic Functioning bit
 (37 4)  (1073 276)  (1073 276)  LC_2 Logic Functioning bit
 (38 4)  (1074 276)  (1074 276)  LC_2 Logic Functioning bit
 (39 4)  (1075 276)  (1075 276)  LC_2 Logic Functioning bit
 (45 4)  (1081 276)  (1081 276)  LC_2 Logic Functioning bit
 (1 5)  (1037 277)  (1037 277)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_7/cen
 (6 5)  (1042 277)  (1042 277)  routing T_20_17.sp4_v_b_3 <X> T_20_17.sp4_h_r_3
 (36 5)  (1072 277)  (1072 277)  LC_2 Logic Functioning bit
 (37 5)  (1073 277)  (1073 277)  LC_2 Logic Functioning bit
 (38 5)  (1074 277)  (1074 277)  LC_2 Logic Functioning bit
 (39 5)  (1075 277)  (1075 277)  LC_2 Logic Functioning bit
 (14 6)  (1050 278)  (1050 278)  routing T_20_17.wire_logic_cluster/lc_4/out <X> T_20_17.lc_trk_g1_4
 (31 6)  (1067 278)  (1067 278)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 278)  (1068 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 278)  (1069 278)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 278)  (1072 278)  LC_3 Logic Functioning bit
 (37 6)  (1073 278)  (1073 278)  LC_3 Logic Functioning bit
 (38 6)  (1074 278)  (1074 278)  LC_3 Logic Functioning bit
 (39 6)  (1075 278)  (1075 278)  LC_3 Logic Functioning bit
 (45 6)  (1081 278)  (1081 278)  LC_3 Logic Functioning bit
 (17 7)  (1053 279)  (1053 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (36 7)  (1072 279)  (1072 279)  LC_3 Logic Functioning bit
 (37 7)  (1073 279)  (1073 279)  LC_3 Logic Functioning bit
 (38 7)  (1074 279)  (1074 279)  LC_3 Logic Functioning bit
 (39 7)  (1075 279)  (1075 279)  LC_3 Logic Functioning bit
 (17 8)  (1053 280)  (1053 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 280)  (1054 280)  routing T_20_17.wire_logic_cluster/lc_1/out <X> T_20_17.lc_trk_g2_1
 (31 8)  (1067 280)  (1067 280)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 280)  (1068 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 280)  (1069 280)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 280)  (1072 280)  LC_4 Logic Functioning bit
 (37 8)  (1073 280)  (1073 280)  LC_4 Logic Functioning bit
 (38 8)  (1074 280)  (1074 280)  LC_4 Logic Functioning bit
 (39 8)  (1075 280)  (1075 280)  LC_4 Logic Functioning bit
 (45 8)  (1081 280)  (1081 280)  LC_4 Logic Functioning bit
 (22 9)  (1058 281)  (1058 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1059 281)  (1059 281)  routing T_20_17.sp4_h_l_15 <X> T_20_17.lc_trk_g2_2
 (24 9)  (1060 281)  (1060 281)  routing T_20_17.sp4_h_l_15 <X> T_20_17.lc_trk_g2_2
 (25 9)  (1061 281)  (1061 281)  routing T_20_17.sp4_h_l_15 <X> T_20_17.lc_trk_g2_2
 (31 9)  (1067 281)  (1067 281)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 281)  (1072 281)  LC_4 Logic Functioning bit
 (37 9)  (1073 281)  (1073 281)  LC_4 Logic Functioning bit
 (38 9)  (1074 281)  (1074 281)  LC_4 Logic Functioning bit
 (39 9)  (1075 281)  (1075 281)  LC_4 Logic Functioning bit
 (14 10)  (1050 282)  (1050 282)  routing T_20_17.sp4_h_r_36 <X> T_20_17.lc_trk_g2_4
 (15 10)  (1051 282)  (1051 282)  routing T_20_17.sp4_h_l_24 <X> T_20_17.lc_trk_g2_5
 (16 10)  (1052 282)  (1052 282)  routing T_20_17.sp4_h_l_24 <X> T_20_17.lc_trk_g2_5
 (17 10)  (1053 282)  (1053 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1054 282)  (1054 282)  routing T_20_17.sp4_h_l_24 <X> T_20_17.lc_trk_g2_5
 (21 10)  (1057 282)  (1057 282)  routing T_20_17.sp4_h_l_34 <X> T_20_17.lc_trk_g2_7
 (22 10)  (1058 282)  (1058 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1059 282)  (1059 282)  routing T_20_17.sp4_h_l_34 <X> T_20_17.lc_trk_g2_7
 (24 10)  (1060 282)  (1060 282)  routing T_20_17.sp4_h_l_34 <X> T_20_17.lc_trk_g2_7
 (29 10)  (1065 282)  (1065 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 282)  (1067 282)  routing T_20_17.lc_trk_g0_4 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 282)  (1068 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (38 10)  (1074 282)  (1074 282)  LC_5 Logic Functioning bit
 (39 10)  (1075 282)  (1075 282)  LC_5 Logic Functioning bit
 (41 10)  (1077 282)  (1077 282)  LC_5 Logic Functioning bit
 (15 11)  (1051 283)  (1051 283)  routing T_20_17.sp4_h_r_36 <X> T_20_17.lc_trk_g2_4
 (16 11)  (1052 283)  (1052 283)  routing T_20_17.sp4_h_r_36 <X> T_20_17.lc_trk_g2_4
 (17 11)  (1053 283)  (1053 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (1057 283)  (1057 283)  routing T_20_17.sp4_h_l_34 <X> T_20_17.lc_trk_g2_7
 (22 11)  (1058 283)  (1058 283)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (1060 283)  (1060 283)  routing T_20_17.tnr_op_6 <X> T_20_17.lc_trk_g2_6
 (28 11)  (1064 283)  (1064 283)  routing T_20_17.lc_trk_g2_1 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 283)  (1065 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 283)  (1066 283)  routing T_20_17.lc_trk_g0_2 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 283)  (1068 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1071 283)  (1071 283)  routing T_20_17.lc_trk_g0_3 <X> T_20_17.input_2_5
 (36 11)  (1072 283)  (1072 283)  LC_5 Logic Functioning bit
 (38 11)  (1074 283)  (1074 283)  LC_5 Logic Functioning bit
 (39 11)  (1075 283)  (1075 283)  LC_5 Logic Functioning bit
 (41 11)  (1077 283)  (1077 283)  LC_5 Logic Functioning bit
 (8 12)  (1044 284)  (1044 284)  routing T_20_17.sp4_h_l_47 <X> T_20_17.sp4_h_r_10
 (15 12)  (1051 284)  (1051 284)  routing T_20_17.sp4_h_r_25 <X> T_20_17.lc_trk_g3_1
 (16 12)  (1052 284)  (1052 284)  routing T_20_17.sp4_h_r_25 <X> T_20_17.lc_trk_g3_1
 (17 12)  (1053 284)  (1053 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (1057 284)  (1057 284)  routing T_20_17.rgt_op_3 <X> T_20_17.lc_trk_g3_3
 (22 12)  (1058 284)  (1058 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1060 284)  (1060 284)  routing T_20_17.rgt_op_3 <X> T_20_17.lc_trk_g3_3
 (29 12)  (1065 284)  (1065 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 284)  (1067 284)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 284)  (1068 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 284)  (1070 284)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 284)  (1072 284)  LC_6 Logic Functioning bit
 (39 12)  (1075 284)  (1075 284)  LC_6 Logic Functioning bit
 (40 12)  (1076 284)  (1076 284)  LC_6 Logic Functioning bit
 (42 12)  (1078 284)  (1078 284)  LC_6 Logic Functioning bit
 (43 12)  (1079 284)  (1079 284)  LC_6 Logic Functioning bit
 (50 12)  (1086 284)  (1086 284)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (1054 285)  (1054 285)  routing T_20_17.sp4_h_r_25 <X> T_20_17.lc_trk_g3_1
 (26 13)  (1062 285)  (1062 285)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 285)  (1063 285)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 285)  (1064 285)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 285)  (1065 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (1073 285)  (1073 285)  LC_6 Logic Functioning bit
 (38 13)  (1074 285)  (1074 285)  LC_6 Logic Functioning bit
 (39 13)  (1075 285)  (1075 285)  LC_6 Logic Functioning bit
 (41 13)  (1077 285)  (1077 285)  LC_6 Logic Functioning bit
 (42 13)  (1078 285)  (1078 285)  LC_6 Logic Functioning bit
 (43 13)  (1079 285)  (1079 285)  LC_6 Logic Functioning bit
 (1 14)  (1037 286)  (1037 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (16 14)  (1052 286)  (1052 286)  routing T_20_17.sp4_v_b_37 <X> T_20_17.lc_trk_g3_5
 (17 14)  (1053 286)  (1053 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1054 286)  (1054 286)  routing T_20_17.sp4_v_b_37 <X> T_20_17.lc_trk_g3_5
 (27 14)  (1063 286)  (1063 286)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 286)  (1064 286)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 286)  (1065 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 286)  (1067 286)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 286)  (1068 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 286)  (1069 286)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 286)  (1072 286)  LC_7 Logic Functioning bit
 (37 14)  (1073 286)  (1073 286)  LC_7 Logic Functioning bit
 (42 14)  (1078 286)  (1078 286)  LC_7 Logic Functioning bit
 (43 14)  (1079 286)  (1079 286)  LC_7 Logic Functioning bit
 (50 14)  (1086 286)  (1086 286)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (1054 287)  (1054 287)  routing T_20_17.sp4_v_b_37 <X> T_20_17.lc_trk_g3_5
 (29 15)  (1065 287)  (1065 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 287)  (1067 287)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (1073 287)  (1073 287)  LC_7 Logic Functioning bit
 (43 15)  (1079 287)  (1079 287)  LC_7 Logic Functioning bit
 (46 15)  (1082 287)  (1082 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (1084 287)  (1084 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_21_17

 (17 0)  (1107 272)  (1107 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1108 272)  (1108 272)  routing T_21_17.wire_logic_cluster/lc_1/out <X> T_21_17.lc_trk_g0_1
 (25 0)  (1115 272)  (1115 272)  routing T_21_17.wire_logic_cluster/lc_2/out <X> T_21_17.lc_trk_g0_2
 (29 0)  (1119 272)  (1119 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 272)  (1122 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 272)  (1123 272)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 272)  (1124 272)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 272)  (1126 272)  LC_0 Logic Functioning bit
 (37 0)  (1127 272)  (1127 272)  LC_0 Logic Functioning bit
 (38 0)  (1128 272)  (1128 272)  LC_0 Logic Functioning bit
 (39 0)  (1129 272)  (1129 272)  LC_0 Logic Functioning bit
 (41 0)  (1131 272)  (1131 272)  LC_0 Logic Functioning bit
 (42 0)  (1132 272)  (1132 272)  LC_0 Logic Functioning bit
 (43 0)  (1133 272)  (1133 272)  LC_0 Logic Functioning bit
 (22 1)  (1112 273)  (1112 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1116 273)  (1116 273)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 273)  (1117 273)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 273)  (1118 273)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 273)  (1119 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 273)  (1121 273)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 273)  (1122 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1125 273)  (1125 273)  routing T_21_17.lc_trk_g0_2 <X> T_21_17.input_2_0
 (36 1)  (1126 273)  (1126 273)  LC_0 Logic Functioning bit
 (37 1)  (1127 273)  (1127 273)  LC_0 Logic Functioning bit
 (38 1)  (1128 273)  (1128 273)  LC_0 Logic Functioning bit
 (39 1)  (1129 273)  (1129 273)  LC_0 Logic Functioning bit
 (40 1)  (1130 273)  (1130 273)  LC_0 Logic Functioning bit
 (41 1)  (1131 273)  (1131 273)  LC_0 Logic Functioning bit
 (42 1)  (1132 273)  (1132 273)  LC_0 Logic Functioning bit
 (43 1)  (1133 273)  (1133 273)  LC_0 Logic Functioning bit
 (0 2)  (1090 274)  (1090 274)  routing T_21_17.glb_netwk_6 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 274)  (1091 274)  routing T_21_17.glb_netwk_6 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 274)  (1092 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1115 274)  (1115 274)  routing T_21_17.sp4_v_b_6 <X> T_21_17.lc_trk_g0_6
 (31 2)  (1121 274)  (1121 274)  routing T_21_17.lc_trk_g0_4 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 274)  (1122 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 274)  (1126 274)  LC_1 Logic Functioning bit
 (37 2)  (1127 274)  (1127 274)  LC_1 Logic Functioning bit
 (38 2)  (1128 274)  (1128 274)  LC_1 Logic Functioning bit
 (39 2)  (1129 274)  (1129 274)  LC_1 Logic Functioning bit
 (45 2)  (1135 274)  (1135 274)  LC_1 Logic Functioning bit
 (47 2)  (1137 274)  (1137 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (1104 275)  (1104 275)  routing T_21_17.sp4_h_r_4 <X> T_21_17.lc_trk_g0_4
 (15 3)  (1105 275)  (1105 275)  routing T_21_17.sp4_h_r_4 <X> T_21_17.lc_trk_g0_4
 (16 3)  (1106 275)  (1106 275)  routing T_21_17.sp4_h_r_4 <X> T_21_17.lc_trk_g0_4
 (17 3)  (1107 275)  (1107 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (1112 275)  (1112 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1113 275)  (1113 275)  routing T_21_17.sp4_v_b_6 <X> T_21_17.lc_trk_g0_6
 (36 3)  (1126 275)  (1126 275)  LC_1 Logic Functioning bit
 (37 3)  (1127 275)  (1127 275)  LC_1 Logic Functioning bit
 (38 3)  (1128 275)  (1128 275)  LC_1 Logic Functioning bit
 (39 3)  (1129 275)  (1129 275)  LC_1 Logic Functioning bit
 (51 3)  (1141 275)  (1141 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (1091 276)  (1091 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (9 4)  (1099 276)  (1099 276)  routing T_21_17.sp4_h_l_36 <X> T_21_17.sp4_h_r_4
 (10 4)  (1100 276)  (1100 276)  routing T_21_17.sp4_h_l_36 <X> T_21_17.sp4_h_r_4
 (22 4)  (1112 276)  (1112 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1113 276)  (1113 276)  routing T_21_17.sp4_h_r_3 <X> T_21_17.lc_trk_g1_3
 (24 4)  (1114 276)  (1114 276)  routing T_21_17.sp4_h_r_3 <X> T_21_17.lc_trk_g1_3
 (31 4)  (1121 276)  (1121 276)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 276)  (1122 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 276)  (1124 276)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 276)  (1126 276)  LC_2 Logic Functioning bit
 (37 4)  (1127 276)  (1127 276)  LC_2 Logic Functioning bit
 (38 4)  (1128 276)  (1128 276)  LC_2 Logic Functioning bit
 (39 4)  (1129 276)  (1129 276)  LC_2 Logic Functioning bit
 (45 4)  (1135 276)  (1135 276)  LC_2 Logic Functioning bit
 (47 4)  (1137 276)  (1137 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (1090 277)  (1090 277)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 277)  (1091 277)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_7/cen
 (3 5)  (1093 277)  (1093 277)  routing T_21_17.sp12_h_l_23 <X> T_21_17.sp12_h_r_0
 (6 5)  (1096 277)  (1096 277)  routing T_21_17.sp4_h_l_38 <X> T_21_17.sp4_h_r_3
 (21 5)  (1111 277)  (1111 277)  routing T_21_17.sp4_h_r_3 <X> T_21_17.lc_trk_g1_3
 (31 5)  (1121 277)  (1121 277)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 277)  (1126 277)  LC_2 Logic Functioning bit
 (37 5)  (1127 277)  (1127 277)  LC_2 Logic Functioning bit
 (38 5)  (1128 277)  (1128 277)  LC_2 Logic Functioning bit
 (39 5)  (1129 277)  (1129 277)  LC_2 Logic Functioning bit
 (47 5)  (1137 277)  (1137 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (1141 277)  (1141 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (1111 278)  (1111 278)  routing T_21_17.sp4_h_l_10 <X> T_21_17.lc_trk_g1_7
 (22 6)  (1112 278)  (1112 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1113 278)  (1113 278)  routing T_21_17.sp4_h_l_10 <X> T_21_17.lc_trk_g1_7
 (24 6)  (1114 278)  (1114 278)  routing T_21_17.sp4_h_l_10 <X> T_21_17.lc_trk_g1_7
 (31 6)  (1121 278)  (1121 278)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 278)  (1122 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 278)  (1126 278)  LC_3 Logic Functioning bit
 (37 6)  (1127 278)  (1127 278)  LC_3 Logic Functioning bit
 (38 6)  (1128 278)  (1128 278)  LC_3 Logic Functioning bit
 (39 6)  (1129 278)  (1129 278)  LC_3 Logic Functioning bit
 (45 6)  (1135 278)  (1135 278)  LC_3 Logic Functioning bit
 (47 6)  (1137 278)  (1137 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (1142 278)  (1142 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (1111 279)  (1111 279)  routing T_21_17.sp4_h_l_10 <X> T_21_17.lc_trk_g1_7
 (22 7)  (1112 279)  (1112 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1113 279)  (1113 279)  routing T_21_17.sp4_h_r_6 <X> T_21_17.lc_trk_g1_6
 (24 7)  (1114 279)  (1114 279)  routing T_21_17.sp4_h_r_6 <X> T_21_17.lc_trk_g1_6
 (25 7)  (1115 279)  (1115 279)  routing T_21_17.sp4_h_r_6 <X> T_21_17.lc_trk_g1_6
 (31 7)  (1121 279)  (1121 279)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 279)  (1126 279)  LC_3 Logic Functioning bit
 (37 7)  (1127 279)  (1127 279)  LC_3 Logic Functioning bit
 (38 7)  (1128 279)  (1128 279)  LC_3 Logic Functioning bit
 (39 7)  (1129 279)  (1129 279)  LC_3 Logic Functioning bit
 (47 7)  (1137 279)  (1137 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (1138 279)  (1138 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (1094 280)  (1094 280)  routing T_21_17.sp4_h_l_37 <X> T_21_17.sp4_v_b_6
 (6 8)  (1096 280)  (1096 280)  routing T_21_17.sp4_h_l_37 <X> T_21_17.sp4_v_b_6
 (4 9)  (1094 281)  (1094 281)  routing T_21_17.sp4_h_l_47 <X> T_21_17.sp4_h_r_6
 (5 9)  (1095 281)  (1095 281)  routing T_21_17.sp4_h_l_37 <X> T_21_17.sp4_v_b_6
 (6 9)  (1096 281)  (1096 281)  routing T_21_17.sp4_h_l_47 <X> T_21_17.sp4_h_r_6
 (31 10)  (1121 282)  (1121 282)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 282)  (1122 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 282)  (1124 282)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 282)  (1126 282)  LC_5 Logic Functioning bit
 (37 10)  (1127 282)  (1127 282)  LC_5 Logic Functioning bit
 (38 10)  (1128 282)  (1128 282)  LC_5 Logic Functioning bit
 (39 10)  (1129 282)  (1129 282)  LC_5 Logic Functioning bit
 (45 10)  (1135 282)  (1135 282)  LC_5 Logic Functioning bit
 (48 10)  (1138 282)  (1138 282)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (1141 282)  (1141 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (31 11)  (1121 283)  (1121 283)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (1126 283)  (1126 283)  LC_5 Logic Functioning bit
 (37 11)  (1127 283)  (1127 283)  LC_5 Logic Functioning bit
 (38 11)  (1128 283)  (1128 283)  LC_5 Logic Functioning bit
 (39 11)  (1129 283)  (1129 283)  LC_5 Logic Functioning bit
 (21 12)  (1111 284)  (1111 284)  routing T_21_17.wire_logic_cluster/lc_3/out <X> T_21_17.lc_trk_g3_3
 (22 12)  (1112 284)  (1112 284)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (1115 284)  (1115 284)  routing T_21_17.sp4_h_r_42 <X> T_21_17.lc_trk_g3_2
 (22 13)  (1112 285)  (1112 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1113 285)  (1113 285)  routing T_21_17.sp4_h_r_42 <X> T_21_17.lc_trk_g3_2
 (24 13)  (1114 285)  (1114 285)  routing T_21_17.sp4_h_r_42 <X> T_21_17.lc_trk_g3_2
 (25 13)  (1115 285)  (1115 285)  routing T_21_17.sp4_h_r_42 <X> T_21_17.lc_trk_g3_2
 (1 14)  (1091 286)  (1091 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (4 14)  (1094 286)  (1094 286)  routing T_21_17.sp4_h_r_3 <X> T_21_17.sp4_v_t_44
 (6 14)  (1096 286)  (1096 286)  routing T_21_17.sp4_h_r_3 <X> T_21_17.sp4_v_t_44
 (11 14)  (1101 286)  (1101 286)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_t_46
 (13 14)  (1103 286)  (1103 286)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_t_46
 (5 15)  (1095 287)  (1095 287)  routing T_21_17.sp4_h_r_3 <X> T_21_17.sp4_v_t_44
 (12 15)  (1102 287)  (1102 287)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_t_46


LogicTile_22_17

 (2 0)  (1146 272)  (1146 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 5)  (1147 277)  (1147 277)  routing T_22_17.sp12_h_l_23 <X> T_22_17.sp12_h_r_0
 (3 7)  (1147 279)  (1147 279)  routing T_22_17.sp12_h_l_23 <X> T_22_17.sp12_v_t_23
 (3 9)  (1147 281)  (1147 281)  routing T_22_17.sp12_h_l_22 <X> T_22_17.sp12_v_b_1
 (4 10)  (1148 282)  (1148 282)  routing T_22_17.sp4_h_r_6 <X> T_22_17.sp4_v_t_43
 (5 11)  (1149 283)  (1149 283)  routing T_22_17.sp4_h_r_6 <X> T_22_17.sp4_v_t_43
 (3 13)  (1147 285)  (1147 285)  routing T_22_17.sp12_h_l_22 <X> T_22_17.sp12_h_r_1
 (2 14)  (1146 286)  (1146 286)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_23_17

 (11 1)  (1209 273)  (1209 273)  routing T_23_17.sp4_h_l_39 <X> T_23_17.sp4_h_r_2
 (11 8)  (1209 280)  (1209 280)  routing T_23_17.sp4_h_l_39 <X> T_23_17.sp4_v_b_8
 (13 8)  (1211 280)  (1211 280)  routing T_23_17.sp4_h_l_39 <X> T_23_17.sp4_v_b_8
 (12 9)  (1210 281)  (1210 281)  routing T_23_17.sp4_h_l_39 <X> T_23_17.sp4_v_b_8
 (19 12)  (1217 284)  (1217 284)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (3 13)  (1201 285)  (1201 285)  routing T_23_17.sp12_h_l_22 <X> T_23_17.sp12_h_r_1


LogicTile_24_17

 (4 12)  (1256 284)  (1256 284)  routing T_24_17.sp4_h_l_38 <X> T_24_17.sp4_v_b_9
 (6 12)  (1258 284)  (1258 284)  routing T_24_17.sp4_h_l_38 <X> T_24_17.sp4_v_b_9
 (5 13)  (1257 285)  (1257 285)  routing T_24_17.sp4_h_l_38 <X> T_24_17.sp4_v_b_9
 (11 13)  (1263 285)  (1263 285)  routing T_24_17.sp4_h_l_38 <X> T_24_17.sp4_h_r_11
 (13 13)  (1265 285)  (1265 285)  routing T_24_17.sp4_h_l_38 <X> T_24_17.sp4_h_r_11


RAM_Tile_25_17

 (13 0)  (1319 272)  (1319 272)  routing T_25_17.sp4_v_t_39 <X> T_25_17.sp4_v_b_2
 (22 0)  (1328 272)  (1328 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1332 272)  (1332 272)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.input0_0
 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (1327 273)  (1327 273)  routing T_25_17.sp4_r_v_b_32 <X> T_25_17.lc_trk_g0_3
 (28 1)  (1334 273)  (1334 273)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.input0_0
 (29 1)  (1335 273)  (1335 273)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_4 input0_0
 (0 2)  (1306 274)  (1306 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 2)  (1309 274)  (1309 274)  routing T_25_17.sp12_v_t_23 <X> T_25_17.sp12_h_l_23
 (11 2)  (1317 274)  (1317 274)  routing T_25_17.sp4_h_r_8 <X> T_25_17.sp4_v_t_39
 (13 2)  (1319 274)  (1319 274)  routing T_25_17.sp4_h_r_8 <X> T_25_17.sp4_v_t_39
 (15 2)  (1321 274)  (1321 274)  routing T_25_17.sp12_h_l_2 <X> T_25_17.lc_trk_g0_5
 (17 2)  (1323 274)  (1323 274)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_2 lc_trk_g0_5
 (18 2)  (1324 274)  (1324 274)  routing T_25_17.sp12_h_l_2 <X> T_25_17.lc_trk_g0_5
 (21 2)  (1327 274)  (1327 274)  routing T_25_17.sp4_v_b_7 <X> T_25_17.lc_trk_g0_7
 (22 2)  (1328 274)  (1328 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1329 274)  (1329 274)  routing T_25_17.sp4_v_b_7 <X> T_25_17.lc_trk_g0_7
 (25 2)  (1331 274)  (1331 274)  routing T_25_17.sp12_h_l_5 <X> T_25_17.lc_trk_g0_6
 (26 2)  (1332 274)  (1332 274)  routing T_25_17.lc_trk_g0_7 <X> T_25_17.input0_1
 (12 3)  (1318 275)  (1318 275)  routing T_25_17.sp4_h_r_8 <X> T_25_17.sp4_v_t_39
 (18 3)  (1324 275)  (1324 275)  routing T_25_17.sp12_h_l_2 <X> T_25_17.lc_trk_g0_5
 (22 3)  (1328 275)  (1328 275)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1330 275)  (1330 275)  routing T_25_17.sp12_h_l_5 <X> T_25_17.lc_trk_g0_6
 (25 3)  (1331 275)  (1331 275)  routing T_25_17.sp12_h_l_5 <X> T_25_17.lc_trk_g0_6
 (26 3)  (1332 275)  (1332 275)  routing T_25_17.lc_trk_g0_7 <X> T_25_17.input0_1
 (29 3)  (1335 275)  (1335 275)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_7 input0_1
 (22 4)  (1328 276)  (1328 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (1332 276)  (1332 276)  routing T_25_17.lc_trk_g1_7 <X> T_25_17.input0_2
 (16 5)  (1322 277)  (1322 277)  routing T_25_17.sp12_h_r_8 <X> T_25_17.lc_trk_g1_0
 (17 5)  (1323 277)  (1323 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (21 5)  (1327 277)  (1327 277)  routing T_25_17.sp4_r_v_b_27 <X> T_25_17.lc_trk_g1_3
 (22 5)  (1328 277)  (1328 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 277)  (1331 277)  routing T_25_17.sp4_r_v_b_26 <X> T_25_17.lc_trk_g1_2
 (26 5)  (1332 277)  (1332 277)  routing T_25_17.lc_trk_g1_7 <X> T_25_17.input0_2
 (27 5)  (1333 277)  (1333 277)  routing T_25_17.lc_trk_g1_7 <X> T_25_17.input0_2
 (29 5)  (1335 277)  (1335 277)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (21 6)  (1327 278)  (1327 278)  routing T_25_17.sp12_h_r_7 <X> T_25_17.lc_trk_g1_7
 (22 6)  (1328 278)  (1328 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_7 lc_trk_g1_7
 (24 6)  (1330 278)  (1330 278)  routing T_25_17.sp12_h_r_7 <X> T_25_17.lc_trk_g1_7
 (25 6)  (1331 278)  (1331 278)  routing T_25_17.sp4_h_l_11 <X> T_25_17.lc_trk_g1_6
 (26 6)  (1332 278)  (1332 278)  routing T_25_17.lc_trk_g3_4 <X> T_25_17.input0_3
 (21 7)  (1327 279)  (1327 279)  routing T_25_17.sp12_h_r_7 <X> T_25_17.lc_trk_g1_7
 (22 7)  (1328 279)  (1328 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1329 279)  (1329 279)  routing T_25_17.sp4_h_l_11 <X> T_25_17.lc_trk_g1_6
 (24 7)  (1330 279)  (1330 279)  routing T_25_17.sp4_h_l_11 <X> T_25_17.lc_trk_g1_6
 (25 7)  (1331 279)  (1331 279)  routing T_25_17.sp4_h_l_11 <X> T_25_17.lc_trk_g1_6
 (27 7)  (1333 279)  (1333 279)  routing T_25_17.lc_trk_g3_4 <X> T_25_17.input0_3
 (28 7)  (1334 279)  (1334 279)  routing T_25_17.lc_trk_g3_4 <X> T_25_17.input0_3
 (29 7)  (1335 279)  (1335 279)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_4 input0_3
 (27 8)  (1333 280)  (1333 280)  routing T_25_17.lc_trk_g1_6 <X> T_25_17.wire_bram/ram/WDATA_11
 (29 8)  (1335 280)  (1335 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (1336 280)  (1336 280)  routing T_25_17.lc_trk_g1_6 <X> T_25_17.wire_bram/ram/WDATA_11
 (22 9)  (1328 281)  (1328 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1329 281)  (1329 281)  routing T_25_17.sp4_h_l_15 <X> T_25_17.lc_trk_g2_2
 (24 9)  (1330 281)  (1330 281)  routing T_25_17.sp4_h_l_15 <X> T_25_17.lc_trk_g2_2
 (25 9)  (1331 281)  (1331 281)  routing T_25_17.sp4_h_l_15 <X> T_25_17.lc_trk_g2_2
 (26 9)  (1332 281)  (1332 281)  routing T_25_17.lc_trk_g2_2 <X> T_25_17.input0_4
 (28 9)  (1334 281)  (1334 281)  routing T_25_17.lc_trk_g2_2 <X> T_25_17.input0_4
 (29 9)  (1335 281)  (1335 281)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_2 input0_4
 (30 9)  (1336 281)  (1336 281)  routing T_25_17.lc_trk_g1_6 <X> T_25_17.wire_bram/ram/WDATA_11
 (40 9)  (1346 281)  (1346 281)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (14 11)  (1320 283)  (1320 283)  routing T_25_17.sp4_r_v_b_36 <X> T_25_17.lc_trk_g2_4
 (17 11)  (1323 283)  (1323 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (1333 283)  (1333 283)  routing T_25_17.lc_trk_g1_0 <X> T_25_17.input0_5
 (29 11)  (1335 283)  (1335 283)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (1338 283)  (1338 283)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_3 input2_5
 (35 11)  (1341 283)  (1341 283)  routing T_25_17.lc_trk_g0_3 <X> T_25_17.input2_5
 (26 12)  (1332 284)  (1332 284)  routing T_25_17.lc_trk_g0_6 <X> T_25_17.input0_6
 (8 13)  (1314 285)  (1314 285)  routing T_25_17.sp4_h_l_47 <X> T_25_17.sp4_v_b_10
 (9 13)  (1315 285)  (1315 285)  routing T_25_17.sp4_h_l_47 <X> T_25_17.sp4_v_b_10
 (26 13)  (1332 285)  (1332 285)  routing T_25_17.lc_trk_g0_6 <X> T_25_17.input0_6
 (29 13)  (1335 285)  (1335 285)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_6 input0_6
 (32 13)  (1338 285)  (1338 285)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_3 input2_6
 (34 13)  (1340 285)  (1340 285)  routing T_25_17.lc_trk_g1_3 <X> T_25_17.input2_6
 (35 13)  (1341 285)  (1341 285)  routing T_25_17.lc_trk_g1_3 <X> T_25_17.input2_6
 (0 14)  (1306 286)  (1306 286)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.wire_bram/ram/RE
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (14 14)  (1320 286)  (1320 286)  routing T_25_17.sp4_v_b_28 <X> T_25_17.lc_trk_g3_4
 (15 14)  (1321 286)  (1321 286)  routing T_25_17.sp4_v_b_45 <X> T_25_17.lc_trk_g3_5
 (16 14)  (1322 286)  (1322 286)  routing T_25_17.sp4_v_b_45 <X> T_25_17.lc_trk_g3_5
 (17 14)  (1323 286)  (1323 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (35 14)  (1341 286)  (1341 286)  routing T_25_17.lc_trk_g0_5 <X> T_25_17.input2_7
 (0 15)  (1306 287)  (1306 287)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.wire_bram/ram/RE
 (16 15)  (1322 287)  (1322 287)  routing T_25_17.sp4_v_b_28 <X> T_25_17.lc_trk_g3_4
 (17 15)  (1323 287)  (1323 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4
 (26 15)  (1332 287)  (1332 287)  routing T_25_17.lc_trk_g1_2 <X> T_25_17.input0_7
 (27 15)  (1333 287)  (1333 287)  routing T_25_17.lc_trk_g1_2 <X> T_25_17.input0_7
 (29 15)  (1335 287)  (1335 287)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_2 input0_7
 (32 15)  (1338 287)  (1338 287)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_5 input2_7


LogicTile_26_17

 (4 0)  (1352 272)  (1352 272)  routing T_26_17.sp4_h_l_37 <X> T_26_17.sp4_v_b_0
 (11 0)  (1359 272)  (1359 272)  routing T_26_17.sp4_v_t_43 <X> T_26_17.sp4_v_b_2
 (13 0)  (1361 272)  (1361 272)  routing T_26_17.sp4_v_t_43 <X> T_26_17.sp4_v_b_2
 (5 1)  (1353 273)  (1353 273)  routing T_26_17.sp4_h_l_37 <X> T_26_17.sp4_v_b_0
 (9 1)  (1357 273)  (1357 273)  routing T_26_17.sp4_v_t_40 <X> T_26_17.sp4_v_b_1
 (10 1)  (1358 273)  (1358 273)  routing T_26_17.sp4_v_t_40 <X> T_26_17.sp4_v_b_1
 (3 7)  (1351 279)  (1351 279)  routing T_26_17.sp12_h_l_23 <X> T_26_17.sp12_v_t_23
 (2 10)  (1350 282)  (1350 282)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (5 10)  (1353 282)  (1353 282)  routing T_26_17.sp4_h_r_3 <X> T_26_17.sp4_h_l_43
 (4 11)  (1352 283)  (1352 283)  routing T_26_17.sp4_h_r_3 <X> T_26_17.sp4_h_l_43


LogicTile_30_17

 (3 3)  (1567 275)  (1567 275)  routing T_30_17.sp12_v_b_0 <X> T_30_17.sp12_h_l_23
 (5 6)  (1569 278)  (1569 278)  routing T_30_17.sp4_h_r_0 <X> T_30_17.sp4_h_l_38
 (4 7)  (1568 279)  (1568 279)  routing T_30_17.sp4_h_r_0 <X> T_30_17.sp4_h_l_38


IO_Tile_33_17

 (1 0)  (1727 272)  (1727 272)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (5 2)  (1731 274)  (1731 274)  routing T_33_17.span4_vert_b_11 <X> T_33_17.lc_trk_g0_3
 (7 2)  (1733 274)  (1733 274)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 274)  (1734 274)  routing T_33_17.span4_vert_b_11 <X> T_33_17.lc_trk_g0_3
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (5 4)  (1731 276)  (1731 276)  routing T_33_17.span4_vert_b_5 <X> T_33_17.lc_trk_g0_5
 (7 4)  (1733 276)  (1733 276)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (1736 276)  (1736 276)  routing T_33_17.lc_trk_g0_5 <X> T_33_17.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 276)  (1738 276)  routing T_33_17.lc_trk_g1_5 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 276)  (1739 276)  routing T_33_17.lc_trk_g1_5 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (1740 276)  (1740 276)  routing T_33_17.lc_trk_g0_3 <X> T_33_17.wire_gbuf/in
 (15 4)  (1741 276)  (1741 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (17 4)  (1743 276)  (1743 276)  IOB_0 IO Functioning bit
 (8 5)  (1734 277)  (1734 277)  routing T_33_17.span4_vert_b_5 <X> T_33_17.lc_trk_g0_5
 (11 5)  (1737 277)  (1737 277)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (5 12)  (1731 284)  (1731 284)  routing T_33_17.span4_vert_b_13 <X> T_33_17.lc_trk_g1_5
 (7 12)  (1733 284)  (1733 284)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 284)  (1734 284)  routing T_33_17.span4_vert_b_13 <X> T_33_17.lc_trk_g1_5


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (17 9)  (0 265)  (0 265)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_2_16

 (3 0)  (75 256)  (75 256)  routing T_2_16.sp12_h_r_0 <X> T_2_16.sp12_v_b_0
 (3 1)  (75 257)  (75 257)  routing T_2_16.sp12_h_r_0 <X> T_2_16.sp12_v_b_0


LogicTile_5_16

 (8 11)  (242 267)  (242 267)  routing T_5_16.sp4_h_r_7 <X> T_5_16.sp4_v_t_42
 (9 11)  (243 267)  (243 267)  routing T_5_16.sp4_h_r_7 <X> T_5_16.sp4_v_t_42


LogicTile_6_16

 (25 0)  (313 256)  (313 256)  routing T_6_16.sp4_h_l_7 <X> T_6_16.lc_trk_g0_2
 (31 0)  (319 256)  (319 256)  routing T_6_16.lc_trk_g1_4 <X> T_6_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 256)  (320 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 256)  (322 256)  routing T_6_16.lc_trk_g1_4 <X> T_6_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 256)  (324 256)  LC_0 Logic Functioning bit
 (38 0)  (326 256)  (326 256)  LC_0 Logic Functioning bit
 (47 0)  (335 256)  (335 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (310 257)  (310 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (311 257)  (311 257)  routing T_6_16.sp4_h_l_7 <X> T_6_16.lc_trk_g0_2
 (24 1)  (312 257)  (312 257)  routing T_6_16.sp4_h_l_7 <X> T_6_16.lc_trk_g0_2
 (25 1)  (313 257)  (313 257)  routing T_6_16.sp4_h_l_7 <X> T_6_16.lc_trk_g0_2
 (26 1)  (314 257)  (314 257)  routing T_6_16.lc_trk_g0_2 <X> T_6_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 257)  (317 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (325 257)  (325 257)  LC_0 Logic Functioning bit
 (39 1)  (327 257)  (327 257)  LC_0 Logic Functioning bit
 (3 5)  (291 261)  (291 261)  routing T_6_16.sp12_h_l_23 <X> T_6_16.sp12_h_r_0
 (14 6)  (302 262)  (302 262)  routing T_6_16.sp4_h_l_9 <X> T_6_16.lc_trk_g1_4
 (14 7)  (302 263)  (302 263)  routing T_6_16.sp4_h_l_9 <X> T_6_16.lc_trk_g1_4
 (15 7)  (303 263)  (303 263)  routing T_6_16.sp4_h_l_9 <X> T_6_16.lc_trk_g1_4
 (16 7)  (304 263)  (304 263)  routing T_6_16.sp4_h_l_9 <X> T_6_16.lc_trk_g1_4
 (17 7)  (305 263)  (305 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4


LogicTile_7_16

 (3 6)  (345 262)  (345 262)  routing T_7_16.sp12_h_r_0 <X> T_7_16.sp12_v_t_23
 (3 7)  (345 263)  (345 263)  routing T_7_16.sp12_h_r_0 <X> T_7_16.sp12_v_t_23


RAM_Tile_8_16

 (4 1)  (400 257)  (400 257)  routing T_8_16.sp4_v_t_42 <X> T_8_16.sp4_h_r_0
 (9 1)  (405 257)  (405 257)  routing T_8_16.sp4_v_t_36 <X> T_8_16.sp4_v_b_1


LogicTile_9_16

 (10 0)  (448 256)  (448 256)  routing T_9_16.sp4_v_t_45 <X> T_9_16.sp4_h_r_1
 (21 0)  (459 256)  (459 256)  routing T_9_16.sp4_h_r_11 <X> T_9_16.lc_trk_g0_3
 (22 0)  (460 256)  (460 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (461 256)  (461 256)  routing T_9_16.sp4_h_r_11 <X> T_9_16.lc_trk_g0_3
 (24 0)  (462 256)  (462 256)  routing T_9_16.sp4_h_r_11 <X> T_9_16.lc_trk_g0_3
 (26 0)  (464 256)  (464 256)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 256)  (465 256)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 256)  (467 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 256)  (468 256)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 256)  (469 256)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 256)  (470 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (45 0)  (483 256)  (483 256)  LC_0 Logic Functioning bit
 (53 0)  (491 256)  (491 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (27 1)  (465 257)  (465 257)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 257)  (466 257)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 257)  (467 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 257)  (468 257)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 257)  (469 257)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (41 1)  (479 257)  (479 257)  LC_0 Logic Functioning bit
 (43 1)  (481 257)  (481 257)  LC_0 Logic Functioning bit
 (47 1)  (485 257)  (485 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (438 258)  (438 258)  routing T_9_16.glb_netwk_6 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (1 2)  (439 258)  (439 258)  routing T_9_16.glb_netwk_6 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (449 258)  (449 258)  routing T_9_16.sp4_h_r_8 <X> T_9_16.sp4_v_t_39
 (13 2)  (451 258)  (451 258)  routing T_9_16.sp4_h_r_8 <X> T_9_16.sp4_v_t_39
 (22 2)  (460 258)  (460 258)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (12 3)  (450 259)  (450 259)  routing T_9_16.sp4_h_r_8 <X> T_9_16.sp4_v_t_39
 (26 4)  (464 260)  (464 260)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (32 4)  (470 260)  (470 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (474 260)  (474 260)  LC_2 Logic Functioning bit
 (38 4)  (476 260)  (476 260)  LC_2 Logic Functioning bit
 (26 5)  (464 261)  (464 261)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 261)  (465 261)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 261)  (466 261)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 261)  (467 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 261)  (469 261)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (475 261)  (475 261)  LC_2 Logic Functioning bit
 (39 5)  (477 261)  (477 261)  LC_2 Logic Functioning bit
 (4 6)  (442 262)  (442 262)  routing T_9_16.sp4_h_r_3 <X> T_9_16.sp4_v_t_38
 (25 6)  (463 262)  (463 262)  routing T_9_16.sp4_v_t_3 <X> T_9_16.lc_trk_g1_6
 (26 6)  (464 262)  (464 262)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (466 262)  (466 262)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 262)  (467 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 262)  (470 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 262)  (471 262)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 262)  (472 262)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (475 262)  (475 262)  LC_3 Logic Functioning bit
 (50 6)  (488 262)  (488 262)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (443 263)  (443 263)  routing T_9_16.sp4_h_r_3 <X> T_9_16.sp4_v_t_38
 (22 7)  (460 263)  (460 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (461 263)  (461 263)  routing T_9_16.sp4_v_t_3 <X> T_9_16.lc_trk_g1_6
 (25 7)  (463 263)  (463 263)  routing T_9_16.sp4_v_t_3 <X> T_9_16.lc_trk_g1_6
 (26 7)  (464 263)  (464 263)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 263)  (466 263)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 263)  (467 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 263)  (468 263)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (53 7)  (491 263)  (491 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (26 8)  (464 264)  (464 264)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (31 8)  (469 264)  (469 264)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (41 8)  (479 264)  (479 264)  LC_4 Logic Functioning bit
 (45 8)  (483 264)  (483 264)  LC_4 Logic Functioning bit
 (50 8)  (488 264)  (488 264)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (490 264)  (490 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (460 265)  (460 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (461 265)  (461 265)  routing T_9_16.sp4_h_l_15 <X> T_9_16.lc_trk_g2_2
 (24 9)  (462 265)  (462 265)  routing T_9_16.sp4_h_l_15 <X> T_9_16.lc_trk_g2_2
 (25 9)  (463 265)  (463 265)  routing T_9_16.sp4_h_l_15 <X> T_9_16.lc_trk_g2_2
 (26 9)  (464 265)  (464 265)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 265)  (465 265)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 265)  (466 265)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 265)  (467 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 265)  (469 265)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (40 9)  (478 265)  (478 265)  LC_4 Logic Functioning bit
 (51 9)  (489 265)  (489 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (491 265)  (491 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (446 266)  (446 266)  routing T_9_16.sp4_v_t_36 <X> T_9_16.sp4_h_l_42
 (9 10)  (447 266)  (447 266)  routing T_9_16.sp4_v_t_36 <X> T_9_16.sp4_h_l_42
 (10 10)  (448 266)  (448 266)  routing T_9_16.sp4_v_t_36 <X> T_9_16.sp4_h_l_42
 (22 10)  (460 266)  (460 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (461 266)  (461 266)  routing T_9_16.sp4_v_b_47 <X> T_9_16.lc_trk_g2_7
 (24 10)  (462 266)  (462 266)  routing T_9_16.sp4_v_b_47 <X> T_9_16.lc_trk_g2_7
 (0 12)  (438 268)  (438 268)  routing T_9_16.glb_netwk_2 <X> T_9_16.glb2local_3
 (1 12)  (439 268)  (439 268)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (15 12)  (453 268)  (453 268)  routing T_9_16.sp4_h_r_25 <X> T_9_16.lc_trk_g3_1
 (16 12)  (454 268)  (454 268)  routing T_9_16.sp4_h_r_25 <X> T_9_16.lc_trk_g3_1
 (17 12)  (455 268)  (455 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (456 269)  (456 269)  routing T_9_16.sp4_h_r_25 <X> T_9_16.lc_trk_g3_1
 (5 14)  (443 270)  (443 270)  routing T_9_16.sp4_v_t_44 <X> T_9_16.sp4_h_l_44
 (16 14)  (454 270)  (454 270)  routing T_9_16.sp4_v_t_16 <X> T_9_16.lc_trk_g3_5
 (17 14)  (455 270)  (455 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (456 270)  (456 270)  routing T_9_16.sp4_v_t_16 <X> T_9_16.lc_trk_g3_5
 (22 14)  (460 270)  (460 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (6 15)  (444 271)  (444 271)  routing T_9_16.sp4_v_t_44 <X> T_9_16.sp4_h_l_44
 (21 15)  (459 271)  (459 271)  routing T_9_16.sp4_r_v_b_47 <X> T_9_16.lc_trk_g3_7


LogicTile_10_16

 (2 0)  (494 256)  (494 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (0 2)  (492 258)  (492 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (1 2)  (493 258)  (493 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (513 260)  (513 260)  routing T_10_16.wire_logic_cluster/lc_3/out <X> T_10_16.lc_trk_g1_3
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (11 6)  (503 262)  (503 262)  routing T_10_16.sp4_h_r_11 <X> T_10_16.sp4_v_t_40
 (13 6)  (505 262)  (505 262)  routing T_10_16.sp4_h_r_11 <X> T_10_16.sp4_v_t_40
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 262)  (526 262)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (40 6)  (532 262)  (532 262)  LC_3 Logic Functioning bit
 (41 6)  (533 262)  (533 262)  LC_3 Logic Functioning bit
 (42 6)  (534 262)  (534 262)  LC_3 Logic Functioning bit
 (43 6)  (535 262)  (535 262)  LC_3 Logic Functioning bit
 (45 6)  (537 262)  (537 262)  LC_3 Logic Functioning bit
 (12 7)  (504 263)  (504 263)  routing T_10_16.sp4_h_r_11 <X> T_10_16.sp4_v_t_40
 (31 7)  (523 263)  (523 263)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (40 7)  (532 263)  (532 263)  LC_3 Logic Functioning bit
 (41 7)  (533 263)  (533 263)  LC_3 Logic Functioning bit
 (42 7)  (534 263)  (534 263)  LC_3 Logic Functioning bit
 (43 7)  (535 263)  (535 263)  LC_3 Logic Functioning bit
 (1 14)  (493 270)  (493 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (492 271)  (492 271)  routing T_10_16.glb_netwk_2 <X> T_10_16.wire_logic_cluster/lc_7/s_r


LogicTile_11_16

 (14 0)  (560 256)  (560 256)  routing T_11_16.wire_logic_cluster/lc_0/out <X> T_11_16.lc_trk_g0_0
 (21 0)  (567 256)  (567 256)  routing T_11_16.wire_logic_cluster/lc_3/out <X> T_11_16.lc_trk_g0_3
 (22 0)  (568 256)  (568 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (573 256)  (573 256)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 256)  (579 256)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (41 0)  (587 256)  (587 256)  LC_0 Logic Functioning bit
 (43 0)  (589 256)  (589 256)  LC_0 Logic Functioning bit
 (45 0)  (591 256)  (591 256)  LC_0 Logic Functioning bit
 (47 0)  (593 256)  (593 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (563 257)  (563 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (575 257)  (575 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 257)  (577 257)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 257)  (582 257)  LC_0 Logic Functioning bit
 (38 1)  (584 257)  (584 257)  LC_0 Logic Functioning bit
 (47 1)  (593 257)  (593 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (555 258)  (555 258)  routing T_11_16.sp4_v_b_1 <X> T_11_16.sp4_h_l_36
 (10 3)  (556 259)  (556 259)  routing T_11_16.sp4_h_l_45 <X> T_11_16.sp4_v_t_36
 (13 3)  (559 259)  (559 259)  routing T_11_16.sp4_v_b_9 <X> T_11_16.sp4_h_l_39
 (15 5)  (561 261)  (561 261)  routing T_11_16.bot_op_0 <X> T_11_16.lc_trk_g1_0
 (17 5)  (563 261)  (563 261)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (28 6)  (574 262)  (574 262)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 262)  (579 262)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 262)  (580 262)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 262)  (582 262)  LC_3 Logic Functioning bit
 (41 6)  (587 262)  (587 262)  LC_3 Logic Functioning bit
 (45 6)  (591 262)  (591 262)  LC_3 Logic Functioning bit
 (46 6)  (592 262)  (592 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (597 262)  (597 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (27 7)  (573 263)  (573 263)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 263)  (576 263)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 263)  (578 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 263)  (581 263)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.input_2_3
 (39 7)  (585 263)  (585 263)  LC_3 Logic Functioning bit
 (40 7)  (586 263)  (586 263)  LC_3 Logic Functioning bit
 (51 7)  (597 263)  (597 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (567 264)  (567 264)  routing T_11_16.rgt_op_3 <X> T_11_16.lc_trk_g2_3
 (22 8)  (568 264)  (568 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 264)  (570 264)  routing T_11_16.rgt_op_3 <X> T_11_16.lc_trk_g2_3
 (25 8)  (571 264)  (571 264)  routing T_11_16.rgt_op_2 <X> T_11_16.lc_trk_g2_2
 (22 9)  (568 265)  (568 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (570 265)  (570 265)  routing T_11_16.rgt_op_2 <X> T_11_16.lc_trk_g2_2
 (15 12)  (561 268)  (561 268)  routing T_11_16.sp4_h_r_25 <X> T_11_16.lc_trk_g3_1
 (16 12)  (562 268)  (562 268)  routing T_11_16.sp4_h_r_25 <X> T_11_16.lc_trk_g3_1
 (17 12)  (563 268)  (563 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (564 269)  (564 269)  routing T_11_16.sp4_h_r_25 <X> T_11_16.lc_trk_g3_1
 (19 13)  (565 269)  (565 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (546 270)  (546 270)  routing T_11_16.glb_netwk_4 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (550 270)  (550 270)  routing T_11_16.sp4_h_r_9 <X> T_11_16.sp4_v_t_44
 (5 15)  (551 271)  (551 271)  routing T_11_16.sp4_h_r_9 <X> T_11_16.sp4_v_t_44


LogicTile_12_16

 (14 0)  (614 256)  (614 256)  routing T_12_16.lft_op_0 <X> T_12_16.lc_trk_g0_0
 (21 0)  (621 256)  (621 256)  routing T_12_16.sp4_h_r_11 <X> T_12_16.lc_trk_g0_3
 (22 0)  (622 256)  (622 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (623 256)  (623 256)  routing T_12_16.sp4_h_r_11 <X> T_12_16.lc_trk_g0_3
 (24 0)  (624 256)  (624 256)  routing T_12_16.sp4_h_r_11 <X> T_12_16.lc_trk_g0_3
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 256)  (631 256)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 256)  (634 256)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (38 0)  (638 256)  (638 256)  LC_0 Logic Functioning bit
 (8 1)  (608 257)  (608 257)  routing T_12_16.sp4_h_r_1 <X> T_12_16.sp4_v_b_1
 (15 1)  (615 257)  (615 257)  routing T_12_16.lft_op_0 <X> T_12_16.lc_trk_g0_0
 (17 1)  (617 257)  (617 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (626 257)  (626 257)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 257)  (628 257)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 258)  (614 258)  routing T_12_16.sp4_h_l_1 <X> T_12_16.lc_trk_g0_4
 (15 2)  (615 258)  (615 258)  routing T_12_16.bot_op_5 <X> T_12_16.lc_trk_g0_5
 (17 2)  (617 258)  (617 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (626 258)  (626 258)  routing T_12_16.lc_trk_g0_5 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 258)  (628 258)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 258)  (630 258)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 258)  (633 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 258)  (634 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (640 258)  (640 258)  LC_1 Logic Functioning bit
 (15 3)  (615 259)  (615 259)  routing T_12_16.sp4_h_l_1 <X> T_12_16.lc_trk_g0_4
 (16 3)  (616 259)  (616 259)  routing T_12_16.sp4_h_l_1 <X> T_12_16.lc_trk_g0_4
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (622 259)  (622 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (624 259)  (624 259)  routing T_12_16.top_op_6 <X> T_12_16.lc_trk_g0_6
 (25 3)  (625 259)  (625 259)  routing T_12_16.top_op_6 <X> T_12_16.lc_trk_g0_6
 (29 3)  (629 259)  (629 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 259)  (630 259)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 259)  (632 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (635 259)  (635 259)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.input_2_1
 (4 4)  (604 260)  (604 260)  routing T_12_16.sp4_v_t_42 <X> T_12_16.sp4_v_b_3
 (6 4)  (606 260)  (606 260)  routing T_12_16.sp4_v_t_42 <X> T_12_16.sp4_v_b_3
 (14 4)  (614 260)  (614 260)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g1_0
 (21 4)  (621 260)  (621 260)  routing T_12_16.lft_op_3 <X> T_12_16.lc_trk_g1_3
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 260)  (624 260)  routing T_12_16.lft_op_3 <X> T_12_16.lc_trk_g1_3
 (26 4)  (626 260)  (626 260)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 260)  (628 260)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 260)  (630 260)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 260)  (631 260)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 260)  (634 260)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 260)  (637 260)  LC_2 Logic Functioning bit
 (38 4)  (638 260)  (638 260)  LC_2 Logic Functioning bit
 (39 4)  (639 260)  (639 260)  LC_2 Logic Functioning bit
 (40 4)  (640 260)  (640 260)  LC_2 Logic Functioning bit
 (42 4)  (642 260)  (642 260)  LC_2 Logic Functioning bit
 (46 4)  (646 260)  (646 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (650 260)  (650 260)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (617 261)  (617 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (627 261)  (627 261)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 261)  (631 261)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (637 261)  (637 261)  LC_2 Logic Functioning bit
 (38 5)  (638 261)  (638 261)  LC_2 Logic Functioning bit
 (39 5)  (639 261)  (639 261)  LC_2 Logic Functioning bit
 (41 5)  (641 261)  (641 261)  LC_2 Logic Functioning bit
 (14 6)  (614 262)  (614 262)  routing T_12_16.wire_logic_cluster/lc_4/out <X> T_12_16.lc_trk_g1_4
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (618 262)  (618 262)  routing T_12_16.bnr_op_5 <X> T_12_16.lc_trk_g1_5
 (21 6)  (621 262)  (621 262)  routing T_12_16.wire_logic_cluster/lc_7/out <X> T_12_16.lc_trk_g1_7
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 262)  (625 262)  routing T_12_16.sp4_h_r_14 <X> T_12_16.lc_trk_g1_6
 (27 6)  (627 262)  (627 262)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 262)  (631 262)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 262)  (633 262)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (38 6)  (638 262)  (638 262)  LC_3 Logic Functioning bit
 (41 6)  (641 262)  (641 262)  LC_3 Logic Functioning bit
 (43 6)  (643 262)  (643 262)  LC_3 Logic Functioning bit
 (50 6)  (650 262)  (650 262)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (617 263)  (617 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (618 263)  (618 263)  routing T_12_16.bnr_op_5 <X> T_12_16.lc_trk_g1_5
 (22 7)  (622 263)  (622 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (623 263)  (623 263)  routing T_12_16.sp4_h_r_14 <X> T_12_16.lc_trk_g1_6
 (24 7)  (624 263)  (624 263)  routing T_12_16.sp4_h_r_14 <X> T_12_16.lc_trk_g1_6
 (30 7)  (630 263)  (630 263)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (38 7)  (638 263)  (638 263)  LC_3 Logic Functioning bit
 (41 7)  (641 263)  (641 263)  LC_3 Logic Functioning bit
 (43 7)  (643 263)  (643 263)  LC_3 Logic Functioning bit
 (47 7)  (647 263)  (647 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (4 8)  (604 264)  (604 264)  routing T_12_16.sp4_h_l_37 <X> T_12_16.sp4_v_b_6
 (6 8)  (606 264)  (606 264)  routing T_12_16.sp4_h_l_37 <X> T_12_16.sp4_v_b_6
 (14 8)  (614 264)  (614 264)  routing T_12_16.bnl_op_0 <X> T_12_16.lc_trk_g2_0
 (17 8)  (617 264)  (617 264)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (618 264)  (618 264)  routing T_12_16.bnl_op_1 <X> T_12_16.lc_trk_g2_1
 (25 8)  (625 264)  (625 264)  routing T_12_16.bnl_op_2 <X> T_12_16.lc_trk_g2_2
 (31 8)  (631 264)  (631 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 264)  (633 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (50 8)  (650 264)  (650 264)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (605 265)  (605 265)  routing T_12_16.sp4_h_l_37 <X> T_12_16.sp4_v_b_6
 (14 9)  (614 265)  (614 265)  routing T_12_16.bnl_op_0 <X> T_12_16.lc_trk_g2_0
 (17 9)  (617 265)  (617 265)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (618 265)  (618 265)  routing T_12_16.bnl_op_1 <X> T_12_16.lc_trk_g2_1
 (22 9)  (622 265)  (622 265)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (625 265)  (625 265)  routing T_12_16.bnl_op_2 <X> T_12_16.lc_trk_g2_2
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (637 265)  (637 265)  LC_4 Logic Functioning bit
 (14 10)  (614 266)  (614 266)  routing T_12_16.sp4_h_r_36 <X> T_12_16.lc_trk_g2_4
 (15 10)  (615 266)  (615 266)  routing T_12_16.sp4_v_t_32 <X> T_12_16.lc_trk_g2_5
 (16 10)  (616 266)  (616 266)  routing T_12_16.sp4_v_t_32 <X> T_12_16.lc_trk_g2_5
 (17 10)  (617 266)  (617 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (625 266)  (625 266)  routing T_12_16.sp12_v_b_6 <X> T_12_16.lc_trk_g2_6
 (31 10)  (631 266)  (631 266)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (637 266)  (637 266)  LC_5 Logic Functioning bit
 (38 10)  (638 266)  (638 266)  LC_5 Logic Functioning bit
 (50 10)  (650 266)  (650 266)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (651 266)  (651 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (615 267)  (615 267)  routing T_12_16.sp4_h_r_36 <X> T_12_16.lc_trk_g2_4
 (16 11)  (616 267)  (616 267)  routing T_12_16.sp4_h_r_36 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (622 267)  (622 267)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (624 267)  (624 267)  routing T_12_16.sp12_v_b_6 <X> T_12_16.lc_trk_g2_6
 (25 11)  (625 267)  (625 267)  routing T_12_16.sp12_v_b_6 <X> T_12_16.lc_trk_g2_6
 (28 11)  (628 267)  (628 267)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 267)  (631 267)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 267)  (636 267)  LC_5 Logic Functioning bit
 (39 11)  (639 267)  (639 267)  LC_5 Logic Functioning bit
 (12 12)  (612 268)  (612 268)  routing T_12_16.sp4_v_b_5 <X> T_12_16.sp4_h_r_11
 (14 12)  (614 268)  (614 268)  routing T_12_16.bnl_op_0 <X> T_12_16.lc_trk_g3_0
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (626 268)  (626 268)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 268)  (627 268)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 268)  (628 268)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 268)  (634 268)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (41 12)  (641 268)  (641 268)  LC_6 Logic Functioning bit
 (43 12)  (643 268)  (643 268)  LC_6 Logic Functioning bit
 (45 12)  (645 268)  (645 268)  LC_6 Logic Functioning bit
 (51 12)  (651 268)  (651 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (11 13)  (611 269)  (611 269)  routing T_12_16.sp4_v_b_5 <X> T_12_16.sp4_h_r_11
 (13 13)  (613 269)  (613 269)  routing T_12_16.sp4_v_b_5 <X> T_12_16.sp4_h_r_11
 (14 13)  (614 269)  (614 269)  routing T_12_16.bnl_op_0 <X> T_12_16.lc_trk_g3_0
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (29 13)  (629 269)  (629 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 269)  (636 269)  LC_6 Logic Functioning bit
 (38 13)  (638 269)  (638 269)  LC_6 Logic Functioning bit
 (46 13)  (646 269)  (646 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 270)  (614 270)  routing T_12_16.bnl_op_4 <X> T_12_16.lc_trk_g3_4
 (25 14)  (625 270)  (625 270)  routing T_12_16.wire_logic_cluster/lc_6/out <X> T_12_16.lc_trk_g3_6
 (27 14)  (627 270)  (627 270)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 270)  (630 270)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 270)  (633 270)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 270)  (635 270)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.input_2_7
 (38 14)  (638 270)  (638 270)  LC_7 Logic Functioning bit
 (45 14)  (645 270)  (645 270)  LC_7 Logic Functioning bit
 (14 15)  (614 271)  (614 271)  routing T_12_16.bnl_op_4 <X> T_12_16.lc_trk_g3_4
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (622 271)  (622 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (627 271)  (627 271)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 271)  (630 271)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 271)  (632 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (633 271)  (633 271)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.input_2_7
 (34 15)  (634 271)  (634 271)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.input_2_7
 (35 15)  (635 271)  (635 271)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.input_2_7
 (36 15)  (636 271)  (636 271)  LC_7 Logic Functioning bit
 (37 15)  (637 271)  (637 271)  LC_7 Logic Functioning bit
 (38 15)  (638 271)  (638 271)  LC_7 Logic Functioning bit
 (47 15)  (647 271)  (647 271)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_13_16

 (15 0)  (669 256)  (669 256)  routing T_13_16.lft_op_1 <X> T_13_16.lc_trk_g0_1
 (17 0)  (671 256)  (671 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 256)  (672 256)  routing T_13_16.lft_op_1 <X> T_13_16.lc_trk_g0_1
 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 256)  (685 256)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (22 1)  (676 257)  (676 257)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 257)  (678 257)  routing T_13_16.top_op_2 <X> T_13_16.lc_trk_g0_2
 (25 1)  (679 257)  (679 257)  routing T_13_16.top_op_2 <X> T_13_16.lc_trk_g0_2
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 257)  (684 257)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (688 257)  (688 257)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.input_2_0
 (35 1)  (689 257)  (689 257)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.input_2_0
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 258)  (669 258)  routing T_13_16.top_op_5 <X> T_13_16.lc_trk_g0_5
 (17 2)  (671 258)  (671 258)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (676 258)  (676 258)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 258)  (678 258)  routing T_13_16.top_op_7 <X> T_13_16.lc_trk_g0_7
 (27 2)  (681 258)  (681 258)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 258)  (688 258)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (38 2)  (692 258)  (692 258)  LC_1 Logic Functioning bit
 (42 2)  (696 258)  (696 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (50 2)  (704 258)  (704 258)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (706 258)  (706 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (707 258)  (707 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (668 259)  (668 259)  routing T_13_16.sp4_h_r_4 <X> T_13_16.lc_trk_g0_4
 (15 3)  (669 259)  (669 259)  routing T_13_16.sp4_h_r_4 <X> T_13_16.lc_trk_g0_4
 (16 3)  (670 259)  (670 259)  routing T_13_16.sp4_h_r_4 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (672 259)  (672 259)  routing T_13_16.top_op_5 <X> T_13_16.lc_trk_g0_5
 (21 3)  (675 259)  (675 259)  routing T_13_16.top_op_7 <X> T_13_16.lc_trk_g0_7
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 259)  (684 259)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (39 3)  (693 259)  (693 259)  LC_1 Logic Functioning bit
 (40 3)  (694 259)  (694 259)  LC_1 Logic Functioning bit
 (4 4)  (658 260)  (658 260)  routing T_13_16.sp4_v_t_38 <X> T_13_16.sp4_v_b_3
 (9 4)  (663 260)  (663 260)  routing T_13_16.sp4_v_t_41 <X> T_13_16.sp4_h_r_4
 (21 4)  (675 260)  (675 260)  routing T_13_16.wire_logic_cluster/lc_3/out <X> T_13_16.lc_trk_g1_3
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 260)  (680 260)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 260)  (685 260)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 260)  (688 260)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (40 4)  (694 260)  (694 260)  LC_2 Logic Functioning bit
 (41 4)  (695 260)  (695 260)  LC_2 Logic Functioning bit
 (42 4)  (696 260)  (696 260)  LC_2 Logic Functioning bit
 (43 4)  (697 260)  (697 260)  LC_2 Logic Functioning bit
 (22 5)  (676 261)  (676 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 261)  (678 261)  routing T_13_16.top_op_2 <X> T_13_16.lc_trk_g1_2
 (25 5)  (679 261)  (679 261)  routing T_13_16.top_op_2 <X> T_13_16.lc_trk_g1_2
 (27 5)  (681 261)  (681 261)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 261)  (682 261)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 261)  (685 261)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (41 5)  (695 261)  (695 261)  LC_2 Logic Functioning bit
 (43 5)  (697 261)  (697 261)  LC_2 Logic Functioning bit
 (13 6)  (667 262)  (667 262)  routing T_13_16.sp4_h_r_5 <X> T_13_16.sp4_v_t_40
 (14 6)  (668 262)  (668 262)  routing T_13_16.wire_logic_cluster/lc_4/out <X> T_13_16.lc_trk_g1_4
 (15 6)  (669 262)  (669 262)  routing T_13_16.sp4_v_b_21 <X> T_13_16.lc_trk_g1_5
 (16 6)  (670 262)  (670 262)  routing T_13_16.sp4_v_b_21 <X> T_13_16.lc_trk_g1_5
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (680 262)  (680 262)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 262)  (682 262)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 262)  (685 262)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 262)  (687 262)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (38 6)  (692 262)  (692 262)  LC_3 Logic Functioning bit
 (50 6)  (704 262)  (704 262)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (666 263)  (666 263)  routing T_13_16.sp4_h_r_5 <X> T_13_16.sp4_v_t_40
 (17 7)  (671 263)  (671 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 263)  (676 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 263)  (678 263)  routing T_13_16.bot_op_6 <X> T_13_16.lc_trk_g1_6
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 263)  (685 263)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (17 8)  (671 264)  (671 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 264)  (672 264)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g2_1
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (677 264)  (677 264)  routing T_13_16.sp4_v_t_30 <X> T_13_16.lc_trk_g2_3
 (24 8)  (678 264)  (678 264)  routing T_13_16.sp4_v_t_30 <X> T_13_16.lc_trk_g2_3
 (28 8)  (682 264)  (682 264)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 264)  (685 264)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 264)  (688 264)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 264)  (690 264)  LC_4 Logic Functioning bit
 (38 8)  (692 264)  (692 264)  LC_4 Logic Functioning bit
 (39 8)  (693 264)  (693 264)  LC_4 Logic Functioning bit
 (41 8)  (695 264)  (695 264)  LC_4 Logic Functioning bit
 (42 8)  (696 264)  (696 264)  LC_4 Logic Functioning bit
 (43 8)  (697 264)  (697 264)  LC_4 Logic Functioning bit
 (45 8)  (699 264)  (699 264)  LC_4 Logic Functioning bit
 (47 8)  (701 264)  (701 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (704 264)  (704 264)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (669 265)  (669 265)  routing T_13_16.tnr_op_0 <X> T_13_16.lc_trk_g2_0
 (17 9)  (671 265)  (671 265)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 265)  (677 265)  routing T_13_16.sp4_v_b_42 <X> T_13_16.lc_trk_g2_2
 (24 9)  (678 265)  (678 265)  routing T_13_16.sp4_v_b_42 <X> T_13_16.lc_trk_g2_2
 (26 9)  (680 265)  (680 265)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 265)  (682 265)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 265)  (684 265)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (39 9)  (693 265)  (693 265)  LC_4 Logic Functioning bit
 (42 9)  (696 265)  (696 265)  LC_4 Logic Functioning bit
 (25 10)  (679 266)  (679 266)  routing T_13_16.wire_logic_cluster/lc_6/out <X> T_13_16.lc_trk_g2_6
 (15 11)  (669 267)  (669 267)  routing T_13_16.tnr_op_4 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (677 268)  (677 268)  routing T_13_16.sp4_v_t_30 <X> T_13_16.lc_trk_g3_3
 (24 12)  (678 268)  (678 268)  routing T_13_16.sp4_v_t_30 <X> T_13_16.lc_trk_g3_3
 (25 12)  (679 268)  (679 268)  routing T_13_16.wire_logic_cluster/lc_2/out <X> T_13_16.lc_trk_g3_2
 (26 12)  (680 268)  (680 268)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 268)  (681 268)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 268)  (682 268)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 268)  (687 268)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 268)  (689 268)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.input_2_6
 (36 12)  (690 268)  (690 268)  LC_6 Logic Functioning bit
 (37 12)  (691 268)  (691 268)  LC_6 Logic Functioning bit
 (40 12)  (694 268)  (694 268)  LC_6 Logic Functioning bit
 (41 12)  (695 268)  (695 268)  LC_6 Logic Functioning bit
 (42 12)  (696 268)  (696 268)  LC_6 Logic Functioning bit
 (43 12)  (697 268)  (697 268)  LC_6 Logic Functioning bit
 (45 12)  (699 268)  (699 268)  LC_6 Logic Functioning bit
 (22 13)  (676 269)  (676 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (680 269)  (680 269)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 269)  (682 269)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 269)  (684 269)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 269)  (685 269)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 269)  (686 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (690 269)  (690 269)  LC_6 Logic Functioning bit
 (37 13)  (691 269)  (691 269)  LC_6 Logic Functioning bit
 (48 13)  (702 269)  (702 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 270)  (671 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (680 270)  (680 270)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 270)  (687 270)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (53 14)  (707 270)  (707 270)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (654 271)  (654 271)  routing T_13_16.glb_netwk_2 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (10 15)  (664 271)  (664 271)  routing T_13_16.sp4_h_l_40 <X> T_13_16.sp4_v_t_47
 (26 15)  (680 271)  (680 271)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 271)  (684 271)  routing T_13_16.lc_trk_g0_2 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 271)  (686 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (687 271)  (687 271)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.input_2_7


LogicTile_14_16

 (3 0)  (711 256)  (711 256)  routing T_14_16.sp12_v_t_23 <X> T_14_16.sp12_v_b_0
 (10 0)  (718 256)  (718 256)  routing T_14_16.sp4_v_t_45 <X> T_14_16.sp4_h_r_1
 (15 0)  (723 256)  (723 256)  routing T_14_16.sp4_h_r_9 <X> T_14_16.lc_trk_g0_1
 (16 0)  (724 256)  (724 256)  routing T_14_16.sp4_h_r_9 <X> T_14_16.lc_trk_g0_1
 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (726 256)  (726 256)  routing T_14_16.sp4_h_r_9 <X> T_14_16.lc_trk_g0_1
 (27 0)  (735 256)  (735 256)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 256)  (736 256)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 256)  (739 256)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (38 0)  (746 256)  (746 256)  LC_0 Logic Functioning bit
 (22 1)  (730 257)  (730 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 257)  (731 257)  routing T_14_16.sp4_v_b_18 <X> T_14_16.lc_trk_g0_2
 (24 1)  (732 257)  (732 257)  routing T_14_16.sp4_v_b_18 <X> T_14_16.lc_trk_g0_2
 (30 1)  (738 257)  (738 257)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (36 1)  (744 257)  (744 257)  LC_0 Logic Functioning bit
 (38 1)  (746 257)  (746 257)  LC_0 Logic Functioning bit
 (46 1)  (754 257)  (754 257)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (25 2)  (733 258)  (733 258)  routing T_14_16.sp4_v_t_3 <X> T_14_16.lc_trk_g0_6
 (26 2)  (734 258)  (734 258)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 258)  (741 258)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (38 2)  (746 258)  (746 258)  LC_1 Logic Functioning bit
 (8 3)  (716 259)  (716 259)  routing T_14_16.sp4_h_r_7 <X> T_14_16.sp4_v_t_36
 (9 3)  (717 259)  (717 259)  routing T_14_16.sp4_h_r_7 <X> T_14_16.sp4_v_t_36
 (10 3)  (718 259)  (718 259)  routing T_14_16.sp4_h_r_7 <X> T_14_16.sp4_v_t_36
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (731 259)  (731 259)  routing T_14_16.sp4_v_t_3 <X> T_14_16.lc_trk_g0_6
 (25 3)  (733 259)  (733 259)  routing T_14_16.sp4_v_t_3 <X> T_14_16.lc_trk_g0_6
 (27 3)  (735 259)  (735 259)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (51 3)  (759 259)  (759 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (26 4)  (734 260)  (734 260)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 260)  (736 260)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 260)  (739 260)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 260)  (741 260)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 260)  (742 260)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (26 5)  (734 261)  (734 261)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 261)  (739 261)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (40 5)  (748 261)  (748 261)  LC_2 Logic Functioning bit
 (42 5)  (750 261)  (750 261)  LC_2 Logic Functioning bit
 (14 6)  (722 262)  (722 262)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g1_4
 (22 6)  (730 262)  (730 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 6)  (733 262)  (733 262)  routing T_14_16.sp4_h_l_11 <X> T_14_16.lc_trk_g1_6
 (26 6)  (734 262)  (734 262)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 262)  (735 262)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 262)  (736 262)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 262)  (738 262)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 262)  (739 262)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 262)  (741 262)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 262)  (742 262)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (42 6)  (750 262)  (750 262)  LC_3 Logic Functioning bit
 (50 6)  (758 262)  (758 262)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (730 263)  (730 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (731 263)  (731 263)  routing T_14_16.sp4_h_l_11 <X> T_14_16.lc_trk_g1_6
 (24 7)  (732 263)  (732 263)  routing T_14_16.sp4_h_l_11 <X> T_14_16.lc_trk_g1_6
 (25 7)  (733 263)  (733 263)  routing T_14_16.sp4_h_l_11 <X> T_14_16.lc_trk_g1_6
 (27 7)  (735 263)  (735 263)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 263)  (736 263)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (47 7)  (755 263)  (755 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (756 263)  (756 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 8)  (730 264)  (730 264)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (732 264)  (732 264)  routing T_14_16.tnr_op_3 <X> T_14_16.lc_trk_g2_3
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (38 8)  (746 264)  (746 264)  LC_4 Logic Functioning bit
 (51 8)  (759 264)  (759 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (716 265)  (716 265)  routing T_14_16.sp4_h_l_36 <X> T_14_16.sp4_v_b_7
 (9 9)  (717 265)  (717 265)  routing T_14_16.sp4_h_l_36 <X> T_14_16.sp4_v_b_7
 (10 9)  (718 265)  (718 265)  routing T_14_16.sp4_h_l_36 <X> T_14_16.sp4_v_b_7
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (48 9)  (756 265)  (756 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (4 10)  (712 266)  (712 266)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_v_t_43
 (6 10)  (714 266)  (714 266)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_v_t_43
 (31 10)  (739 266)  (739 266)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 266)  (741 266)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (37 10)  (745 266)  (745 266)  LC_5 Logic Functioning bit
 (50 10)  (758 266)  (758 266)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (759 266)  (759 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (713 267)  (713 267)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_v_t_43
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 267)  (733 267)  routing T_14_16.sp4_r_v_b_38 <X> T_14_16.lc_trk_g2_6
 (31 11)  (739 267)  (739 267)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (37 11)  (745 267)  (745 267)  LC_5 Logic Functioning bit
 (26 12)  (734 268)  (734 268)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (51 12)  (759 268)  (759 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (733 269)  (733 269)  routing T_14_16.sp4_r_v_b_42 <X> T_14_16.lc_trk_g3_2
 (26 13)  (734 269)  (734 269)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 269)  (735 269)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (745 269)  (745 269)  LC_6 Logic Functioning bit
 (39 13)  (747 269)  (747 269)  LC_6 Logic Functioning bit
 (4 14)  (712 270)  (712 270)  routing T_14_16.sp4_h_r_3 <X> T_14_16.sp4_v_t_44
 (6 14)  (714 270)  (714 270)  routing T_14_16.sp4_h_r_3 <X> T_14_16.sp4_v_t_44
 (15 14)  (723 270)  (723 270)  routing T_14_16.tnr_op_5 <X> T_14_16.lc_trk_g3_5
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (730 270)  (730 270)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (732 270)  (732 270)  routing T_14_16.tnr_op_7 <X> T_14_16.lc_trk_g3_7
 (26 14)  (734 270)  (734 270)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 270)  (744 270)  LC_7 Logic Functioning bit
 (38 14)  (746 270)  (746 270)  LC_7 Logic Functioning bit
 (5 15)  (713 271)  (713 271)  routing T_14_16.sp4_h_r_3 <X> T_14_16.sp4_v_t_44
 (15 15)  (723 271)  (723 271)  routing T_14_16.tnr_op_4 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (732 271)  (732 271)  routing T_14_16.tnr_op_6 <X> T_14_16.lc_trk_g3_6
 (27 15)  (735 271)  (735 271)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 271)  (739 271)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 271)  (745 271)  LC_7 Logic Functioning bit
 (39 15)  (747 271)  (747 271)  LC_7 Logic Functioning bit
 (51 15)  (759 271)  (759 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_16

 (3 0)  (765 256)  (765 256)  routing T_15_16.sp12_h_r_0 <X> T_15_16.sp12_v_b_0
 (14 0)  (776 256)  (776 256)  routing T_15_16.bnr_op_0 <X> T_15_16.lc_trk_g0_0
 (21 0)  (783 256)  (783 256)  routing T_15_16.bnr_op_3 <X> T_15_16.lc_trk_g0_3
 (22 0)  (784 256)  (784 256)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (3 1)  (765 257)  (765 257)  routing T_15_16.sp12_h_r_0 <X> T_15_16.sp12_v_b_0
 (14 1)  (776 257)  (776 257)  routing T_15_16.bnr_op_0 <X> T_15_16.lc_trk_g0_0
 (17 1)  (779 257)  (779 257)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (783 257)  (783 257)  routing T_15_16.bnr_op_3 <X> T_15_16.lc_trk_g0_3
 (16 2)  (778 258)  (778 258)  routing T_15_16.sp12_h_r_13 <X> T_15_16.lc_trk_g0_5
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 258)  (796 258)  routing T_15_16.lc_trk_g1_1 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 258)  (798 258)  LC_1 Logic Functioning bit
 (43 2)  (805 258)  (805 258)  LC_1 Logic Functioning bit
 (46 2)  (808 258)  (808 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (788 259)  (788 259)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 259)  (789 259)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 259)  (794 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (797 259)  (797 259)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.input_2_1
 (37 3)  (799 259)  (799 259)  LC_1 Logic Functioning bit
 (17 4)  (779 260)  (779 260)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (780 260)  (780 260)  routing T_15_16.bnr_op_1 <X> T_15_16.lc_trk_g1_1
 (25 4)  (787 260)  (787 260)  routing T_15_16.bnr_op_2 <X> T_15_16.lc_trk_g1_2
 (26 4)  (788 260)  (788 260)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 260)  (789 260)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 260)  (792 260)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 260)  (793 260)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 260)  (798 260)  LC_2 Logic Functioning bit
 (37 4)  (799 260)  (799 260)  LC_2 Logic Functioning bit
 (38 4)  (800 260)  (800 260)  LC_2 Logic Functioning bit
 (39 4)  (801 260)  (801 260)  LC_2 Logic Functioning bit
 (50 4)  (812 260)  (812 260)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (815 260)  (815 260)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (18 5)  (780 261)  (780 261)  routing T_15_16.bnr_op_1 <X> T_15_16.lc_trk_g1_1
 (22 5)  (784 261)  (784 261)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (787 261)  (787 261)  routing T_15_16.bnr_op_2 <X> T_15_16.lc_trk_g1_2
 (27 5)  (789 261)  (789 261)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 261)  (790 261)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 261)  (798 261)  LC_2 Logic Functioning bit
 (37 5)  (799 261)  (799 261)  LC_2 Logic Functioning bit
 (38 5)  (800 261)  (800 261)  LC_2 Logic Functioning bit
 (51 5)  (813 261)  (813 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 7)  (776 263)  (776 263)  routing T_15_16.sp4_r_v_b_28 <X> T_15_16.lc_trk_g1_4
 (17 7)  (779 263)  (779 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (19 8)  (781 264)  (781 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (13 14)  (775 270)  (775 270)  routing T_15_16.sp4_h_r_11 <X> T_15_16.sp4_v_t_46
 (15 14)  (777 270)  (777 270)  routing T_15_16.rgt_op_5 <X> T_15_16.lc_trk_g3_5
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 270)  (780 270)  routing T_15_16.rgt_op_5 <X> T_15_16.lc_trk_g3_5
 (12 15)  (774 271)  (774 271)  routing T_15_16.sp4_h_r_11 <X> T_15_16.sp4_v_t_46


LogicTile_16_16

 (15 0)  (831 256)  (831 256)  routing T_16_16.bot_op_1 <X> T_16_16.lc_trk_g0_1
 (17 0)  (833 256)  (833 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (851 256)  (851 256)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.input_2_0
 (36 0)  (852 256)  (852 256)  LC_0 Logic Functioning bit
 (39 0)  (855 256)  (855 256)  LC_0 Logic Functioning bit
 (41 0)  (857 256)  (857 256)  LC_0 Logic Functioning bit
 (42 0)  (858 256)  (858 256)  LC_0 Logic Functioning bit
 (44 0)  (860 256)  (860 256)  LC_0 Logic Functioning bit
 (53 0)  (869 256)  (869 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (32 1)  (848 257)  (848 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (849 257)  (849 257)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.input_2_0
 (37 1)  (853 257)  (853 257)  LC_0 Logic Functioning bit
 (38 1)  (854 257)  (854 257)  LC_0 Logic Functioning bit
 (40 1)  (856 257)  (856 257)  LC_0 Logic Functioning bit
 (43 1)  (859 257)  (859 257)  LC_0 Logic Functioning bit
 (49 1)  (865 257)  (865 257)  Carry_In_Mux bit 

 (8 2)  (824 258)  (824 258)  routing T_16_16.sp4_h_r_1 <X> T_16_16.sp4_h_l_36
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 258)  (846 258)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (853 258)  (853 258)  LC_1 Logic Functioning bit
 (39 2)  (855 258)  (855 258)  LC_1 Logic Functioning bit
 (41 2)  (857 258)  (857 258)  LC_1 Logic Functioning bit
 (43 2)  (859 258)  (859 258)  LC_1 Logic Functioning bit
 (53 2)  (869 258)  (869 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (839 259)  (839 259)  routing T_16_16.sp12_h_r_14 <X> T_16_16.lc_trk_g0_6
 (30 3)  (846 259)  (846 259)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (37 3)  (853 259)  (853 259)  LC_1 Logic Functioning bit
 (39 3)  (855 259)  (855 259)  LC_1 Logic Functioning bit
 (41 3)  (857 259)  (857 259)  LC_1 Logic Functioning bit
 (43 3)  (859 259)  (859 259)  LC_1 Logic Functioning bit
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 260)  (840 260)  routing T_16_16.bot_op_3 <X> T_16_16.lc_trk_g1_3
 (11 6)  (827 262)  (827 262)  routing T_16_16.sp4_v_b_9 <X> T_16_16.sp4_v_t_40
 (13 6)  (829 262)  (829 262)  routing T_16_16.sp4_v_b_9 <X> T_16_16.sp4_v_t_40
 (8 8)  (824 264)  (824 264)  routing T_16_16.sp4_v_b_1 <X> T_16_16.sp4_h_r_7
 (9 8)  (825 264)  (825 264)  routing T_16_16.sp4_v_b_1 <X> T_16_16.sp4_h_r_7
 (10 8)  (826 264)  (826 264)  routing T_16_16.sp4_v_b_1 <X> T_16_16.sp4_h_r_7
 (15 8)  (831 264)  (831 264)  routing T_16_16.sp4_h_r_33 <X> T_16_16.lc_trk_g2_1
 (16 8)  (832 264)  (832 264)  routing T_16_16.sp4_h_r_33 <X> T_16_16.lc_trk_g2_1
 (17 8)  (833 264)  (833 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (834 264)  (834 264)  routing T_16_16.sp4_h_r_33 <X> T_16_16.lc_trk_g2_1
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 264)  (847 264)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 264)  (849 264)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 264)  (850 264)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 264)  (851 264)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.input_2_4
 (43 8)  (859 264)  (859 264)  LC_4 Logic Functioning bit
 (26 9)  (842 265)  (842 265)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 265)  (843 265)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 265)  (847 265)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 265)  (848 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (849 265)  (849 265)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.input_2_4
 (34 9)  (850 265)  (850 265)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.input_2_4
 (35 9)  (851 265)  (851 265)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.input_2_4
 (14 10)  (830 266)  (830 266)  routing T_16_16.sp4_h_r_44 <X> T_16_16.lc_trk_g2_4
 (17 10)  (833 266)  (833 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (838 266)  (838 266)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (840 266)  (840 266)  routing T_16_16.tnr_op_7 <X> T_16_16.lc_trk_g2_7
 (28 10)  (844 266)  (844 266)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 266)  (846 266)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 266)  (849 266)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 266)  (851 266)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.input_2_5
 (40 10)  (856 266)  (856 266)  LC_5 Logic Functioning bit
 (14 11)  (830 267)  (830 267)  routing T_16_16.sp4_h_r_44 <X> T_16_16.lc_trk_g2_4
 (15 11)  (831 267)  (831 267)  routing T_16_16.sp4_h_r_44 <X> T_16_16.lc_trk_g2_4
 (16 11)  (832 267)  (832 267)  routing T_16_16.sp4_h_r_44 <X> T_16_16.lc_trk_g2_4
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (834 267)  (834 267)  routing T_16_16.sp4_r_v_b_37 <X> T_16_16.lc_trk_g2_5
 (27 11)  (843 267)  (843 267)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 267)  (844 267)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 267)  (847 267)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 267)  (848 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (849 267)  (849 267)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.input_2_5
 (2 12)  (818 268)  (818 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 12)  (830 268)  (830 268)  routing T_16_16.sp4_h_r_40 <X> T_16_16.lc_trk_g3_0
 (15 12)  (831 268)  (831 268)  routing T_16_16.sp4_v_t_28 <X> T_16_16.lc_trk_g3_1
 (16 12)  (832 268)  (832 268)  routing T_16_16.sp4_v_t_28 <X> T_16_16.lc_trk_g3_1
 (17 12)  (833 268)  (833 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (28 12)  (844 268)  (844 268)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 268)  (847 268)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 268)  (849 268)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (37 12)  (853 268)  (853 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (39 12)  (855 268)  (855 268)  LC_6 Logic Functioning bit
 (40 12)  (856 268)  (856 268)  LC_6 Logic Functioning bit
 (42 12)  (858 268)  (858 268)  LC_6 Logic Functioning bit
 (51 12)  (867 268)  (867 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (830 269)  (830 269)  routing T_16_16.sp4_h_r_40 <X> T_16_16.lc_trk_g3_0
 (15 13)  (831 269)  (831 269)  routing T_16_16.sp4_h_r_40 <X> T_16_16.lc_trk_g3_0
 (16 13)  (832 269)  (832 269)  routing T_16_16.sp4_h_r_40 <X> T_16_16.lc_trk_g3_0
 (17 13)  (833 269)  (833 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (27 13)  (843 269)  (843 269)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 269)  (844 269)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 269)  (847 269)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 269)  (852 269)  LC_6 Logic Functioning bit
 (37 13)  (853 269)  (853 269)  LC_6 Logic Functioning bit
 (38 13)  (854 269)  (854 269)  LC_6 Logic Functioning bit
 (39 13)  (855 269)  (855 269)  LC_6 Logic Functioning bit
 (40 13)  (856 269)  (856 269)  LC_6 Logic Functioning bit
 (41 13)  (857 269)  (857 269)  LC_6 Logic Functioning bit
 (42 13)  (858 269)  (858 269)  LC_6 Logic Functioning bit
 (43 13)  (859 269)  (859 269)  LC_6 Logic Functioning bit
 (11 14)  (827 270)  (827 270)  routing T_16_16.sp4_h_r_5 <X> T_16_16.sp4_v_t_46
 (13 14)  (829 270)  (829 270)  routing T_16_16.sp4_h_r_5 <X> T_16_16.sp4_v_t_46
 (22 14)  (838 270)  (838 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (12 15)  (828 271)  (828 271)  routing T_16_16.sp4_h_r_5 <X> T_16_16.sp4_v_t_46
 (21 15)  (837 271)  (837 271)  routing T_16_16.sp4_r_v_b_47 <X> T_16_16.lc_trk_g3_7
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 271)  (841 271)  routing T_16_16.sp4_r_v_b_46 <X> T_16_16.lc_trk_g3_6


LogicTile_17_16

 (2 0)  (876 256)  (876 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (12 1)  (886 257)  (886 257)  routing T_17_16.sp4_h_r_2 <X> T_17_16.sp4_v_b_2
 (22 1)  (896 257)  (896 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 257)  (897 257)  routing T_17_16.sp4_h_r_2 <X> T_17_16.lc_trk_g0_2
 (24 1)  (898 257)  (898 257)  routing T_17_16.sp4_h_r_2 <X> T_17_16.lc_trk_g0_2
 (25 1)  (899 257)  (899 257)  routing T_17_16.sp4_h_r_2 <X> T_17_16.lc_trk_g0_2
 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 2)  (875 258)  (875 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (900 258)  (900 258)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 258)  (902 258)  routing T_17_16.lc_trk_g2_0 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 258)  (903 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 258)  (906 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 258)  (910 258)  LC_1 Logic Functioning bit
 (37 2)  (911 258)  (911 258)  LC_1 Logic Functioning bit
 (39 2)  (913 258)  (913 258)  LC_1 Logic Functioning bit
 (40 2)  (914 258)  (914 258)  LC_1 Logic Functioning bit
 (41 2)  (915 258)  (915 258)  LC_1 Logic Functioning bit
 (42 2)  (916 258)  (916 258)  LC_1 Logic Functioning bit
 (43 2)  (917 258)  (917 258)  LC_1 Logic Functioning bit
 (52 2)  (926 258)  (926 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (8 3)  (882 259)  (882 259)  routing T_17_16.sp4_v_b_10 <X> T_17_16.sp4_v_t_36
 (10 3)  (884 259)  (884 259)  routing T_17_16.sp4_v_b_10 <X> T_17_16.sp4_v_t_36
 (15 3)  (889 259)  (889 259)  routing T_17_16.sp4_v_t_9 <X> T_17_16.lc_trk_g0_4
 (16 3)  (890 259)  (890 259)  routing T_17_16.sp4_v_t_9 <X> T_17_16.lc_trk_g0_4
 (17 3)  (891 259)  (891 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (896 259)  (896 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 259)  (898 259)  routing T_17_16.bot_op_6 <X> T_17_16.lc_trk_g0_6
 (27 3)  (901 259)  (901 259)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 259)  (903 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 259)  (905 259)  routing T_17_16.lc_trk_g0_2 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 259)  (906 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (907 259)  (907 259)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.input_2_1
 (34 3)  (908 259)  (908 259)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.input_2_1
 (35 3)  (909 259)  (909 259)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.input_2_1
 (36 3)  (910 259)  (910 259)  LC_1 Logic Functioning bit
 (37 3)  (911 259)  (911 259)  LC_1 Logic Functioning bit
 (38 3)  (912 259)  (912 259)  LC_1 Logic Functioning bit
 (39 3)  (913 259)  (913 259)  LC_1 Logic Functioning bit
 (40 3)  (914 259)  (914 259)  LC_1 Logic Functioning bit
 (41 3)  (915 259)  (915 259)  LC_1 Logic Functioning bit
 (42 3)  (916 259)  (916 259)  LC_1 Logic Functioning bit
 (43 3)  (917 259)  (917 259)  LC_1 Logic Functioning bit
 (4 4)  (878 260)  (878 260)  routing T_17_16.sp4_v_t_42 <X> T_17_16.sp4_v_b_3
 (6 4)  (880 260)  (880 260)  routing T_17_16.sp4_v_t_42 <X> T_17_16.sp4_v_b_3
 (3 6)  (877 262)  (877 262)  routing T_17_16.sp12_v_b_0 <X> T_17_16.sp12_v_t_23
 (12 6)  (886 262)  (886 262)  routing T_17_16.sp4_h_r_2 <X> T_17_16.sp4_h_l_40
 (14 6)  (888 262)  (888 262)  routing T_17_16.lft_op_4 <X> T_17_16.lc_trk_g1_4
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 262)  (904 262)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 262)  (905 262)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 262)  (907 262)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (41 6)  (915 262)  (915 262)  LC_3 Logic Functioning bit
 (43 6)  (917 262)  (917 262)  LC_3 Logic Functioning bit
 (45 6)  (919 262)  (919 262)  LC_3 Logic Functioning bit
 (13 7)  (887 263)  (887 263)  routing T_17_16.sp4_h_r_2 <X> T_17_16.sp4_h_l_40
 (15 7)  (889 263)  (889 263)  routing T_17_16.lft_op_4 <X> T_17_16.lc_trk_g1_4
 (17 7)  (891 263)  (891 263)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (41 7)  (915 263)  (915 263)  LC_3 Logic Functioning bit
 (43 7)  (917 263)  (917 263)  LC_3 Logic Functioning bit
 (47 7)  (921 263)  (921 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (4 8)  (878 264)  (878 264)  routing T_17_16.sp4_v_t_47 <X> T_17_16.sp4_v_b_6
 (6 8)  (880 264)  (880 264)  routing T_17_16.sp4_v_t_47 <X> T_17_16.sp4_v_b_6
 (8 8)  (882 264)  (882 264)  routing T_17_16.sp4_v_b_1 <X> T_17_16.sp4_h_r_7
 (9 8)  (883 264)  (883 264)  routing T_17_16.sp4_v_b_1 <X> T_17_16.sp4_h_r_7
 (10 8)  (884 264)  (884 264)  routing T_17_16.sp4_v_b_1 <X> T_17_16.sp4_h_r_7
 (14 8)  (888 264)  (888 264)  routing T_17_16.rgt_op_0 <X> T_17_16.lc_trk_g2_0
 (13 9)  (887 265)  (887 265)  routing T_17_16.sp4_v_t_38 <X> T_17_16.sp4_h_r_8
 (15 9)  (889 265)  (889 265)  routing T_17_16.rgt_op_0 <X> T_17_16.lc_trk_g2_0
 (17 9)  (891 265)  (891 265)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (11 10)  (885 266)  (885 266)  routing T_17_16.sp4_h_r_2 <X> T_17_16.sp4_v_t_45
 (13 10)  (887 266)  (887 266)  routing T_17_16.sp4_h_r_2 <X> T_17_16.sp4_v_t_45
 (14 10)  (888 266)  (888 266)  routing T_17_16.sp4_h_r_36 <X> T_17_16.lc_trk_g2_4
 (12 11)  (886 267)  (886 267)  routing T_17_16.sp4_h_r_2 <X> T_17_16.sp4_v_t_45
 (15 11)  (889 267)  (889 267)  routing T_17_16.sp4_h_r_36 <X> T_17_16.lc_trk_g2_4
 (16 11)  (890 267)  (890 267)  routing T_17_16.sp4_h_r_36 <X> T_17_16.lc_trk_g2_4
 (17 11)  (891 267)  (891 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (5 12)  (879 268)  (879 268)  routing T_17_16.sp4_v_t_44 <X> T_17_16.sp4_h_r_9
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (899 268)  (899 268)  routing T_17_16.bnl_op_2 <X> T_17_16.lc_trk_g3_2
 (19 13)  (893 269)  (893 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (895 269)  (895 269)  routing T_17_16.sp4_r_v_b_43 <X> T_17_16.lc_trk_g3_3
 (22 13)  (896 269)  (896 269)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (899 269)  (899 269)  routing T_17_16.bnl_op_2 <X> T_17_16.lc_trk_g3_2
 (12 14)  (886 270)  (886 270)  routing T_17_16.sp4_v_t_46 <X> T_17_16.sp4_h_l_46
 (27 14)  (901 270)  (901 270)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 270)  (902 270)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 270)  (903 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 270)  (905 270)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (910 270)  (910 270)  LC_7 Logic Functioning bit
 (37 14)  (911 270)  (911 270)  LC_7 Logic Functioning bit
 (38 14)  (912 270)  (912 270)  LC_7 Logic Functioning bit
 (39 14)  (913 270)  (913 270)  LC_7 Logic Functioning bit
 (41 14)  (915 270)  (915 270)  LC_7 Logic Functioning bit
 (43 14)  (917 270)  (917 270)  LC_7 Logic Functioning bit
 (46 14)  (920 270)  (920 270)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (52 14)  (926 270)  (926 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (4 15)  (878 271)  (878 271)  routing T_17_16.sp4_h_r_1 <X> T_17_16.sp4_h_l_44
 (6 15)  (880 271)  (880 271)  routing T_17_16.sp4_h_r_1 <X> T_17_16.sp4_h_l_44
 (11 15)  (885 271)  (885 271)  routing T_17_16.sp4_v_t_46 <X> T_17_16.sp4_h_l_46
 (30 15)  (904 271)  (904 271)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 271)  (905 271)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 271)  (910 271)  LC_7 Logic Functioning bit
 (37 15)  (911 271)  (911 271)  LC_7 Logic Functioning bit
 (38 15)  (912 271)  (912 271)  LC_7 Logic Functioning bit
 (39 15)  (913 271)  (913 271)  LC_7 Logic Functioning bit
 (41 15)  (915 271)  (915 271)  LC_7 Logic Functioning bit
 (43 15)  (917 271)  (917 271)  LC_7 Logic Functioning bit
 (48 15)  (922 271)  (922 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (926 271)  (926 271)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_18_16

 (6 0)  (934 256)  (934 256)  routing T_18_16.sp4_v_t_44 <X> T_18_16.sp4_v_b_0
 (26 0)  (954 256)  (954 256)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 256)  (955 256)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 256)  (956 256)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 256)  (957 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 256)  (958 256)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 256)  (959 256)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 256)  (962 256)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (5 1)  (933 257)  (933 257)  routing T_18_16.sp4_v_t_44 <X> T_18_16.sp4_v_b_0
 (13 1)  (941 257)  (941 257)  routing T_18_16.sp4_v_t_44 <X> T_18_16.sp4_h_r_2
 (26 1)  (954 257)  (954 257)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 257)  (957 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (964 257)  (964 257)  LC_0 Logic Functioning bit
 (38 1)  (966 257)  (966 257)  LC_0 Logic Functioning bit
 (25 2)  (953 258)  (953 258)  routing T_18_16.sp4_v_t_3 <X> T_18_16.lc_trk_g0_6
 (26 2)  (954 258)  (954 258)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 258)  (955 258)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 258)  (956 258)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 258)  (957 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 258)  (958 258)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 258)  (959 258)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 258)  (960 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 258)  (961 258)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 258)  (962 258)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (968 258)  (968 258)  LC_1 Logic Functioning bit
 (42 2)  (970 258)  (970 258)  LC_1 Logic Functioning bit
 (22 3)  (950 259)  (950 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (951 259)  (951 259)  routing T_18_16.sp4_v_t_3 <X> T_18_16.lc_trk_g0_6
 (25 3)  (953 259)  (953 259)  routing T_18_16.sp4_v_t_3 <X> T_18_16.lc_trk_g0_6
 (27 3)  (955 259)  (955 259)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 259)  (956 259)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 259)  (957 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 259)  (958 259)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (40 3)  (968 259)  (968 259)  LC_1 Logic Functioning bit
 (41 3)  (969 259)  (969 259)  LC_1 Logic Functioning bit
 (42 3)  (970 259)  (970 259)  LC_1 Logic Functioning bit
 (43 3)  (971 259)  (971 259)  LC_1 Logic Functioning bit
 (28 4)  (956 260)  (956 260)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 260)  (957 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 260)  (958 260)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 260)  (959 260)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 260)  (960 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 260)  (961 260)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 260)  (962 260)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 260)  (963 260)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.input_2_2
 (36 4)  (964 260)  (964 260)  LC_2 Logic Functioning bit
 (37 4)  (965 260)  (965 260)  LC_2 Logic Functioning bit
 (38 4)  (966 260)  (966 260)  LC_2 Logic Functioning bit
 (43 4)  (971 260)  (971 260)  LC_2 Logic Functioning bit
 (28 5)  (956 261)  (956 261)  routing T_18_16.lc_trk_g2_0 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 261)  (957 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 261)  (959 261)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 261)  (960 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (961 261)  (961 261)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.input_2_2
 (38 5)  (966 261)  (966 261)  LC_2 Logic Functioning bit
 (40 5)  (968 261)  (968 261)  LC_2 Logic Functioning bit
 (41 5)  (969 261)  (969 261)  LC_2 Logic Functioning bit
 (43 5)  (971 261)  (971 261)  LC_2 Logic Functioning bit
 (48 5)  (976 261)  (976 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (942 262)  (942 262)  routing T_18_16.sp4_h_l_1 <X> T_18_16.lc_trk_g1_4
 (15 7)  (943 263)  (943 263)  routing T_18_16.sp4_h_l_1 <X> T_18_16.lc_trk_g1_4
 (16 7)  (944 263)  (944 263)  routing T_18_16.sp4_h_l_1 <X> T_18_16.lc_trk_g1_4
 (17 7)  (945 263)  (945 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (14 9)  (942 265)  (942 265)  routing T_18_16.sp4_r_v_b_32 <X> T_18_16.lc_trk_g2_0
 (17 9)  (945 265)  (945 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (14 10)  (942 266)  (942 266)  routing T_18_16.sp4_v_b_36 <X> T_18_16.lc_trk_g2_4
 (15 10)  (943 266)  (943 266)  routing T_18_16.sp4_v_t_32 <X> T_18_16.lc_trk_g2_5
 (16 10)  (944 266)  (944 266)  routing T_18_16.sp4_v_t_32 <X> T_18_16.lc_trk_g2_5
 (17 10)  (945 266)  (945 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (14 11)  (942 267)  (942 267)  routing T_18_16.sp4_v_b_36 <X> T_18_16.lc_trk_g2_4
 (16 11)  (944 267)  (944 267)  routing T_18_16.sp4_v_b_36 <X> T_18_16.lc_trk_g2_4
 (17 11)  (945 267)  (945 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (15 14)  (943 270)  (943 270)  routing T_18_16.rgt_op_5 <X> T_18_16.lc_trk_g3_5
 (17 14)  (945 270)  (945 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (946 270)  (946 270)  routing T_18_16.rgt_op_5 <X> T_18_16.lc_trk_g3_5
 (21 14)  (949 270)  (949 270)  routing T_18_16.sp4_v_t_18 <X> T_18_16.lc_trk_g3_7
 (22 14)  (950 270)  (950 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (951 270)  (951 270)  routing T_18_16.sp4_v_t_18 <X> T_18_16.lc_trk_g3_7
 (4 15)  (932 271)  (932 271)  routing T_18_16.sp4_h_r_1 <X> T_18_16.sp4_h_l_44
 (6 15)  (934 271)  (934 271)  routing T_18_16.sp4_h_r_1 <X> T_18_16.sp4_h_l_44
 (17 15)  (945 271)  (945 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (950 271)  (950 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (951 271)  (951 271)  routing T_18_16.sp4_v_b_46 <X> T_18_16.lc_trk_g3_6
 (24 15)  (952 271)  (952 271)  routing T_18_16.sp4_v_b_46 <X> T_18_16.lc_trk_g3_6


LogicTile_19_16

 (26 0)  (1008 256)  (1008 256)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (36 0)  (1018 256)  (1018 256)  LC_0 Logic Functioning bit
 (38 0)  (1020 256)  (1020 256)  LC_0 Logic Functioning bit
 (41 0)  (1023 256)  (1023 256)  LC_0 Logic Functioning bit
 (43 0)  (1025 256)  (1025 256)  LC_0 Logic Functioning bit
 (45 0)  (1027 256)  (1027 256)  LC_0 Logic Functioning bit
 (11 1)  (993 257)  (993 257)  routing T_19_16.sp4_h_l_43 <X> T_19_16.sp4_h_r_2
 (13 1)  (995 257)  (995 257)  routing T_19_16.sp4_h_l_43 <X> T_19_16.sp4_h_r_2
 (22 1)  (1004 257)  (1004 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1005 257)  (1005 257)  routing T_19_16.sp4_h_r_2 <X> T_19_16.lc_trk_g0_2
 (24 1)  (1006 257)  (1006 257)  routing T_19_16.sp4_h_r_2 <X> T_19_16.lc_trk_g0_2
 (25 1)  (1007 257)  (1007 257)  routing T_19_16.sp4_h_r_2 <X> T_19_16.lc_trk_g0_2
 (27 1)  (1009 257)  (1009 257)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 257)  (1010 257)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 257)  (1011 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (1019 257)  (1019 257)  LC_0 Logic Functioning bit
 (39 1)  (1021 257)  (1021 257)  LC_0 Logic Functioning bit
 (40 1)  (1022 257)  (1022 257)  LC_0 Logic Functioning bit
 (42 1)  (1024 257)  (1024 257)  LC_0 Logic Functioning bit
 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 3)  (993 259)  (993 259)  routing T_19_16.sp4_h_r_2 <X> T_19_16.sp4_h_l_39
 (12 3)  (994 259)  (994 259)  routing T_19_16.sp4_h_l_39 <X> T_19_16.sp4_v_t_39
 (1 4)  (983 260)  (983 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (983 261)  (983 261)  routing T_19_16.lc_trk_g0_2 <X> T_19_16.wire_logic_cluster/lc_7/cen
 (25 8)  (1007 264)  (1007 264)  routing T_19_16.sp4_h_r_42 <X> T_19_16.lc_trk_g2_2
 (22 9)  (1004 265)  (1004 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1005 265)  (1005 265)  routing T_19_16.sp4_h_r_42 <X> T_19_16.lc_trk_g2_2
 (24 9)  (1006 265)  (1006 265)  routing T_19_16.sp4_h_r_42 <X> T_19_16.lc_trk_g2_2
 (25 9)  (1007 265)  (1007 265)  routing T_19_16.sp4_h_r_42 <X> T_19_16.lc_trk_g2_2
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 266)  (1015 266)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 266)  (1018 266)  LC_5 Logic Functioning bit
 (37 10)  (1019 266)  (1019 266)  LC_5 Logic Functioning bit
 (38 10)  (1020 266)  (1020 266)  LC_5 Logic Functioning bit
 (39 10)  (1021 266)  (1021 266)  LC_5 Logic Functioning bit
 (45 10)  (1027 266)  (1027 266)  LC_5 Logic Functioning bit
 (46 10)  (1028 266)  (1028 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (10 11)  (992 267)  (992 267)  routing T_19_16.sp4_h_l_39 <X> T_19_16.sp4_v_t_42
 (31 11)  (1013 267)  (1013 267)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 267)  (1018 267)  LC_5 Logic Functioning bit
 (37 11)  (1019 267)  (1019 267)  LC_5 Logic Functioning bit
 (38 11)  (1020 267)  (1020 267)  LC_5 Logic Functioning bit
 (39 11)  (1021 267)  (1021 267)  LC_5 Logic Functioning bit
 (51 11)  (1033 267)  (1033 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (1035 267)  (1035 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (1 14)  (983 270)  (983 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (17 14)  (999 270)  (999 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (1004 270)  (1004 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (31 14)  (1013 270)  (1013 270)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 270)  (1014 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 270)  (1015 270)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 270)  (1016 270)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 270)  (1018 270)  LC_7 Logic Functioning bit
 (37 14)  (1019 270)  (1019 270)  LC_7 Logic Functioning bit
 (38 14)  (1020 270)  (1020 270)  LC_7 Logic Functioning bit
 (39 14)  (1021 270)  (1021 270)  LC_7 Logic Functioning bit
 (45 14)  (1027 270)  (1027 270)  LC_7 Logic Functioning bit
 (18 15)  (1000 271)  (1000 271)  routing T_19_16.sp4_r_v_b_45 <X> T_19_16.lc_trk_g3_5
 (21 15)  (1003 271)  (1003 271)  routing T_19_16.sp4_r_v_b_47 <X> T_19_16.lc_trk_g3_7
 (31 15)  (1013 271)  (1013 271)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 271)  (1018 271)  LC_7 Logic Functioning bit
 (37 15)  (1019 271)  (1019 271)  LC_7 Logic Functioning bit
 (38 15)  (1020 271)  (1020 271)  LC_7 Logic Functioning bit
 (39 15)  (1021 271)  (1021 271)  LC_7 Logic Functioning bit


LogicTile_20_16

 (6 2)  (1042 258)  (1042 258)  routing T_20_16.sp4_h_l_42 <X> T_20_16.sp4_v_t_37
 (26 2)  (1062 258)  (1062 258)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 258)  (1063 258)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 258)  (1064 258)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 258)  (1065 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 258)  (1066 258)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 258)  (1067 258)  routing T_20_16.lc_trk_g0_6 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 258)  (1068 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 258)  (1072 258)  LC_1 Logic Functioning bit
 (38 2)  (1074 258)  (1074 258)  LC_1 Logic Functioning bit
 (41 2)  (1077 258)  (1077 258)  LC_1 Logic Functioning bit
 (43 2)  (1079 258)  (1079 258)  LC_1 Logic Functioning bit
 (51 2)  (1087 258)  (1087 258)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (1088 258)  (1088 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (22 3)  (1058 259)  (1058 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1061 259)  (1061 259)  routing T_20_16.sp4_r_v_b_30 <X> T_20_16.lc_trk_g0_6
 (28 3)  (1064 259)  (1064 259)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 259)  (1065 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 259)  (1067 259)  routing T_20_16.lc_trk_g0_6 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 259)  (1072 259)  LC_1 Logic Functioning bit
 (38 3)  (1074 259)  (1074 259)  LC_1 Logic Functioning bit
 (40 3)  (1076 259)  (1076 259)  LC_1 Logic Functioning bit
 (42 3)  (1078 259)  (1078 259)  LC_1 Logic Functioning bit
 (47 3)  (1083 259)  (1083 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (16 9)  (1052 265)  (1052 265)  routing T_20_16.sp12_v_b_8 <X> T_20_16.lc_trk_g2_0
 (17 9)  (1053 265)  (1053 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (1058 265)  (1058 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1059 265)  (1059 265)  routing T_20_16.sp4_h_l_15 <X> T_20_16.lc_trk_g2_2
 (24 9)  (1060 265)  (1060 265)  routing T_20_16.sp4_h_l_15 <X> T_20_16.lc_trk_g2_2
 (25 9)  (1061 265)  (1061 265)  routing T_20_16.sp4_h_l_15 <X> T_20_16.lc_trk_g2_2
 (14 10)  (1050 266)  (1050 266)  routing T_20_16.sp4_h_r_44 <X> T_20_16.lc_trk_g2_4
 (15 10)  (1051 266)  (1051 266)  routing T_20_16.sp4_h_r_45 <X> T_20_16.lc_trk_g2_5
 (16 10)  (1052 266)  (1052 266)  routing T_20_16.sp4_h_r_45 <X> T_20_16.lc_trk_g2_5
 (17 10)  (1053 266)  (1053 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1054 266)  (1054 266)  routing T_20_16.sp4_h_r_45 <X> T_20_16.lc_trk_g2_5
 (21 10)  (1057 266)  (1057 266)  routing T_20_16.sp4_v_t_18 <X> T_20_16.lc_trk_g2_7
 (22 10)  (1058 266)  (1058 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1059 266)  (1059 266)  routing T_20_16.sp4_v_t_18 <X> T_20_16.lc_trk_g2_7
 (28 10)  (1064 266)  (1064 266)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 266)  (1065 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 266)  (1066 266)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 266)  (1067 266)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 266)  (1068 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 266)  (1069 266)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 266)  (1073 266)  LC_5 Logic Functioning bit
 (39 10)  (1075 266)  (1075 266)  LC_5 Logic Functioning bit
 (52 10)  (1088 266)  (1088 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (1050 267)  (1050 267)  routing T_20_16.sp4_h_r_44 <X> T_20_16.lc_trk_g2_4
 (15 11)  (1051 267)  (1051 267)  routing T_20_16.sp4_h_r_44 <X> T_20_16.lc_trk_g2_4
 (16 11)  (1052 267)  (1052 267)  routing T_20_16.sp4_h_r_44 <X> T_20_16.lc_trk_g2_4
 (17 11)  (1053 267)  (1053 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (1054 267)  (1054 267)  routing T_20_16.sp4_h_r_45 <X> T_20_16.lc_trk_g2_5
 (22 11)  (1058 267)  (1058 267)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1059 267)  (1059 267)  routing T_20_16.sp12_v_t_21 <X> T_20_16.lc_trk_g2_6
 (25 11)  (1061 267)  (1061 267)  routing T_20_16.sp12_v_t_21 <X> T_20_16.lc_trk_g2_6
 (31 11)  (1067 267)  (1067 267)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (1073 267)  (1073 267)  LC_5 Logic Functioning bit
 (39 11)  (1075 267)  (1075 267)  LC_5 Logic Functioning bit
 (22 13)  (1058 269)  (1058 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1061 269)  (1061 269)  routing T_20_16.sp4_r_v_b_42 <X> T_20_16.lc_trk_g3_2
 (17 14)  (1053 270)  (1053 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (1062 270)  (1062 270)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (1064 270)  (1064 270)  routing T_20_16.lc_trk_g2_0 <X> T_20_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 270)  (1065 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 270)  (1068 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 270)  (1069 270)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 270)  (1072 270)  LC_7 Logic Functioning bit
 (38 14)  (1074 270)  (1074 270)  LC_7 Logic Functioning bit
 (43 14)  (1079 270)  (1079 270)  LC_7 Logic Functioning bit
 (52 14)  (1088 270)  (1088 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (18 15)  (1054 271)  (1054 271)  routing T_20_16.sp4_r_v_b_45 <X> T_20_16.lc_trk_g3_5
 (26 15)  (1062 271)  (1062 271)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 271)  (1064 271)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 271)  (1065 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 271)  (1067 271)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 271)  (1068 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1069 271)  (1069 271)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.input_2_7
 (34 15)  (1070 271)  (1070 271)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.input_2_7
 (35 15)  (1071 271)  (1071 271)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.input_2_7
 (36 15)  (1072 271)  (1072 271)  LC_7 Logic Functioning bit
 (37 15)  (1073 271)  (1073 271)  LC_7 Logic Functioning bit
 (39 15)  (1075 271)  (1075 271)  LC_7 Logic Functioning bit
 (43 15)  (1079 271)  (1079 271)  LC_7 Logic Functioning bit
 (48 15)  (1084 271)  (1084 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_21_16

 (3 0)  (1093 256)  (1093 256)  routing T_21_16.sp12_v_t_23 <X> T_21_16.sp12_v_b_0
 (22 0)  (1112 256)  (1112 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1113 256)  (1113 256)  routing T_21_16.sp4_h_r_3 <X> T_21_16.lc_trk_g0_3
 (24 0)  (1114 256)  (1114 256)  routing T_21_16.sp4_h_r_3 <X> T_21_16.lc_trk_g0_3
 (21 1)  (1111 257)  (1111 257)  routing T_21_16.sp4_h_r_3 <X> T_21_16.lc_trk_g0_3
 (8 2)  (1098 258)  (1098 258)  routing T_21_16.sp4_v_t_36 <X> T_21_16.sp4_h_l_36
 (9 2)  (1099 258)  (1099 258)  routing T_21_16.sp4_v_t_36 <X> T_21_16.sp4_h_l_36
 (27 2)  (1117 258)  (1117 258)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 258)  (1118 258)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 258)  (1119 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 258)  (1120 258)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 258)  (1122 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 258)  (1123 258)  routing T_21_16.lc_trk_g2_0 <X> T_21_16.wire_logic_cluster/lc_1/in_3
 (41 2)  (1131 258)  (1131 258)  LC_1 Logic Functioning bit
 (26 3)  (1116 259)  (1116 259)  routing T_21_16.lc_trk_g0_3 <X> T_21_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 259)  (1119 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (1122 259)  (1122 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1123 259)  (1123 259)  routing T_21_16.lc_trk_g3_0 <X> T_21_16.input_2_1
 (34 3)  (1124 259)  (1124 259)  routing T_21_16.lc_trk_g3_0 <X> T_21_16.input_2_1
 (26 4)  (1116 260)  (1116 260)  routing T_21_16.lc_trk_g2_4 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 260)  (1117 260)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 260)  (1118 260)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 260)  (1119 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 260)  (1121 260)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 260)  (1122 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 260)  (1123 260)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 260)  (1126 260)  LC_2 Logic Functioning bit
 (37 4)  (1127 260)  (1127 260)  LC_2 Logic Functioning bit
 (38 4)  (1128 260)  (1128 260)  LC_2 Logic Functioning bit
 (47 4)  (1137 260)  (1137 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (1140 260)  (1140 260)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (1141 260)  (1141 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (4 5)  (1094 261)  (1094 261)  routing T_21_16.sp4_v_t_47 <X> T_21_16.sp4_h_r_3
 (28 5)  (1118 261)  (1118 261)  routing T_21_16.lc_trk_g2_4 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 261)  (1119 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 261)  (1120 261)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (1126 261)  (1126 261)  LC_2 Logic Functioning bit
 (37 5)  (1127 261)  (1127 261)  LC_2 Logic Functioning bit
 (38 5)  (1128 261)  (1128 261)  LC_2 Logic Functioning bit
 (39 5)  (1129 261)  (1129 261)  LC_2 Logic Functioning bit
 (47 5)  (1137 261)  (1137 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 9)  (1104 265)  (1104 265)  routing T_21_16.sp12_v_b_16 <X> T_21_16.lc_trk_g2_0
 (16 9)  (1106 265)  (1106 265)  routing T_21_16.sp12_v_b_16 <X> T_21_16.lc_trk_g2_0
 (17 9)  (1107 265)  (1107 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (3 10)  (1093 266)  (1093 266)  routing T_21_16.sp12_v_t_22 <X> T_21_16.sp12_h_l_22
 (17 10)  (1107 266)  (1107 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1108 266)  (1108 266)  routing T_21_16.wire_logic_cluster/lc_5/out <X> T_21_16.lc_trk_g2_5
 (26 10)  (1116 266)  (1116 266)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 266)  (1117 266)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 266)  (1118 266)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 266)  (1119 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 266)  (1120 266)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 266)  (1122 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 266)  (1123 266)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 266)  (1124 266)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 266)  (1127 266)  LC_5 Logic Functioning bit
 (39 10)  (1129 266)  (1129 266)  LC_5 Logic Functioning bit
 (16 11)  (1106 267)  (1106 267)  routing T_21_16.sp12_v_b_12 <X> T_21_16.lc_trk_g2_4
 (17 11)  (1107 267)  (1107 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (26 11)  (1116 267)  (1116 267)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 267)  (1117 267)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 267)  (1118 267)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 267)  (1119 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 267)  (1120 267)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 267)  (1121 267)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (9 12)  (1099 268)  (1099 268)  routing T_21_16.sp4_h_l_42 <X> T_21_16.sp4_h_r_10
 (10 12)  (1100 268)  (1100 268)  routing T_21_16.sp4_h_l_42 <X> T_21_16.sp4_h_r_10
 (22 12)  (1112 268)  (1112 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1113 268)  (1113 268)  routing T_21_16.sp4_v_t_30 <X> T_21_16.lc_trk_g3_3
 (24 12)  (1114 268)  (1114 268)  routing T_21_16.sp4_v_t_30 <X> T_21_16.lc_trk_g3_3
 (15 13)  (1105 269)  (1105 269)  routing T_21_16.sp4_v_t_29 <X> T_21_16.lc_trk_g3_0
 (16 13)  (1106 269)  (1106 269)  routing T_21_16.sp4_v_t_29 <X> T_21_16.lc_trk_g3_0
 (17 13)  (1107 269)  (1107 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (1112 269)  (1112 269)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (1113 269)  (1113 269)  routing T_21_16.sp12_v_t_9 <X> T_21_16.lc_trk_g3_2
 (16 14)  (1106 270)  (1106 270)  routing T_21_16.sp4_v_b_37 <X> T_21_16.lc_trk_g3_5
 (17 14)  (1107 270)  (1107 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1108 270)  (1108 270)  routing T_21_16.sp4_v_b_37 <X> T_21_16.lc_trk_g3_5
 (21 14)  (1111 270)  (1111 270)  routing T_21_16.sp4_h_r_39 <X> T_21_16.lc_trk_g3_7
 (22 14)  (1112 270)  (1112 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1113 270)  (1113 270)  routing T_21_16.sp4_h_r_39 <X> T_21_16.lc_trk_g3_7
 (24 14)  (1114 270)  (1114 270)  routing T_21_16.sp4_h_r_39 <X> T_21_16.lc_trk_g3_7
 (18 15)  (1108 271)  (1108 271)  routing T_21_16.sp4_v_b_37 <X> T_21_16.lc_trk_g3_5
 (22 15)  (1112 271)  (1112 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1113 271)  (1113 271)  routing T_21_16.sp12_v_t_21 <X> T_21_16.lc_trk_g3_6
 (25 15)  (1115 271)  (1115 271)  routing T_21_16.sp12_v_t_21 <X> T_21_16.lc_trk_g3_6


LogicTile_22_16

 (9 0)  (1153 256)  (1153 256)  routing T_22_16.sp4_h_l_47 <X> T_22_16.sp4_h_r_1
 (10 0)  (1154 256)  (1154 256)  routing T_22_16.sp4_h_l_47 <X> T_22_16.sp4_h_r_1
 (8 4)  (1152 260)  (1152 260)  routing T_22_16.sp4_v_b_10 <X> T_22_16.sp4_h_r_4
 (9 4)  (1153 260)  (1153 260)  routing T_22_16.sp4_v_b_10 <X> T_22_16.sp4_h_r_4
 (10 4)  (1154 260)  (1154 260)  routing T_22_16.sp4_v_b_10 <X> T_22_16.sp4_h_r_4


LogicTile_23_16

 (3 2)  (1201 258)  (1201 258)  routing T_23_16.sp12_v_t_23 <X> T_23_16.sp12_h_l_23


RAM_Tile_25_16

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (9 0)  (1315 256)  (1315 256)  routing T_25_16.sp4_h_l_47 <X> T_25_16.sp4_h_r_1
 (10 0)  (1316 256)  (1316 256)  routing T_25_16.sp4_h_l_47 <X> T_25_16.sp4_h_r_1
 (15 0)  (1321 256)  (1321 256)  routing T_25_16.sp4_h_r_1 <X> T_25_16.lc_trk_g0_1
 (16 0)  (1322 256)  (1322 256)  routing T_25_16.sp4_h_r_1 <X> T_25_16.lc_trk_g0_1
 (17 0)  (1323 256)  (1323 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (1328 256)  (1328 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (1332 256)  (1332 256)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.input0_0
 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (9 1)  (1315 257)  (1315 257)  routing T_25_16.sp4_v_t_40 <X> T_25_16.sp4_v_b_1
 (10 1)  (1316 257)  (1316 257)  routing T_25_16.sp4_v_t_40 <X> T_25_16.sp4_v_b_1
 (18 1)  (1324 257)  (1324 257)  routing T_25_16.sp4_h_r_1 <X> T_25_16.lc_trk_g0_1
 (28 1)  (1334 257)  (1334 257)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.input0_0
 (29 1)  (1335 257)  (1335 257)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_4 input0_0
 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (1 2)  (1307 258)  (1307 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (4 2)  (1310 258)  (1310 258)  routing T_25_16.sp4_v_b_0 <X> T_25_16.sp4_v_t_37
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (26 3)  (1332 259)  (1332 259)  routing T_25_16.lc_trk_g1_2 <X> T_25_16.input0_1
 (27 3)  (1333 259)  (1333 259)  routing T_25_16.lc_trk_g1_2 <X> T_25_16.input0_1
 (29 3)  (1335 259)  (1335 259)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_2 input0_1
 (0 4)  (1306 260)  (1306 260)  routing T_25_16.lc_trk_g2_2 <X> T_25_16.wire_bram/ram/WCLKE
 (1 4)  (1307 260)  (1307 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (12 4)  (1318 260)  (1318 260)  routing T_25_16.sp4_v_t_40 <X> T_25_16.sp4_h_r_5
 (14 4)  (1320 260)  (1320 260)  routing T_25_16.sp4_v_b_0 <X> T_25_16.lc_trk_g1_0
 (26 4)  (1332 260)  (1332 260)  routing T_25_16.lc_trk_g1_7 <X> T_25_16.input0_2
 (1 5)  (1307 261)  (1307 261)  routing T_25_16.lc_trk_g2_2 <X> T_25_16.wire_bram/ram/WCLKE
 (9 5)  (1315 261)  (1315 261)  routing T_25_16.sp4_v_t_45 <X> T_25_16.sp4_v_b_4
 (10 5)  (1316 261)  (1316 261)  routing T_25_16.sp4_v_t_45 <X> T_25_16.sp4_v_b_4
 (16 5)  (1322 261)  (1322 261)  routing T_25_16.sp4_v_b_0 <X> T_25_16.lc_trk_g1_0
 (17 5)  (1323 261)  (1323 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (22 5)  (1328 261)  (1328 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (1332 261)  (1332 261)  routing T_25_16.lc_trk_g1_7 <X> T_25_16.input0_2
 (27 5)  (1333 261)  (1333 261)  routing T_25_16.lc_trk_g1_7 <X> T_25_16.input0_2
 (29 5)  (1335 261)  (1335 261)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (15 6)  (1321 262)  (1321 262)  routing T_25_16.sp4_h_r_5 <X> T_25_16.lc_trk_g1_5
 (16 6)  (1322 262)  (1322 262)  routing T_25_16.sp4_h_r_5 <X> T_25_16.lc_trk_g1_5
 (17 6)  (1323 262)  (1323 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (1327 262)  (1327 262)  routing T_25_16.sp4_v_t_2 <X> T_25_16.lc_trk_g1_7
 (22 6)  (1328 262)  (1328 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_2 lc_trk_g1_7
 (23 6)  (1329 262)  (1329 262)  routing T_25_16.sp4_v_t_2 <X> T_25_16.lc_trk_g1_7
 (26 6)  (1332 262)  (1332 262)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.input0_3
 (3 7)  (1309 263)  (1309 263)  routing T_25_16.sp12_h_l_23 <X> T_25_16.sp12_v_t_23
 (18 7)  (1324 263)  (1324 263)  routing T_25_16.sp4_h_r_5 <X> T_25_16.lc_trk_g1_5
 (21 7)  (1327 263)  (1327 263)  routing T_25_16.sp4_v_t_2 <X> T_25_16.lc_trk_g1_7
 (26 7)  (1332 263)  (1332 263)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.input0_3
 (27 7)  (1333 263)  (1333 263)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.input0_3
 (28 7)  (1334 263)  (1334 263)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.input0_3
 (29 7)  (1335 263)  (1335 263)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (13 8)  (1319 264)  (1319 264)  routing T_25_16.sp4_v_t_45 <X> T_25_16.sp4_v_b_8
 (15 8)  (1321 264)  (1321 264)  routing T_25_16.sp4_h_l_28 <X> T_25_16.lc_trk_g2_1
 (16 8)  (1322 264)  (1322 264)  routing T_25_16.sp4_h_l_28 <X> T_25_16.lc_trk_g2_1
 (17 8)  (1323 264)  (1323 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 264)  (1324 264)  routing T_25_16.sp4_h_l_28 <X> T_25_16.lc_trk_g2_1
 (22 8)  (1328 264)  (1328 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_16 lc_trk_g2_3
 (23 8)  (1329 264)  (1329 264)  routing T_25_16.sp12_v_t_16 <X> T_25_16.lc_trk_g2_3
 (25 8)  (1331 264)  (1331 264)  routing T_25_16.sp4_v_t_23 <X> T_25_16.lc_trk_g2_2
 (26 8)  (1332 264)  (1332 264)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.input0_4
 (28 8)  (1334 264)  (1334 264)  routing T_25_16.lc_trk_g2_1 <X> T_25_16.wire_bram/ram/WDATA_3
 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (17 9)  (1323 265)  (1323 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (1324 265)  (1324 265)  routing T_25_16.sp4_h_l_28 <X> T_25_16.lc_trk_g2_1
 (21 9)  (1327 265)  (1327 265)  routing T_25_16.sp12_v_t_16 <X> T_25_16.lc_trk_g2_3
 (22 9)  (1328 265)  (1328 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1329 265)  (1329 265)  routing T_25_16.sp4_v_t_23 <X> T_25_16.lc_trk_g2_2
 (25 9)  (1331 265)  (1331 265)  routing T_25_16.sp4_v_t_23 <X> T_25_16.lc_trk_g2_2
 (27 9)  (1333 265)  (1333 265)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.input0_4
 (28 9)  (1334 265)  (1334 265)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.input0_4
 (29 9)  (1335 265)  (1335 265)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_5 input0_4
 (38 9)  (1344 265)  (1344 265)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (17 11)  (1323 267)  (1323 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (1333 267)  (1333 267)  routing T_25_16.lc_trk_g1_0 <X> T_25_16.input0_5
 (29 11)  (1335 267)  (1335 267)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (1338 267)  (1338 267)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_1 input2_5
 (21 12)  (1327 268)  (1327 268)  routing T_25_16.sp4_v_t_14 <X> T_25_16.lc_trk_g3_3
 (22 12)  (1328 268)  (1328 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1329 268)  (1329 268)  routing T_25_16.sp4_v_t_14 <X> T_25_16.lc_trk_g3_3
 (8 13)  (1314 269)  (1314 269)  routing T_25_16.sp4_h_l_47 <X> T_25_16.sp4_v_b_10
 (9 13)  (1315 269)  (1315 269)  routing T_25_16.sp4_h_l_47 <X> T_25_16.sp4_v_b_10
 (28 13)  (1334 269)  (1334 269)  routing T_25_16.lc_trk_g2_0 <X> T_25_16.input0_6
 (29 13)  (1335 269)  (1335 269)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (32 13)  (1338 269)  (1338 269)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (1339 269)  (1339 269)  routing T_25_16.lc_trk_g3_3 <X> T_25_16.input2_6
 (34 13)  (1340 269)  (1340 269)  routing T_25_16.lc_trk_g3_3 <X> T_25_16.input2_6
 (35 13)  (1341 269)  (1341 269)  routing T_25_16.lc_trk_g3_3 <X> T_25_16.input2_6
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (15 14)  (1321 270)  (1321 270)  routing T_25_16.sp4_v_b_45 <X> T_25_16.lc_trk_g3_5
 (16 14)  (1322 270)  (1322 270)  routing T_25_16.sp4_v_b_45 <X> T_25_16.lc_trk_g3_5
 (17 14)  (1323 270)  (1323 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (25 14)  (1331 270)  (1331 270)  routing T_25_16.sp4_h_l_27 <X> T_25_16.lc_trk_g3_6
 (0 15)  (1306 271)  (1306 271)  routing T_25_16.lc_trk_g1_5 <X> T_25_16.wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g1_5 <X> T_25_16.wire_bram/ram/WE
 (8 15)  (1314 271)  (1314 271)  routing T_25_16.sp4_h_l_47 <X> T_25_16.sp4_v_t_47
 (22 15)  (1328 271)  (1328 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (1329 271)  (1329 271)  routing T_25_16.sp4_h_l_27 <X> T_25_16.lc_trk_g3_6
 (24 15)  (1330 271)  (1330 271)  routing T_25_16.sp4_h_l_27 <X> T_25_16.lc_trk_g3_6
 (26 15)  (1332 271)  (1332 271)  routing T_25_16.lc_trk_g0_3 <X> T_25_16.input0_7
 (29 15)  (1335 271)  (1335 271)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7
 (32 15)  (1338 271)  (1338 271)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_3 input2_7
 (33 15)  (1339 271)  (1339 271)  routing T_25_16.lc_trk_g2_3 <X> T_25_16.input2_7
 (35 15)  (1341 271)  (1341 271)  routing T_25_16.lc_trk_g2_3 <X> T_25_16.input2_7


LogicTile_26_16

 (8 1)  (1356 257)  (1356 257)  routing T_26_16.sp4_h_l_36 <X> T_26_16.sp4_v_b_1
 (9 1)  (1357 257)  (1357 257)  routing T_26_16.sp4_h_l_36 <X> T_26_16.sp4_v_b_1
 (8 3)  (1356 259)  (1356 259)  routing T_26_16.sp4_h_l_36 <X> T_26_16.sp4_v_t_36
 (5 6)  (1353 262)  (1353 262)  routing T_26_16.sp4_v_b_3 <X> T_26_16.sp4_h_l_38
 (6 10)  (1354 266)  (1354 266)  routing T_26_16.sp4_v_b_3 <X> T_26_16.sp4_v_t_43
 (13 10)  (1361 266)  (1361 266)  routing T_26_16.sp4_v_b_8 <X> T_26_16.sp4_v_t_45
 (5 11)  (1353 267)  (1353 267)  routing T_26_16.sp4_v_b_3 <X> T_26_16.sp4_v_t_43
 (9 15)  (1357 271)  (1357 271)  routing T_26_16.sp4_v_b_2 <X> T_26_16.sp4_v_t_47
 (10 15)  (1358 271)  (1358 271)  routing T_26_16.sp4_v_b_2 <X> T_26_16.sp4_v_t_47


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (5 4)  (1731 260)  (1731 260)  routing T_33_16.span4_vert_b_13 <X> T_33_16.lc_trk_g0_5
 (7 4)  (1733 260)  (1733 260)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 260)  (1734 260)  routing T_33_16.span4_vert_b_13 <X> T_33_16.lc_trk_g0_5
 (5 8)  (1731 264)  (1731 264)  routing T_33_16.span4_vert_b_9 <X> T_33_16.lc_trk_g1_1
 (7 8)  (1733 264)  (1733 264)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (1734 264)  (1734 264)  routing T_33_16.span4_vert_b_9 <X> T_33_16.lc_trk_g1_1
 (11 10)  (1737 266)  (1737 266)  routing T_33_16.lc_trk_g1_1 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 266)  (1739 266)  routing T_33_16.lc_trk_g0_5 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (11 11)  (1737 267)  (1737 267)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (17 14)  (1743 270)  (1743 270)  IOB_1 IO Functioning bit


LogicTile_5_15

 (3 8)  (237 248)  (237 248)  routing T_5_15.sp12_h_r_1 <X> T_5_15.sp12_v_b_1
 (3 9)  (237 249)  (237 249)  routing T_5_15.sp12_h_r_1 <X> T_5_15.sp12_v_b_1
 (3 14)  (237 254)  (237 254)  routing T_5_15.sp12_h_r_1 <X> T_5_15.sp12_v_t_22
 (3 15)  (237 255)  (237 255)  routing T_5_15.sp12_h_r_1 <X> T_5_15.sp12_v_t_22


RAM_Tile_8_15

 (13 2)  (409 242)  (409 242)  routing T_8_15.sp4_h_r_2 <X> T_8_15.sp4_v_t_39
 (12 3)  (408 243)  (408 243)  routing T_8_15.sp4_h_r_2 <X> T_8_15.sp4_v_t_39
 (3 4)  (399 244)  (399 244)  routing T_8_15.sp12_v_t_23 <X> T_8_15.sp12_h_r_0
 (11 10)  (407 250)  (407 250)  routing T_8_15.sp4_h_r_2 <X> T_8_15.sp4_v_t_45
 (13 10)  (409 250)  (409 250)  routing T_8_15.sp4_h_r_2 <X> T_8_15.sp4_v_t_45
 (12 11)  (408 251)  (408 251)  routing T_8_15.sp4_h_r_2 <X> T_8_15.sp4_v_t_45


LogicTile_9_15

 (27 4)  (465 244)  (465 244)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 244)  (466 244)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 244)  (467 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 244)  (469 244)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 244)  (470 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 244)  (472 244)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 244)  (474 244)  LC_2 Logic Functioning bit
 (38 4)  (476 244)  (476 244)  LC_2 Logic Functioning bit
 (47 4)  (485 244)  (485 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (31 5)  (469 245)  (469 245)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 245)  (474 245)  LC_2 Logic Functioning bit
 (38 5)  (476 245)  (476 245)  LC_2 Logic Functioning bit
 (25 6)  (463 246)  (463 246)  routing T_9_15.sp12_h_l_5 <X> T_9_15.lc_trk_g1_6
 (22 7)  (460 247)  (460 247)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (462 247)  (462 247)  routing T_9_15.sp12_h_l_5 <X> T_9_15.lc_trk_g1_6
 (25 7)  (463 247)  (463 247)  routing T_9_15.sp12_h_l_5 <X> T_9_15.lc_trk_g1_6
 (4 10)  (442 250)  (442 250)  routing T_9_15.sp4_h_r_0 <X> T_9_15.sp4_v_t_43
 (6 10)  (444 250)  (444 250)  routing T_9_15.sp4_h_r_0 <X> T_9_15.sp4_v_t_43
 (5 11)  (443 251)  (443 251)  routing T_9_15.sp4_h_r_0 <X> T_9_15.sp4_v_t_43
 (3 12)  (441 252)  (441 252)  routing T_9_15.sp12_v_t_22 <X> T_9_15.sp12_h_r_1
 (14 13)  (452 253)  (452 253)  routing T_9_15.sp4_r_v_b_40 <X> T_9_15.lc_trk_g3_0
 (17 13)  (455 253)  (455 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (8 15)  (446 255)  (446 255)  routing T_9_15.sp4_h_r_10 <X> T_9_15.sp4_v_t_47
 (9 15)  (447 255)  (447 255)  routing T_9_15.sp4_h_r_10 <X> T_9_15.sp4_v_t_47


LogicTile_10_15

 (17 0)  (509 240)  (509 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 240)  (510 240)  routing T_10_15.wire_logic_cluster/lc_1/out <X> T_10_15.lc_trk_g0_1
 (0 2)  (492 242)  (492 242)  routing T_10_15.glb_netwk_6 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (1 2)  (493 242)  (493 242)  routing T_10_15.glb_netwk_6 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (519 242)  (519 242)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 242)  (521 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 242)  (523 242)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 242)  (524 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (45 2)  (537 242)  (537 242)  LC_1 Logic Functioning bit
 (22 3)  (514 243)  (514 243)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (29 3)  (521 243)  (521 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 243)  (522 243)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 243)  (523 243)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (40 3)  (532 243)  (532 243)  LC_1 Logic Functioning bit
 (41 3)  (533 243)  (533 243)  LC_1 Logic Functioning bit
 (42 3)  (534 243)  (534 243)  LC_1 Logic Functioning bit
 (43 3)  (535 243)  (535 243)  LC_1 Logic Functioning bit
 (22 4)  (514 244)  (514 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 244)  (516 244)  routing T_10_15.top_op_3 <X> T_10_15.lc_trk_g1_3
 (21 5)  (513 245)  (513 245)  routing T_10_15.top_op_3 <X> T_10_15.lc_trk_g1_3
 (10 8)  (502 248)  (502 248)  routing T_10_15.sp4_v_t_39 <X> T_10_15.sp4_h_r_7
 (0 10)  (492 250)  (492 250)  routing T_10_15.glb_netwk_2 <X> T_10_15.glb2local_2
 (1 10)  (493 250)  (493 250)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (27 10)  (519 250)  (519 250)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 250)  (521 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 250)  (523 250)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 250)  (524 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (46 10)  (538 250)  (538 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (543 250)  (543 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (29 11)  (521 251)  (521 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 251)  (522 251)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 251)  (523 251)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (41 11)  (533 251)  (533 251)  LC_5 Logic Functioning bit
 (43 11)  (535 251)  (535 251)  LC_5 Logic Functioning bit
 (46 11)  (538 251)  (538 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (11 12)  (503 252)  (503 252)  routing T_10_15.sp4_h_r_6 <X> T_10_15.sp4_v_b_11
 (4 14)  (496 254)  (496 254)  routing T_10_15.sp4_h_r_3 <X> T_10_15.sp4_v_t_44
 (6 14)  (498 254)  (498 254)  routing T_10_15.sp4_h_r_3 <X> T_10_15.sp4_v_t_44
 (5 15)  (497 255)  (497 255)  routing T_10_15.sp4_h_r_3 <X> T_10_15.sp4_v_t_44


LogicTile_11_15

 (22 0)  (568 240)  (568 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 240)  (570 240)  routing T_11_15.top_op_3 <X> T_11_15.lc_trk_g0_3
 (26 0)  (572 240)  (572 240)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 240)  (573 240)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 240)  (574 240)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 240)  (575 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 240)  (578 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 240)  (579 240)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 240)  (581 240)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.input_2_0
 (37 0)  (583 240)  (583 240)  LC_0 Logic Functioning bit
 (39 0)  (585 240)  (585 240)  LC_0 Logic Functioning bit
 (40 0)  (586 240)  (586 240)  LC_0 Logic Functioning bit
 (42 0)  (588 240)  (588 240)  LC_0 Logic Functioning bit
 (43 0)  (589 240)  (589 240)  LC_0 Logic Functioning bit
 (14 1)  (560 241)  (560 241)  routing T_11_15.top_op_0 <X> T_11_15.lc_trk_g0_0
 (15 1)  (561 241)  (561 241)  routing T_11_15.top_op_0 <X> T_11_15.lc_trk_g0_0
 (17 1)  (563 241)  (563 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (567 241)  (567 241)  routing T_11_15.top_op_3 <X> T_11_15.lc_trk_g0_3
 (26 1)  (572 241)  (572 241)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 241)  (575 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 241)  (576 241)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 241)  (578 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (579 241)  (579 241)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.input_2_0
 (34 1)  (580 241)  (580 241)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.input_2_0
 (37 1)  (583 241)  (583 241)  LC_0 Logic Functioning bit
 (41 1)  (587 241)  (587 241)  LC_0 Logic Functioning bit
 (42 1)  (588 241)  (588 241)  LC_0 Logic Functioning bit
 (43 1)  (589 241)  (589 241)  LC_0 Logic Functioning bit
 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 242)  (560 242)  routing T_11_15.wire_logic_cluster/lc_4/out <X> T_11_15.lc_trk_g0_4
 (25 2)  (571 242)  (571 242)  routing T_11_15.sp4_h_r_14 <X> T_11_15.lc_trk_g0_6
 (27 2)  (573 242)  (573 242)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 242)  (574 242)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 242)  (577 242)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 242)  (579 242)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 242)  (583 242)  LC_1 Logic Functioning bit
 (43 2)  (589 242)  (589 242)  LC_1 Logic Functioning bit
 (45 2)  (591 242)  (591 242)  LC_1 Logic Functioning bit
 (50 2)  (596 242)  (596 242)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (554 243)  (554 243)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_v_t_36
 (9 3)  (555 243)  (555 243)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_v_t_36
 (17 3)  (563 243)  (563 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (568 243)  (568 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (569 243)  (569 243)  routing T_11_15.sp4_h_r_14 <X> T_11_15.lc_trk_g0_6
 (24 3)  (570 243)  (570 243)  routing T_11_15.sp4_h_r_14 <X> T_11_15.lc_trk_g0_6
 (37 3)  (583 243)  (583 243)  LC_1 Logic Functioning bit
 (43 3)  (589 243)  (589 243)  LC_1 Logic Functioning bit
 (47 3)  (593 243)  (593 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (597 243)  (597 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (6 4)  (552 244)  (552 244)  routing T_11_15.sp4_h_r_10 <X> T_11_15.sp4_v_b_3
 (14 4)  (560 244)  (560 244)  routing T_11_15.wire_logic_cluster/lc_0/out <X> T_11_15.lc_trk_g1_0
 (25 4)  (571 244)  (571 244)  routing T_11_15.wire_logic_cluster/lc_2/out <X> T_11_15.lc_trk_g1_2
 (26 4)  (572 244)  (572 244)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 244)  (573 244)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 244)  (575 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 244)  (580 244)  routing T_11_15.lc_trk_g1_0 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (38 4)  (584 244)  (584 244)  LC_2 Logic Functioning bit
 (45 4)  (591 244)  (591 244)  LC_2 Logic Functioning bit
 (52 4)  (598 244)  (598 244)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (563 245)  (563 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (568 245)  (568 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (574 245)  (574 245)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 245)  (575 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 245)  (576 245)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 245)  (578 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (579 245)  (579 245)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.input_2_2
 (34 5)  (580 245)  (580 245)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.input_2_2
 (36 5)  (582 245)  (582 245)  LC_2 Logic Functioning bit
 (37 5)  (583 245)  (583 245)  LC_2 Logic Functioning bit
 (38 5)  (584 245)  (584 245)  LC_2 Logic Functioning bit
 (48 5)  (594 245)  (594 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (560 246)  (560 246)  routing T_11_15.wire_logic_cluster/lc_4/out <X> T_11_15.lc_trk_g1_4
 (17 7)  (563 247)  (563 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (15 8)  (561 248)  (561 248)  routing T_11_15.sp4_h_r_33 <X> T_11_15.lc_trk_g2_1
 (16 8)  (562 248)  (562 248)  routing T_11_15.sp4_h_r_33 <X> T_11_15.lc_trk_g2_1
 (17 8)  (563 248)  (563 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (564 248)  (564 248)  routing T_11_15.sp4_h_r_33 <X> T_11_15.lc_trk_g2_1
 (22 8)  (568 248)  (568 248)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (570 248)  (570 248)  routing T_11_15.tnr_op_3 <X> T_11_15.lc_trk_g2_3
 (27 8)  (573 248)  (573 248)  routing T_11_15.lc_trk_g1_0 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 248)  (575 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 248)  (578 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 248)  (579 248)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 248)  (581 248)  routing T_11_15.lc_trk_g0_4 <X> T_11_15.input_2_4
 (38 8)  (584 248)  (584 248)  LC_4 Logic Functioning bit
 (43 8)  (589 248)  (589 248)  LC_4 Logic Functioning bit
 (45 8)  (591 248)  (591 248)  LC_4 Logic Functioning bit
 (52 8)  (598 248)  (598 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (575 249)  (575 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 249)  (577 249)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 249)  (578 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (582 249)  (582 249)  LC_4 Logic Functioning bit
 (43 9)  (589 249)  (589 249)  LC_4 Logic Functioning bit
 (15 11)  (561 251)  (561 251)  routing T_11_15.tnr_op_4 <X> T_11_15.lc_trk_g2_4
 (17 11)  (563 251)  (563 251)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (568 251)  (568 251)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (570 251)  (570 251)  routing T_11_15.tnr_op_6 <X> T_11_15.lc_trk_g2_6
 (17 12)  (563 252)  (563 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 252)  (564 252)  routing T_11_15.wire_logic_cluster/lc_1/out <X> T_11_15.lc_trk_g3_1
 (27 12)  (573 252)  (573 252)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 252)  (575 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 252)  (576 252)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 252)  (578 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (581 252)  (581 252)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.input_2_6
 (40 12)  (586 252)  (586 252)  LC_6 Logic Functioning bit
 (22 13)  (568 253)  (568 253)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (569 253)  (569 253)  routing T_11_15.sp12_v_b_18 <X> T_11_15.lc_trk_g3_2
 (25 13)  (571 253)  (571 253)  routing T_11_15.sp12_v_b_18 <X> T_11_15.lc_trk_g3_2
 (29 13)  (575 253)  (575 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 253)  (577 253)  routing T_11_15.lc_trk_g0_3 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 253)  (578 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (579 253)  (579 253)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.input_2_6
 (35 13)  (581 253)  (581 253)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.input_2_6
 (48 13)  (594 253)  (594 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (546 254)  (546 254)  routing T_11_15.glb_netwk_4 <X> T_11_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 254)  (547 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (563 254)  (563 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (8 15)  (554 255)  (554 255)  routing T_11_15.sp4_h_r_4 <X> T_11_15.sp4_v_t_47
 (9 15)  (555 255)  (555 255)  routing T_11_15.sp4_h_r_4 <X> T_11_15.sp4_v_t_47
 (10 15)  (556 255)  (556 255)  routing T_11_15.sp4_h_r_4 <X> T_11_15.sp4_v_t_47
 (18 15)  (564 255)  (564 255)  routing T_11_15.sp4_r_v_b_45 <X> T_11_15.lc_trk_g3_5


LogicTile_12_15

 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 240)  (624 240)  routing T_12_15.bot_op_3 <X> T_12_15.lc_trk_g0_3
 (27 0)  (627 240)  (627 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 240)  (628 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 240)  (634 240)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (40 0)  (640 240)  (640 240)  LC_0 Logic Functioning bit
 (42 0)  (642 240)  (642 240)  LC_0 Logic Functioning bit
 (45 0)  (645 240)  (645 240)  LC_0 Logic Functioning bit
 (52 0)  (652 240)  (652 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 241)  (624 241)  routing T_12_15.top_op_2 <X> T_12_15.lc_trk_g0_2
 (25 1)  (625 241)  (625 241)  routing T_12_15.top_op_2 <X> T_12_15.lc_trk_g0_2
 (26 1)  (626 241)  (626 241)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 241)  (632 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (634 241)  (634 241)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.input_2_0
 (35 1)  (635 241)  (635 241)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.input_2_0
 (41 1)  (641 241)  (641 241)  LC_0 Logic Functioning bit
 (42 1)  (642 241)  (642 241)  LC_0 Logic Functioning bit
 (43 1)  (643 241)  (643 241)  LC_0 Logic Functioning bit
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (621 242)  (621 242)  routing T_12_15.sp4_h_l_2 <X> T_12_15.lc_trk_g0_7
 (22 2)  (622 242)  (622 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (623 242)  (623 242)  routing T_12_15.sp4_h_l_2 <X> T_12_15.lc_trk_g0_7
 (24 2)  (624 242)  (624 242)  routing T_12_15.sp4_h_l_2 <X> T_12_15.lc_trk_g0_7
 (26 2)  (626 242)  (626 242)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 242)  (627 242)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 242)  (628 242)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 242)  (630 242)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 242)  (633 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 242)  (634 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 242)  (636 242)  LC_1 Logic Functioning bit
 (38 2)  (638 242)  (638 242)  LC_1 Logic Functioning bit
 (41 2)  (641 242)  (641 242)  LC_1 Logic Functioning bit
 (43 2)  (643 242)  (643 242)  LC_1 Logic Functioning bit
 (27 3)  (627 243)  (627 243)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 243)  (630 243)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (37 3)  (637 243)  (637 243)  LC_1 Logic Functioning bit
 (39 3)  (639 243)  (639 243)  LC_1 Logic Functioning bit
 (41 3)  (641 243)  (641 243)  LC_1 Logic Functioning bit
 (43 3)  (643 243)  (643 243)  LC_1 Logic Functioning bit
 (14 4)  (614 244)  (614 244)  routing T_12_15.sp4_h_l_5 <X> T_12_15.lc_trk_g1_0
 (17 4)  (617 244)  (617 244)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 244)  (618 244)  routing T_12_15.wire_logic_cluster/lc_1/out <X> T_12_15.lc_trk_g1_1
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (623 244)  (623 244)  routing T_12_15.sp12_h_l_16 <X> T_12_15.lc_trk_g1_3
 (28 4)  (628 244)  (628 244)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 244)  (630 244)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 244)  (634 244)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (37 4)  (637 244)  (637 244)  LC_2 Logic Functioning bit
 (38 4)  (638 244)  (638 244)  LC_2 Logic Functioning bit
 (39 4)  (639 244)  (639 244)  LC_2 Logic Functioning bit
 (41 4)  (641 244)  (641 244)  LC_2 Logic Functioning bit
 (43 4)  (643 244)  (643 244)  LC_2 Logic Functioning bit
 (14 5)  (614 245)  (614 245)  routing T_12_15.sp4_h_l_5 <X> T_12_15.lc_trk_g1_0
 (15 5)  (615 245)  (615 245)  routing T_12_15.sp4_h_l_5 <X> T_12_15.lc_trk_g1_0
 (16 5)  (616 245)  (616 245)  routing T_12_15.sp4_h_l_5 <X> T_12_15.lc_trk_g1_0
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (621 245)  (621 245)  routing T_12_15.sp12_h_l_16 <X> T_12_15.lc_trk_g1_3
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (623 245)  (623 245)  routing T_12_15.sp4_v_b_18 <X> T_12_15.lc_trk_g1_2
 (24 5)  (624 245)  (624 245)  routing T_12_15.sp4_v_b_18 <X> T_12_15.lc_trk_g1_2
 (27 5)  (627 245)  (627 245)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 245)  (628 245)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 245)  (630 245)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 245)  (631 245)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (38 5)  (638 245)  (638 245)  LC_2 Logic Functioning bit
 (14 6)  (614 246)  (614 246)  routing T_12_15.sp4_v_t_1 <X> T_12_15.lc_trk_g1_4
 (22 6)  (622 246)  (622 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (626 246)  (626 246)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 246)  (627 246)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 246)  (628 246)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 246)  (633 246)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 246)  (634 246)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (38 6)  (638 246)  (638 246)  LC_3 Logic Functioning bit
 (14 7)  (614 247)  (614 247)  routing T_12_15.sp4_v_t_1 <X> T_12_15.lc_trk_g1_4
 (16 7)  (616 247)  (616 247)  routing T_12_15.sp4_v_t_1 <X> T_12_15.lc_trk_g1_4
 (17 7)  (617 247)  (617 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 247)  (624 247)  routing T_12_15.bot_op_6 <X> T_12_15.lc_trk_g1_6
 (28 7)  (628 247)  (628 247)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 247)  (631 247)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (37 7)  (637 247)  (637 247)  LC_3 Logic Functioning bit
 (38 7)  (638 247)  (638 247)  LC_3 Logic Functioning bit
 (39 7)  (639 247)  (639 247)  LC_3 Logic Functioning bit
 (40 7)  (640 247)  (640 247)  LC_3 Logic Functioning bit
 (42 7)  (642 247)  (642 247)  LC_3 Logic Functioning bit
 (11 8)  (611 248)  (611 248)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_v_b_8
 (22 8)  (622 248)  (622 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (625 248)  (625 248)  routing T_12_15.wire_logic_cluster/lc_2/out <X> T_12_15.lc_trk_g2_2
 (26 8)  (626 248)  (626 248)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 248)  (630 248)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (640 248)  (640 248)  LC_4 Logic Functioning bit
 (42 8)  (642 248)  (642 248)  LC_4 Logic Functioning bit
 (50 8)  (650 248)  (650 248)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (622 249)  (622 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (626 249)  (626 249)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 249)  (627 249)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 249)  (630 249)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 249)  (631 249)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (637 249)  (637 249)  LC_4 Logic Functioning bit
 (38 9)  (638 249)  (638 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (40 9)  (640 249)  (640 249)  LC_4 Logic Functioning bit
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (42 9)  (642 249)  (642 249)  LC_4 Logic Functioning bit
 (17 10)  (617 250)  (617 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (622 250)  (622 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (623 250)  (623 250)  routing T_12_15.sp4_v_b_47 <X> T_12_15.lc_trk_g2_7
 (24 10)  (624 250)  (624 250)  routing T_12_15.sp4_v_b_47 <X> T_12_15.lc_trk_g2_7
 (28 10)  (628 250)  (628 250)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 250)  (634 250)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (38 10)  (638 250)  (638 250)  LC_5 Logic Functioning bit
 (39 10)  (639 250)  (639 250)  LC_5 Logic Functioning bit
 (40 10)  (640 250)  (640 250)  LC_5 Logic Functioning bit
 (41 10)  (641 250)  (641 250)  LC_5 Logic Functioning bit
 (50 10)  (650 250)  (650 250)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (623 251)  (623 251)  routing T_12_15.sp4_v_b_46 <X> T_12_15.lc_trk_g2_6
 (24 11)  (624 251)  (624 251)  routing T_12_15.sp4_v_b_46 <X> T_12_15.lc_trk_g2_6
 (26 11)  (626 251)  (626 251)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 251)  (627 251)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 251)  (628 251)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 251)  (630 251)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (37 11)  (637 251)  (637 251)  LC_5 Logic Functioning bit
 (38 11)  (638 251)  (638 251)  LC_5 Logic Functioning bit
 (41 11)  (641 251)  (641 251)  LC_5 Logic Functioning bit
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (623 252)  (623 252)  routing T_12_15.sp12_v_b_19 <X> T_12_15.lc_trk_g3_3
 (25 12)  (625 252)  (625 252)  routing T_12_15.sp4_h_r_42 <X> T_12_15.lc_trk_g3_2
 (26 12)  (626 252)  (626 252)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 252)  (628 252)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 252)  (631 252)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (37 12)  (637 252)  (637 252)  LC_6 Logic Functioning bit
 (39 12)  (639 252)  (639 252)  LC_6 Logic Functioning bit
 (43 12)  (643 252)  (643 252)  LC_6 Logic Functioning bit
 (50 12)  (650 252)  (650 252)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (651 252)  (651 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (605 253)  (605 253)  routing T_12_15.sp4_h_r_9 <X> T_12_15.sp4_v_b_9
 (14 13)  (614 253)  (614 253)  routing T_12_15.sp4_r_v_b_40 <X> T_12_15.lc_trk_g3_0
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (618 253)  (618 253)  routing T_12_15.sp4_r_v_b_41 <X> T_12_15.lc_trk_g3_1
 (21 13)  (621 253)  (621 253)  routing T_12_15.sp12_v_b_19 <X> T_12_15.lc_trk_g3_3
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (623 253)  (623 253)  routing T_12_15.sp4_h_r_42 <X> T_12_15.lc_trk_g3_2
 (24 13)  (624 253)  (624 253)  routing T_12_15.sp4_h_r_42 <X> T_12_15.lc_trk_g3_2
 (25 13)  (625 253)  (625 253)  routing T_12_15.sp4_h_r_42 <X> T_12_15.lc_trk_g3_2
 (26 13)  (626 253)  (626 253)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 253)  (628 253)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 253)  (631 253)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (637 253)  (637 253)  LC_6 Logic Functioning bit
 (42 13)  (642 253)  (642 253)  LC_6 Logic Functioning bit
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (623 254)  (623 254)  routing T_12_15.sp12_v_b_23 <X> T_12_15.lc_trk_g3_7
 (21 15)  (621 255)  (621 255)  routing T_12_15.sp12_v_b_23 <X> T_12_15.lc_trk_g3_7


LogicTile_13_15

 (19 0)  (673 240)  (673 240)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 240)  (689 240)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.input_2_0
 (36 0)  (690 240)  (690 240)  LC_0 Logic Functioning bit
 (38 0)  (692 240)  (692 240)  LC_0 Logic Functioning bit
 (40 0)  (694 240)  (694 240)  LC_0 Logic Functioning bit
 (41 0)  (695 240)  (695 240)  LC_0 Logic Functioning bit
 (42 0)  (696 240)  (696 240)  LC_0 Logic Functioning bit
 (43 0)  (697 240)  (697 240)  LC_0 Logic Functioning bit
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 241)  (679 241)  routing T_13_15.sp4_r_v_b_33 <X> T_13_15.lc_trk_g0_2
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 241)  (684 241)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (687 241)  (687 241)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.input_2_0
 (34 1)  (688 241)  (688 241)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.input_2_0
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (38 1)  (692 241)  (692 241)  LC_0 Logic Functioning bit
 (40 1)  (694 241)  (694 241)  LC_0 Logic Functioning bit
 (42 1)  (696 241)  (696 241)  LC_0 Logic Functioning bit
 (43 1)  (697 241)  (697 241)  LC_0 Logic Functioning bit
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (659 242)  (659 242)  routing T_13_15.sp4_v_t_37 <X> T_13_15.sp4_h_l_37
 (15 2)  (669 242)  (669 242)  routing T_13_15.bot_op_5 <X> T_13_15.lc_trk_g0_5
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (675 242)  (675 242)  routing T_13_15.bnr_op_7 <X> T_13_15.lc_trk_g0_7
 (22 2)  (676 242)  (676 242)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (679 242)  (679 242)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g0_6
 (26 2)  (680 242)  (680 242)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 242)  (685 242)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (38 2)  (692 242)  (692 242)  LC_1 Logic Functioning bit
 (6 3)  (660 243)  (660 243)  routing T_13_15.sp4_v_t_37 <X> T_13_15.sp4_h_l_37
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (675 243)  (675 243)  routing T_13_15.bnr_op_7 <X> T_13_15.lc_trk_g0_7
 (22 3)  (676 243)  (676 243)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (680 243)  (680 243)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 243)  (682 243)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 243)  (685 243)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (48 3)  (702 243)  (702 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (668 244)  (668 244)  routing T_13_15.lft_op_0 <X> T_13_15.lc_trk_g1_0
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (672 244)  (672 244)  routing T_13_15.bnr_op_1 <X> T_13_15.lc_trk_g1_1
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (677 244)  (677 244)  routing T_13_15.sp12_h_r_11 <X> T_13_15.lc_trk_g1_3
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 244)  (684 244)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 244)  (687 244)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (50 4)  (704 244)  (704 244)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (669 245)  (669 245)  routing T_13_15.lft_op_0 <X> T_13_15.lc_trk_g1_0
 (17 5)  (671 245)  (671 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (672 245)  (672 245)  routing T_13_15.bnr_op_1 <X> T_13_15.lc_trk_g1_1
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (0 6)  (654 246)  (654 246)  routing T_13_15.glb_netwk_2 <X> T_13_15.glb2local_0
 (1 6)  (655 246)  (655 246)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (26 6)  (680 246)  (680 246)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 246)  (684 246)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 246)  (687 246)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 246)  (691 246)  LC_3 Logic Functioning bit
 (39 6)  (693 246)  (693 246)  LC_3 Logic Functioning bit
 (42 6)  (696 246)  (696 246)  LC_3 Logic Functioning bit
 (45 6)  (699 246)  (699 246)  LC_3 Logic Functioning bit
 (47 6)  (701 246)  (701 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (706 246)  (706 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (682 247)  (682 247)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 247)  (684 247)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 247)  (686 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (687 247)  (687 247)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.input_2_3
 (34 7)  (688 247)  (688 247)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.input_2_3
 (35 7)  (689 247)  (689 247)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.input_2_3
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (38 7)  (692 247)  (692 247)  LC_3 Logic Functioning bit
 (41 7)  (695 247)  (695 247)  LC_3 Logic Functioning bit
 (43 7)  (697 247)  (697 247)  LC_3 Logic Functioning bit
 (47 7)  (701 247)  (701 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (705 247)  (705 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (669 248)  (669 248)  routing T_13_15.sp4_v_t_28 <X> T_13_15.lc_trk_g2_1
 (16 8)  (670 248)  (670 248)  routing T_13_15.sp4_v_t_28 <X> T_13_15.lc_trk_g2_1
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (675 248)  (675 248)  routing T_13_15.wire_logic_cluster/lc_3/out <X> T_13_15.lc_trk_g2_3
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (681 248)  (681 248)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 248)  (682 248)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 248)  (687 248)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 248)  (690 248)  LC_4 Logic Functioning bit
 (38 8)  (692 248)  (692 248)  LC_4 Logic Functioning bit
 (41 8)  (695 248)  (695 248)  LC_4 Logic Functioning bit
 (43 8)  (697 248)  (697 248)  LC_4 Logic Functioning bit
 (15 9)  (669 249)  (669 249)  routing T_13_15.sp4_v_t_29 <X> T_13_15.lc_trk_g2_0
 (16 9)  (670 249)  (670 249)  routing T_13_15.sp4_v_t_29 <X> T_13_15.lc_trk_g2_0
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (680 249)  (680 249)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 249)  (681 249)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (691 249)  (691 249)  LC_4 Logic Functioning bit
 (39 9)  (693 249)  (693 249)  LC_4 Logic Functioning bit
 (41 9)  (695 249)  (695 249)  LC_4 Logic Functioning bit
 (43 9)  (697 249)  (697 249)  LC_4 Logic Functioning bit
 (48 9)  (702 249)  (702 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (9 10)  (663 250)  (663 250)  routing T_13_15.sp4_v_b_7 <X> T_13_15.sp4_h_l_42
 (15 10)  (669 250)  (669 250)  routing T_13_15.sp4_h_l_16 <X> T_13_15.lc_trk_g2_5
 (16 10)  (670 250)  (670 250)  routing T_13_15.sp4_h_l_16 <X> T_13_15.lc_trk_g2_5
 (17 10)  (671 250)  (671 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (19 10)  (673 250)  (673 250)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (676 250)  (676 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (677 250)  (677 250)  routing T_13_15.sp4_h_r_31 <X> T_13_15.lc_trk_g2_7
 (24 10)  (678 250)  (678 250)  routing T_13_15.sp4_h_r_31 <X> T_13_15.lc_trk_g2_7
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (45 10)  (699 250)  (699 250)  LC_5 Logic Functioning bit
 (53 10)  (707 250)  (707 250)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (18 11)  (672 251)  (672 251)  routing T_13_15.sp4_h_l_16 <X> T_13_15.lc_trk_g2_5
 (21 11)  (675 251)  (675 251)  routing T_13_15.sp4_h_r_31 <X> T_13_15.lc_trk_g2_7
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 251)  (677 251)  routing T_13_15.sp4_v_b_46 <X> T_13_15.lc_trk_g2_6
 (24 11)  (678 251)  (678 251)  routing T_13_15.sp4_v_b_46 <X> T_13_15.lc_trk_g2_6
 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 251)  (684 251)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (40 11)  (694 251)  (694 251)  LC_5 Logic Functioning bit
 (42 11)  (696 251)  (696 251)  LC_5 Logic Functioning bit
 (25 12)  (679 252)  (679 252)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g3_2
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (691 252)  (691 252)  LC_6 Logic Functioning bit
 (39 12)  (693 252)  (693 252)  LC_6 Logic Functioning bit
 (45 12)  (699 252)  (699 252)  LC_6 Logic Functioning bit
 (46 12)  (700 252)  (700 252)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (705 252)  (705 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (16 13)  (670 253)  (670 253)  routing T_13_15.sp12_v_b_8 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (677 253)  (677 253)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g3_2
 (24 13)  (678 253)  (678 253)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g3_2
 (25 13)  (679 253)  (679 253)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g3_2
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (38 13)  (692 253)  (692 253)  LC_6 Logic Functioning bit
 (4 14)  (658 254)  (658 254)  routing T_13_15.sp4_h_r_9 <X> T_13_15.sp4_v_t_44
 (5 14)  (659 254)  (659 254)  routing T_13_15.sp4_v_t_38 <X> T_13_15.sp4_h_l_44
 (14 14)  (668 254)  (668 254)  routing T_13_15.sp4_h_r_44 <X> T_13_15.lc_trk_g3_4
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (675 254)  (675 254)  routing T_13_15.rgt_op_7 <X> T_13_15.lc_trk_g3_7
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 254)  (678 254)  routing T_13_15.rgt_op_7 <X> T_13_15.lc_trk_g3_7
 (4 15)  (658 255)  (658 255)  routing T_13_15.sp4_v_t_38 <X> T_13_15.sp4_h_l_44
 (5 15)  (659 255)  (659 255)  routing T_13_15.sp4_h_r_9 <X> T_13_15.sp4_v_t_44
 (6 15)  (660 255)  (660 255)  routing T_13_15.sp4_v_t_38 <X> T_13_15.sp4_h_l_44
 (14 15)  (668 255)  (668 255)  routing T_13_15.sp4_h_r_44 <X> T_13_15.lc_trk_g3_4
 (15 15)  (669 255)  (669 255)  routing T_13_15.sp4_h_r_44 <X> T_13_15.lc_trk_g3_4
 (16 15)  (670 255)  (670 255)  routing T_13_15.sp4_h_r_44 <X> T_13_15.lc_trk_g3_4
 (17 15)  (671 255)  (671 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (672 255)  (672 255)  routing T_13_15.sp4_r_v_b_45 <X> T_13_15.lc_trk_g3_5
 (19 15)  (673 255)  (673 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_15

 (15 0)  (723 240)  (723 240)  routing T_14_15.bot_op_1 <X> T_14_15.lc_trk_g0_1
 (17 0)  (725 240)  (725 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (14 3)  (722 243)  (722 243)  routing T_14_15.top_op_4 <X> T_14_15.lc_trk_g0_4
 (15 3)  (723 243)  (723 243)  routing T_14_15.top_op_4 <X> T_14_15.lc_trk_g0_4
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 4)  (734 244)  (734 244)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (38 4)  (746 244)  (746 244)  LC_2 Logic Functioning bit
 (41 4)  (749 244)  (749 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (51 5)  (759 245)  (759 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (712 246)  (712 246)  routing T_14_15.sp4_h_r_9 <X> T_14_15.sp4_v_t_38
 (6 6)  (714 246)  (714 246)  routing T_14_15.sp4_h_r_9 <X> T_14_15.sp4_v_t_38
 (28 6)  (736 246)  (736 246)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 246)  (738 246)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 246)  (739 246)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (5 7)  (713 247)  (713 247)  routing T_14_15.sp4_h_r_9 <X> T_14_15.sp4_v_t_38
 (36 7)  (744 247)  (744 247)  LC_3 Logic Functioning bit
 (38 7)  (746 247)  (746 247)  LC_3 Logic Functioning bit
 (51 7)  (759 247)  (759 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (712 248)  (712 248)  routing T_14_15.sp4_v_t_47 <X> T_14_15.sp4_v_b_6
 (6 8)  (714 248)  (714 248)  routing T_14_15.sp4_v_t_47 <X> T_14_15.sp4_v_b_6
 (4 9)  (712 249)  (712 249)  routing T_14_15.sp4_h_l_47 <X> T_14_15.sp4_h_r_6
 (6 9)  (714 249)  (714 249)  routing T_14_15.sp4_h_l_47 <X> T_14_15.sp4_h_r_6
 (5 10)  (713 250)  (713 250)  routing T_14_15.sp4_v_t_43 <X> T_14_15.sp4_h_l_43
 (6 11)  (714 251)  (714 251)  routing T_14_15.sp4_v_t_43 <X> T_14_15.sp4_h_l_43
 (15 11)  (723 251)  (723 251)  routing T_14_15.sp4_v_t_33 <X> T_14_15.lc_trk_g2_4
 (16 11)  (724 251)  (724 251)  routing T_14_15.sp4_v_t_33 <X> T_14_15.lc_trk_g2_4
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (9 13)  (717 253)  (717 253)  routing T_14_15.sp4_v_t_47 <X> T_14_15.sp4_v_b_10
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (731 253)  (731 253)  routing T_14_15.sp12_v_t_9 <X> T_14_15.lc_trk_g3_2
 (3 14)  (711 254)  (711 254)  routing T_14_15.sp12_h_r_1 <X> T_14_15.sp12_v_t_22
 (5 14)  (713 254)  (713 254)  routing T_14_15.sp4_v_b_9 <X> T_14_15.sp4_h_l_44
 (28 14)  (736 254)  (736 254)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 254)  (738 254)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 254)  (739 254)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 254)  (744 254)  LC_7 Logic Functioning bit
 (38 14)  (746 254)  (746 254)  LC_7 Logic Functioning bit
 (3 15)  (711 255)  (711 255)  routing T_14_15.sp12_h_r_1 <X> T_14_15.sp12_v_t_22
 (26 15)  (734 255)  (734 255)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 255)  (735 255)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 255)  (736 255)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 255)  (737 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0


LogicTile_15_15

 (3 0)  (765 240)  (765 240)  routing T_15_15.sp12_v_t_23 <X> T_15_15.sp12_v_b_0
 (8 2)  (770 242)  (770 242)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_h_l_36
 (9 2)  (771 242)  (771 242)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_h_l_36
 (12 2)  (774 242)  (774 242)  routing T_15_15.sp4_v_b_2 <X> T_15_15.sp4_h_l_39
 (15 2)  (777 242)  (777 242)  routing T_15_15.sp4_h_r_21 <X> T_15_15.lc_trk_g0_5
 (16 2)  (778 242)  (778 242)  routing T_15_15.sp4_h_r_21 <X> T_15_15.lc_trk_g0_5
 (17 2)  (779 242)  (779 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (780 242)  (780 242)  routing T_15_15.sp4_h_r_21 <X> T_15_15.lc_trk_g0_5
 (18 3)  (780 243)  (780 243)  routing T_15_15.sp4_h_r_21 <X> T_15_15.lc_trk_g0_5
 (3 4)  (765 244)  (765 244)  routing T_15_15.sp12_v_t_23 <X> T_15_15.sp12_h_r_0
 (11 6)  (773 246)  (773 246)  routing T_15_15.sp4_h_r_11 <X> T_15_15.sp4_v_t_40
 (12 6)  (774 246)  (774 246)  routing T_15_15.sp4_v_t_46 <X> T_15_15.sp4_h_l_40
 (13 6)  (775 246)  (775 246)  routing T_15_15.sp4_h_r_11 <X> T_15_15.sp4_v_t_40
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (11 7)  (773 247)  (773 247)  routing T_15_15.sp4_v_t_46 <X> T_15_15.sp4_h_l_40
 (12 7)  (774 247)  (774 247)  routing T_15_15.sp4_h_r_11 <X> T_15_15.sp4_v_t_40
 (13 7)  (775 247)  (775 247)  routing T_15_15.sp4_v_t_46 <X> T_15_15.sp4_h_l_40
 (18 7)  (780 247)  (780 247)  routing T_15_15.sp4_r_v_b_29 <X> T_15_15.lc_trk_g1_5
 (26 8)  (788 248)  (788 248)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 248)  (789 248)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 248)  (790 248)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 248)  (793 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 248)  (795 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 248)  (796 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (40 8)  (802 248)  (802 248)  LC_4 Logic Functioning bit
 (42 8)  (804 248)  (804 248)  LC_4 Logic Functioning bit
 (51 8)  (813 248)  (813 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (814 248)  (814 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (4 9)  (766 249)  (766 249)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_h_r_6
 (14 9)  (776 249)  (776 249)  routing T_15_15.sp4_h_r_24 <X> T_15_15.lc_trk_g2_0
 (15 9)  (777 249)  (777 249)  routing T_15_15.sp4_h_r_24 <X> T_15_15.lc_trk_g2_0
 (16 9)  (778 249)  (778 249)  routing T_15_15.sp4_h_r_24 <X> T_15_15.lc_trk_g2_0
 (17 9)  (779 249)  (779 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (26 9)  (788 249)  (788 249)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 249)  (789 249)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 249)  (790 249)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (40 9)  (802 249)  (802 249)  LC_4 Logic Functioning bit
 (41 9)  (803 249)  (803 249)  LC_4 Logic Functioning bit
 (42 9)  (804 249)  (804 249)  LC_4 Logic Functioning bit
 (43 9)  (805 249)  (805 249)  LC_4 Logic Functioning bit
 (48 9)  (810 249)  (810 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (813 249)  (813 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 10)  (770 250)  (770 250)  routing T_15_15.sp4_v_t_42 <X> T_15_15.sp4_h_l_42
 (9 10)  (771 250)  (771 250)  routing T_15_15.sp4_v_t_42 <X> T_15_15.sp4_h_l_42
 (26 10)  (788 250)  (788 250)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 250)  (790 250)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 250)  (793 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 250)  (796 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (41 10)  (803 250)  (803 250)  LC_5 Logic Functioning bit
 (47 10)  (809 250)  (809 250)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (812 250)  (812 250)  Cascade bit: LH_LC05_inmux02_5

 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (3 12)  (765 252)  (765 252)  routing T_15_15.sp12_v_t_22 <X> T_15_15.sp12_h_r_1
 (14 12)  (776 252)  (776 252)  routing T_15_15.sp4_h_l_21 <X> T_15_15.lc_trk_g3_0
 (15 13)  (777 253)  (777 253)  routing T_15_15.sp4_h_l_21 <X> T_15_15.lc_trk_g3_0
 (16 13)  (778 253)  (778 253)  routing T_15_15.sp4_h_l_21 <X> T_15_15.lc_trk_g3_0
 (17 13)  (779 253)  (779 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (4 14)  (766 254)  (766 254)  routing T_15_15.sp4_h_r_3 <X> T_15_15.sp4_v_t_44
 (6 14)  (768 254)  (768 254)  routing T_15_15.sp4_h_r_3 <X> T_15_15.sp4_v_t_44
 (8 14)  (770 254)  (770 254)  routing T_15_15.sp4_v_t_47 <X> T_15_15.sp4_h_l_47
 (9 14)  (771 254)  (771 254)  routing T_15_15.sp4_v_t_47 <X> T_15_15.sp4_h_l_47
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (785 254)  (785 254)  routing T_15_15.sp12_v_b_23 <X> T_15_15.lc_trk_g3_7
 (5 15)  (767 255)  (767 255)  routing T_15_15.sp4_h_r_3 <X> T_15_15.sp4_v_t_44
 (15 15)  (777 255)  (777 255)  routing T_15_15.sp4_v_t_33 <X> T_15_15.lc_trk_g3_4
 (16 15)  (778 255)  (778 255)  routing T_15_15.sp4_v_t_33 <X> T_15_15.lc_trk_g3_4
 (17 15)  (779 255)  (779 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (783 255)  (783 255)  routing T_15_15.sp12_v_b_23 <X> T_15_15.lc_trk_g3_7


LogicTile_16_15

 (26 0)  (842 240)  (842 240)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 240)  (843 240)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 240)  (844 240)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 240)  (847 240)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 240)  (850 240)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 240)  (851 240)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.input_2_0
 (41 0)  (857 240)  (857 240)  LC_0 Logic Functioning bit
 (43 0)  (859 240)  (859 240)  LC_0 Logic Functioning bit
 (44 0)  (860 240)  (860 240)  LC_0 Logic Functioning bit
 (45 0)  (861 240)  (861 240)  LC_0 Logic Functioning bit
 (26 1)  (842 241)  (842 241)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 241)  (844 241)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 241)  (847 241)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 241)  (848 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (851 241)  (851 241)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.input_2_0
 (36 1)  (852 241)  (852 241)  LC_0 Logic Functioning bit
 (37 1)  (853 241)  (853 241)  LC_0 Logic Functioning bit
 (38 1)  (854 241)  (854 241)  LC_0 Logic Functioning bit
 (39 1)  (855 241)  (855 241)  LC_0 Logic Functioning bit
 (41 1)  (857 241)  (857 241)  LC_0 Logic Functioning bit
 (43 1)  (859 241)  (859 241)  LC_0 Logic Functioning bit
 (46 1)  (862 241)  (862 241)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (820 242)  (820 242)  routing T_16_15.sp4_h_r_0 <X> T_16_15.sp4_v_t_37
 (26 2)  (842 242)  (842 242)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 242)  (843 242)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 242)  (844 242)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (857 242)  (857 242)  LC_1 Logic Functioning bit
 (43 2)  (859 242)  (859 242)  LC_1 Logic Functioning bit
 (44 2)  (860 242)  (860 242)  LC_1 Logic Functioning bit
 (45 2)  (861 242)  (861 242)  LC_1 Logic Functioning bit
 (52 2)  (868 242)  (868 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (5 3)  (821 243)  (821 243)  routing T_16_15.sp4_h_r_0 <X> T_16_15.sp4_v_t_37
 (22 3)  (838 243)  (838 243)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (839 243)  (839 243)  routing T_16_15.sp12_h_r_14 <X> T_16_15.lc_trk_g0_6
 (26 3)  (842 243)  (842 243)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 243)  (843 243)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 243)  (844 243)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 243)  (852 243)  LC_1 Logic Functioning bit
 (37 3)  (853 243)  (853 243)  LC_1 Logic Functioning bit
 (38 3)  (854 243)  (854 243)  LC_1 Logic Functioning bit
 (39 3)  (855 243)  (855 243)  LC_1 Logic Functioning bit
 (41 3)  (857 243)  (857 243)  LC_1 Logic Functioning bit
 (43 3)  (859 243)  (859 243)  LC_1 Logic Functioning bit
 (11 4)  (827 244)  (827 244)  routing T_16_15.sp4_v_t_44 <X> T_16_15.sp4_v_b_5
 (13 4)  (829 244)  (829 244)  routing T_16_15.sp4_v_t_44 <X> T_16_15.sp4_v_b_5
 (21 4)  (837 244)  (837 244)  routing T_16_15.wire_logic_cluster/lc_3/out <X> T_16_15.lc_trk_g1_3
 (22 4)  (838 244)  (838 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (842 244)  (842 244)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 244)  (843 244)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 244)  (846 244)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (857 244)  (857 244)  LC_2 Logic Functioning bit
 (43 4)  (859 244)  (859 244)  LC_2 Logic Functioning bit
 (44 4)  (860 244)  (860 244)  LC_2 Logic Functioning bit
 (45 4)  (861 244)  (861 244)  LC_2 Logic Functioning bit
 (46 4)  (862 244)  (862 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (842 245)  (842 245)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 245)  (844 245)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 245)  (852 245)  LC_2 Logic Functioning bit
 (37 5)  (853 245)  (853 245)  LC_2 Logic Functioning bit
 (38 5)  (854 245)  (854 245)  LC_2 Logic Functioning bit
 (39 5)  (855 245)  (855 245)  LC_2 Logic Functioning bit
 (41 5)  (857 245)  (857 245)  LC_2 Logic Functioning bit
 (43 5)  (859 245)  (859 245)  LC_2 Logic Functioning bit
 (48 5)  (864 245)  (864 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (867 245)  (867 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (869 245)  (869 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (11 6)  (827 246)  (827 246)  routing T_16_15.sp4_h_r_11 <X> T_16_15.sp4_v_t_40
 (13 6)  (829 246)  (829 246)  routing T_16_15.sp4_h_r_11 <X> T_16_15.sp4_v_t_40
 (14 6)  (830 246)  (830 246)  routing T_16_15.sp4_h_l_9 <X> T_16_15.lc_trk_g1_4
 (26 6)  (842 246)  (842 246)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (857 246)  (857 246)  LC_3 Logic Functioning bit
 (43 6)  (859 246)  (859 246)  LC_3 Logic Functioning bit
 (44 6)  (860 246)  (860 246)  LC_3 Logic Functioning bit
 (45 6)  (861 246)  (861 246)  LC_3 Logic Functioning bit
 (46 6)  (862 246)  (862 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (869 246)  (869 246)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (12 7)  (828 247)  (828 247)  routing T_16_15.sp4_h_r_11 <X> T_16_15.sp4_v_t_40
 (14 7)  (830 247)  (830 247)  routing T_16_15.sp4_h_l_9 <X> T_16_15.lc_trk_g1_4
 (15 7)  (831 247)  (831 247)  routing T_16_15.sp4_h_l_9 <X> T_16_15.lc_trk_g1_4
 (16 7)  (832 247)  (832 247)  routing T_16_15.sp4_h_l_9 <X> T_16_15.lc_trk_g1_4
 (17 7)  (833 247)  (833 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (838 247)  (838 247)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (839 247)  (839 247)  routing T_16_15.sp12_h_r_14 <X> T_16_15.lc_trk_g1_6
 (26 7)  (842 247)  (842 247)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 247)  (843 247)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 247)  (844 247)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 247)  (846 247)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 247)  (852 247)  LC_3 Logic Functioning bit
 (37 7)  (853 247)  (853 247)  LC_3 Logic Functioning bit
 (38 7)  (854 247)  (854 247)  LC_3 Logic Functioning bit
 (39 7)  (855 247)  (855 247)  LC_3 Logic Functioning bit
 (41 7)  (857 247)  (857 247)  LC_3 Logic Functioning bit
 (43 7)  (859 247)  (859 247)  LC_3 Logic Functioning bit
 (53 7)  (869 247)  (869 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (831 248)  (831 248)  routing T_16_15.sp4_v_t_28 <X> T_16_15.lc_trk_g2_1
 (16 8)  (832 248)  (832 248)  routing T_16_15.sp4_v_t_28 <X> T_16_15.lc_trk_g2_1
 (17 8)  (833 248)  (833 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (28 8)  (844 248)  (844 248)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 248)  (852 248)  LC_4 Logic Functioning bit
 (37 8)  (853 248)  (853 248)  LC_4 Logic Functioning bit
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (44 8)  (860 248)  (860 248)  LC_4 Logic Functioning bit
 (40 9)  (856 249)  (856 249)  LC_4 Logic Functioning bit
 (41 9)  (857 249)  (857 249)  LC_4 Logic Functioning bit
 (42 9)  (858 249)  (858 249)  LC_4 Logic Functioning bit
 (43 9)  (859 249)  (859 249)  LC_4 Logic Functioning bit
 (46 9)  (862 249)  (862 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (869 249)  (869 249)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (27 10)  (843 250)  (843 250)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 250)  (844 250)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (37 10)  (853 250)  (853 250)  LC_5 Logic Functioning bit
 (38 10)  (854 250)  (854 250)  LC_5 Logic Functioning bit
 (39 10)  (855 250)  (855 250)  LC_5 Logic Functioning bit
 (44 10)  (860 250)  (860 250)  LC_5 Logic Functioning bit
 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (839 251)  (839 251)  routing T_16_15.sp4_h_r_30 <X> T_16_15.lc_trk_g2_6
 (24 11)  (840 251)  (840 251)  routing T_16_15.sp4_h_r_30 <X> T_16_15.lc_trk_g2_6
 (25 11)  (841 251)  (841 251)  routing T_16_15.sp4_h_r_30 <X> T_16_15.lc_trk_g2_6
 (30 11)  (846 251)  (846 251)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (40 11)  (856 251)  (856 251)  LC_5 Logic Functioning bit
 (41 11)  (857 251)  (857 251)  LC_5 Logic Functioning bit
 (42 11)  (858 251)  (858 251)  LC_5 Logic Functioning bit
 (43 11)  (859 251)  (859 251)  LC_5 Logic Functioning bit
 (46 11)  (862 251)  (862 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (830 252)  (830 252)  routing T_16_15.wire_logic_cluster/lc_0/out <X> T_16_15.lc_trk_g3_0
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 252)  (834 252)  routing T_16_15.wire_logic_cluster/lc_1/out <X> T_16_15.lc_trk_g3_1
 (21 12)  (837 252)  (837 252)  routing T_16_15.sp4_h_r_43 <X> T_16_15.lc_trk_g3_3
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (839 252)  (839 252)  routing T_16_15.sp4_h_r_43 <X> T_16_15.lc_trk_g3_3
 (24 12)  (840 252)  (840 252)  routing T_16_15.sp4_h_r_43 <X> T_16_15.lc_trk_g3_3
 (28 12)  (844 252)  (844 252)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 252)  (846 252)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 252)  (852 252)  LC_6 Logic Functioning bit
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (38 12)  (854 252)  (854 252)  LC_6 Logic Functioning bit
 (39 12)  (855 252)  (855 252)  LC_6 Logic Functioning bit
 (44 12)  (860 252)  (860 252)  LC_6 Logic Functioning bit
 (17 13)  (833 253)  (833 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (837 253)  (837 253)  routing T_16_15.sp4_h_r_43 <X> T_16_15.lc_trk_g3_3
 (30 13)  (846 253)  (846 253)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (40 13)  (856 253)  (856 253)  LC_6 Logic Functioning bit
 (41 13)  (857 253)  (857 253)  LC_6 Logic Functioning bit
 (42 13)  (858 253)  (858 253)  LC_6 Logic Functioning bit
 (43 13)  (859 253)  (859 253)  LC_6 Logic Functioning bit
 (48 13)  (864 253)  (864 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (867 253)  (867 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (21 14)  (837 254)  (837 254)  routing T_16_15.sp4_h_l_34 <X> T_16_15.lc_trk_g3_7
 (22 14)  (838 254)  (838 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (839 254)  (839 254)  routing T_16_15.sp4_h_l_34 <X> T_16_15.lc_trk_g3_7
 (24 14)  (840 254)  (840 254)  routing T_16_15.sp4_h_l_34 <X> T_16_15.lc_trk_g3_7
 (27 14)  (843 254)  (843 254)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 254)  (844 254)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 254)  (846 254)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (852 254)  (852 254)  LC_7 Logic Functioning bit
 (37 14)  (853 254)  (853 254)  LC_7 Logic Functioning bit
 (38 14)  (854 254)  (854 254)  LC_7 Logic Functioning bit
 (39 14)  (855 254)  (855 254)  LC_7 Logic Functioning bit
 (44 14)  (860 254)  (860 254)  LC_7 Logic Functioning bit
 (53 14)  (869 254)  (869 254)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (4 15)  (820 255)  (820 255)  routing T_16_15.sp4_h_r_1 <X> T_16_15.sp4_h_l_44
 (6 15)  (822 255)  (822 255)  routing T_16_15.sp4_h_r_1 <X> T_16_15.sp4_h_l_44
 (19 15)  (835 255)  (835 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (837 255)  (837 255)  routing T_16_15.sp4_h_l_34 <X> T_16_15.lc_trk_g3_7
 (22 15)  (838 255)  (838 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (839 255)  (839 255)  routing T_16_15.sp4_h_r_30 <X> T_16_15.lc_trk_g3_6
 (24 15)  (840 255)  (840 255)  routing T_16_15.sp4_h_r_30 <X> T_16_15.lc_trk_g3_6
 (25 15)  (841 255)  (841 255)  routing T_16_15.sp4_h_r_30 <X> T_16_15.lc_trk_g3_6
 (30 15)  (846 255)  (846 255)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (40 15)  (856 255)  (856 255)  LC_7 Logic Functioning bit
 (41 15)  (857 255)  (857 255)  LC_7 Logic Functioning bit
 (42 15)  (858 255)  (858 255)  LC_7 Logic Functioning bit
 (43 15)  (859 255)  (859 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (16 0)  (890 240)  (890 240)  routing T_17_15.sp12_h_l_14 <X> T_17_15.lc_trk_g0_1
 (17 0)  (891 240)  (891 240)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (9 1)  (883 241)  (883 241)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_v_b_1
 (18 1)  (892 241)  (892 241)  routing T_17_15.sp12_h_l_14 <X> T_17_15.lc_trk_g0_1
 (5 2)  (879 242)  (879 242)  routing T_17_15.sp4_v_b_0 <X> T_17_15.sp4_h_l_37
 (26 2)  (900 242)  (900 242)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 242)  (901 242)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 242)  (903 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 242)  (905 242)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 242)  (906 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 242)  (908 242)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 242)  (910 242)  LC_1 Logic Functioning bit
 (38 2)  (912 242)  (912 242)  LC_1 Logic Functioning bit
 (41 2)  (915 242)  (915 242)  LC_1 Logic Functioning bit
 (43 2)  (917 242)  (917 242)  LC_1 Logic Functioning bit
 (48 2)  (922 242)  (922 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (28 3)  (902 243)  (902 243)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 243)  (903 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 243)  (904 243)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 243)  (910 243)  LC_1 Logic Functioning bit
 (37 3)  (911 243)  (911 243)  LC_1 Logic Functioning bit
 (38 3)  (912 243)  (912 243)  LC_1 Logic Functioning bit
 (39 3)  (913 243)  (913 243)  LC_1 Logic Functioning bit
 (40 3)  (914 243)  (914 243)  LC_1 Logic Functioning bit
 (42 3)  (916 243)  (916 243)  LC_1 Logic Functioning bit
 (5 4)  (879 244)  (879 244)  routing T_17_15.sp4_v_b_3 <X> T_17_15.sp4_h_r_3
 (22 4)  (896 244)  (896 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (897 244)  (897 244)  routing T_17_15.sp4_v_b_19 <X> T_17_15.lc_trk_g1_3
 (24 4)  (898 244)  (898 244)  routing T_17_15.sp4_v_b_19 <X> T_17_15.lc_trk_g1_3
 (6 5)  (880 245)  (880 245)  routing T_17_15.sp4_v_b_3 <X> T_17_15.sp4_h_r_3
 (15 6)  (889 246)  (889 246)  routing T_17_15.sp4_h_r_5 <X> T_17_15.lc_trk_g1_5
 (16 6)  (890 246)  (890 246)  routing T_17_15.sp4_h_r_5 <X> T_17_15.lc_trk_g1_5
 (17 6)  (891 246)  (891 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (892 247)  (892 247)  routing T_17_15.sp4_h_r_5 <X> T_17_15.lc_trk_g1_5
 (21 8)  (895 248)  (895 248)  routing T_17_15.sp4_h_r_43 <X> T_17_15.lc_trk_g2_3
 (22 8)  (896 248)  (896 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (897 248)  (897 248)  routing T_17_15.sp4_h_r_43 <X> T_17_15.lc_trk_g2_3
 (24 8)  (898 248)  (898 248)  routing T_17_15.sp4_h_r_43 <X> T_17_15.lc_trk_g2_3
 (21 9)  (895 249)  (895 249)  routing T_17_15.sp4_h_r_43 <X> T_17_15.lc_trk_g2_3
 (5 10)  (879 250)  (879 250)  routing T_17_15.sp4_v_t_37 <X> T_17_15.sp4_h_l_43
 (12 10)  (886 250)  (886 250)  routing T_17_15.sp4_h_r_5 <X> T_17_15.sp4_h_l_45
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (3 11)  (877 251)  (877 251)  routing T_17_15.sp12_v_b_1 <X> T_17_15.sp12_h_l_22
 (4 11)  (878 251)  (878 251)  routing T_17_15.sp4_v_t_37 <X> T_17_15.sp4_h_l_43
 (6 11)  (880 251)  (880 251)  routing T_17_15.sp4_v_t_37 <X> T_17_15.sp4_h_l_43
 (13 11)  (887 251)  (887 251)  routing T_17_15.sp4_h_r_5 <X> T_17_15.sp4_h_l_45
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (897 251)  (897 251)  routing T_17_15.sp4_h_r_30 <X> T_17_15.lc_trk_g2_6
 (24 11)  (898 251)  (898 251)  routing T_17_15.sp4_h_r_30 <X> T_17_15.lc_trk_g2_6
 (25 11)  (899 251)  (899 251)  routing T_17_15.sp4_h_r_30 <X> T_17_15.lc_trk_g2_6
 (26 12)  (900 252)  (900 252)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 252)  (903 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 252)  (907 252)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 252)  (910 252)  LC_6 Logic Functioning bit
 (38 12)  (912 252)  (912 252)  LC_6 Logic Functioning bit
 (52 12)  (926 252)  (926 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (19 13)  (893 253)  (893 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (26 13)  (900 253)  (900 253)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 253)  (902 253)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 253)  (903 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 253)  (905 253)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (8 14)  (882 254)  (882 254)  routing T_17_15.sp4_v_t_47 <X> T_17_15.sp4_h_l_47
 (9 14)  (883 254)  (883 254)  routing T_17_15.sp4_v_t_47 <X> T_17_15.sp4_h_l_47
 (4 15)  (878 255)  (878 255)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_h_l_44
 (6 15)  (880 255)  (880 255)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_h_l_44


LogicTile_18_15

 (5 11)  (933 251)  (933 251)  routing T_18_15.sp4_h_l_43 <X> T_18_15.sp4_v_t_43
 (13 11)  (941 251)  (941 251)  routing T_18_15.sp4_v_b_3 <X> T_18_15.sp4_h_l_45
 (6 15)  (934 255)  (934 255)  routing T_18_15.sp4_h_r_9 <X> T_18_15.sp4_h_l_44


LogicTile_19_15

 (10 7)  (992 247)  (992 247)  routing T_19_15.sp4_h_l_46 <X> T_19_15.sp4_v_t_41
 (5 15)  (987 255)  (987 255)  routing T_19_15.sp4_h_l_44 <X> T_19_15.sp4_v_t_44


LogicTile_20_15

 (3 0)  (1039 240)  (1039 240)  routing T_20_15.sp12_h_r_0 <X> T_20_15.sp12_v_b_0
 (3 1)  (1039 241)  (1039 241)  routing T_20_15.sp12_h_r_0 <X> T_20_15.sp12_v_b_0
 (22 5)  (1058 245)  (1058 245)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1059 245)  (1059 245)  routing T_20_15.sp12_h_r_10 <X> T_20_15.lc_trk_g1_2
 (22 8)  (1058 248)  (1058 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1059 248)  (1059 248)  routing T_20_15.sp12_v_b_11 <X> T_20_15.lc_trk_g2_3
 (26 8)  (1062 248)  (1062 248)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (1064 248)  (1064 248)  routing T_20_15.lc_trk_g2_3 <X> T_20_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 248)  (1065 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 248)  (1068 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 248)  (1070 248)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 248)  (1071 248)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.input_2_4
 (36 8)  (1072 248)  (1072 248)  LC_4 Logic Functioning bit
 (38 8)  (1074 248)  (1074 248)  LC_4 Logic Functioning bit
 (43 8)  (1079 248)  (1079 248)  LC_4 Logic Functioning bit
 (47 8)  (1083 248)  (1083 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (52 8)  (1088 248)  (1088 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (28 9)  (1064 249)  (1064 249)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 249)  (1065 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 249)  (1066 249)  routing T_20_15.lc_trk_g2_3 <X> T_20_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 249)  (1067 249)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 249)  (1068 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1069 249)  (1069 249)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.input_2_4
 (34 9)  (1070 249)  (1070 249)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.input_2_4
 (35 9)  (1071 249)  (1071 249)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.input_2_4
 (36 9)  (1072 249)  (1072 249)  LC_4 Logic Functioning bit
 (37 9)  (1073 249)  (1073 249)  LC_4 Logic Functioning bit
 (39 9)  (1075 249)  (1075 249)  LC_4 Logic Functioning bit
 (43 9)  (1079 249)  (1079 249)  LC_4 Logic Functioning bit
 (48 9)  (1084 249)  (1084 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (1050 250)  (1050 250)  routing T_20_15.sp4_h_r_36 <X> T_20_15.lc_trk_g2_4
 (12 11)  (1048 251)  (1048 251)  routing T_20_15.sp4_h_l_45 <X> T_20_15.sp4_v_t_45
 (15 11)  (1051 251)  (1051 251)  routing T_20_15.sp4_h_r_36 <X> T_20_15.lc_trk_g2_4
 (16 11)  (1052 251)  (1052 251)  routing T_20_15.sp4_h_r_36 <X> T_20_15.lc_trk_g2_4
 (17 11)  (1053 251)  (1053 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (12 14)  (1048 254)  (1048 254)  routing T_20_15.sp4_h_r_8 <X> T_20_15.sp4_h_l_46
 (22 14)  (1058 254)  (1058 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (8 15)  (1044 255)  (1044 255)  routing T_20_15.sp4_h_l_47 <X> T_20_15.sp4_v_t_47
 (13 15)  (1049 255)  (1049 255)  routing T_20_15.sp4_h_r_8 <X> T_20_15.sp4_h_l_46
 (21 15)  (1057 255)  (1057 255)  routing T_20_15.sp4_r_v_b_47 <X> T_20_15.lc_trk_g3_7


LogicTile_21_15

 (8 2)  (1098 242)  (1098 242)  routing T_21_15.sp4_v_t_36 <X> T_21_15.sp4_h_l_36
 (9 2)  (1099 242)  (1099 242)  routing T_21_15.sp4_v_t_36 <X> T_21_15.sp4_h_l_36
 (6 5)  (1096 245)  (1096 245)  routing T_21_15.sp4_h_l_38 <X> T_21_15.sp4_h_r_3
 (12 6)  (1102 246)  (1102 246)  routing T_21_15.sp4_v_t_46 <X> T_21_15.sp4_h_l_40
 (16 6)  (1106 246)  (1106 246)  routing T_21_15.sp12_h_r_13 <X> T_21_15.lc_trk_g1_5
 (17 6)  (1107 246)  (1107 246)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (26 6)  (1116 246)  (1116 246)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 246)  (1117 246)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 246)  (1118 246)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 246)  (1119 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 246)  (1120 246)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 246)  (1121 246)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 246)  (1122 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 246)  (1124 246)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 246)  (1126 246)  LC_3 Logic Functioning bit
 (38 6)  (1128 246)  (1128 246)  LC_3 Logic Functioning bit
 (43 6)  (1133 246)  (1133 246)  LC_3 Logic Functioning bit
 (51 6)  (1141 246)  (1141 246)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (1142 246)  (1142 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (1143 246)  (1143 246)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (11 7)  (1101 247)  (1101 247)  routing T_21_15.sp4_v_t_46 <X> T_21_15.sp4_h_l_40
 (13 7)  (1103 247)  (1103 247)  routing T_21_15.sp4_v_t_46 <X> T_21_15.sp4_h_l_40
 (26 7)  (1116 247)  (1116 247)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 247)  (1118 247)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 247)  (1119 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (1122 247)  (1122 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (1123 247)  (1123 247)  routing T_21_15.lc_trk_g2_1 <X> T_21_15.input_2_3
 (36 7)  (1126 247)  (1126 247)  LC_3 Logic Functioning bit
 (37 7)  (1127 247)  (1127 247)  LC_3 Logic Functioning bit
 (39 7)  (1129 247)  (1129 247)  LC_3 Logic Functioning bit
 (43 7)  (1133 247)  (1133 247)  LC_3 Logic Functioning bit
 (17 8)  (1107 248)  (1107 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 10)  (1112 250)  (1112 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1113 250)  (1113 250)  routing T_21_15.sp4_h_r_31 <X> T_21_15.lc_trk_g2_7
 (24 10)  (1114 250)  (1114 250)  routing T_21_15.sp4_h_r_31 <X> T_21_15.lc_trk_g2_7
 (21 11)  (1111 251)  (1111 251)  routing T_21_15.sp4_h_r_31 <X> T_21_15.lc_trk_g2_7
 (16 14)  (1106 254)  (1106 254)  routing T_21_15.sp4_v_b_37 <X> T_21_15.lc_trk_g3_5
 (17 14)  (1107 254)  (1107 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1108 254)  (1108 254)  routing T_21_15.sp4_v_b_37 <X> T_21_15.lc_trk_g3_5
 (18 15)  (1108 255)  (1108 255)  routing T_21_15.sp4_v_b_37 <X> T_21_15.lc_trk_g3_5


LogicTile_22_15

 (9 12)  (1153 252)  (1153 252)  routing T_22_15.sp4_v_t_47 <X> T_22_15.sp4_h_r_10
 (5 14)  (1149 254)  (1149 254)  routing T_22_15.sp4_v_b_9 <X> T_22_15.sp4_h_l_44


LogicTile_23_15

 (3 2)  (1201 242)  (1201 242)  routing T_23_15.sp12_v_t_23 <X> T_23_15.sp12_h_l_23
 (2 8)  (1200 248)  (1200 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (9 10)  (1207 250)  (1207 250)  routing T_23_15.sp4_h_r_4 <X> T_23_15.sp4_h_l_42
 (10 10)  (1208 250)  (1208 250)  routing T_23_15.sp4_h_r_4 <X> T_23_15.sp4_h_l_42


LogicTile_24_15

 (12 10)  (1264 250)  (1264 250)  routing T_24_15.sp4_v_b_8 <X> T_24_15.sp4_h_l_45


RAM_Tile_25_15

 (15 0)  (1321 240)  (1321 240)  routing T_25_15.sp4_h_r_9 <X> T_25_15.lc_trk_g0_1
 (16 0)  (1322 240)  (1322 240)  routing T_25_15.sp4_h_r_9 <X> T_25_15.lc_trk_g0_1
 (17 0)  (1323 240)  (1323 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1324 240)  (1324 240)  routing T_25_15.sp4_h_r_9 <X> T_25_15.lc_trk_g0_1
 (22 0)  (1328 240)  (1328 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1329 240)  (1329 240)  routing T_25_15.sp12_h_r_11 <X> T_25_15.lc_trk_g0_3
 (26 0)  (1332 240)  (1332 240)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.input0_0
 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (17 1)  (1323 241)  (1323 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (1328 241)  (1328 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 1)  (1334 241)  (1334 241)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.input0_0
 (29 1)  (1335 241)  (1335 241)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_4 input0_0
 (0 2)  (1306 242)  (1306 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (1 2)  (1307 242)  (1307 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (1320 242)  (1320 242)  routing T_25_15.sp4_v_b_12 <X> T_25_15.lc_trk_g0_4
 (26 2)  (1332 242)  (1332 242)  routing T_25_15.lc_trk_g2_7 <X> T_25_15.input0_1
 (14 3)  (1320 243)  (1320 243)  routing T_25_15.sp4_v_b_12 <X> T_25_15.lc_trk_g0_4
 (16 3)  (1322 243)  (1322 243)  routing T_25_15.sp4_v_b_12 <X> T_25_15.lc_trk_g0_4
 (17 3)  (1323 243)  (1323 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_12 lc_trk_g0_4
 (26 3)  (1332 243)  (1332 243)  routing T_25_15.lc_trk_g2_7 <X> T_25_15.input0_1
 (28 3)  (1334 243)  (1334 243)  routing T_25_15.lc_trk_g2_7 <X> T_25_15.input0_1
 (29 3)  (1335 243)  (1335 243)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_7 input0_1
 (4 4)  (1310 244)  (1310 244)  routing T_25_15.sp4_h_l_38 <X> T_25_15.sp4_v_b_3
 (26 4)  (1332 244)  (1332 244)  routing T_25_15.lc_trk_g3_7 <X> T_25_15.input0_2
 (5 5)  (1311 245)  (1311 245)  routing T_25_15.sp4_h_l_38 <X> T_25_15.sp4_v_b_3
 (9 5)  (1315 245)  (1315 245)  routing T_25_15.sp4_v_t_41 <X> T_25_15.sp4_v_b_4
 (26 5)  (1332 245)  (1332 245)  routing T_25_15.lc_trk_g3_7 <X> T_25_15.input0_2
 (27 5)  (1333 245)  (1333 245)  routing T_25_15.lc_trk_g3_7 <X> T_25_15.input0_2
 (28 5)  (1334 245)  (1334 245)  routing T_25_15.lc_trk_g3_7 <X> T_25_15.input0_2
 (29 5)  (1335 245)  (1335 245)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (22 6)  (1328 246)  (1328 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (14 7)  (1320 247)  (1320 247)  routing T_25_15.sp12_h_r_20 <X> T_25_15.lc_trk_g1_4
 (16 7)  (1322 247)  (1322 247)  routing T_25_15.sp12_h_r_20 <X> T_25_15.lc_trk_g1_4
 (17 7)  (1323 247)  (1323 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (29 7)  (1335 247)  (1335 247)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (22 8)  (1328 248)  (1328 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (26 9)  (1332 249)  (1332 249)  routing T_25_15.lc_trk_g0_2 <X> T_25_15.input0_4
 (29 9)  (1335 249)  (1335 249)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_2 input0_4
 (30 9)  (1336 249)  (1336 249)  routing T_25_15.lc_trk_g0_3 <X> T_25_15.wire_bram/ram/WDATA_11
 (38 9)  (1344 249)  (1344 249)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (11 10)  (1317 250)  (1317 250)  routing T_25_15.sp4_h_l_38 <X> T_25_15.sp4_v_t_45
 (21 10)  (1327 250)  (1327 250)  routing T_25_15.sp4_v_b_31 <X> T_25_15.lc_trk_g2_7
 (22 10)  (1328 250)  (1328 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_31 lc_trk_g2_7
 (23 10)  (1329 250)  (1329 250)  routing T_25_15.sp4_v_b_31 <X> T_25_15.lc_trk_g2_7
 (26 10)  (1332 250)  (1332 250)  routing T_25_15.lc_trk_g1_4 <X> T_25_15.input0_5
 (17 11)  (1323 251)  (1323 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (1333 251)  (1333 251)  routing T_25_15.lc_trk_g1_4 <X> T_25_15.input0_5
 (29 11)  (1335 251)  (1335 251)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (1338 251)  (1338 251)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_0 input2_5
 (33 11)  (1339 251)  (1339 251)  routing T_25_15.lc_trk_g3_0 <X> T_25_15.input2_5
 (34 11)  (1340 251)  (1340 251)  routing T_25_15.lc_trk_g3_0 <X> T_25_15.input2_5
 (4 12)  (1310 252)  (1310 252)  routing T_25_15.sp4_h_l_38 <X> T_25_15.sp4_v_b_9
 (6 12)  (1312 252)  (1312 252)  routing T_25_15.sp4_h_l_38 <X> T_25_15.sp4_v_b_9
 (14 12)  (1320 252)  (1320 252)  routing T_25_15.sp4_h_r_40 <X> T_25_15.lc_trk_g3_0
 (25 12)  (1331 252)  (1331 252)  routing T_25_15.sp4_v_b_34 <X> T_25_15.lc_trk_g3_2
 (35 12)  (1341 252)  (1341 252)  routing T_25_15.lc_trk_g1_7 <X> T_25_15.input2_6
 (4 13)  (1310 253)  (1310 253)  routing T_25_15.sp4_v_t_41 <X> T_25_15.sp4_h_r_9
 (5 13)  (1311 253)  (1311 253)  routing T_25_15.sp4_h_l_38 <X> T_25_15.sp4_v_b_9
 (14 13)  (1320 253)  (1320 253)  routing T_25_15.sp4_h_r_40 <X> T_25_15.lc_trk_g3_0
 (15 13)  (1321 253)  (1321 253)  routing T_25_15.sp4_h_r_40 <X> T_25_15.lc_trk_g3_0
 (16 13)  (1322 253)  (1322 253)  routing T_25_15.sp4_h_r_40 <X> T_25_15.lc_trk_g3_0
 (17 13)  (1323 253)  (1323 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (1328 253)  (1328 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_34 lc_trk_g3_2
 (23 13)  (1329 253)  (1329 253)  routing T_25_15.sp4_v_b_34 <X> T_25_15.lc_trk_g3_2
 (25 13)  (1331 253)  (1331 253)  routing T_25_15.sp4_v_b_34 <X> T_25_15.lc_trk_g3_2
 (29 13)  (1335 253)  (1335 253)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_0 input0_6
 (32 13)  (1338 253)  (1338 253)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (1340 253)  (1340 253)  routing T_25_15.lc_trk_g1_7 <X> T_25_15.input2_6
 (35 13)  (1341 253)  (1341 253)  routing T_25_15.lc_trk_g1_7 <X> T_25_15.input2_6
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (21 14)  (1327 254)  (1327 254)  routing T_25_15.sp4_h_r_47 <X> T_25_15.lc_trk_g3_7
 (22 14)  (1328 254)  (1328 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_47 lc_trk_g3_7
 (23 14)  (1329 254)  (1329 254)  routing T_25_15.sp4_h_r_47 <X> T_25_15.lc_trk_g3_7
 (24 14)  (1330 254)  (1330 254)  routing T_25_15.sp4_h_r_47 <X> T_25_15.lc_trk_g3_7
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g0_4 <X> T_25_15.wire_bram/ram/RE
 (21 15)  (1327 255)  (1327 255)  routing T_25_15.sp4_h_r_47 <X> T_25_15.lc_trk_g3_7
 (26 15)  (1332 255)  (1332 255)  routing T_25_15.lc_trk_g2_3 <X> T_25_15.input0_7
 (28 15)  (1334 255)  (1334 255)  routing T_25_15.lc_trk_g2_3 <X> T_25_15.input0_7
 (29 15)  (1335 255)  (1335 255)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (32 15)  (1338 255)  (1338 255)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (1339 255)  (1339 255)  routing T_25_15.lc_trk_g3_2 <X> T_25_15.input2_7
 (34 15)  (1340 255)  (1340 255)  routing T_25_15.lc_trk_g3_2 <X> T_25_15.input2_7
 (35 15)  (1341 255)  (1341 255)  routing T_25_15.lc_trk_g3_2 <X> T_25_15.input2_7


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_v_t_23 <X> T_26_15.sp12_h_l_23
 (11 2)  (1359 242)  (1359 242)  routing T_26_15.sp4_v_b_11 <X> T_26_15.sp4_v_t_39
 (12 3)  (1360 243)  (1360 243)  routing T_26_15.sp4_v_b_11 <X> T_26_15.sp4_v_t_39
 (8 5)  (1356 245)  (1356 245)  routing T_26_15.sp4_h_l_47 <X> T_26_15.sp4_v_b_4
 (9 5)  (1357 245)  (1357 245)  routing T_26_15.sp4_h_l_47 <X> T_26_15.sp4_v_b_4
 (10 5)  (1358 245)  (1358 245)  routing T_26_15.sp4_h_l_47 <X> T_26_15.sp4_v_b_4
 (4 6)  (1352 246)  (1352 246)  routing T_26_15.sp4_v_b_7 <X> T_26_15.sp4_v_t_38
 (6 6)  (1354 246)  (1354 246)  routing T_26_15.sp4_v_b_7 <X> T_26_15.sp4_v_t_38
 (12 6)  (1360 246)  (1360 246)  routing T_26_15.sp4_v_b_5 <X> T_26_15.sp4_h_l_40
 (4 8)  (1352 248)  (1352 248)  routing T_26_15.sp4_v_t_43 <X> T_26_15.sp4_v_b_6
 (11 10)  (1359 250)  (1359 250)  routing T_26_15.sp4_v_b_5 <X> T_26_15.sp4_v_t_45
 (12 11)  (1360 251)  (1360 251)  routing T_26_15.sp4_v_b_5 <X> T_26_15.sp4_v_t_45
 (4 12)  (1352 252)  (1352 252)  routing T_26_15.sp4_h_l_44 <X> T_26_15.sp4_v_b_9
 (5 13)  (1353 253)  (1353 253)  routing T_26_15.sp4_h_l_44 <X> T_26_15.sp4_v_b_9
 (3 15)  (1351 255)  (1351 255)  routing T_26_15.sp12_h_l_22 <X> T_26_15.sp12_v_t_22


LogicTile_27_15

 (8 6)  (1410 246)  (1410 246)  routing T_27_15.sp4_v_t_47 <X> T_27_15.sp4_h_l_41
 (9 6)  (1411 246)  (1411 246)  routing T_27_15.sp4_v_t_47 <X> T_27_15.sp4_h_l_41
 (10 6)  (1412 246)  (1412 246)  routing T_27_15.sp4_v_t_47 <X> T_27_15.sp4_h_l_41


LogicTile_7_14

 (3 6)  (345 230)  (345 230)  routing T_7_14.sp12_h_r_0 <X> T_7_14.sp12_v_t_23
 (3 7)  (345 231)  (345 231)  routing T_7_14.sp12_h_r_0 <X> T_7_14.sp12_v_t_23


RAM_Tile_8_14

 (9 8)  (405 232)  (405 232)  routing T_8_14.sp4_v_t_42 <X> T_8_14.sp4_h_r_7
 (19 11)  (415 235)  (415 235)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_9_14

 (5 4)  (443 228)  (443 228)  routing T_9_14.sp4_v_t_38 <X> T_9_14.sp4_h_r_3
 (3 8)  (441 232)  (441 232)  routing T_9_14.sp12_h_r_1 <X> T_9_14.sp12_v_b_1
 (3 9)  (441 233)  (441 233)  routing T_9_14.sp12_h_r_1 <X> T_9_14.sp12_v_b_1
 (8 15)  (446 239)  (446 239)  routing T_9_14.sp4_h_r_10 <X> T_9_14.sp4_v_t_47
 (9 15)  (447 239)  (447 239)  routing T_9_14.sp4_h_r_10 <X> T_9_14.sp4_v_t_47


LogicTile_10_14

 (0 2)  (492 226)  (492 226)  routing T_10_14.glb_netwk_6 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (1 2)  (493 226)  (493 226)  routing T_10_14.glb_netwk_6 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (523 226)  (523 226)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 226)  (524 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 226)  (525 226)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 226)  (526 226)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 226)  (528 226)  LC_1 Logic Functioning bit
 (37 2)  (529 226)  (529 226)  LC_1 Logic Functioning bit
 (38 2)  (530 226)  (530 226)  LC_1 Logic Functioning bit
 (39 2)  (531 226)  (531 226)  LC_1 Logic Functioning bit
 (45 2)  (537 226)  (537 226)  LC_1 Logic Functioning bit
 (31 3)  (523 227)  (523 227)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 227)  (528 227)  LC_1 Logic Functioning bit
 (37 3)  (529 227)  (529 227)  LC_1 Logic Functioning bit
 (38 3)  (530 227)  (530 227)  LC_1 Logic Functioning bit
 (39 3)  (531 227)  (531 227)  LC_1 Logic Functioning bit
 (48 3)  (540 227)  (540 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 14)  (514 238)  (514 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (515 238)  (515 238)  routing T_10_14.sp4_h_r_31 <X> T_10_14.lc_trk_g3_7
 (24 14)  (516 238)  (516 238)  routing T_10_14.sp4_h_r_31 <X> T_10_14.lc_trk_g3_7
 (21 15)  (513 239)  (513 239)  routing T_10_14.sp4_h_r_31 <X> T_10_14.lc_trk_g3_7


LogicTile_11_14

 (21 0)  (567 224)  (567 224)  routing T_11_14.sp4_h_r_11 <X> T_11_14.lc_trk_g0_3
 (22 0)  (568 224)  (568 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (569 224)  (569 224)  routing T_11_14.sp4_h_r_11 <X> T_11_14.lc_trk_g0_3
 (24 0)  (570 224)  (570 224)  routing T_11_14.sp4_h_r_11 <X> T_11_14.lc_trk_g0_3
 (26 0)  (572 224)  (572 224)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 224)  (574 224)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 224)  (575 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 224)  (576 224)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 224)  (578 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (581 224)  (581 224)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.input_2_0
 (43 0)  (589 224)  (589 224)  LC_0 Logic Functioning bit
 (47 0)  (593 224)  (593 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (28 1)  (574 225)  (574 225)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 225)  (575 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 225)  (576 225)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 225)  (577 225)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 225)  (578 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (579 225)  (579 225)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.input_2_0
 (34 1)  (580 225)  (580 225)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.input_2_0
 (35 1)  (581 225)  (581 225)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.input_2_0
 (0 2)  (546 226)  (546 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (572 226)  (572 226)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 226)  (574 226)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 226)  (575 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 226)  (580 226)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 226)  (581 226)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.input_2_1
 (36 2)  (582 226)  (582 226)  LC_1 Logic Functioning bit
 (37 2)  (583 226)  (583 226)  LC_1 Logic Functioning bit
 (22 3)  (568 227)  (568 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (571 227)  (571 227)  routing T_11_14.sp4_r_v_b_30 <X> T_11_14.lc_trk_g0_6
 (26 3)  (572 227)  (572 227)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 227)  (573 227)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 227)  (574 227)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 227)  (575 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 227)  (576 227)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 227)  (577 227)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 227)  (578 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (579 227)  (579 227)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.input_2_1
 (34 3)  (580 227)  (580 227)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.input_2_1
 (36 3)  (582 227)  (582 227)  LC_1 Logic Functioning bit
 (37 3)  (583 227)  (583 227)  LC_1 Logic Functioning bit
 (38 3)  (584 227)  (584 227)  LC_1 Logic Functioning bit
 (41 3)  (587 227)  (587 227)  LC_1 Logic Functioning bit
 (47 3)  (593 227)  (593 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (22 4)  (568 228)  (568 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (22 9)  (568 233)  (568 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (22 10)  (568 234)  (568 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (14 11)  (560 235)  (560 235)  routing T_11_14.sp4_r_v_b_36 <X> T_11_14.lc_trk_g2_4
 (17 11)  (563 235)  (563 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (567 235)  (567 235)  routing T_11_14.sp4_r_v_b_39 <X> T_11_14.lc_trk_g2_7
 (3 14)  (549 238)  (549 238)  routing T_11_14.sp12_h_r_1 <X> T_11_14.sp12_v_t_22
 (14 14)  (560 238)  (560 238)  routing T_11_14.sp4_h_r_36 <X> T_11_14.lc_trk_g3_4
 (21 14)  (567 238)  (567 238)  routing T_11_14.sp4_v_t_26 <X> T_11_14.lc_trk_g3_7
 (22 14)  (568 238)  (568 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 238)  (569 238)  routing T_11_14.sp4_v_t_26 <X> T_11_14.lc_trk_g3_7
 (31 14)  (577 238)  (577 238)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 238)  (578 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 238)  (582 238)  LC_7 Logic Functioning bit
 (37 14)  (583 238)  (583 238)  LC_7 Logic Functioning bit
 (38 14)  (584 238)  (584 238)  LC_7 Logic Functioning bit
 (39 14)  (585 238)  (585 238)  LC_7 Logic Functioning bit
 (45 14)  (591 238)  (591 238)  LC_7 Logic Functioning bit
 (3 15)  (549 239)  (549 239)  routing T_11_14.sp12_h_r_1 <X> T_11_14.sp12_v_t_22
 (15 15)  (561 239)  (561 239)  routing T_11_14.sp4_h_r_36 <X> T_11_14.lc_trk_g3_4
 (16 15)  (562 239)  (562 239)  routing T_11_14.sp4_h_r_36 <X> T_11_14.lc_trk_g3_4
 (17 15)  (563 239)  (563 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (567 239)  (567 239)  routing T_11_14.sp4_v_t_26 <X> T_11_14.lc_trk_g3_7
 (22 15)  (568 239)  (568 239)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (569 239)  (569 239)  routing T_11_14.sp12_v_t_21 <X> T_11_14.lc_trk_g3_6
 (25 15)  (571 239)  (571 239)  routing T_11_14.sp12_v_t_21 <X> T_11_14.lc_trk_g3_6
 (31 15)  (577 239)  (577 239)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 239)  (582 239)  LC_7 Logic Functioning bit
 (37 15)  (583 239)  (583 239)  LC_7 Logic Functioning bit
 (38 15)  (584 239)  (584 239)  LC_7 Logic Functioning bit
 (39 15)  (585 239)  (585 239)  LC_7 Logic Functioning bit


LogicTile_12_14

 (14 1)  (614 225)  (614 225)  routing T_12_14.top_op_0 <X> T_12_14.lc_trk_g0_0
 (15 1)  (615 225)  (615 225)  routing T_12_14.top_op_0 <X> T_12_14.lc_trk_g0_0
 (17 1)  (617 225)  (617 225)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (608 226)  (608 226)  routing T_12_14.sp4_v_t_42 <X> T_12_14.sp4_h_l_36
 (9 2)  (609 226)  (609 226)  routing T_12_14.sp4_v_t_42 <X> T_12_14.sp4_h_l_36
 (10 2)  (610 226)  (610 226)  routing T_12_14.sp4_v_t_42 <X> T_12_14.sp4_h_l_36
 (15 2)  (615 226)  (615 226)  routing T_12_14.sp4_v_b_21 <X> T_12_14.lc_trk_g0_5
 (16 2)  (616 226)  (616 226)  routing T_12_14.sp4_v_b_21 <X> T_12_14.lc_trk_g0_5
 (17 2)  (617 226)  (617 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (3 6)  (603 230)  (603 230)  routing T_12_14.sp12_v_b_0 <X> T_12_14.sp12_v_t_23
 (11 6)  (611 230)  (611 230)  routing T_12_14.sp4_v_b_9 <X> T_12_14.sp4_v_t_40
 (13 6)  (613 230)  (613 230)  routing T_12_14.sp4_v_b_9 <X> T_12_14.sp4_v_t_40
 (26 6)  (626 230)  (626 230)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 230)  (628 230)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 230)  (633 230)  routing T_12_14.lc_trk_g2_0 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (37 6)  (637 230)  (637 230)  LC_3 Logic Functioning bit
 (38 6)  (638 230)  (638 230)  LC_3 Logic Functioning bit
 (39 6)  (639 230)  (639 230)  LC_3 Logic Functioning bit
 (41 6)  (641 230)  (641 230)  LC_3 Logic Functioning bit
 (43 6)  (643 230)  (643 230)  LC_3 Logic Functioning bit
 (17 7)  (617 231)  (617 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 7)  (627 231)  (627 231)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 231)  (636 231)  LC_3 Logic Functioning bit
 (38 7)  (638 231)  (638 231)  LC_3 Logic Functioning bit
 (22 8)  (622 232)  (622 232)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (624 232)  (624 232)  routing T_12_14.tnr_op_3 <X> T_12_14.lc_trk_g2_3
 (9 9)  (609 233)  (609 233)  routing T_12_14.sp4_v_t_42 <X> T_12_14.sp4_v_b_7
 (16 9)  (616 233)  (616 233)  routing T_12_14.sp12_v_b_8 <X> T_12_14.lc_trk_g2_0
 (17 9)  (617 233)  (617 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (16 10)  (616 234)  (616 234)  routing T_12_14.sp4_v_b_37 <X> T_12_14.lc_trk_g2_5
 (17 10)  (617 234)  (617 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (618 234)  (618 234)  routing T_12_14.sp4_v_b_37 <X> T_12_14.lc_trk_g2_5
 (26 10)  (626 234)  (626 234)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 234)  (631 234)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 234)  (633 234)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 234)  (634 234)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (40 10)  (640 234)  (640 234)  LC_5 Logic Functioning bit
 (47 10)  (647 234)  (647 234)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (651 234)  (651 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (618 235)  (618 235)  routing T_12_14.sp4_v_b_37 <X> T_12_14.lc_trk_g2_5
 (28 11)  (628 235)  (628 235)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 235)  (632 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (633 235)  (633 235)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.input_2_5
 (35 11)  (635 235)  (635 235)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.input_2_5
 (52 11)  (652 235)  (652 235)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (16 12)  (616 236)  (616 236)  routing T_12_14.sp4_v_b_33 <X> T_12_14.lc_trk_g3_1
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.sp4_v_b_33 <X> T_12_14.lc_trk_g3_1
 (27 12)  (627 236)  (627 236)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 236)  (628 236)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 236)  (630 236)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 236)  (631 236)  routing T_12_14.lc_trk_g0_5 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (37 12)  (637 236)  (637 236)  LC_6 Logic Functioning bit
 (38 12)  (638 236)  (638 236)  LC_6 Logic Functioning bit
 (41 12)  (641 236)  (641 236)  LC_6 Logic Functioning bit
 (45 12)  (645 236)  (645 236)  LC_6 Logic Functioning bit
 (50 12)  (650 236)  (650 236)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (652 236)  (652 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (53 12)  (653 236)  (653 236)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (8 13)  (608 237)  (608 237)  routing T_12_14.sp4_h_r_10 <X> T_12_14.sp4_v_b_10
 (18 13)  (618 237)  (618 237)  routing T_12_14.sp4_v_b_33 <X> T_12_14.lc_trk_g3_1
 (30 13)  (630 237)  (630 237)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 237)  (636 237)  LC_6 Logic Functioning bit
 (37 13)  (637 237)  (637 237)  LC_6 Logic Functioning bit
 (38 13)  (638 237)  (638 237)  LC_6 Logic Functioning bit
 (41 13)  (641 237)  (641 237)  LC_6 Logic Functioning bit
 (15 14)  (615 238)  (615 238)  routing T_12_14.tnr_op_5 <X> T_12_14.lc_trk_g3_5
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (625 238)  (625 238)  routing T_12_14.sp4_h_r_38 <X> T_12_14.lc_trk_g3_6
 (22 15)  (622 239)  (622 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (623 239)  (623 239)  routing T_12_14.sp4_h_r_38 <X> T_12_14.lc_trk_g3_6
 (24 15)  (624 239)  (624 239)  routing T_12_14.sp4_h_r_38 <X> T_12_14.lc_trk_g3_6


LogicTile_13_14

 (3 0)  (657 224)  (657 224)  routing T_13_14.sp12_h_r_0 <X> T_13_14.sp12_v_b_0
 (3 1)  (657 225)  (657 225)  routing T_13_14.sp12_h_r_0 <X> T_13_14.sp12_v_b_0
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (676 227)  (676 227)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (14 5)  (668 229)  (668 229)  routing T_13_14.top_op_0 <X> T_13_14.lc_trk_g1_0
 (15 5)  (669 229)  (669 229)  routing T_13_14.top_op_0 <X> T_13_14.lc_trk_g1_0
 (17 5)  (671 229)  (671 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (9 7)  (663 231)  (663 231)  routing T_13_14.sp4_v_b_4 <X> T_13_14.sp4_v_t_41
 (11 8)  (665 232)  (665 232)  routing T_13_14.sp4_h_r_3 <X> T_13_14.sp4_v_b_8
 (14 9)  (668 233)  (668 233)  routing T_13_14.tnl_op_0 <X> T_13_14.lc_trk_g2_0
 (15 9)  (669 233)  (669 233)  routing T_13_14.tnl_op_0 <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (0 10)  (654 234)  (654 234)  routing T_13_14.glb_netwk_2 <X> T_13_14.glb2local_2
 (1 10)  (655 234)  (655 234)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 234)  (684 234)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 234)  (687 234)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 234)  (689 234)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.input_2_5
 (37 10)  (691 234)  (691 234)  LC_5 Logic Functioning bit
 (40 10)  (694 234)  (694 234)  LC_5 Logic Functioning bit
 (42 10)  (696 234)  (696 234)  LC_5 Logic Functioning bit
 (45 10)  (699 234)  (699 234)  LC_5 Logic Functioning bit
 (27 11)  (681 235)  (681 235)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 235)  (684 235)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 235)  (686 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (687 235)  (687 235)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.input_2_5
 (34 11)  (688 235)  (688 235)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.input_2_5
 (14 15)  (668 239)  (668 239)  routing T_13_14.sp4_r_v_b_44 <X> T_13_14.lc_trk_g3_4
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_14_14

 (17 0)  (725 224)  (725 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 224)  (726 224)  routing T_14_14.wire_logic_cluster/lc_1/out <X> T_14_14.lc_trk_g0_1
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 226)  (738 226)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 226)  (741 226)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 226)  (745 226)  LC_1 Logic Functioning bit
 (38 2)  (746 226)  (746 226)  LC_1 Logic Functioning bit
 (45 2)  (753 226)  (753 226)  LC_1 Logic Functioning bit
 (28 3)  (736 227)  (736 227)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 227)  (738 227)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 227)  (740 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (47 3)  (755 227)  (755 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (709 228)  (709 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 228)  (731 228)  routing T_14_14.sp4_v_b_19 <X> T_14_14.lc_trk_g1_3
 (24 4)  (732 228)  (732 228)  routing T_14_14.sp4_v_b_19 <X> T_14_14.lc_trk_g1_3
 (0 5)  (708 229)  (708 229)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (1 5)  (709 229)  (709 229)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (22 6)  (730 230)  (730 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 230)  (732 230)  routing T_14_14.top_op_7 <X> T_14_14.lc_trk_g1_7
 (21 7)  (729 231)  (729 231)  routing T_14_14.top_op_7 <X> T_14_14.lc_trk_g1_7
 (14 8)  (722 232)  (722 232)  routing T_14_14.sp4_v_t_21 <X> T_14_14.lc_trk_g2_0
 (16 8)  (724 232)  (724 232)  routing T_14_14.sp12_v_t_14 <X> T_14_14.lc_trk_g2_1
 (17 8)  (725 232)  (725 232)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (14 9)  (722 233)  (722 233)  routing T_14_14.sp4_v_t_21 <X> T_14_14.lc_trk_g2_0
 (16 9)  (724 233)  (724 233)  routing T_14_14.sp4_v_t_21 <X> T_14_14.lc_trk_g2_0
 (17 9)  (725 233)  (725 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (726 233)  (726 233)  routing T_14_14.sp12_v_t_14 <X> T_14_14.lc_trk_g2_1
 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 233)  (732 233)  routing T_14_14.tnl_op_2 <X> T_14_14.lc_trk_g2_2
 (25 9)  (733 233)  (733 233)  routing T_14_14.tnl_op_2 <X> T_14_14.lc_trk_g2_2
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 234)  (726 234)  routing T_14_14.wire_logic_cluster/lc_5/out <X> T_14_14.lc_trk_g2_5
 (21 10)  (729 234)  (729 234)  routing T_14_14.wire_logic_cluster/lc_7/out <X> T_14_14.lc_trk_g2_7
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (733 234)  (733 234)  routing T_14_14.wire_logic_cluster/lc_6/out <X> T_14_14.lc_trk_g2_6
 (26 10)  (734 234)  (734 234)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 234)  (736 234)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 234)  (741 234)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (41 10)  (749 234)  (749 234)  LC_5 Logic Functioning bit
 (43 10)  (751 234)  (751 234)  LC_5 Logic Functioning bit
 (45 10)  (753 234)  (753 234)  LC_5 Logic Functioning bit
 (51 10)  (759 234)  (759 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (736 235)  (736 235)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 235)  (738 235)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 235)  (744 235)  LC_5 Logic Functioning bit
 (37 11)  (745 235)  (745 235)  LC_5 Logic Functioning bit
 (38 11)  (746 235)  (746 235)  LC_5 Logic Functioning bit
 (39 11)  (747 235)  (747 235)  LC_5 Logic Functioning bit
 (41 11)  (749 235)  (749 235)  LC_5 Logic Functioning bit
 (43 11)  (751 235)  (751 235)  LC_5 Logic Functioning bit
 (14 12)  (722 236)  (722 236)  routing T_14_14.bnl_op_0 <X> T_14_14.lc_trk_g3_0
 (15 12)  (723 236)  (723 236)  routing T_14_14.tnl_op_1 <X> T_14_14.lc_trk_g3_1
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (28 12)  (736 236)  (736 236)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 236)  (738 236)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 236)  (741 236)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 236)  (742 236)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 236)  (743 236)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.input_2_6
 (38 12)  (746 236)  (746 236)  LC_6 Logic Functioning bit
 (43 12)  (751 236)  (751 236)  LC_6 Logic Functioning bit
 (45 12)  (753 236)  (753 236)  LC_6 Logic Functioning bit
 (52 12)  (760 236)  (760 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (722 237)  (722 237)  routing T_14_14.bnl_op_0 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (726 237)  (726 237)  routing T_14_14.tnl_op_1 <X> T_14_14.lc_trk_g3_1
 (22 13)  (730 237)  (730 237)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (732 237)  (732 237)  routing T_14_14.tnl_op_2 <X> T_14_14.lc_trk_g3_2
 (25 13)  (733 237)  (733 237)  routing T_14_14.tnl_op_2 <X> T_14_14.lc_trk_g3_2
 (28 13)  (736 237)  (736 237)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 237)  (739 237)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 237)  (740 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 237)  (741 237)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.input_2_6
 (35 13)  (743 237)  (743 237)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.input_2_6
 (37 13)  (745 237)  (745 237)  LC_6 Logic Functioning bit
 (42 13)  (750 237)  (750 237)  LC_6 Logic Functioning bit
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (27 14)  (735 238)  (735 238)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 238)  (736 238)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 238)  (741 238)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 238)  (743 238)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_7
 (37 14)  (745 238)  (745 238)  LC_7 Logic Functioning bit
 (38 14)  (746 238)  (746 238)  LC_7 Logic Functioning bit
 (45 14)  (753 238)  (753 238)  LC_7 Logic Functioning bit
 (53 14)  (761 238)  (761 238)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (708 239)  (708 239)  routing T_14_14.glb_netwk_2 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (27 15)  (735 239)  (735 239)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 239)  (736 239)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 239)  (737 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 239)  (740 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (741 239)  (741 239)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_7
 (35 15)  (743 239)  (743 239)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_7
 (36 15)  (744 239)  (744 239)  LC_7 Logic Functioning bit
 (37 15)  (745 239)  (745 239)  LC_7 Logic Functioning bit
 (52 15)  (760 239)  (760 239)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_15_14

 (3 8)  (765 232)  (765 232)  routing T_15_14.sp12_v_t_22 <X> T_15_14.sp12_v_b_1
 (12 14)  (774 238)  (774 238)  routing T_15_14.sp4_v_t_40 <X> T_15_14.sp4_h_l_46
 (11 15)  (773 239)  (773 239)  routing T_15_14.sp4_v_t_40 <X> T_15_14.sp4_h_l_46
 (13 15)  (775 239)  (775 239)  routing T_15_14.sp4_v_t_40 <X> T_15_14.sp4_h_l_46


LogicTile_17_14

 (5 6)  (879 230)  (879 230)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_h_l_38
 (4 7)  (878 231)  (878 231)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_h_l_38
 (6 7)  (880 231)  (880 231)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_h_l_38
 (19 7)  (893 231)  (893 231)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_18_14

 (5 4)  (933 228)  (933 228)  routing T_18_14.sp4_v_b_9 <X> T_18_14.sp4_h_r_3
 (4 5)  (932 229)  (932 229)  routing T_18_14.sp4_v_b_9 <X> T_18_14.sp4_h_r_3
 (6 5)  (934 229)  (934 229)  routing T_18_14.sp4_v_b_9 <X> T_18_14.sp4_h_r_3
 (2 6)  (930 230)  (930 230)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_19_14

 (19 10)  (1001 234)  (1001 234)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_20_14

 (12 12)  (1048 236)  (1048 236)  routing T_20_14.sp4_v_b_5 <X> T_20_14.sp4_h_r_11
 (11 13)  (1047 237)  (1047 237)  routing T_20_14.sp4_v_b_5 <X> T_20_14.sp4_h_r_11
 (13 13)  (1049 237)  (1049 237)  routing T_20_14.sp4_v_b_5 <X> T_20_14.sp4_h_r_11


LogicTile_21_14

 (3 10)  (1093 234)  (1093 234)  routing T_21_14.sp12_v_t_22 <X> T_21_14.sp12_h_l_22
 (5 11)  (1095 235)  (1095 235)  routing T_21_14.sp4_h_l_43 <X> T_21_14.sp4_v_t_43
 (8 12)  (1098 236)  (1098 236)  routing T_21_14.sp4_v_b_4 <X> T_21_14.sp4_h_r_10
 (9 12)  (1099 236)  (1099 236)  routing T_21_14.sp4_v_b_4 <X> T_21_14.sp4_h_r_10
 (10 12)  (1100 236)  (1100 236)  routing T_21_14.sp4_v_b_4 <X> T_21_14.sp4_h_r_10
 (8 15)  (1098 239)  (1098 239)  routing T_21_14.sp4_v_b_7 <X> T_21_14.sp4_v_t_47
 (10 15)  (1100 239)  (1100 239)  routing T_21_14.sp4_v_b_7 <X> T_21_14.sp4_v_t_47


LogicTile_22_14

 (6 5)  (1150 229)  (1150 229)  routing T_22_14.sp4_h_l_38 <X> T_22_14.sp4_h_r_3
 (4 8)  (1148 232)  (1148 232)  routing T_22_14.sp4_v_t_43 <X> T_22_14.sp4_v_b_6
 (5 8)  (1149 232)  (1149 232)  routing T_22_14.sp4_v_t_43 <X> T_22_14.sp4_h_r_6


LogicTile_23_14

 (3 0)  (1201 224)  (1201 224)  routing T_23_14.sp12_v_t_23 <X> T_23_14.sp12_v_b_0


LogicTile_24_14

 (8 8)  (1260 232)  (1260 232)  routing T_24_14.sp4_h_l_46 <X> T_24_14.sp4_h_r_7
 (10 8)  (1262 232)  (1262 232)  routing T_24_14.sp4_h_l_46 <X> T_24_14.sp4_h_r_7
 (19 8)  (1271 232)  (1271 232)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


RAM_Tile_25_14

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (14 0)  (1320 224)  (1320 224)  routing T_25_14.sp4_v_b_0 <X> T_25_14.lc_trk_g0_0
 (22 0)  (1328 224)  (1328 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (1331 224)  (1331 224)  routing T_25_14.sp4_h_l_7 <X> T_25_14.lc_trk_g0_2
 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (16 1)  (1322 225)  (1322 225)  routing T_25_14.sp4_v_b_0 <X> T_25_14.lc_trk_g0_0
 (17 1)  (1323 225)  (1323 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (1328 225)  (1328 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1329 225)  (1329 225)  routing T_25_14.sp4_h_l_7 <X> T_25_14.lc_trk_g0_2
 (24 1)  (1330 225)  (1330 225)  routing T_25_14.sp4_h_l_7 <X> T_25_14.lc_trk_g0_2
 (25 1)  (1331 225)  (1331 225)  routing T_25_14.sp4_h_l_7 <X> T_25_14.lc_trk_g0_2
 (26 1)  (1332 225)  (1332 225)  routing T_25_14.lc_trk_g3_3 <X> T_25_14.input0_0
 (27 1)  (1333 225)  (1333 225)  routing T_25_14.lc_trk_g3_3 <X> T_25_14.input0_0
 (28 1)  (1334 225)  (1334 225)  routing T_25_14.lc_trk_g3_3 <X> T_25_14.input0_0
 (29 1)  (1335 225)  (1335 225)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (1 2)  (1307 226)  (1307 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (3 3)  (1309 227)  (1309 227)  routing T_25_14.sp12_v_b_0 <X> T_25_14.sp12_h_l_23
 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (15 3)  (1321 227)  (1321 227)  routing T_25_14.sp4_v_b_20 <X> T_25_14.lc_trk_g0_4
 (16 3)  (1322 227)  (1322 227)  routing T_25_14.sp4_v_b_20 <X> T_25_14.lc_trk_g0_4
 (17 3)  (1323 227)  (1323 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (26 3)  (1332 227)  (1332 227)  routing T_25_14.lc_trk_g1_2 <X> T_25_14.input0_1
 (27 3)  (1333 227)  (1333 227)  routing T_25_14.lc_trk_g1_2 <X> T_25_14.input0_1
 (29 3)  (1335 227)  (1335 227)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_2 input0_1
 (1 4)  (1307 228)  (1307 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (26 4)  (1332 228)  (1332 228)  routing T_25_14.lc_trk_g3_7 <X> T_25_14.input0_2
 (1 5)  (1307 229)  (1307 229)  routing T_25_14.lc_trk_g0_2 <X> T_25_14.wire_bram/ram/WCLKE
 (22 5)  (1328 229)  (1328 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 229)  (1331 229)  routing T_25_14.sp4_r_v_b_26 <X> T_25_14.lc_trk_g1_2
 (26 5)  (1332 229)  (1332 229)  routing T_25_14.lc_trk_g3_7 <X> T_25_14.input0_2
 (27 5)  (1333 229)  (1333 229)  routing T_25_14.lc_trk_g3_7 <X> T_25_14.input0_2
 (28 5)  (1334 229)  (1334 229)  routing T_25_14.lc_trk_g3_7 <X> T_25_14.input0_2
 (29 5)  (1335 229)  (1335 229)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (6 6)  (1312 230)  (1312 230)  routing T_25_14.sp4_v_b_0 <X> T_25_14.sp4_v_t_38
 (5 7)  (1311 231)  (1311 231)  routing T_25_14.sp4_v_b_0 <X> T_25_14.sp4_v_t_38
 (26 7)  (1332 231)  (1332 231)  routing T_25_14.lc_trk_g0_3 <X> T_25_14.input0_3
 (29 7)  (1335 231)  (1335 231)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (21 8)  (1327 232)  (1327 232)  routing T_25_14.sp4_h_l_30 <X> T_25_14.lc_trk_g2_3
 (22 8)  (1328 232)  (1328 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_30 lc_trk_g2_3
 (23 8)  (1329 232)  (1329 232)  routing T_25_14.sp4_h_l_30 <X> T_25_14.lc_trk_g2_3
 (24 8)  (1330 232)  (1330 232)  routing T_25_14.sp4_h_l_30 <X> T_25_14.lc_trk_g2_3
 (26 8)  (1332 232)  (1332 232)  routing T_25_14.lc_trk_g0_4 <X> T_25_14.input0_4
 (28 8)  (1334 232)  (1334 232)  routing T_25_14.lc_trk_g2_3 <X> T_25_14.wire_bram/ram/WDATA_3
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (39 8)  (1345 232)  (1345 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (14 9)  (1320 233)  (1320 233)  routing T_25_14.sp4_r_v_b_32 <X> T_25_14.lc_trk_g2_0
 (17 9)  (1323 233)  (1323 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (1327 233)  (1327 233)  routing T_25_14.sp4_h_l_30 <X> T_25_14.lc_trk_g2_3
 (29 9)  (1335 233)  (1335 233)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_4 input0_4
 (30 9)  (1336 233)  (1336 233)  routing T_25_14.lc_trk_g2_3 <X> T_25_14.wire_bram/ram/WDATA_3
 (14 10)  (1320 234)  (1320 234)  routing T_25_14.sp4_v_b_28 <X> T_25_14.lc_trk_g2_4
 (22 10)  (1328 234)  (1328 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1329 234)  (1329 234)  routing T_25_14.sp12_v_b_23 <X> T_25_14.lc_trk_g2_7
 (16 11)  (1322 235)  (1322 235)  routing T_25_14.sp4_v_b_28 <X> T_25_14.lc_trk_g2_4
 (17 11)  (1323 235)  (1323 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (21 11)  (1327 235)  (1327 235)  routing T_25_14.sp12_v_b_23 <X> T_25_14.lc_trk_g2_7
 (27 11)  (1333 235)  (1333 235)  routing T_25_14.lc_trk_g3_0 <X> T_25_14.input0_5
 (28 11)  (1334 235)  (1334 235)  routing T_25_14.lc_trk_g3_0 <X> T_25_14.input0_5
 (29 11)  (1335 235)  (1335 235)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (32 11)  (1338 235)  (1338 235)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_2 input2_5
 (33 11)  (1339 235)  (1339 235)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.input2_5
 (34 11)  (1340 235)  (1340 235)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.input2_5
 (35 11)  (1341 235)  (1341 235)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.input2_5
 (14 12)  (1320 236)  (1320 236)  routing T_25_14.sp4_v_t_13 <X> T_25_14.lc_trk_g3_0
 (22 12)  (1328 236)  (1328 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (1331 236)  (1331 236)  routing T_25_14.sp4_v_t_23 <X> T_25_14.lc_trk_g3_2
 (16 13)  (1322 237)  (1322 237)  routing T_25_14.sp4_v_t_13 <X> T_25_14.lc_trk_g3_0
 (17 13)  (1323 237)  (1323 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_13 lc_trk_g3_0
 (22 13)  (1328 237)  (1328 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1329 237)  (1329 237)  routing T_25_14.sp4_v_t_23 <X> T_25_14.lc_trk_g3_2
 (25 13)  (1331 237)  (1331 237)  routing T_25_14.sp4_v_t_23 <X> T_25_14.lc_trk_g3_2
 (28 13)  (1334 237)  (1334 237)  routing T_25_14.lc_trk_g2_0 <X> T_25_14.input0_6
 (29 13)  (1335 237)  (1335 237)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (32 13)  (1338 237)  (1338 237)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_0 input2_6
 (0 14)  (1306 238)  (1306 238)  routing T_25_14.lc_trk_g2_4 <X> T_25_14.wire_bram/ram/WE
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (21 14)  (1327 238)  (1327 238)  routing T_25_14.sp4_v_t_26 <X> T_25_14.lc_trk_g3_7
 (22 14)  (1328 238)  (1328 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1329 238)  (1329 238)  routing T_25_14.sp4_v_t_26 <X> T_25_14.lc_trk_g3_7
 (25 14)  (1331 238)  (1331 238)  routing T_25_14.sp4_h_l_27 <X> T_25_14.lc_trk_g3_6
 (26 14)  (1332 238)  (1332 238)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.input0_7
 (35 14)  (1341 238)  (1341 238)  routing T_25_14.lc_trk_g2_7 <X> T_25_14.input2_7
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g2_4 <X> T_25_14.wire_bram/ram/WE
 (8 15)  (1314 239)  (1314 239)  routing T_25_14.sp4_h_l_47 <X> T_25_14.sp4_v_t_47
 (21 15)  (1327 239)  (1327 239)  routing T_25_14.sp4_v_t_26 <X> T_25_14.lc_trk_g3_7
 (22 15)  (1328 239)  (1328 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (1329 239)  (1329 239)  routing T_25_14.sp4_h_l_27 <X> T_25_14.lc_trk_g3_6
 (24 15)  (1330 239)  (1330 239)  routing T_25_14.sp4_h_l_27 <X> T_25_14.lc_trk_g3_6
 (26 15)  (1332 239)  (1332 239)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.input0_7
 (27 15)  (1333 239)  (1333 239)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.input0_7
 (28 15)  (1334 239)  (1334 239)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.input0_7
 (29 15)  (1335 239)  (1335 239)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (1338 239)  (1338 239)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (1339 239)  (1339 239)  routing T_25_14.lc_trk_g2_7 <X> T_25_14.input2_7
 (35 15)  (1341 239)  (1341 239)  routing T_25_14.lc_trk_g2_7 <X> T_25_14.input2_7


LogicTile_26_14

 (5 7)  (1353 231)  (1353 231)  routing T_26_14.sp4_h_l_38 <X> T_26_14.sp4_v_t_38


IO_Tile_33_14

 (11 2)  (1737 226)  (1737 226)  routing T_33_14.span4_vert_b_1 <X> T_33_14.span4_vert_t_13


RAM_Tile_8_13

 (3 4)  (399 212)  (399 212)  routing T_8_13.sp12_v_b_0 <X> T_8_13.sp12_h_r_0
 (4 4)  (400 212)  (400 212)  routing T_8_13.sp4_v_t_38 <X> T_8_13.sp4_v_b_3
 (3 5)  (399 213)  (399 213)  routing T_8_13.sp12_v_b_0 <X> T_8_13.sp12_h_r_0
 (19 6)  (415 214)  (415 214)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_t_6
 (3 8)  (399 216)  (399 216)  routing T_8_13.sp12_h_r_1 <X> T_8_13.sp12_v_b_1
 (3 9)  (399 217)  (399 217)  routing T_8_13.sp12_h_r_1 <X> T_8_13.sp12_v_b_1
 (5 12)  (401 220)  (401 220)  routing T_8_13.sp4_v_t_44 <X> T_8_13.sp4_h_r_9
 (3 14)  (399 222)  (399 222)  routing T_8_13.sp12_h_r_1 <X> T_8_13.sp12_v_t_22
 (3 15)  (399 223)  (399 223)  routing T_8_13.sp12_h_r_1 <X> T_8_13.sp12_v_t_22


LogicTile_9_13

 (19 13)  (457 221)  (457 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_11_13

 (0 2)  (546 210)  (546 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (1 2)  (547 210)  (547 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (559 210)  (559 210)  routing T_11_13.sp4_h_r_2 <X> T_11_13.sp4_v_t_39
 (12 3)  (558 211)  (558 211)  routing T_11_13.sp4_h_r_2 <X> T_11_13.sp4_v_t_39
 (14 10)  (560 218)  (560 218)  routing T_11_13.sp4_h_r_44 <X> T_11_13.lc_trk_g2_4
 (19 10)  (565 218)  (565 218)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (14 11)  (560 219)  (560 219)  routing T_11_13.sp4_h_r_44 <X> T_11_13.lc_trk_g2_4
 (15 11)  (561 219)  (561 219)  routing T_11_13.sp4_h_r_44 <X> T_11_13.lc_trk_g2_4
 (16 11)  (562 219)  (562 219)  routing T_11_13.sp4_h_r_44 <X> T_11_13.lc_trk_g2_4
 (17 11)  (563 219)  (563 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (31 14)  (577 222)  (577 222)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 222)  (578 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 222)  (579 222)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 222)  (582 222)  LC_7 Logic Functioning bit
 (37 14)  (583 222)  (583 222)  LC_7 Logic Functioning bit
 (38 14)  (584 222)  (584 222)  LC_7 Logic Functioning bit
 (39 14)  (585 222)  (585 222)  LC_7 Logic Functioning bit
 (45 14)  (591 222)  (591 222)  LC_7 Logic Functioning bit
 (51 14)  (597 222)  (597 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (36 15)  (582 223)  (582 223)  LC_7 Logic Functioning bit
 (37 15)  (583 223)  (583 223)  LC_7 Logic Functioning bit
 (38 15)  (584 223)  (584 223)  LC_7 Logic Functioning bit
 (39 15)  (585 223)  (585 223)  LC_7 Logic Functioning bit


LogicTile_12_13

 (3 0)  (603 208)  (603 208)  routing T_12_13.sp12_v_t_23 <X> T_12_13.sp12_v_b_0
 (22 0)  (622 208)  (622 208)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 208)  (624 208)  routing T_12_13.bot_op_3 <X> T_12_13.lc_trk_g0_3
 (16 1)  (616 209)  (616 209)  routing T_12_13.sp12_h_r_8 <X> T_12_13.lc_trk_g0_0
 (17 1)  (617 209)  (617 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (622 209)  (622 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 209)  (623 209)  routing T_12_13.sp4_v_b_18 <X> T_12_13.lc_trk_g0_2
 (24 1)  (624 209)  (624 209)  routing T_12_13.sp4_v_b_18 <X> T_12_13.lc_trk_g0_2
 (13 2)  (613 210)  (613 210)  routing T_12_13.sp4_h_r_2 <X> T_12_13.sp4_v_t_39
 (17 2)  (617 210)  (617 210)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (618 210)  (618 210)  routing T_12_13.bnr_op_5 <X> T_12_13.lc_trk_g0_5
 (28 2)  (628 210)  (628 210)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 210)  (629 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 210)  (630 210)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 210)  (631 210)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 210)  (634 210)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 210)  (636 210)  LC_1 Logic Functioning bit
 (38 2)  (638 210)  (638 210)  LC_1 Logic Functioning bit
 (40 2)  (640 210)  (640 210)  LC_1 Logic Functioning bit
 (42 2)  (642 210)  (642 210)  LC_1 Logic Functioning bit
 (8 3)  (608 211)  (608 211)  routing T_12_13.sp4_h_l_36 <X> T_12_13.sp4_v_t_36
 (12 3)  (612 211)  (612 211)  routing T_12_13.sp4_h_r_2 <X> T_12_13.sp4_v_t_39
 (18 3)  (618 211)  (618 211)  routing T_12_13.bnr_op_5 <X> T_12_13.lc_trk_g0_5
 (30 3)  (630 211)  (630 211)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 211)  (631 211)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 211)  (636 211)  LC_1 Logic Functioning bit
 (38 3)  (638 211)  (638 211)  LC_1 Logic Functioning bit
 (40 3)  (640 211)  (640 211)  LC_1 Logic Functioning bit
 (42 3)  (642 211)  (642 211)  LC_1 Logic Functioning bit
 (53 3)  (653 211)  (653 211)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 4)  (617 212)  (617 212)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 212)  (618 212)  routing T_12_13.wire_logic_cluster/lc_1/out <X> T_12_13.lc_trk_g1_1
 (27 4)  (627 212)  (627 212)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 212)  (628 212)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 212)  (631 212)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 212)  (633 212)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 212)  (636 212)  LC_2 Logic Functioning bit
 (38 4)  (638 212)  (638 212)  LC_2 Logic Functioning bit
 (50 4)  (650 212)  (650 212)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (608 213)  (608 213)  routing T_12_13.sp4_h_r_4 <X> T_12_13.sp4_v_b_4
 (22 5)  (622 213)  (622 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (623 213)  (623 213)  routing T_12_13.sp4_v_b_18 <X> T_12_13.lc_trk_g1_2
 (24 5)  (624 213)  (624 213)  routing T_12_13.sp4_v_b_18 <X> T_12_13.lc_trk_g1_2
 (26 5)  (626 213)  (626 213)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 213)  (629 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (637 213)  (637 213)  LC_2 Logic Functioning bit
 (38 5)  (638 213)  (638 213)  LC_2 Logic Functioning bit
 (39 5)  (639 213)  (639 213)  LC_2 Logic Functioning bit
 (41 5)  (641 213)  (641 213)  LC_2 Logic Functioning bit
 (48 5)  (648 213)  (648 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 6)  (622 214)  (622 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (623 214)  (623 214)  routing T_12_13.sp4_v_b_23 <X> T_12_13.lc_trk_g1_7
 (24 6)  (624 214)  (624 214)  routing T_12_13.sp4_v_b_23 <X> T_12_13.lc_trk_g1_7
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 214)  (633 214)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 214)  (634 214)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 214)  (636 214)  LC_3 Logic Functioning bit
 (38 6)  (638 214)  (638 214)  LC_3 Logic Functioning bit
 (41 6)  (641 214)  (641 214)  LC_3 Logic Functioning bit
 (43 6)  (643 214)  (643 214)  LC_3 Logic Functioning bit
 (28 7)  (628 215)  (628 215)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 215)  (629 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (637 215)  (637 215)  LC_3 Logic Functioning bit
 (39 7)  (639 215)  (639 215)  LC_3 Logic Functioning bit
 (41 7)  (641 215)  (641 215)  LC_3 Logic Functioning bit
 (43 7)  (643 215)  (643 215)  LC_3 Logic Functioning bit
 (16 8)  (616 216)  (616 216)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g2_1
 (17 8)  (617 216)  (617 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (618 216)  (618 216)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g2_1
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 216)  (630 216)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 216)  (636 216)  LC_4 Logic Functioning bit
 (40 8)  (640 216)  (640 216)  LC_4 Logic Functioning bit
 (41 8)  (641 216)  (641 216)  LC_4 Logic Functioning bit
 (42 8)  (642 216)  (642 216)  LC_4 Logic Functioning bit
 (43 8)  (643 216)  (643 216)  LC_4 Logic Functioning bit
 (50 8)  (650 216)  (650 216)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (651 216)  (651 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (10 9)  (610 217)  (610 217)  routing T_12_13.sp4_h_r_2 <X> T_12_13.sp4_v_b_7
 (14 9)  (614 217)  (614 217)  routing T_12_13.sp4_r_v_b_32 <X> T_12_13.lc_trk_g2_0
 (17 9)  (617 217)  (617 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (618 217)  (618 217)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g2_1
 (28 9)  (628 217)  (628 217)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 217)  (629 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 217)  (631 217)  routing T_12_13.lc_trk_g0_3 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 217)  (636 217)  LC_4 Logic Functioning bit
 (40 9)  (640 217)  (640 217)  LC_4 Logic Functioning bit
 (42 9)  (642 217)  (642 217)  LC_4 Logic Functioning bit
 (16 10)  (616 218)  (616 218)  routing T_12_13.sp12_v_t_10 <X> T_12_13.lc_trk_g2_5
 (17 10)  (617 218)  (617 218)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (22 10)  (622 218)  (622 218)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (624 218)  (624 218)  routing T_12_13.tnl_op_7 <X> T_12_13.lc_trk_g2_7
 (25 10)  (625 218)  (625 218)  routing T_12_13.sp4_v_b_38 <X> T_12_13.lc_trk_g2_6
 (27 10)  (627 218)  (627 218)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 218)  (631 218)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 218)  (633 218)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 218)  (634 218)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 218)  (636 218)  LC_5 Logic Functioning bit
 (37 10)  (637 218)  (637 218)  LC_5 Logic Functioning bit
 (39 10)  (639 218)  (639 218)  LC_5 Logic Functioning bit
 (43 10)  (643 218)  (643 218)  LC_5 Logic Functioning bit
 (50 10)  (650 218)  (650 218)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (652 218)  (652 218)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (21 11)  (621 219)  (621 219)  routing T_12_13.tnl_op_7 <X> T_12_13.lc_trk_g2_7
 (22 11)  (622 219)  (622 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (623 219)  (623 219)  routing T_12_13.sp4_v_b_38 <X> T_12_13.lc_trk_g2_6
 (25 11)  (625 219)  (625 219)  routing T_12_13.sp4_v_b_38 <X> T_12_13.lc_trk_g2_6
 (26 11)  (626 219)  (626 219)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 219)  (627 219)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 219)  (629 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 219)  (631 219)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 219)  (637 219)  LC_5 Logic Functioning bit
 (42 11)  (642 219)  (642 219)  LC_5 Logic Functioning bit
 (4 12)  (604 220)  (604 220)  routing T_12_13.sp4_v_t_36 <X> T_12_13.sp4_v_b_9
 (6 12)  (606 220)  (606 220)  routing T_12_13.sp4_v_t_36 <X> T_12_13.sp4_v_b_9
 (14 12)  (614 220)  (614 220)  routing T_12_13.rgt_op_0 <X> T_12_13.lc_trk_g3_0
 (17 12)  (617 220)  (617 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (31 12)  (631 220)  (631 220)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 220)  (633 220)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (40 12)  (640 220)  (640 220)  LC_6 Logic Functioning bit
 (41 12)  (641 220)  (641 220)  LC_6 Logic Functioning bit
 (42 12)  (642 220)  (642 220)  LC_6 Logic Functioning bit
 (43 12)  (643 220)  (643 220)  LC_6 Logic Functioning bit
 (15 13)  (615 221)  (615 221)  routing T_12_13.rgt_op_0 <X> T_12_13.lc_trk_g3_0
 (17 13)  (617 221)  (617 221)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (31 13)  (631 221)  (631 221)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (40 13)  (640 221)  (640 221)  LC_6 Logic Functioning bit
 (41 13)  (641 221)  (641 221)  LC_6 Logic Functioning bit
 (42 13)  (642 221)  (642 221)  LC_6 Logic Functioning bit
 (43 13)  (643 221)  (643 221)  LC_6 Logic Functioning bit
 (46 13)  (646 221)  (646 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (3 14)  (603 222)  (603 222)  routing T_12_13.sp12_h_r_1 <X> T_12_13.sp12_v_t_22
 (22 14)  (622 222)  (622 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (623 222)  (623 222)  routing T_12_13.sp4_h_r_31 <X> T_12_13.lc_trk_g3_7
 (24 14)  (624 222)  (624 222)  routing T_12_13.sp4_h_r_31 <X> T_12_13.lc_trk_g3_7
 (3 15)  (603 223)  (603 223)  routing T_12_13.sp12_h_r_1 <X> T_12_13.sp12_v_t_22
 (21 15)  (621 223)  (621 223)  routing T_12_13.sp4_h_r_31 <X> T_12_13.lc_trk_g3_7


LogicTile_13_13

 (26 0)  (680 208)  (680 208)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 208)  (681 208)  routing T_13_13.lc_trk_g1_0 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 208)  (687 208)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 208)  (688 208)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 208)  (691 208)  LC_0 Logic Functioning bit
 (39 0)  (693 208)  (693 208)  LC_0 Logic Functioning bit
 (41 0)  (695 208)  (695 208)  LC_0 Logic Functioning bit
 (43 0)  (697 208)  (697 208)  LC_0 Logic Functioning bit
 (45 0)  (699 208)  (699 208)  LC_0 Logic Functioning bit
 (27 1)  (681 209)  (681 209)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 209)  (682 209)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 209)  (683 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 209)  (685 209)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 209)  (690 209)  LC_0 Logic Functioning bit
 (37 1)  (691 209)  (691 209)  LC_0 Logic Functioning bit
 (38 1)  (692 209)  (692 209)  LC_0 Logic Functioning bit
 (39 1)  (693 209)  (693 209)  LC_0 Logic Functioning bit
 (47 1)  (701 209)  (701 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (53 1)  (707 209)  (707 209)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (654 212)  (654 212)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 4)  (655 212)  (655 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (668 212)  (668 212)  routing T_13_13.wire_logic_cluster/lc_0/out <X> T_13_13.lc_trk_g1_0
 (1 5)  (655 213)  (655 213)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (17 5)  (671 213)  (671 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (3 6)  (657 214)  (657 214)  routing T_13_13.sp12_h_r_0 <X> T_13_13.sp12_v_t_23
 (3 7)  (657 215)  (657 215)  routing T_13_13.sp12_h_r_0 <X> T_13_13.sp12_v_t_23
 (8 7)  (662 215)  (662 215)  routing T_13_13.sp4_v_b_1 <X> T_13_13.sp4_v_t_41
 (10 7)  (664 215)  (664 215)  routing T_13_13.sp4_v_b_1 <X> T_13_13.sp4_v_t_41
 (22 9)  (676 217)  (676 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (679 217)  (679 217)  routing T_13_13.sp4_r_v_b_34 <X> T_13_13.lc_trk_g2_2
 (4 12)  (658 220)  (658 220)  routing T_13_13.sp4_v_t_36 <X> T_13_13.sp4_v_b_9
 (6 12)  (660 220)  (660 220)  routing T_13_13.sp4_v_t_36 <X> T_13_13.sp4_v_b_9
 (22 13)  (676 221)  (676 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (677 221)  (677 221)  routing T_13_13.sp4_v_b_42 <X> T_13_13.lc_trk_g3_2
 (24 13)  (678 221)  (678 221)  routing T_13_13.sp4_v_b_42 <X> T_13_13.lc_trk_g3_2
 (1 14)  (655 222)  (655 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 222)  (671 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (654 223)  (654 223)  routing T_13_13.glb_netwk_2 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (18 15)  (672 223)  (672 223)  routing T_13_13.sp4_r_v_b_45 <X> T_13_13.lc_trk_g3_5


LogicTile_14_13

 (8 10)  (716 218)  (716 218)  routing T_14_13.sp4_v_t_42 <X> T_14_13.sp4_h_l_42
 (9 10)  (717 218)  (717 218)  routing T_14_13.sp4_v_t_42 <X> T_14_13.sp4_h_l_42


LogicTile_15_13

 (10 3)  (772 211)  (772 211)  routing T_15_13.sp4_h_l_45 <X> T_15_13.sp4_v_t_36
 (11 3)  (773 211)  (773 211)  routing T_15_13.sp4_h_r_2 <X> T_15_13.sp4_h_l_39
 (13 5)  (775 213)  (775 213)  routing T_15_13.sp4_v_t_37 <X> T_15_13.sp4_h_r_5
 (11 8)  (773 216)  (773 216)  routing T_15_13.sp4_v_t_37 <X> T_15_13.sp4_v_b_8
 (13 8)  (775 216)  (775 216)  routing T_15_13.sp4_v_t_37 <X> T_15_13.sp4_v_b_8
 (10 9)  (772 217)  (772 217)  routing T_15_13.sp4_h_r_2 <X> T_15_13.sp4_v_b_7
 (6 10)  (768 218)  (768 218)  routing T_15_13.sp4_h_l_36 <X> T_15_13.sp4_v_t_43


LogicTile_16_13

 (3 0)  (819 208)  (819 208)  routing T_16_13.sp12_h_r_0 <X> T_16_13.sp12_v_b_0
 (17 0)  (833 208)  (833 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (3 1)  (819 209)  (819 209)  routing T_16_13.sp12_h_r_0 <X> T_16_13.sp12_v_b_0
 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (828 210)  (828 210)  routing T_16_13.sp4_h_r_11 <X> T_16_13.sp4_h_l_39
 (22 2)  (838 210)  (838 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (839 210)  (839 210)  routing T_16_13.sp4_h_r_7 <X> T_16_13.lc_trk_g0_7
 (24 2)  (840 210)  (840 210)  routing T_16_13.sp4_h_r_7 <X> T_16_13.lc_trk_g0_7
 (13 3)  (829 211)  (829 211)  routing T_16_13.sp4_h_r_11 <X> T_16_13.sp4_h_l_39
 (21 3)  (837 211)  (837 211)  routing T_16_13.sp4_h_r_7 <X> T_16_13.lc_trk_g0_7
 (9 6)  (825 214)  (825 214)  routing T_16_13.sp4_h_r_1 <X> T_16_13.sp4_h_l_41
 (10 6)  (826 214)  (826 214)  routing T_16_13.sp4_h_r_1 <X> T_16_13.sp4_h_l_41
 (11 6)  (827 214)  (827 214)  routing T_16_13.sp4_h_r_11 <X> T_16_13.sp4_v_t_40
 (13 6)  (829 214)  (829 214)  routing T_16_13.sp4_h_r_11 <X> T_16_13.sp4_v_t_40
 (22 6)  (838 214)  (838 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (12 7)  (828 215)  (828 215)  routing T_16_13.sp4_h_r_11 <X> T_16_13.sp4_v_t_40
 (21 7)  (837 215)  (837 215)  routing T_16_13.sp4_r_v_b_31 <X> T_16_13.lc_trk_g1_7
 (9 8)  (825 216)  (825 216)  routing T_16_13.sp4_v_t_42 <X> T_16_13.sp4_h_r_7
 (26 8)  (842 216)  (842 216)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 216)  (845 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 216)  (847 216)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 216)  (848 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 216)  (852 216)  LC_4 Logic Functioning bit
 (38 8)  (854 216)  (854 216)  LC_4 Logic Functioning bit
 (41 8)  (857 216)  (857 216)  LC_4 Logic Functioning bit
 (43 8)  (859 216)  (859 216)  LC_4 Logic Functioning bit
 (47 8)  (863 216)  (863 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (52 8)  (868 216)  (868 216)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (27 9)  (843 217)  (843 217)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 217)  (844 217)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 217)  (845 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 217)  (847 217)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 217)  (852 217)  LC_4 Logic Functioning bit
 (38 9)  (854 217)  (854 217)  LC_4 Logic Functioning bit
 (40 9)  (856 217)  (856 217)  LC_4 Logic Functioning bit
 (42 9)  (858 217)  (858 217)  LC_4 Logic Functioning bit
 (31 10)  (847 218)  (847 218)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 218)  (850 218)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 218)  (852 218)  LC_5 Logic Functioning bit
 (37 10)  (853 218)  (853 218)  LC_5 Logic Functioning bit
 (38 10)  (854 218)  (854 218)  LC_5 Logic Functioning bit
 (39 10)  (855 218)  (855 218)  LC_5 Logic Functioning bit
 (45 10)  (861 218)  (861 218)  LC_5 Logic Functioning bit
 (31 11)  (847 219)  (847 219)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 219)  (852 219)  LC_5 Logic Functioning bit
 (37 11)  (853 219)  (853 219)  LC_5 Logic Functioning bit
 (38 11)  (854 219)  (854 219)  LC_5 Logic Functioning bit
 (39 11)  (855 219)  (855 219)  LC_5 Logic Functioning bit
 (17 14)  (833 222)  (833 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 222)  (834 222)  routing T_16_13.wire_logic_cluster/lc_5/out <X> T_16_13.lc_trk_g3_5


LogicTile_17_13

 (26 0)  (900 208)  (900 208)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 208)  (901 208)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 208)  (902 208)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (911 208)  (911 208)  LC_0 Logic Functioning bit
 (39 0)  (913 208)  (913 208)  LC_0 Logic Functioning bit
 (44 0)  (918 208)  (918 208)  LC_0 Logic Functioning bit
 (45 0)  (919 208)  (919 208)  LC_0 Logic Functioning bit
 (47 0)  (921 208)  (921 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (922 208)  (922 208)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (26 1)  (900 209)  (900 209)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 209)  (902 209)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 209)  (903 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (41 1)  (915 209)  (915 209)  LC_0 Logic Functioning bit
 (43 1)  (917 209)  (917 209)  LC_0 Logic Functioning bit
 (49 1)  (923 209)  (923 209)  Carry_In_Mux bit 

 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (900 210)  (900 210)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 210)  (901 210)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 210)  (902 210)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (911 210)  (911 210)  LC_1 Logic Functioning bit
 (39 2)  (913 210)  (913 210)  LC_1 Logic Functioning bit
 (44 2)  (918 210)  (918 210)  LC_1 Logic Functioning bit
 (45 2)  (919 210)  (919 210)  LC_1 Logic Functioning bit
 (47 2)  (921 210)  (921 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (922 210)  (922 210)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (925 210)  (925 210)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (26 3)  (900 211)  (900 211)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 211)  (901 211)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 211)  (902 211)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 211)  (903 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (41 3)  (915 211)  (915 211)  LC_1 Logic Functioning bit
 (43 3)  (917 211)  (917 211)  LC_1 Logic Functioning bit
 (21 4)  (895 212)  (895 212)  routing T_17_13.wire_logic_cluster/lc_3/out <X> T_17_13.lc_trk_g1_3
 (22 4)  (896 212)  (896 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 212)  (899 212)  routing T_17_13.wire_logic_cluster/lc_2/out <X> T_17_13.lc_trk_g1_2
 (26 4)  (900 212)  (900 212)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 212)  (901 212)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 212)  (903 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (911 212)  (911 212)  LC_2 Logic Functioning bit
 (39 4)  (913 212)  (913 212)  LC_2 Logic Functioning bit
 (44 4)  (918 212)  (918 212)  LC_2 Logic Functioning bit
 (45 4)  (919 212)  (919 212)  LC_2 Logic Functioning bit
 (51 4)  (925 212)  (925 212)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (926 212)  (926 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (896 213)  (896 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (900 213)  (900 213)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 213)  (902 213)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 213)  (903 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 213)  (904 213)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (41 5)  (915 213)  (915 213)  LC_2 Logic Functioning bit
 (43 5)  (917 213)  (917 213)  LC_2 Logic Functioning bit
 (51 5)  (925 213)  (925 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (877 214)  (877 214)  routing T_17_13.sp12_v_b_0 <X> T_17_13.sp12_v_t_23
 (26 6)  (900 214)  (900 214)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 214)  (901 214)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 214)  (903 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 214)  (906 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (911 214)  (911 214)  LC_3 Logic Functioning bit
 (39 6)  (913 214)  (913 214)  LC_3 Logic Functioning bit
 (44 6)  (918 214)  (918 214)  LC_3 Logic Functioning bit
 (45 6)  (919 214)  (919 214)  LC_3 Logic Functioning bit
 (46 6)  (920 214)  (920 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (927 214)  (927 214)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (26 7)  (900 215)  (900 215)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 215)  (901 215)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 215)  (902 215)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 215)  (903 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 215)  (904 215)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (41 7)  (915 215)  (915 215)  LC_3 Logic Functioning bit
 (43 7)  (917 215)  (917 215)  LC_3 Logic Functioning bit
 (46 7)  (920 215)  (920 215)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (26 8)  (900 216)  (900 216)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 216)  (901 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 216)  (902 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 216)  (903 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 216)  (904 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (911 216)  (911 216)  LC_4 Logic Functioning bit
 (39 8)  (913 216)  (913 216)  LC_4 Logic Functioning bit
 (44 8)  (918 216)  (918 216)  LC_4 Logic Functioning bit
 (45 8)  (919 216)  (919 216)  LC_4 Logic Functioning bit
 (48 8)  (922 216)  (922 216)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (12 9)  (886 217)  (886 217)  routing T_17_13.sp4_h_r_8 <X> T_17_13.sp4_v_b_8
 (26 9)  (900 217)  (900 217)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 217)  (902 217)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 217)  (903 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (41 9)  (915 217)  (915 217)  LC_4 Logic Functioning bit
 (43 9)  (917 217)  (917 217)  LC_4 Logic Functioning bit
 (51 9)  (925 217)  (925 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (926 217)  (926 217)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (17 10)  (891 218)  (891 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 218)  (892 218)  routing T_17_13.wire_logic_cluster/lc_5/out <X> T_17_13.lc_trk_g2_5
 (25 10)  (899 218)  (899 218)  routing T_17_13.sp4_v_b_38 <X> T_17_13.lc_trk_g2_6
 (26 10)  (900 218)  (900 218)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (902 218)  (902 218)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 218)  (904 218)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (911 218)  (911 218)  LC_5 Logic Functioning bit
 (39 10)  (913 218)  (913 218)  LC_5 Logic Functioning bit
 (45 10)  (919 218)  (919 218)  LC_5 Logic Functioning bit
 (46 10)  (920 218)  (920 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (53 10)  (927 218)  (927 218)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (22 11)  (896 219)  (896 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (897 219)  (897 219)  routing T_17_13.sp4_v_b_38 <X> T_17_13.lc_trk_g2_6
 (25 11)  (899 219)  (899 219)  routing T_17_13.sp4_v_b_38 <X> T_17_13.lc_trk_g2_6
 (28 11)  (902 219)  (902 219)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 219)  (903 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 219)  (904 219)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (40 11)  (914 219)  (914 219)  LC_5 Logic Functioning bit
 (42 11)  (916 219)  (916 219)  LC_5 Logic Functioning bit
 (46 11)  (920 219)  (920 219)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (52 11)  (926 219)  (926 219)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (888 220)  (888 220)  routing T_17_13.wire_logic_cluster/lc_0/out <X> T_17_13.lc_trk_g3_0
 (17 12)  (891 220)  (891 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 220)  (892 220)  routing T_17_13.wire_logic_cluster/lc_1/out <X> T_17_13.lc_trk_g3_1
 (17 13)  (891 221)  (891 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (19 13)  (893 221)  (893 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (874 222)  (874 222)  routing T_17_13.glb_netwk_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 222)  (888 222)  routing T_17_13.wire_logic_cluster/lc_4/out <X> T_17_13.lc_trk_g3_4
 (25 14)  (899 222)  (899 222)  routing T_17_13.sp4_v_b_38 <X> T_17_13.lc_trk_g3_6
 (17 15)  (891 223)  (891 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (896 223)  (896 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 223)  (897 223)  routing T_17_13.sp4_v_b_38 <X> T_17_13.lc_trk_g3_6
 (25 15)  (899 223)  (899 223)  routing T_17_13.sp4_v_b_38 <X> T_17_13.lc_trk_g3_6


LogicTile_19_13

 (8 0)  (990 208)  (990 208)  routing T_19_13.sp4_h_l_40 <X> T_19_13.sp4_h_r_1
 (10 0)  (992 208)  (992 208)  routing T_19_13.sp4_h_l_40 <X> T_19_13.sp4_h_r_1
 (13 0)  (995 208)  (995 208)  routing T_19_13.sp4_h_l_39 <X> T_19_13.sp4_v_b_2
 (12 1)  (994 209)  (994 209)  routing T_19_13.sp4_h_l_39 <X> T_19_13.sp4_v_b_2


LogicTile_20_13

 (26 0)  (1062 208)  (1062 208)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (1064 208)  (1064 208)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 208)  (1065 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 208)  (1067 208)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 208)  (1068 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 208)  (1070 208)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 208)  (1071 208)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.input_2_0
 (53 0)  (1089 208)  (1089 208)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (1062 209)  (1062 209)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 209)  (1063 209)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 209)  (1065 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 209)  (1066 209)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 209)  (1068 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1069 209)  (1069 209)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.input_2_0
 (34 1)  (1070 209)  (1070 209)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.input_2_0
 (35 1)  (1071 209)  (1071 209)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.input_2_0
 (43 1)  (1079 209)  (1079 209)  LC_0 Logic Functioning bit
 (48 1)  (1084 209)  (1084 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (11 4)  (1047 212)  (1047 212)  routing T_20_13.sp4_h_l_46 <X> T_20_13.sp4_v_b_5
 (13 4)  (1049 212)  (1049 212)  routing T_20_13.sp4_h_l_46 <X> T_20_13.sp4_v_b_5
 (12 5)  (1048 213)  (1048 213)  routing T_20_13.sp4_h_l_46 <X> T_20_13.sp4_v_b_5
 (14 6)  (1050 214)  (1050 214)  routing T_20_13.sp4_h_l_1 <X> T_20_13.lc_trk_g1_4
 (22 6)  (1058 214)  (1058 214)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1059 214)  (1059 214)  routing T_20_13.sp12_h_r_23 <X> T_20_13.lc_trk_g1_7
 (15 7)  (1051 215)  (1051 215)  routing T_20_13.sp4_h_l_1 <X> T_20_13.lc_trk_g1_4
 (16 7)  (1052 215)  (1052 215)  routing T_20_13.sp4_h_l_1 <X> T_20_13.lc_trk_g1_4
 (17 7)  (1053 215)  (1053 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (1057 215)  (1057 215)  routing T_20_13.sp12_h_r_23 <X> T_20_13.lc_trk_g1_7
 (3 8)  (1039 216)  (1039 216)  routing T_20_13.sp12_v_t_22 <X> T_20_13.sp12_v_b_1
 (21 8)  (1057 216)  (1057 216)  routing T_20_13.sp4_h_r_43 <X> T_20_13.lc_trk_g2_3
 (22 8)  (1058 216)  (1058 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1059 216)  (1059 216)  routing T_20_13.sp4_h_r_43 <X> T_20_13.lc_trk_g2_3
 (24 8)  (1060 216)  (1060 216)  routing T_20_13.sp4_h_r_43 <X> T_20_13.lc_trk_g2_3
 (21 9)  (1057 217)  (1057 217)  routing T_20_13.sp4_h_r_43 <X> T_20_13.lc_trk_g2_3
 (3 10)  (1039 218)  (1039 218)  routing T_20_13.sp12_v_t_22 <X> T_20_13.sp12_h_l_22
 (21 14)  (1057 222)  (1057 222)  routing T_20_13.sp4_h_l_34 <X> T_20_13.lc_trk_g3_7
 (22 14)  (1058 222)  (1058 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1059 222)  (1059 222)  routing T_20_13.sp4_h_l_34 <X> T_20_13.lc_trk_g3_7
 (24 14)  (1060 222)  (1060 222)  routing T_20_13.sp4_h_l_34 <X> T_20_13.lc_trk_g3_7
 (21 15)  (1057 223)  (1057 223)  routing T_20_13.sp4_h_l_34 <X> T_20_13.lc_trk_g3_7


LogicTile_21_13

 (8 5)  (1098 213)  (1098 213)  routing T_21_13.sp4_h_l_47 <X> T_21_13.sp4_v_b_4
 (9 5)  (1099 213)  (1099 213)  routing T_21_13.sp4_h_l_47 <X> T_21_13.sp4_v_b_4
 (10 5)  (1100 213)  (1100 213)  routing T_21_13.sp4_h_l_47 <X> T_21_13.sp4_v_b_4
 (12 10)  (1102 218)  (1102 218)  routing T_21_13.sp4_h_r_5 <X> T_21_13.sp4_h_l_45
 (13 11)  (1103 219)  (1103 219)  routing T_21_13.sp4_h_r_5 <X> T_21_13.sp4_h_l_45


LogicTile_22_13

 (2 4)  (1146 212)  (1146 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_23_13

 (10 0)  (1208 208)  (1208 208)  routing T_23_13.sp4_v_t_45 <X> T_23_13.sp4_h_r_1


LogicTile_24_13

 (6 0)  (1258 208)  (1258 208)  routing T_24_13.sp4_v_t_44 <X> T_24_13.sp4_v_b_0
 (5 1)  (1257 209)  (1257 209)  routing T_24_13.sp4_v_t_44 <X> T_24_13.sp4_v_b_0
 (5 12)  (1257 220)  (1257 220)  routing T_24_13.sp4_v_t_44 <X> T_24_13.sp4_h_r_9


RAM_Tile_25_13

 (13 0)  (1319 208)  (1319 208)  routing T_25_13.sp4_v_t_39 <X> T_25_13.sp4_v_b_2
 (22 0)  (1328 208)  (1328 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1329 208)  (1329 208)  routing T_25_13.sp4_h_r_3 <X> T_25_13.lc_trk_g0_3
 (24 0)  (1330 208)  (1330 208)  routing T_25_13.sp4_h_r_3 <X> T_25_13.lc_trk_g0_3
 (26 0)  (1332 208)  (1332 208)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.input0_0
 (3 1)  (1309 209)  (1309 209)  routing T_25_13.sp12_h_l_23 <X> T_25_13.sp12_v_b_0
 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (17 1)  (1323 209)  (1323 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (1327 209)  (1327 209)  routing T_25_13.sp4_h_r_3 <X> T_25_13.lc_trk_g0_3
 (28 1)  (1334 209)  (1334 209)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.input0_0
 (29 1)  (1335 209)  (1335 209)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_4 input0_0
 (0 2)  (1306 210)  (1306 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (1 2)  (1307 210)  (1307 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (17 2)  (1323 210)  (1323 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (14 3)  (1320 211)  (1320 211)  routing T_25_13.sp4_r_v_b_28 <X> T_25_13.lc_trk_g0_4
 (17 3)  (1323 211)  (1323 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (1324 211)  (1324 211)  routing T_25_13.sp4_r_v_b_29 <X> T_25_13.lc_trk_g0_5
 (26 3)  (1332 211)  (1332 211)  routing T_25_13.lc_trk_g1_2 <X> T_25_13.input0_1
 (27 3)  (1333 211)  (1333 211)  routing T_25_13.lc_trk_g1_2 <X> T_25_13.input0_1
 (29 3)  (1335 211)  (1335 211)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_2 input0_1
 (25 4)  (1331 212)  (1331 212)  routing T_25_13.sp4_h_r_10 <X> T_25_13.lc_trk_g1_2
 (26 4)  (1332 212)  (1332 212)  routing T_25_13.lc_trk_g0_4 <X> T_25_13.input0_2
 (4 5)  (1310 213)  (1310 213)  routing T_25_13.sp4_v_t_47 <X> T_25_13.sp4_h_r_3
 (22 5)  (1328 213)  (1328 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1329 213)  (1329 213)  routing T_25_13.sp4_h_r_10 <X> T_25_13.lc_trk_g1_2
 (24 5)  (1330 213)  (1330 213)  routing T_25_13.sp4_h_r_10 <X> T_25_13.lc_trk_g1_2
 (29 5)  (1335 213)  (1335 213)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_4 input0_2
 (12 6)  (1318 214)  (1318 214)  routing T_25_13.sp4_v_t_40 <X> T_25_13.sp4_h_l_40
 (14 6)  (1320 214)  (1320 214)  routing T_25_13.sp4_h_l_9 <X> T_25_13.lc_trk_g1_4
 (26 6)  (1332 214)  (1332 214)  routing T_25_13.lc_trk_g3_4 <X> T_25_13.input0_3
 (3 7)  (1309 215)  (1309 215)  routing T_25_13.sp12_h_l_23 <X> T_25_13.sp12_v_t_23
 (11 7)  (1317 215)  (1317 215)  routing T_25_13.sp4_v_t_40 <X> T_25_13.sp4_h_l_40
 (14 7)  (1320 215)  (1320 215)  routing T_25_13.sp4_h_l_9 <X> T_25_13.lc_trk_g1_4
 (15 7)  (1321 215)  (1321 215)  routing T_25_13.sp4_h_l_9 <X> T_25_13.lc_trk_g1_4
 (16 7)  (1322 215)  (1322 215)  routing T_25_13.sp4_h_l_9 <X> T_25_13.lc_trk_g1_4
 (17 7)  (1323 215)  (1323 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 7)  (1333 215)  (1333 215)  routing T_25_13.lc_trk_g3_4 <X> T_25_13.input0_3
 (28 7)  (1334 215)  (1334 215)  routing T_25_13.lc_trk_g3_4 <X> T_25_13.input0_3
 (29 7)  (1335 215)  (1335 215)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_4 input0_3
 (17 8)  (1323 216)  (1323 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (1328 216)  (1328 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (27 8)  (1333 216)  (1333 216)  routing T_25_13.lc_trk_g1_4 <X> T_25_13.wire_bram/ram/WDATA_11
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 216)  (1336 216)  routing T_25_13.lc_trk_g1_4 <X> T_25_13.wire_bram/ram/WDATA_11
 (8 9)  (1314 217)  (1314 217)  routing T_25_13.sp4_h_l_42 <X> T_25_13.sp4_v_b_7
 (9 9)  (1315 217)  (1315 217)  routing T_25_13.sp4_h_l_42 <X> T_25_13.sp4_v_b_7
 (18 9)  (1324 217)  (1324 217)  routing T_25_13.sp4_r_v_b_33 <X> T_25_13.lc_trk_g2_1
 (21 9)  (1327 217)  (1327 217)  routing T_25_13.sp4_r_v_b_35 <X> T_25_13.lc_trk_g2_3
 (27 9)  (1333 217)  (1333 217)  routing T_25_13.lc_trk_g3_1 <X> T_25_13.input0_4
 (28 9)  (1334 217)  (1334 217)  routing T_25_13.lc_trk_g3_1 <X> T_25_13.input0_4
 (29 9)  (1335 217)  (1335 217)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (38 9)  (1344 217)  (1344 217)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (35 10)  (1341 218)  (1341 218)  routing T_25_13.lc_trk_g0_5 <X> T_25_13.input2_5
 (8 11)  (1314 219)  (1314 219)  routing T_25_13.sp4_h_l_42 <X> T_25_13.sp4_v_t_42
 (14 11)  (1320 219)  (1320 219)  routing T_25_13.sp4_r_v_b_36 <X> T_25_13.lc_trk_g2_4
 (17 11)  (1323 219)  (1323 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (28 11)  (1334 219)  (1334 219)  routing T_25_13.lc_trk_g2_1 <X> T_25_13.input0_5
 (29 11)  (1335 219)  (1335 219)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 219)  (1338 219)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_5 input2_5
 (9 12)  (1315 220)  (1315 220)  routing T_25_13.sp4_h_l_42 <X> T_25_13.sp4_h_r_10
 (10 12)  (1316 220)  (1316 220)  routing T_25_13.sp4_h_l_42 <X> T_25_13.sp4_h_r_10
 (15 12)  (1321 220)  (1321 220)  routing T_25_13.sp4_h_r_25 <X> T_25_13.lc_trk_g3_1
 (16 12)  (1322 220)  (1322 220)  routing T_25_13.sp4_h_r_25 <X> T_25_13.lc_trk_g3_1
 (17 12)  (1323 220)  (1323 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (1327 220)  (1327 220)  routing T_25_13.sp4_h_r_43 <X> T_25_13.lc_trk_g3_3
 (22 12)  (1328 220)  (1328 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1329 220)  (1329 220)  routing T_25_13.sp4_h_r_43 <X> T_25_13.lc_trk_g3_3
 (24 12)  (1330 220)  (1330 220)  routing T_25_13.sp4_h_r_43 <X> T_25_13.lc_trk_g3_3
 (9 13)  (1315 221)  (1315 221)  routing T_25_13.sp4_v_t_47 <X> T_25_13.sp4_v_b_10
 (18 13)  (1324 221)  (1324 221)  routing T_25_13.sp4_h_r_25 <X> T_25_13.lc_trk_g3_1
 (21 13)  (1327 221)  (1327 221)  routing T_25_13.sp4_h_r_43 <X> T_25_13.lc_trk_g3_3
 (26 13)  (1332 221)  (1332 221)  routing T_25_13.lc_trk_g3_3 <X> T_25_13.input0_6
 (27 13)  (1333 221)  (1333 221)  routing T_25_13.lc_trk_g3_3 <X> T_25_13.input0_6
 (28 13)  (1334 221)  (1334 221)  routing T_25_13.lc_trk_g3_3 <X> T_25_13.input0_6
 (29 13)  (1335 221)  (1335 221)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (1338 221)  (1338 221)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_0 input2_6
 (0 14)  (1306 222)  (1306 222)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (14 14)  (1320 222)  (1320 222)  routing T_25_13.sp4_v_b_28 <X> T_25_13.lc_trk_g3_4
 (15 14)  (1321 222)  (1321 222)  routing T_25_13.sp4_v_b_45 <X> T_25_13.lc_trk_g3_5
 (16 14)  (1322 222)  (1322 222)  routing T_25_13.sp4_v_b_45 <X> T_25_13.lc_trk_g3_5
 (17 14)  (1323 222)  (1323 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 223)  (1306 223)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (16 15)  (1322 223)  (1322 223)  routing T_25_13.sp4_v_b_28 <X> T_25_13.lc_trk_g3_4
 (17 15)  (1323 223)  (1323 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4
 (26 15)  (1332 223)  (1332 223)  routing T_25_13.lc_trk_g2_3 <X> T_25_13.input0_7
 (28 15)  (1334 223)  (1334 223)  routing T_25_13.lc_trk_g2_3 <X> T_25_13.input0_7
 (29 15)  (1335 223)  (1335 223)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (32 15)  (1338 223)  (1338 223)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_3 input2_7
 (35 15)  (1341 223)  (1341 223)  routing T_25_13.lc_trk_g0_3 <X> T_25_13.input2_7


LogicTile_26_13

 (4 0)  (1352 208)  (1352 208)  routing T_26_13.sp4_h_l_43 <X> T_26_13.sp4_v_b_0
 (6 0)  (1354 208)  (1354 208)  routing T_26_13.sp4_h_l_43 <X> T_26_13.sp4_v_b_0
 (13 0)  (1361 208)  (1361 208)  routing T_26_13.sp4_v_t_39 <X> T_26_13.sp4_v_b_2
 (5 1)  (1353 209)  (1353 209)  routing T_26_13.sp4_h_l_43 <X> T_26_13.sp4_v_b_0
 (5 10)  (1353 218)  (1353 218)  routing T_26_13.sp4_v_t_37 <X> T_26_13.sp4_h_l_43
 (4 11)  (1352 219)  (1352 219)  routing T_26_13.sp4_v_t_37 <X> T_26_13.sp4_h_l_43
 (6 11)  (1354 219)  (1354 219)  routing T_26_13.sp4_v_t_37 <X> T_26_13.sp4_h_l_43


LogicTile_30_13

 (3 8)  (1567 216)  (1567 216)  routing T_30_13.sp12_v_t_22 <X> T_30_13.sp12_v_b_1


LogicTile_5_12

 (3 14)  (237 206)  (237 206)  routing T_5_12.sp12_h_r_1 <X> T_5_12.sp12_v_t_22
 (3 15)  (237 207)  (237 207)  routing T_5_12.sp12_h_r_1 <X> T_5_12.sp12_v_t_22


LogicTile_6_12

 (3 14)  (291 206)  (291 206)  routing T_6_12.sp12_h_r_1 <X> T_6_12.sp12_v_t_22
 (3 15)  (291 207)  (291 207)  routing T_6_12.sp12_h_r_1 <X> T_6_12.sp12_v_t_22


RAM_Tile_8_12

 (3 4)  (399 196)  (399 196)  routing T_8_12.sp12_v_t_23 <X> T_8_12.sp12_h_r_0
 (8 5)  (404 197)  (404 197)  routing T_8_12.sp4_v_t_36 <X> T_8_12.sp4_v_b_4
 (10 5)  (406 197)  (406 197)  routing T_8_12.sp4_v_t_36 <X> T_8_12.sp4_v_b_4
 (3 8)  (399 200)  (399 200)  routing T_8_12.sp12_h_r_1 <X> T_8_12.sp12_v_b_1
 (3 9)  (399 201)  (399 201)  routing T_8_12.sp12_h_r_1 <X> T_8_12.sp12_v_b_1
 (3 14)  (399 206)  (399 206)  routing T_8_12.sp12_h_r_1 <X> T_8_12.sp12_v_t_22
 (3 15)  (399 207)  (399 207)  routing T_8_12.sp12_h_r_1 <X> T_8_12.sp12_v_t_22


LogicTile_9_12

 (3 0)  (441 192)  (441 192)  routing T_9_12.sp12_h_r_0 <X> T_9_12.sp12_v_b_0
 (3 1)  (441 193)  (441 193)  routing T_9_12.sp12_h_r_0 <X> T_9_12.sp12_v_b_0
 (3 6)  (441 198)  (441 198)  routing T_9_12.sp12_h_r_0 <X> T_9_12.sp12_v_t_23
 (3 7)  (441 199)  (441 199)  routing T_9_12.sp12_h_r_0 <X> T_9_12.sp12_v_t_23


LogicTile_10_12

 (0 2)  (492 194)  (492 194)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (1 2)  (493 194)  (493 194)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 2)  (494 194)  (494 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 4)  (523 196)  (523 196)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 196)  (524 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 196)  (526 196)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 196)  (528 196)  LC_2 Logic Functioning bit
 (37 4)  (529 196)  (529 196)  LC_2 Logic Functioning bit
 (38 4)  (530 196)  (530 196)  LC_2 Logic Functioning bit
 (39 4)  (531 196)  (531 196)  LC_2 Logic Functioning bit
 (45 4)  (537 196)  (537 196)  LC_2 Logic Functioning bit
 (36 5)  (528 197)  (528 197)  LC_2 Logic Functioning bit
 (37 5)  (529 197)  (529 197)  LC_2 Logic Functioning bit
 (38 5)  (530 197)  (530 197)  LC_2 Logic Functioning bit
 (39 5)  (531 197)  (531 197)  LC_2 Logic Functioning bit
 (51 5)  (543 197)  (543 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (506 198)  (506 198)  routing T_10_12.sp12_h_l_3 <X> T_10_12.lc_trk_g1_4
 (14 7)  (506 199)  (506 199)  routing T_10_12.sp12_h_l_3 <X> T_10_12.lc_trk_g1_4
 (15 7)  (507 199)  (507 199)  routing T_10_12.sp12_h_l_3 <X> T_10_12.lc_trk_g1_4
 (17 7)  (509 199)  (509 199)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4


LogicTile_11_12

 (3 0)  (549 192)  (549 192)  routing T_11_12.sp12_h_r_0 <X> T_11_12.sp12_v_b_0
 (3 1)  (549 193)  (549 193)  routing T_11_12.sp12_h_r_0 <X> T_11_12.sp12_v_b_0
 (3 6)  (549 198)  (549 198)  routing T_11_12.sp12_h_r_0 <X> T_11_12.sp12_v_t_23
 (3 7)  (549 199)  (549 199)  routing T_11_12.sp12_h_r_0 <X> T_11_12.sp12_v_t_23
 (12 12)  (558 204)  (558 204)  routing T_11_12.sp4_v_t_46 <X> T_11_12.sp4_h_r_11


LogicTile_12_12

 (5 1)  (605 193)  (605 193)  routing T_12_12.sp4_h_r_0 <X> T_12_12.sp4_v_b_0
 (22 3)  (622 195)  (622 195)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (624 195)  (624 195)  routing T_12_12.bot_op_6 <X> T_12_12.lc_trk_g0_6
 (21 6)  (621 198)  (621 198)  routing T_12_12.bnr_op_7 <X> T_12_12.lc_trk_g1_7
 (22 6)  (622 198)  (622 198)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (626 198)  (626 198)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 198)  (630 198)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 198)  (631 198)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (637 198)  (637 198)  LC_3 Logic Functioning bit
 (38 6)  (638 198)  (638 198)  LC_3 Logic Functioning bit
 (40 6)  (640 198)  (640 198)  LC_3 Logic Functioning bit
 (41 6)  (641 198)  (641 198)  LC_3 Logic Functioning bit
 (42 6)  (642 198)  (642 198)  LC_3 Logic Functioning bit
 (21 7)  (621 199)  (621 199)  routing T_12_12.bnr_op_7 <X> T_12_12.lc_trk_g1_7
 (28 7)  (628 199)  (628 199)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 199)  (629 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 199)  (630 199)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 199)  (631 199)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 199)  (632 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (633 199)  (633 199)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.input_2_3
 (34 7)  (634 199)  (634 199)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.input_2_3
 (39 7)  (639 199)  (639 199)  LC_3 Logic Functioning bit
 (40 7)  (640 199)  (640 199)  LC_3 Logic Functioning bit
 (41 7)  (641 199)  (641 199)  LC_3 Logic Functioning bit
 (15 10)  (615 202)  (615 202)  routing T_12_12.rgt_op_5 <X> T_12_12.lc_trk_g2_5
 (17 10)  (617 202)  (617 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 202)  (618 202)  routing T_12_12.rgt_op_5 <X> T_12_12.lc_trk_g2_5
 (8 11)  (608 203)  (608 203)  routing T_12_12.sp4_h_r_1 <X> T_12_12.sp4_v_t_42
 (9 11)  (609 203)  (609 203)  routing T_12_12.sp4_h_r_1 <X> T_12_12.sp4_v_t_42
 (10 11)  (610 203)  (610 203)  routing T_12_12.sp4_h_r_1 <X> T_12_12.sp4_v_t_42
 (14 13)  (614 205)  (614 205)  routing T_12_12.sp12_v_b_16 <X> T_12_12.lc_trk_g3_0
 (16 13)  (616 205)  (616 205)  routing T_12_12.sp12_v_b_16 <X> T_12_12.lc_trk_g3_0
 (17 13)  (617 205)  (617 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (3 14)  (603 206)  (603 206)  routing T_12_12.sp12_h_r_1 <X> T_12_12.sp12_v_t_22
 (4 14)  (604 206)  (604 206)  routing T_12_12.sp4_h_r_9 <X> T_12_12.sp4_v_t_44
 (3 15)  (603 207)  (603 207)  routing T_12_12.sp12_h_r_1 <X> T_12_12.sp12_v_t_22
 (5 15)  (605 207)  (605 207)  routing T_12_12.sp4_h_r_9 <X> T_12_12.sp4_v_t_44


LogicTile_13_12

 (25 0)  (679 192)  (679 192)  routing T_13_12.sp4_h_r_10 <X> T_13_12.lc_trk_g0_2
 (22 1)  (676 193)  (676 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (677 193)  (677 193)  routing T_13_12.sp4_h_r_10 <X> T_13_12.lc_trk_g0_2
 (24 1)  (678 193)  (678 193)  routing T_13_12.sp4_h_r_10 <X> T_13_12.lc_trk_g0_2
 (0 2)  (654 194)  (654 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (1 2)  (655 194)  (655 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 4)  (667 196)  (667 196)  routing T_13_12.sp4_v_t_40 <X> T_13_12.sp4_v_b_5
 (19 8)  (673 200)  (673 200)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (21 8)  (675 200)  (675 200)  routing T_13_12.sp4_h_r_35 <X> T_13_12.lc_trk_g2_3
 (22 8)  (676 200)  (676 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (677 200)  (677 200)  routing T_13_12.sp4_h_r_35 <X> T_13_12.lc_trk_g2_3
 (24 8)  (678 200)  (678 200)  routing T_13_12.sp4_h_r_35 <X> T_13_12.lc_trk_g2_3
 (29 10)  (683 202)  (683 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 202)  (686 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 202)  (687 202)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 202)  (688 202)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 202)  (690 202)  LC_5 Logic Functioning bit
 (38 10)  (692 202)  (692 202)  LC_5 Logic Functioning bit
 (41 10)  (695 202)  (695 202)  LC_5 Logic Functioning bit
 (43 10)  (697 202)  (697 202)  LC_5 Logic Functioning bit
 (45 10)  (699 202)  (699 202)  LC_5 Logic Functioning bit
 (51 10)  (705 202)  (705 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (706 202)  (706 202)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (680 203)  (680 203)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 203)  (682 203)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 203)  (683 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 203)  (684 203)  routing T_13_12.lc_trk_g0_2 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 203)  (685 203)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 203)  (690 203)  LC_5 Logic Functioning bit
 (38 11)  (692 203)  (692 203)  LC_5 Logic Functioning bit
 (40 11)  (694 203)  (694 203)  LC_5 Logic Functioning bit
 (42 11)  (696 203)  (696 203)  LC_5 Logic Functioning bit
 (51 11)  (705 203)  (705 203)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (706 203)  (706 203)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (9 12)  (663 204)  (663 204)  routing T_13_12.sp4_v_t_47 <X> T_13_12.sp4_h_r_10
 (11 12)  (665 204)  (665 204)  routing T_13_12.sp4_v_t_38 <X> T_13_12.sp4_v_b_11
 (13 12)  (667 204)  (667 204)  routing T_13_12.sp4_v_t_38 <X> T_13_12.sp4_v_b_11
 (19 12)  (673 204)  (673 204)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (21 12)  (675 204)  (675 204)  routing T_13_12.sp4_v_t_22 <X> T_13_12.lc_trk_g3_3
 (22 12)  (676 204)  (676 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 204)  (677 204)  routing T_13_12.sp4_v_t_22 <X> T_13_12.lc_trk_g3_3
 (19 13)  (673 205)  (673 205)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (675 205)  (675 205)  routing T_13_12.sp4_v_t_22 <X> T_13_12.lc_trk_g3_3


LogicTile_14_12

 (3 8)  (711 200)  (711 200)  routing T_14_12.sp12_v_t_22 <X> T_14_12.sp12_v_b_1
 (9 9)  (717 201)  (717 201)  routing T_14_12.sp4_v_t_42 <X> T_14_12.sp4_v_b_7


LogicTile_15_12

 (3 6)  (765 198)  (765 198)  routing T_15_12.sp12_h_r_0 <X> T_15_12.sp12_v_t_23
 (3 7)  (765 199)  (765 199)  routing T_15_12.sp12_h_r_0 <X> T_15_12.sp12_v_t_23


LogicTile_16_12

 (4 15)  (820 207)  (820 207)  routing T_16_12.sp4_h_r_1 <X> T_16_12.sp4_h_l_44
 (6 15)  (822 207)  (822 207)  routing T_16_12.sp4_h_r_1 <X> T_16_12.sp4_h_l_44


LogicTile_17_12

 (22 0)  (896 192)  (896 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (897 192)  (897 192)  routing T_17_12.sp4_h_r_3 <X> T_17_12.lc_trk_g0_3
 (24 0)  (898 192)  (898 192)  routing T_17_12.sp4_h_r_3 <X> T_17_12.lc_trk_g0_3
 (27 0)  (901 192)  (901 192)  routing T_17_12.lc_trk_g1_0 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 192)  (903 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 192)  (905 192)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 192)  (906 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 192)  (907 192)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 192)  (909 192)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.input_2_0
 (37 0)  (911 192)  (911 192)  LC_0 Logic Functioning bit
 (39 0)  (913 192)  (913 192)  LC_0 Logic Functioning bit
 (44 0)  (918 192)  (918 192)  LC_0 Logic Functioning bit
 (45 0)  (919 192)  (919 192)  LC_0 Logic Functioning bit
 (46 0)  (920 192)  (920 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (51 0)  (925 192)  (925 192)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (926 192)  (926 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (21 1)  (895 193)  (895 193)  routing T_17_12.sp4_h_r_3 <X> T_17_12.lc_trk_g0_3
 (26 1)  (900 193)  (900 193)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 193)  (901 193)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 193)  (903 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 193)  (905 193)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 193)  (906 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (907 193)  (907 193)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.input_2_0
 (34 1)  (908 193)  (908 193)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.input_2_0
 (35 1)  (909 193)  (909 193)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.input_2_0
 (41 1)  (915 193)  (915 193)  LC_0 Logic Functioning bit
 (43 1)  (917 193)  (917 193)  LC_0 Logic Functioning bit
 (53 1)  (927 193)  (927 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (901 194)  (901 194)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 194)  (902 194)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 194)  (903 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 194)  (906 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (911 194)  (911 194)  LC_1 Logic Functioning bit
 (39 2)  (913 194)  (913 194)  LC_1 Logic Functioning bit
 (44 2)  (918 194)  (918 194)  LC_1 Logic Functioning bit
 (45 2)  (919 194)  (919 194)  LC_1 Logic Functioning bit
 (47 2)  (921 194)  (921 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (900 195)  (900 195)  routing T_17_12.lc_trk_g0_3 <X> T_17_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 195)  (903 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (41 3)  (915 195)  (915 195)  LC_1 Logic Functioning bit
 (43 3)  (917 195)  (917 195)  LC_1 Logic Functioning bit
 (5 4)  (879 196)  (879 196)  routing T_17_12.sp4_v_t_38 <X> T_17_12.sp4_h_r_3
 (14 4)  (888 196)  (888 196)  routing T_17_12.wire_logic_cluster/lc_0/out <X> T_17_12.lc_trk_g1_0
 (22 4)  (896 196)  (896 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (897 196)  (897 196)  routing T_17_12.sp4_h_r_3 <X> T_17_12.lc_trk_g1_3
 (24 4)  (898 196)  (898 196)  routing T_17_12.sp4_h_r_3 <X> T_17_12.lc_trk_g1_3
 (25 4)  (899 196)  (899 196)  routing T_17_12.wire_logic_cluster/lc_2/out <X> T_17_12.lc_trk_g1_2
 (27 4)  (901 196)  (901 196)  routing T_17_12.lc_trk_g1_2 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 196)  (903 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 196)  (906 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (911 196)  (911 196)  LC_2 Logic Functioning bit
 (39 4)  (913 196)  (913 196)  LC_2 Logic Functioning bit
 (44 4)  (918 196)  (918 196)  LC_2 Logic Functioning bit
 (45 4)  (919 196)  (919 196)  LC_2 Logic Functioning bit
 (47 4)  (921 196)  (921 196)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (925 196)  (925 196)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (926 196)  (926 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (891 197)  (891 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (895 197)  (895 197)  routing T_17_12.sp4_h_r_3 <X> T_17_12.lc_trk_g1_3
 (22 5)  (896 197)  (896 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (900 197)  (900 197)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 197)  (901 197)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 197)  (903 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 197)  (904 197)  routing T_17_12.lc_trk_g1_2 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (41 5)  (915 197)  (915 197)  LC_2 Logic Functioning bit
 (43 5)  (917 197)  (917 197)  LC_2 Logic Functioning bit
 (46 5)  (920 197)  (920 197)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (52 5)  (926 197)  (926 197)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (3 6)  (877 198)  (877 198)  routing T_17_12.sp12_v_b_0 <X> T_17_12.sp12_v_t_23
 (17 6)  (891 198)  (891 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 198)  (892 198)  routing T_17_12.wire_logic_cluster/lc_5/out <X> T_17_12.lc_trk_g1_5
 (21 6)  (895 198)  (895 198)  routing T_17_12.wire_logic_cluster/lc_7/out <X> T_17_12.lc_trk_g1_7
 (22 6)  (896 198)  (896 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (899 198)  (899 198)  routing T_17_12.wire_logic_cluster/lc_6/out <X> T_17_12.lc_trk_g1_6
 (27 6)  (901 198)  (901 198)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 198)  (902 198)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 198)  (903 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 198)  (906 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (911 198)  (911 198)  LC_3 Logic Functioning bit
 (39 6)  (913 198)  (913 198)  LC_3 Logic Functioning bit
 (44 6)  (918 198)  (918 198)  LC_3 Logic Functioning bit
 (45 6)  (919 198)  (919 198)  LC_3 Logic Functioning bit
 (51 6)  (925 198)  (925 198)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (896 199)  (896 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (900 199)  (900 199)  routing T_17_12.lc_trk_g0_3 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 199)  (903 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 199)  (904 199)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (41 7)  (915 199)  (915 199)  LC_3 Logic Functioning bit
 (43 7)  (917 199)  (917 199)  LC_3 Logic Functioning bit
 (51 7)  (925 199)  (925 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (901 200)  (901 200)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 200)  (902 200)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 200)  (903 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 200)  (904 200)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 200)  (906 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (911 200)  (911 200)  LC_4 Logic Functioning bit
 (39 8)  (913 200)  (913 200)  LC_4 Logic Functioning bit
 (44 8)  (918 200)  (918 200)  LC_4 Logic Functioning bit
 (45 8)  (919 200)  (919 200)  LC_4 Logic Functioning bit
 (48 8)  (922 200)  (922 200)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (926 200)  (926 200)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (900 201)  (900 201)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 201)  (901 201)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 201)  (903 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (41 9)  (915 201)  (915 201)  LC_4 Logic Functioning bit
 (43 9)  (917 201)  (917 201)  LC_4 Logic Functioning bit
 (3 10)  (877 202)  (877 202)  routing T_17_12.sp12_v_t_22 <X> T_17_12.sp12_h_l_22
 (21 10)  (895 202)  (895 202)  routing T_17_12.sp4_v_t_26 <X> T_17_12.lc_trk_g2_7
 (22 10)  (896 202)  (896 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (897 202)  (897 202)  routing T_17_12.sp4_v_t_26 <X> T_17_12.lc_trk_g2_7
 (27 10)  (901 202)  (901 202)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 202)  (903 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 202)  (904 202)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 202)  (906 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (911 202)  (911 202)  LC_5 Logic Functioning bit
 (39 10)  (913 202)  (913 202)  LC_5 Logic Functioning bit
 (44 10)  (918 202)  (918 202)  LC_5 Logic Functioning bit
 (45 10)  (919 202)  (919 202)  LC_5 Logic Functioning bit
 (48 10)  (922 202)  (922 202)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (926 202)  (926 202)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (21 11)  (895 203)  (895 203)  routing T_17_12.sp4_v_t_26 <X> T_17_12.lc_trk_g2_7
 (26 11)  (900 203)  (900 203)  routing T_17_12.lc_trk_g0_3 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 203)  (903 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (41 11)  (915 203)  (915 203)  LC_5 Logic Functioning bit
 (43 11)  (917 203)  (917 203)  LC_5 Logic Functioning bit
 (17 12)  (891 204)  (891 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 204)  (892 204)  routing T_17_12.wire_logic_cluster/lc_1/out <X> T_17_12.lc_trk_g3_1
 (21 12)  (895 204)  (895 204)  routing T_17_12.wire_logic_cluster/lc_3/out <X> T_17_12.lc_trk_g3_3
 (22 12)  (896 204)  (896 204)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (901 204)  (901 204)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 204)  (903 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 204)  (904 204)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 204)  (906 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (911 204)  (911 204)  LC_6 Logic Functioning bit
 (39 12)  (913 204)  (913 204)  LC_6 Logic Functioning bit
 (44 12)  (918 204)  (918 204)  LC_6 Logic Functioning bit
 (45 12)  (919 204)  (919 204)  LC_6 Logic Functioning bit
 (47 12)  (921 204)  (921 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (925 204)  (925 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (926 204)  (926 204)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (19 13)  (893 205)  (893 205)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (26 13)  (900 205)  (900 205)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 205)  (901 205)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 205)  (903 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 205)  (904 205)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (41 13)  (915 205)  (915 205)  LC_6 Logic Functioning bit
 (43 13)  (917 205)  (917 205)  LC_6 Logic Functioning bit
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 206)  (888 206)  routing T_17_12.wire_logic_cluster/lc_4/out <X> T_17_12.lc_trk_g3_4
 (21 14)  (895 206)  (895 206)  routing T_17_12.sp4_v_t_26 <X> T_17_12.lc_trk_g3_7
 (22 14)  (896 206)  (896 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (897 206)  (897 206)  routing T_17_12.sp4_v_t_26 <X> T_17_12.lc_trk_g3_7
 (27 14)  (901 206)  (901 206)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 206)  (903 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 206)  (904 206)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 206)  (906 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (911 206)  (911 206)  LC_7 Logic Functioning bit
 (39 14)  (913 206)  (913 206)  LC_7 Logic Functioning bit
 (44 14)  (918 206)  (918 206)  LC_7 Logic Functioning bit
 (45 14)  (919 206)  (919 206)  LC_7 Logic Functioning bit
 (47 14)  (921 206)  (921 206)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (922 206)  (922 206)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (17 15)  (891 207)  (891 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (895 207)  (895 207)  routing T_17_12.sp4_v_t_26 <X> T_17_12.lc_trk_g3_7
 (26 15)  (900 207)  (900 207)  routing T_17_12.lc_trk_g0_3 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 207)  (903 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 207)  (904 207)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (41 15)  (915 207)  (915 207)  LC_7 Logic Functioning bit
 (43 15)  (917 207)  (917 207)  LC_7 Logic Functioning bit
 (48 15)  (922 207)  (922 207)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_20_12

 (12 8)  (1048 200)  (1048 200)  routing T_20_12.sp4_h_l_40 <X> T_20_12.sp4_h_r_8
 (13 9)  (1049 201)  (1049 201)  routing T_20_12.sp4_h_l_40 <X> T_20_12.sp4_h_r_8


LogicTile_21_12

 (3 5)  (1093 197)  (1093 197)  routing T_21_12.sp12_h_l_23 <X> T_21_12.sp12_h_r_0
 (9 8)  (1099 200)  (1099 200)  routing T_21_12.sp4_h_l_41 <X> T_21_12.sp4_h_r_7
 (10 8)  (1100 200)  (1100 200)  routing T_21_12.sp4_h_l_41 <X> T_21_12.sp4_h_r_7


LogicTile_22_12

 (4 8)  (1148 200)  (1148 200)  routing T_22_12.sp4_v_t_47 <X> T_22_12.sp4_v_b_6
 (6 8)  (1150 200)  (1150 200)  routing T_22_12.sp4_v_t_47 <X> T_22_12.sp4_v_b_6
 (9 12)  (1153 204)  (1153 204)  routing T_22_12.sp4_v_t_47 <X> T_22_12.sp4_h_r_10


LogicTile_23_12

 (2 8)  (1200 200)  (1200 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 15)  (1217 207)  (1217 207)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_24_12

 (12 12)  (1264 204)  (1264 204)  routing T_24_12.sp4_h_l_45 <X> T_24_12.sp4_h_r_11
 (3 13)  (1255 205)  (1255 205)  routing T_24_12.sp12_h_l_22 <X> T_24_12.sp12_h_r_1
 (13 13)  (1265 205)  (1265 205)  routing T_24_12.sp4_h_l_45 <X> T_24_12.sp4_h_r_11


RAM_Tile_25_12

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 192)  (1328 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1329 192)  (1329 192)  routing T_25_12.sp4_h_r_3 <X> T_25_12.lc_trk_g0_3
 (24 0)  (1330 192)  (1330 192)  routing T_25_12.sp4_h_r_3 <X> T_25_12.lc_trk_g0_3
 (25 0)  (1331 192)  (1331 192)  routing T_25_12.sp12_h_r_2 <X> T_25_12.lc_trk_g0_2
 (26 0)  (1332 192)  (1332 192)  routing T_25_12.lc_trk_g0_6 <X> T_25_12.input0_0
 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (9 1)  (1315 193)  (1315 193)  routing T_25_12.sp4_v_t_36 <X> T_25_12.sp4_v_b_1
 (21 1)  (1327 193)  (1327 193)  routing T_25_12.sp4_h_r_3 <X> T_25_12.lc_trk_g0_3
 (22 1)  (1328 193)  (1328 193)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (1330 193)  (1330 193)  routing T_25_12.sp12_h_r_2 <X> T_25_12.lc_trk_g0_2
 (25 1)  (1331 193)  (1331 193)  routing T_25_12.sp12_h_r_2 <X> T_25_12.lc_trk_g0_2
 (26 1)  (1332 193)  (1332 193)  routing T_25_12.lc_trk_g0_6 <X> T_25_12.input0_0
 (29 1)  (1335 193)  (1335 193)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (1 2)  (1307 194)  (1307 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (6 2)  (1312 194)  (1312 194)  routing T_25_12.sp4_h_l_42 <X> T_25_12.sp4_v_t_37
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 194)  (1320 194)  routing T_25_12.sp4_v_b_4 <X> T_25_12.lc_trk_g0_4
 (22 2)  (1328 194)  (1328 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1329 194)  (1329 194)  routing T_25_12.sp4_h_r_7 <X> T_25_12.lc_trk_g0_7
 (24 2)  (1330 194)  (1330 194)  routing T_25_12.sp4_h_r_7 <X> T_25_12.lc_trk_g0_7
 (26 2)  (1332 194)  (1332 194)  routing T_25_12.lc_trk_g3_4 <X> T_25_12.input0_1
 (3 3)  (1309 195)  (1309 195)  routing T_25_12.sp12_v_b_0 <X> T_25_12.sp12_h_l_23
 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (1322 195)  (1322 195)  routing T_25_12.sp4_v_b_4 <X> T_25_12.lc_trk_g0_4
 (17 3)  (1323 195)  (1323 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (1327 195)  (1327 195)  routing T_25_12.sp4_h_r_7 <X> T_25_12.lc_trk_g0_7
 (22 3)  (1328 195)  (1328 195)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (1329 195)  (1329 195)  routing T_25_12.sp12_h_l_21 <X> T_25_12.lc_trk_g0_6
 (25 3)  (1331 195)  (1331 195)  routing T_25_12.sp12_h_l_21 <X> T_25_12.lc_trk_g0_6
 (27 3)  (1333 195)  (1333 195)  routing T_25_12.lc_trk_g3_4 <X> T_25_12.input0_1
 (28 3)  (1334 195)  (1334 195)  routing T_25_12.lc_trk_g3_4 <X> T_25_12.input0_1
 (29 3)  (1335 195)  (1335 195)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (0 4)  (1306 196)  (1306 196)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.wire_bram/ram/WCLKE
 (1 4)  (1307 196)  (1307 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (26 4)  (1332 196)  (1332 196)  routing T_25_12.lc_trk_g1_7 <X> T_25_12.input0_2
 (0 5)  (1306 197)  (1306 197)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.wire_bram/ram/WCLKE
 (1 5)  (1307 197)  (1307 197)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.wire_bram/ram/WCLKE
 (4 5)  (1310 197)  (1310 197)  routing T_25_12.sp4_v_t_47 <X> T_25_12.sp4_h_r_3
 (8 5)  (1314 197)  (1314 197)  routing T_25_12.sp4_v_t_36 <X> T_25_12.sp4_v_b_4
 (10 5)  (1316 197)  (1316 197)  routing T_25_12.sp4_v_t_36 <X> T_25_12.sp4_v_b_4
 (16 5)  (1322 197)  (1322 197)  routing T_25_12.sp12_h_r_8 <X> T_25_12.lc_trk_g1_0
 (17 5)  (1323 197)  (1323 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (26 5)  (1332 197)  (1332 197)  routing T_25_12.lc_trk_g1_7 <X> T_25_12.input0_2
 (27 5)  (1333 197)  (1333 197)  routing T_25_12.lc_trk_g1_7 <X> T_25_12.input0_2
 (29 5)  (1335 197)  (1335 197)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (21 6)  (1327 198)  (1327 198)  routing T_25_12.sp4_v_t_2 <X> T_25_12.lc_trk_g1_7
 (22 6)  (1328 198)  (1328 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_2 lc_trk_g1_7
 (23 6)  (1329 198)  (1329 198)  routing T_25_12.sp4_v_t_2 <X> T_25_12.lc_trk_g1_7
 (25 6)  (1331 198)  (1331 198)  routing T_25_12.sp4_h_r_22 <X> T_25_12.lc_trk_g1_6
 (21 7)  (1327 199)  (1327 199)  routing T_25_12.sp4_v_t_2 <X> T_25_12.lc_trk_g1_7
 (22 7)  (1328 199)  (1328 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_22 lc_trk_g1_6
 (23 7)  (1329 199)  (1329 199)  routing T_25_12.sp4_h_r_22 <X> T_25_12.lc_trk_g1_6
 (24 7)  (1330 199)  (1330 199)  routing T_25_12.sp4_h_r_22 <X> T_25_12.lc_trk_g1_6
 (25 7)  (1331 199)  (1331 199)  routing T_25_12.sp4_h_r_22 <X> T_25_12.lc_trk_g1_6
 (27 7)  (1333 199)  (1333 199)  routing T_25_12.lc_trk_g1_0 <X> T_25_12.input0_3
 (29 7)  (1335 199)  (1335 199)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (8 8)  (1314 200)  (1314 200)  routing T_25_12.sp4_h_l_42 <X> T_25_12.sp4_h_r_7
 (14 8)  (1320 200)  (1320 200)  routing T_25_12.sp4_v_t_13 <X> T_25_12.lc_trk_g2_0
 (21 8)  (1327 200)  (1327 200)  routing T_25_12.sp12_v_t_0 <X> T_25_12.lc_trk_g2_3
 (22 8)  (1328 200)  (1328 200)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (1330 200)  (1330 200)  routing T_25_12.sp12_v_t_0 <X> T_25_12.lc_trk_g2_3
 (26 8)  (1332 200)  (1332 200)  routing T_25_12.lc_trk_g2_6 <X> T_25_12.input0_4
 (28 8)  (1334 200)  (1334 200)  routing T_25_12.lc_trk_g2_7 <X> T_25_12.wire_bram/ram/WDATA_3
 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 200)  (1336 200)  routing T_25_12.lc_trk_g2_7 <X> T_25_12.wire_bram/ram/WDATA_3
 (16 9)  (1322 201)  (1322 201)  routing T_25_12.sp4_v_t_13 <X> T_25_12.lc_trk_g2_0
 (17 9)  (1323 201)  (1323 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (21 9)  (1327 201)  (1327 201)  routing T_25_12.sp12_v_t_0 <X> T_25_12.lc_trk_g2_3
 (26 9)  (1332 201)  (1332 201)  routing T_25_12.lc_trk_g2_6 <X> T_25_12.input0_4
 (28 9)  (1334 201)  (1334 201)  routing T_25_12.lc_trk_g2_6 <X> T_25_12.input0_4
 (29 9)  (1335 201)  (1335 201)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (30 9)  (1336 201)  (1336 201)  routing T_25_12.lc_trk_g2_7 <X> T_25_12.wire_bram/ram/WDATA_3
 (38 9)  (1344 201)  (1344 201)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (21 10)  (1327 202)  (1327 202)  routing T_25_12.sp4_h_r_47 <X> T_25_12.lc_trk_g2_7
 (22 10)  (1328 202)  (1328 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 202)  (1329 202)  routing T_25_12.sp4_h_r_47 <X> T_25_12.lc_trk_g2_7
 (24 10)  (1330 202)  (1330 202)  routing T_25_12.sp4_h_r_47 <X> T_25_12.lc_trk_g2_7
 (25 10)  (1331 202)  (1331 202)  routing T_25_12.sp4_v_b_38 <X> T_25_12.lc_trk_g2_6
 (26 10)  (1332 202)  (1332 202)  routing T_25_12.lc_trk_g0_7 <X> T_25_12.input0_5
 (21 11)  (1327 203)  (1327 203)  routing T_25_12.sp4_h_r_47 <X> T_25_12.lc_trk_g2_7
 (22 11)  (1328 203)  (1328 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1329 203)  (1329 203)  routing T_25_12.sp4_v_b_38 <X> T_25_12.lc_trk_g2_6
 (25 11)  (1331 203)  (1331 203)  routing T_25_12.sp4_v_b_38 <X> T_25_12.lc_trk_g2_6
 (26 11)  (1332 203)  (1332 203)  routing T_25_12.lc_trk_g0_7 <X> T_25_12.input0_5
 (29 11)  (1335 203)  (1335 203)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_7 input0_5
 (32 11)  (1338 203)  (1338 203)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_3 input2_5
 (35 11)  (1341 203)  (1341 203)  routing T_25_12.lc_trk_g0_3 <X> T_25_12.input2_5
 (22 12)  (1328 204)  (1328 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1329 204)  (1329 204)  routing T_25_12.sp4_v_t_30 <X> T_25_12.lc_trk_g3_3
 (24 12)  (1330 204)  (1330 204)  routing T_25_12.sp4_v_t_30 <X> T_25_12.lc_trk_g3_3
 (26 13)  (1332 205)  (1332 205)  routing T_25_12.lc_trk_g0_2 <X> T_25_12.input0_6
 (29 13)  (1335 205)  (1335 205)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_2 input0_6
 (32 13)  (1338 205)  (1338 205)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_0 input2_6
 (33 13)  (1339 205)  (1339 205)  routing T_25_12.lc_trk_g2_0 <X> T_25_12.input2_6
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (14 14)  (1320 206)  (1320 206)  routing T_25_12.sp4_h_r_44 <X> T_25_12.lc_trk_g3_4
 (26 14)  (1332 206)  (1332 206)  routing T_25_12.lc_trk_g1_6 <X> T_25_12.input0_7
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g0_4 <X> T_25_12.wire_bram/ram/WE
 (14 15)  (1320 207)  (1320 207)  routing T_25_12.sp4_h_r_44 <X> T_25_12.lc_trk_g3_4
 (15 15)  (1321 207)  (1321 207)  routing T_25_12.sp4_h_r_44 <X> T_25_12.lc_trk_g3_4
 (16 15)  (1322 207)  (1322 207)  routing T_25_12.sp4_h_r_44 <X> T_25_12.lc_trk_g3_4
 (17 15)  (1323 207)  (1323 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (26 15)  (1332 207)  (1332 207)  routing T_25_12.lc_trk_g1_6 <X> T_25_12.input0_7
 (27 15)  (1333 207)  (1333 207)  routing T_25_12.lc_trk_g1_6 <X> T_25_12.input0_7
 (29 15)  (1335 207)  (1335 207)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_6 input0_7
 (32 15)  (1338 207)  (1338 207)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_3 input2_7
 (33 15)  (1339 207)  (1339 207)  routing T_25_12.lc_trk_g2_3 <X> T_25_12.input2_7
 (35 15)  (1341 207)  (1341 207)  routing T_25_12.lc_trk_g2_3 <X> T_25_12.input2_7


LogicTile_26_12

 (11 2)  (1359 194)  (1359 194)  routing T_26_12.sp4_h_l_44 <X> T_26_12.sp4_v_t_39
 (4 4)  (1352 196)  (1352 196)  routing T_26_12.sp4_h_l_38 <X> T_26_12.sp4_v_b_3
 (5 5)  (1353 197)  (1353 197)  routing T_26_12.sp4_h_l_38 <X> T_26_12.sp4_v_b_3
 (8 5)  (1356 197)  (1356 197)  routing T_26_12.sp4_v_t_36 <X> T_26_12.sp4_v_b_4
 (10 5)  (1358 197)  (1358 197)  routing T_26_12.sp4_v_t_36 <X> T_26_12.sp4_v_b_4
 (5 7)  (1353 199)  (1353 199)  routing T_26_12.sp4_h_l_38 <X> T_26_12.sp4_v_t_38
 (13 8)  (1361 200)  (1361 200)  routing T_26_12.sp4_v_t_45 <X> T_26_12.sp4_v_b_8
 (3 9)  (1351 201)  (1351 201)  routing T_26_12.sp12_h_l_22 <X> T_26_12.sp12_v_b_1
 (11 10)  (1359 202)  (1359 202)  routing T_26_12.sp4_h_r_2 <X> T_26_12.sp4_v_t_45
 (13 10)  (1361 202)  (1361 202)  routing T_26_12.sp4_h_r_2 <X> T_26_12.sp4_v_t_45
 (12 11)  (1360 203)  (1360 203)  routing T_26_12.sp4_h_r_2 <X> T_26_12.sp4_v_t_45
 (4 12)  (1352 204)  (1352 204)  routing T_26_12.sp4_h_l_44 <X> T_26_12.sp4_v_b_9
 (5 13)  (1353 205)  (1353 205)  routing T_26_12.sp4_h_l_44 <X> T_26_12.sp4_v_b_9
 (3 15)  (1351 207)  (1351 207)  routing T_26_12.sp12_h_l_22 <X> T_26_12.sp12_v_t_22


LogicTile_27_12

 (19 14)  (1421 206)  (1421 206)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_30_12

 (3 8)  (1567 200)  (1567 200)  routing T_30_12.sp12_v_t_22 <X> T_30_12.sp12_v_b_1


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (4 10)  (13 186)  (13 186)  routing T_0_11.span4_horz_10 <X> T_0_11.lc_trk_g1_2
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_2 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (4 11)  (13 187)  (13 187)  routing T_0_11.span4_horz_10 <X> T_0_11.lc_trk_g1_2
 (6 11)  (11 187)  (11 187)  routing T_0_11.span4_horz_10 <X> T_0_11.lc_trk_g1_2
 (7 11)  (10 187)  (10 187)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_10 lc_trk_g1_2
 (12 11)  (5 187)  (5 187)  routing T_0_11.lc_trk_g1_2 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_4_11

 (8 14)  (188 190)  (188 190)  routing T_4_11.sp4_h_r_2 <X> T_4_11.sp4_h_l_47
 (10 14)  (190 190)  (190 190)  routing T_4_11.sp4_h_r_2 <X> T_4_11.sp4_h_l_47


RAM_Tile_8_11

 (11 3)  (407 179)  (407 179)  routing T_8_11.sp4_h_r_2 <X> T_8_11.sp4_h_l_39
 (3 4)  (399 180)  (399 180)  routing T_8_11.sp12_v_t_23 <X> T_8_11.sp12_h_r_0
 (3 8)  (399 184)  (399 184)  routing T_8_11.sp12_h_r_1 <X> T_8_11.sp12_v_b_1
 (3 9)  (399 185)  (399 185)  routing T_8_11.sp12_h_r_1 <X> T_8_11.sp12_v_b_1
 (13 12)  (409 188)  (409 188)  routing T_8_11.sp4_v_t_46 <X> T_8_11.sp4_v_b_11


LogicTile_9_11

 (11 0)  (449 176)  (449 176)  routing T_9_11.sp4_h_r_9 <X> T_9_11.sp4_v_b_2
 (3 6)  (441 182)  (441 182)  routing T_9_11.sp12_h_r_0 <X> T_9_11.sp12_v_t_23
 (3 7)  (441 183)  (441 183)  routing T_9_11.sp12_h_r_0 <X> T_9_11.sp12_v_t_23


LogicTile_10_11

 (9 0)  (501 176)  (501 176)  routing T_10_11.sp4_v_t_36 <X> T_10_11.sp4_h_r_1
 (9 8)  (501 184)  (501 184)  routing T_10_11.sp4_v_t_42 <X> T_10_11.sp4_h_r_7
 (13 12)  (505 188)  (505 188)  routing T_10_11.sp4_v_t_46 <X> T_10_11.sp4_v_b_11


LogicTile_11_11

 (6 8)  (552 184)  (552 184)  routing T_11_11.sp4_v_t_38 <X> T_11_11.sp4_v_b_6
 (5 9)  (551 185)  (551 185)  routing T_11_11.sp4_v_t_38 <X> T_11_11.sp4_v_b_6


LogicTile_12_11

 (15 0)  (615 176)  (615 176)  routing T_12_11.sp4_h_r_9 <X> T_12_11.lc_trk_g0_1
 (16 0)  (616 176)  (616 176)  routing T_12_11.sp4_h_r_9 <X> T_12_11.lc_trk_g0_1
 (17 0)  (617 176)  (617 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (618 176)  (618 176)  routing T_12_11.sp4_h_r_9 <X> T_12_11.lc_trk_g0_1
 (22 0)  (622 176)  (622 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (621 177)  (621 177)  routing T_12_11.sp4_r_v_b_32 <X> T_12_11.lc_trk_g0_3
 (12 2)  (612 178)  (612 178)  routing T_12_11.sp4_h_r_11 <X> T_12_11.sp4_h_l_39
 (13 3)  (613 179)  (613 179)  routing T_12_11.sp4_h_r_11 <X> T_12_11.sp4_h_l_39
 (26 4)  (626 180)  (626 180)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 180)  (629 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 180)  (632 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 180)  (634 180)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 180)  (636 180)  LC_2 Logic Functioning bit
 (37 4)  (637 180)  (637 180)  LC_2 Logic Functioning bit
 (38 4)  (638 180)  (638 180)  LC_2 Logic Functioning bit
 (39 4)  (639 180)  (639 180)  LC_2 Logic Functioning bit
 (41 4)  (641 180)  (641 180)  LC_2 Logic Functioning bit
 (43 4)  (643 180)  (643 180)  LC_2 Logic Functioning bit
 (22 5)  (622 181)  (622 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (627 181)  (627 181)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 181)  (629 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 181)  (630 181)  routing T_12_11.lc_trk_g0_3 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 181)  (631 181)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 181)  (636 181)  LC_2 Logic Functioning bit
 (38 5)  (638 181)  (638 181)  LC_2 Logic Functioning bit
 (17 6)  (617 182)  (617 182)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (618 182)  (618 182)  routing T_12_11.bnr_op_5 <X> T_12_11.lc_trk_g1_5
 (18 7)  (618 183)  (618 183)  routing T_12_11.bnr_op_5 <X> T_12_11.lc_trk_g1_5
 (26 12)  (626 188)  (626 188)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 188)  (629 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 188)  (631 188)  routing T_12_11.lc_trk_g3_4 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 188)  (632 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 188)  (633 188)  routing T_12_11.lc_trk_g3_4 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 188)  (634 188)  routing T_12_11.lc_trk_g3_4 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 188)  (636 188)  LC_6 Logic Functioning bit
 (37 12)  (637 188)  (637 188)  LC_6 Logic Functioning bit
 (38 12)  (638 188)  (638 188)  LC_6 Logic Functioning bit
 (39 12)  (639 188)  (639 188)  LC_6 Logic Functioning bit
 (41 12)  (641 188)  (641 188)  LC_6 Logic Functioning bit
 (43 12)  (643 188)  (643 188)  LC_6 Logic Functioning bit
 (27 13)  (627 189)  (627 189)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 189)  (629 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 189)  (636 189)  LC_6 Logic Functioning bit
 (38 13)  (638 189)  (638 189)  LC_6 Logic Functioning bit
 (16 15)  (616 191)  (616 191)  routing T_12_11.sp12_v_b_12 <X> T_12_11.lc_trk_g3_4
 (17 15)  (617 191)  (617 191)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_13_11

 (26 0)  (680 176)  (680 176)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 176)  (681 176)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 176)  (682 176)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 176)  (684 176)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 176)  (685 176)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 176)  (686 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 176)  (687 176)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 176)  (688 176)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 176)  (690 176)  LC_0 Logic Functioning bit
 (38 0)  (692 176)  (692 176)  LC_0 Logic Functioning bit
 (41 0)  (695 176)  (695 176)  LC_0 Logic Functioning bit
 (43 0)  (697 176)  (697 176)  LC_0 Logic Functioning bit
 (47 0)  (701 176)  (701 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (702 176)  (702 176)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (28 1)  (682 177)  (682 177)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 177)  (683 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 177)  (685 177)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 177)  (690 177)  LC_0 Logic Functioning bit
 (38 1)  (692 177)  (692 177)  LC_0 Logic Functioning bit
 (40 1)  (694 177)  (694 177)  LC_0 Logic Functioning bit
 (42 1)  (696 177)  (696 177)  LC_0 Logic Functioning bit
 (15 2)  (669 178)  (669 178)  routing T_13_11.bot_op_5 <X> T_13_11.lc_trk_g0_5
 (17 2)  (671 178)  (671 178)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 4)  (676 180)  (676 180)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (677 180)  (677 180)  routing T_13_11.sp12_h_r_11 <X> T_13_11.lc_trk_g1_3
 (27 4)  (681 180)  (681 180)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 180)  (682 180)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 180)  (683 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 180)  (685 180)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 180)  (686 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 180)  (687 180)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 180)  (688 180)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 180)  (690 180)  LC_2 Logic Functioning bit
 (38 4)  (692 180)  (692 180)  LC_2 Logic Functioning bit
 (41 4)  (695 180)  (695 180)  LC_2 Logic Functioning bit
 (43 4)  (697 180)  (697 180)  LC_2 Logic Functioning bit
 (47 4)  (701 180)  (701 180)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (702 180)  (702 180)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (26 5)  (680 181)  (680 181)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 181)  (682 181)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 181)  (683 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 181)  (684 181)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 181)  (685 181)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 181)  (690 181)  LC_2 Logic Functioning bit
 (38 5)  (692 181)  (692 181)  LC_2 Logic Functioning bit
 (40 5)  (694 181)  (694 181)  LC_2 Logic Functioning bit
 (42 5)  (696 181)  (696 181)  LC_2 Logic Functioning bit
 (3 6)  (657 182)  (657 182)  routing T_13_11.sp12_h_r_0 <X> T_13_11.sp12_v_t_23
 (3 7)  (657 183)  (657 183)  routing T_13_11.sp12_h_r_0 <X> T_13_11.sp12_v_t_23
 (16 8)  (670 184)  (670 184)  routing T_13_11.sp4_v_b_33 <X> T_13_11.lc_trk_g2_1
 (17 8)  (671 184)  (671 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (672 184)  (672 184)  routing T_13_11.sp4_v_b_33 <X> T_13_11.lc_trk_g2_1
 (25 8)  (679 184)  (679 184)  routing T_13_11.sp4_h_r_42 <X> T_13_11.lc_trk_g2_2
 (26 8)  (680 184)  (680 184)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 184)  (682 184)  routing T_13_11.lc_trk_g2_1 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 184)  (683 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 184)  (686 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 184)  (687 184)  routing T_13_11.lc_trk_g2_1 <X> T_13_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 184)  (689 184)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.input_2_4
 (36 8)  (690 184)  (690 184)  LC_4 Logic Functioning bit
 (37 8)  (691 184)  (691 184)  LC_4 Logic Functioning bit
 (38 8)  (692 184)  (692 184)  LC_4 Logic Functioning bit
 (42 8)  (696 184)  (696 184)  LC_4 Logic Functioning bit
 (47 8)  (701 184)  (701 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (9 9)  (663 185)  (663 185)  routing T_13_11.sp4_v_t_42 <X> T_13_11.sp4_v_b_7
 (16 9)  (670 185)  (670 185)  routing T_13_11.sp12_v_b_8 <X> T_13_11.lc_trk_g2_0
 (17 9)  (671 185)  (671 185)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (672 185)  (672 185)  routing T_13_11.sp4_v_b_33 <X> T_13_11.lc_trk_g2_1
 (22 9)  (676 185)  (676 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 185)  (677 185)  routing T_13_11.sp4_h_r_42 <X> T_13_11.lc_trk_g2_2
 (24 9)  (678 185)  (678 185)  routing T_13_11.sp4_h_r_42 <X> T_13_11.lc_trk_g2_2
 (25 9)  (679 185)  (679 185)  routing T_13_11.sp4_h_r_42 <X> T_13_11.lc_trk_g2_2
 (26 9)  (680 185)  (680 185)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 185)  (682 185)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 185)  (683 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 185)  (686 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (687 185)  (687 185)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.input_2_4
 (34 9)  (688 185)  (688 185)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.input_2_4
 (37 9)  (691 185)  (691 185)  LC_4 Logic Functioning bit
 (38 9)  (692 185)  (692 185)  LC_4 Logic Functioning bit
 (39 9)  (693 185)  (693 185)  LC_4 Logic Functioning bit
 (41 9)  (695 185)  (695 185)  LC_4 Logic Functioning bit
 (48 9)  (702 185)  (702 185)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (668 186)  (668 186)  routing T_13_11.sp4_h_r_36 <X> T_13_11.lc_trk_g2_4
 (19 10)  (673 186)  (673 186)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (15 11)  (669 187)  (669 187)  routing T_13_11.sp4_h_r_36 <X> T_13_11.lc_trk_g2_4
 (16 11)  (670 187)  (670 187)  routing T_13_11.sp4_h_r_36 <X> T_13_11.lc_trk_g2_4
 (17 11)  (671 187)  (671 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (676 187)  (676 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 187)  (677 187)  routing T_13_11.sp4_v_b_46 <X> T_13_11.lc_trk_g2_6
 (24 11)  (678 187)  (678 187)  routing T_13_11.sp4_v_b_46 <X> T_13_11.lc_trk_g2_6
 (22 13)  (676 189)  (676 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (15 14)  (669 190)  (669 190)  routing T_13_11.sp4_v_t_32 <X> T_13_11.lc_trk_g3_5
 (16 14)  (670 190)  (670 190)  routing T_13_11.sp4_v_t_32 <X> T_13_11.lc_trk_g3_5
 (17 14)  (671 190)  (671 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (680 190)  (680 190)  routing T_13_11.lc_trk_g0_5 <X> T_13_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 190)  (681 190)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 190)  (683 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 190)  (686 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 190)  (687 190)  routing T_13_11.lc_trk_g2_0 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 190)  (690 190)  LC_7 Logic Functioning bit
 (37 14)  (691 190)  (691 190)  LC_7 Logic Functioning bit
 (38 14)  (692 190)  (692 190)  LC_7 Logic Functioning bit
 (39 14)  (693 190)  (693 190)  LC_7 Logic Functioning bit
 (41 14)  (695 190)  (695 190)  LC_7 Logic Functioning bit
 (43 14)  (697 190)  (697 190)  LC_7 Logic Functioning bit
 (6 15)  (660 191)  (660 191)  routing T_13_11.sp4_h_r_9 <X> T_13_11.sp4_h_l_44
 (14 15)  (668 191)  (668 191)  routing T_13_11.sp4_h_l_17 <X> T_13_11.lc_trk_g3_4
 (15 15)  (669 191)  (669 191)  routing T_13_11.sp4_h_l_17 <X> T_13_11.lc_trk_g3_4
 (16 15)  (670 191)  (670 191)  routing T_13_11.sp4_h_l_17 <X> T_13_11.lc_trk_g3_4
 (17 15)  (671 191)  (671 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (676 191)  (676 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (677 191)  (677 191)  routing T_13_11.sp4_v_b_46 <X> T_13_11.lc_trk_g3_6
 (24 15)  (678 191)  (678 191)  routing T_13_11.sp4_v_b_46 <X> T_13_11.lc_trk_g3_6
 (29 15)  (683 191)  (683 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 191)  (684 191)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 191)  (690 191)  LC_7 Logic Functioning bit
 (38 15)  (692 191)  (692 191)  LC_7 Logic Functioning bit


LogicTile_15_11

 (10 0)  (772 176)  (772 176)  routing T_15_11.sp4_v_t_45 <X> T_15_11.sp4_h_r_1
 (8 6)  (770 182)  (770 182)  routing T_15_11.sp4_h_r_4 <X> T_15_11.sp4_h_l_41


LogicTile_16_11

 (12 14)  (828 190)  (828 190)  routing T_16_11.sp4_v_t_40 <X> T_16_11.sp4_h_l_46
 (4 15)  (820 191)  (820 191)  routing T_16_11.sp4_h_r_1 <X> T_16_11.sp4_h_l_44
 (6 15)  (822 191)  (822 191)  routing T_16_11.sp4_h_r_1 <X> T_16_11.sp4_h_l_44
 (11 15)  (827 191)  (827 191)  routing T_16_11.sp4_v_t_40 <X> T_16_11.sp4_h_l_46
 (13 15)  (829 191)  (829 191)  routing T_16_11.sp4_v_t_40 <X> T_16_11.sp4_h_l_46


LogicTile_17_11

 (4 0)  (878 176)  (878 176)  routing T_17_11.sp4_v_t_37 <X> T_17_11.sp4_v_b_0
 (5 0)  (879 176)  (879 176)  routing T_17_11.sp4_v_t_37 <X> T_17_11.sp4_h_r_0
 (19 13)  (893 189)  (893 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (5 14)  (879 190)  (879 190)  routing T_17_11.sp4_v_t_44 <X> T_17_11.sp4_h_l_44
 (6 15)  (880 191)  (880 191)  routing T_17_11.sp4_v_t_44 <X> T_17_11.sp4_h_l_44


LogicTile_19_11

 (3 5)  (985 181)  (985 181)  routing T_19_11.sp12_h_l_23 <X> T_19_11.sp12_h_r_0
 (8 6)  (990 182)  (990 182)  routing T_19_11.sp4_v_t_47 <X> T_19_11.sp4_h_l_41
 (9 6)  (991 182)  (991 182)  routing T_19_11.sp4_v_t_47 <X> T_19_11.sp4_h_l_41
 (10 6)  (992 182)  (992 182)  routing T_19_11.sp4_v_t_47 <X> T_19_11.sp4_h_l_41
 (3 7)  (985 183)  (985 183)  routing T_19_11.sp12_h_l_23 <X> T_19_11.sp12_v_t_23
 (2 12)  (984 188)  (984 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (4 13)  (986 189)  (986 189)  routing T_19_11.sp4_h_l_36 <X> T_19_11.sp4_h_r_9
 (6 13)  (988 189)  (988 189)  routing T_19_11.sp4_h_l_36 <X> T_19_11.sp4_h_r_9


LogicTile_20_11

 (14 3)  (1050 179)  (1050 179)  routing T_20_11.sp4_r_v_b_28 <X> T_20_11.lc_trk_g0_4
 (17 3)  (1053 179)  (1053 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (14 6)  (1050 182)  (1050 182)  routing T_20_11.sp4_h_l_9 <X> T_20_11.lc_trk_g1_4
 (14 7)  (1050 183)  (1050 183)  routing T_20_11.sp4_h_l_9 <X> T_20_11.lc_trk_g1_4
 (15 7)  (1051 183)  (1051 183)  routing T_20_11.sp4_h_l_9 <X> T_20_11.lc_trk_g1_4
 (16 7)  (1052 183)  (1052 183)  routing T_20_11.sp4_h_l_9 <X> T_20_11.lc_trk_g1_4
 (17 7)  (1053 183)  (1053 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (12 8)  (1048 184)  (1048 184)  routing T_20_11.sp4_v_t_45 <X> T_20_11.sp4_h_r_8
 (26 8)  (1062 184)  (1062 184)  routing T_20_11.lc_trk_g3_5 <X> T_20_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (1064 184)  (1064 184)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 184)  (1065 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 184)  (1066 184)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 184)  (1067 184)  routing T_20_11.lc_trk_g1_4 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 184)  (1068 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 184)  (1070 184)  routing T_20_11.lc_trk_g1_4 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 184)  (1071 184)  routing T_20_11.lc_trk_g0_4 <X> T_20_11.input_2_4
 (42 8)  (1078 184)  (1078 184)  LC_4 Logic Functioning bit
 (27 9)  (1063 185)  (1063 185)  routing T_20_11.lc_trk_g3_5 <X> T_20_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 185)  (1064 185)  routing T_20_11.lc_trk_g3_5 <X> T_20_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 185)  (1065 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 185)  (1068 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (47 9)  (1083 185)  (1083 185)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (3 10)  (1039 186)  (1039 186)  routing T_20_11.sp12_v_t_22 <X> T_20_11.sp12_h_l_22
 (16 10)  (1052 186)  (1052 186)  routing T_20_11.sp4_v_t_16 <X> T_20_11.lc_trk_g2_5
 (17 10)  (1053 186)  (1053 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1054 186)  (1054 186)  routing T_20_11.sp4_v_t_16 <X> T_20_11.lc_trk_g2_5
 (15 14)  (1051 190)  (1051 190)  routing T_20_11.sp4_h_l_24 <X> T_20_11.lc_trk_g3_5
 (16 14)  (1052 190)  (1052 190)  routing T_20_11.sp4_h_l_24 <X> T_20_11.lc_trk_g3_5
 (17 14)  (1053 190)  (1053 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1054 190)  (1054 190)  routing T_20_11.sp4_h_l_24 <X> T_20_11.lc_trk_g3_5


LogicTile_21_11

 (8 0)  (1098 176)  (1098 176)  routing T_21_11.sp4_h_l_40 <X> T_21_11.sp4_h_r_1
 (10 0)  (1100 176)  (1100 176)  routing T_21_11.sp4_h_l_40 <X> T_21_11.sp4_h_r_1


LogicTile_22_11

 (8 8)  (1152 184)  (1152 184)  routing T_22_11.sp4_h_l_46 <X> T_22_11.sp4_h_r_7
 (10 8)  (1154 184)  (1154 184)  routing T_22_11.sp4_h_l_46 <X> T_22_11.sp4_h_r_7
 (13 12)  (1157 188)  (1157 188)  routing T_22_11.sp4_h_l_46 <X> T_22_11.sp4_v_b_11
 (12 13)  (1156 189)  (1156 189)  routing T_22_11.sp4_h_l_46 <X> T_22_11.sp4_v_b_11
 (4 14)  (1148 190)  (1148 190)  routing T_22_11.sp4_h_r_3 <X> T_22_11.sp4_v_t_44
 (6 14)  (1150 190)  (1150 190)  routing T_22_11.sp4_h_r_3 <X> T_22_11.sp4_v_t_44
 (5 15)  (1149 191)  (1149 191)  routing T_22_11.sp4_h_r_3 <X> T_22_11.sp4_v_t_44


LogicTile_23_11

 (2 0)  (1200 176)  (1200 176)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 12)  (1200 188)  (1200 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_24_11

 (3 6)  (1255 182)  (1255 182)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_v_t_23
 (3 7)  (1255 183)  (1255 183)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_v_t_23
 (12 12)  (1264 188)  (1264 188)  routing T_24_11.sp4_h_l_45 <X> T_24_11.sp4_h_r_11
 (13 13)  (1265 189)  (1265 189)  routing T_24_11.sp4_h_l_45 <X> T_24_11.sp4_h_r_11


RAM_Tile_25_11

 (3 1)  (1309 177)  (1309 177)  routing T_25_11.sp12_h_l_23 <X> T_25_11.sp12_v_b_0
 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (17 1)  (1323 177)  (1323 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (1328 177)  (1328 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (1333 177)  (1333 177)  routing T_25_11.lc_trk_g3_1 <X> T_25_11.input0_0
 (28 1)  (1334 177)  (1334 177)  routing T_25_11.lc_trk_g3_1 <X> T_25_11.input0_0
 (29 1)  (1335 177)  (1335 177)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 178)  (1306 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (1 2)  (1307 178)  (1307 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (1320 178)  (1320 178)  routing T_25_11.sp4_v_b_12 <X> T_25_11.lc_trk_g0_4
 (26 2)  (1332 178)  (1332 178)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.input0_1
 (14 3)  (1320 179)  (1320 179)  routing T_25_11.sp4_v_b_12 <X> T_25_11.lc_trk_g0_4
 (16 3)  (1322 179)  (1322 179)  routing T_25_11.sp4_v_b_12 <X> T_25_11.lc_trk_g0_4
 (17 3)  (1323 179)  (1323 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_12 lc_trk_g0_4
 (26 3)  (1332 179)  (1332 179)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.input0_1
 (28 3)  (1334 179)  (1334 179)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.input0_1
 (29 3)  (1335 179)  (1335 179)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_7 input0_1
 (9 4)  (1315 180)  (1315 180)  routing T_25_11.sp4_v_t_41 <X> T_25_11.sp4_h_r_4
 (14 4)  (1320 180)  (1320 180)  routing T_25_11.sp12_h_r_0 <X> T_25_11.lc_trk_g1_0
 (26 4)  (1332 180)  (1332 180)  routing T_25_11.lc_trk_g3_7 <X> T_25_11.input0_2
 (3 5)  (1309 181)  (1309 181)  routing T_25_11.sp12_h_l_23 <X> T_25_11.sp12_h_r_0
 (9 5)  (1315 181)  (1315 181)  routing T_25_11.sp4_v_t_41 <X> T_25_11.sp4_v_b_4
 (14 5)  (1320 181)  (1320 181)  routing T_25_11.sp12_h_r_0 <X> T_25_11.lc_trk_g1_0
 (15 5)  (1321 181)  (1321 181)  routing T_25_11.sp12_h_r_0 <X> T_25_11.lc_trk_g1_0
 (17 5)  (1323 181)  (1323 181)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (26 5)  (1332 181)  (1332 181)  routing T_25_11.lc_trk_g3_7 <X> T_25_11.input0_2
 (27 5)  (1333 181)  (1333 181)  routing T_25_11.lc_trk_g3_7 <X> T_25_11.input0_2
 (28 5)  (1334 181)  (1334 181)  routing T_25_11.lc_trk_g3_7 <X> T_25_11.input0_2
 (29 5)  (1335 181)  (1335 181)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (25 6)  (1331 182)  (1331 182)  routing T_25_11.sp4_h_l_11 <X> T_25_11.lc_trk_g1_6
 (26 6)  (1332 182)  (1332 182)  routing T_25_11.lc_trk_g1_4 <X> T_25_11.input0_3
 (14 7)  (1320 183)  (1320 183)  routing T_25_11.sp4_h_r_4 <X> T_25_11.lc_trk_g1_4
 (15 7)  (1321 183)  (1321 183)  routing T_25_11.sp4_h_r_4 <X> T_25_11.lc_trk_g1_4
 (16 7)  (1322 183)  (1322 183)  routing T_25_11.sp4_h_r_4 <X> T_25_11.lc_trk_g1_4
 (17 7)  (1323 183)  (1323 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (1328 183)  (1328 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1329 183)  (1329 183)  routing T_25_11.sp4_h_l_11 <X> T_25_11.lc_trk_g1_6
 (24 7)  (1330 183)  (1330 183)  routing T_25_11.sp4_h_l_11 <X> T_25_11.lc_trk_g1_6
 (25 7)  (1331 183)  (1331 183)  routing T_25_11.sp4_h_l_11 <X> T_25_11.lc_trk_g1_6
 (27 7)  (1333 183)  (1333 183)  routing T_25_11.lc_trk_g1_4 <X> T_25_11.input0_3
 (29 7)  (1335 183)  (1335 183)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_4 input0_3
 (6 8)  (1312 184)  (1312 184)  routing T_25_11.sp4_v_t_38 <X> T_25_11.sp4_v_b_6
 (25 8)  (1331 184)  (1331 184)  routing T_25_11.sp4_h_r_42 <X> T_25_11.lc_trk_g2_2
 (27 8)  (1333 184)  (1333 184)  routing T_25_11.lc_trk_g1_6 <X> T_25_11.wire_bram/ram/WDATA_11
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (1336 184)  (1336 184)  routing T_25_11.lc_trk_g1_6 <X> T_25_11.wire_bram/ram/WDATA_11
 (5 9)  (1311 185)  (1311 185)  routing T_25_11.sp4_v_t_38 <X> T_25_11.sp4_v_b_6
 (8 9)  (1314 185)  (1314 185)  routing T_25_11.sp4_h_l_36 <X> T_25_11.sp4_v_b_7
 (9 9)  (1315 185)  (1315 185)  routing T_25_11.sp4_h_l_36 <X> T_25_11.sp4_v_b_7
 (10 9)  (1316 185)  (1316 185)  routing T_25_11.sp4_h_l_36 <X> T_25_11.sp4_v_b_7
 (22 9)  (1328 185)  (1328 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1329 185)  (1329 185)  routing T_25_11.sp4_h_r_42 <X> T_25_11.lc_trk_g2_2
 (24 9)  (1330 185)  (1330 185)  routing T_25_11.sp4_h_r_42 <X> T_25_11.lc_trk_g2_2
 (25 9)  (1331 185)  (1331 185)  routing T_25_11.sp4_h_r_42 <X> T_25_11.lc_trk_g2_2
 (26 9)  (1332 185)  (1332 185)  routing T_25_11.lc_trk_g0_2 <X> T_25_11.input0_4
 (29 9)  (1335 185)  (1335 185)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_2 input0_4
 (30 9)  (1336 185)  (1336 185)  routing T_25_11.lc_trk_g1_6 <X> T_25_11.wire_bram/ram/WDATA_11
 (38 9)  (1344 185)  (1344 185)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (6 10)  (1312 186)  (1312 186)  routing T_25_11.sp4_h_l_36 <X> T_25_11.sp4_v_t_43
 (21 10)  (1327 186)  (1327 186)  routing T_25_11.sp4_v_b_31 <X> T_25_11.lc_trk_g2_7
 (22 10)  (1328 186)  (1328 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_31 lc_trk_g2_7
 (23 10)  (1329 186)  (1329 186)  routing T_25_11.sp4_v_b_31 <X> T_25_11.lc_trk_g2_7
 (26 10)  (1332 186)  (1332 186)  routing T_25_11.lc_trk_g3_4 <X> T_25_11.input0_5
 (27 11)  (1333 187)  (1333 187)  routing T_25_11.lc_trk_g3_4 <X> T_25_11.input0_5
 (28 11)  (1334 187)  (1334 187)  routing T_25_11.lc_trk_g3_4 <X> T_25_11.input0_5
 (29 11)  (1335 187)  (1335 187)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (32 11)  (1338 187)  (1338 187)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_0 input2_5
 (33 11)  (1339 187)  (1339 187)  routing T_25_11.lc_trk_g3_0 <X> T_25_11.input2_5
 (34 11)  (1340 187)  (1340 187)  routing T_25_11.lc_trk_g3_0 <X> T_25_11.input2_5
 (14 12)  (1320 188)  (1320 188)  routing T_25_11.sp4_h_r_40 <X> T_25_11.lc_trk_g3_0
 (17 12)  (1323 188)  (1323 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (1331 188)  (1331 188)  routing T_25_11.sp4_v_b_34 <X> T_25_11.lc_trk_g3_2
 (14 13)  (1320 189)  (1320 189)  routing T_25_11.sp4_h_r_40 <X> T_25_11.lc_trk_g3_0
 (15 13)  (1321 189)  (1321 189)  routing T_25_11.sp4_h_r_40 <X> T_25_11.lc_trk_g3_0
 (16 13)  (1322 189)  (1322 189)  routing T_25_11.sp4_h_r_40 <X> T_25_11.lc_trk_g3_0
 (17 13)  (1323 189)  (1323 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (1328 189)  (1328 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_34 lc_trk_g3_2
 (23 13)  (1329 189)  (1329 189)  routing T_25_11.sp4_v_b_34 <X> T_25_11.lc_trk_g3_2
 (25 13)  (1331 189)  (1331 189)  routing T_25_11.sp4_v_b_34 <X> T_25_11.lc_trk_g3_2
 (29 13)  (1335 189)  (1335 189)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_0 input0_6
 (32 13)  (1338 189)  (1338 189)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_2 input2_6
 (33 13)  (1339 189)  (1339 189)  routing T_25_11.lc_trk_g2_2 <X> T_25_11.input2_6
 (35 13)  (1341 189)  (1341 189)  routing T_25_11.lc_trk_g2_2 <X> T_25_11.input2_6
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (14 14)  (1320 190)  (1320 190)  routing T_25_11.sp4_h_r_44 <X> T_25_11.lc_trk_g3_4
 (21 14)  (1327 190)  (1327 190)  routing T_25_11.sp4_h_r_47 <X> T_25_11.lc_trk_g3_7
 (22 14)  (1328 190)  (1328 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_47 lc_trk_g3_7
 (23 14)  (1329 190)  (1329 190)  routing T_25_11.sp4_h_r_47 <X> T_25_11.lc_trk_g3_7
 (24 14)  (1330 190)  (1330 190)  routing T_25_11.sp4_h_r_47 <X> T_25_11.lc_trk_g3_7
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g0_4 <X> T_25_11.wire_bram/ram/RE
 (14 15)  (1320 191)  (1320 191)  routing T_25_11.sp4_h_r_44 <X> T_25_11.lc_trk_g3_4
 (15 15)  (1321 191)  (1321 191)  routing T_25_11.sp4_h_r_44 <X> T_25_11.lc_trk_g3_4
 (16 15)  (1322 191)  (1322 191)  routing T_25_11.sp4_h_r_44 <X> T_25_11.lc_trk_g3_4
 (17 15)  (1323 191)  (1323 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (1327 191)  (1327 191)  routing T_25_11.sp4_h_r_47 <X> T_25_11.lc_trk_g3_7
 (27 15)  (1333 191)  (1333 191)  routing T_25_11.lc_trk_g1_0 <X> T_25_11.input0_7
 (29 15)  (1335 191)  (1335 191)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_0 input0_7
 (32 15)  (1338 191)  (1338 191)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (1339 191)  (1339 191)  routing T_25_11.lc_trk_g3_2 <X> T_25_11.input2_7
 (34 15)  (1340 191)  (1340 191)  routing T_25_11.lc_trk_g3_2 <X> T_25_11.input2_7
 (35 15)  (1341 191)  (1341 191)  routing T_25_11.lc_trk_g3_2 <X> T_25_11.input2_7


LogicTile_26_11

 (8 1)  (1356 177)  (1356 177)  routing T_26_11.sp4_h_l_42 <X> T_26_11.sp4_v_b_1
 (9 1)  (1357 177)  (1357 177)  routing T_26_11.sp4_h_l_42 <X> T_26_11.sp4_v_b_1
 (10 1)  (1358 177)  (1358 177)  routing T_26_11.sp4_h_l_42 <X> T_26_11.sp4_v_b_1
 (6 2)  (1354 178)  (1354 178)  routing T_26_11.sp4_h_l_42 <X> T_26_11.sp4_v_t_37
 (5 6)  (1353 182)  (1353 182)  routing T_26_11.sp4_h_r_0 <X> T_26_11.sp4_h_l_38
 (4 7)  (1352 183)  (1352 183)  routing T_26_11.sp4_h_r_0 <X> T_26_11.sp4_h_l_38
 (12 7)  (1360 183)  (1360 183)  routing T_26_11.sp4_h_l_40 <X> T_26_11.sp4_v_t_40
 (9 9)  (1357 185)  (1357 185)  routing T_26_11.sp4_v_t_46 <X> T_26_11.sp4_v_b_7
 (10 9)  (1358 185)  (1358 185)  routing T_26_11.sp4_v_t_46 <X> T_26_11.sp4_v_b_7
 (8 11)  (1356 187)  (1356 187)  routing T_26_11.sp4_h_l_42 <X> T_26_11.sp4_v_t_42
 (4 12)  (1352 188)  (1352 188)  routing T_26_11.sp4_h_l_44 <X> T_26_11.sp4_v_b_9
 (11 12)  (1359 188)  (1359 188)  routing T_26_11.sp4_h_l_40 <X> T_26_11.sp4_v_b_11
 (13 12)  (1361 188)  (1361 188)  routing T_26_11.sp4_h_l_40 <X> T_26_11.sp4_v_b_11
 (5 13)  (1353 189)  (1353 189)  routing T_26_11.sp4_h_l_44 <X> T_26_11.sp4_v_b_9
 (12 13)  (1360 189)  (1360 189)  routing T_26_11.sp4_h_l_40 <X> T_26_11.sp4_v_b_11
 (5 14)  (1353 190)  (1353 190)  routing T_26_11.sp4_v_t_44 <X> T_26_11.sp4_h_l_44
 (8 14)  (1356 190)  (1356 190)  routing T_26_11.sp4_v_t_41 <X> T_26_11.sp4_h_l_47
 (9 14)  (1357 190)  (1357 190)  routing T_26_11.sp4_v_t_41 <X> T_26_11.sp4_h_l_47
 (10 14)  (1358 190)  (1358 190)  routing T_26_11.sp4_v_t_41 <X> T_26_11.sp4_h_l_47
 (6 15)  (1354 191)  (1354 191)  routing T_26_11.sp4_v_t_44 <X> T_26_11.sp4_h_l_44
 (12 15)  (1360 191)  (1360 191)  routing T_26_11.sp4_h_l_46 <X> T_26_11.sp4_v_t_46


LogicTile_30_11

 (6 3)  (1570 179)  (1570 179)  routing T_30_11.sp4_h_r_0 <X> T_30_11.sp4_h_l_37


IO_Tile_33_11

 (1 0)  (1727 176)  (1727 176)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (17 3)  (1743 179)  (1743 179)  IOB_0 IO Functioning bit
 (17 5)  (1743 181)  (1743 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 185)  (1729 185)  IO control bit: IORIGHT_IE_0



RAM_Tile_8_10

 (5 8)  (401 168)  (401 168)  routing T_8_10.sp4_v_t_43 <X> T_8_10.sp4_h_r_6


LogicTile_10_10

 (0 2)  (492 162)  (492 162)  routing T_10_10.glb_netwk_6 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (1 2)  (493 162)  (493 162)  routing T_10_10.glb_netwk_6 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (2 2)  (494 162)  (494 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (523 162)  (523 162)  routing T_10_10.lc_trk_g2_6 <X> T_10_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 162)  (524 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 162)  (525 162)  routing T_10_10.lc_trk_g2_6 <X> T_10_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 162)  (528 162)  LC_1 Logic Functioning bit
 (37 2)  (529 162)  (529 162)  LC_1 Logic Functioning bit
 (38 2)  (530 162)  (530 162)  LC_1 Logic Functioning bit
 (39 2)  (531 162)  (531 162)  LC_1 Logic Functioning bit
 (45 2)  (537 162)  (537 162)  LC_1 Logic Functioning bit
 (47 2)  (539 162)  (539 162)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (31 3)  (523 163)  (523 163)  routing T_10_10.lc_trk_g2_6 <X> T_10_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 163)  (528 163)  LC_1 Logic Functioning bit
 (37 3)  (529 163)  (529 163)  LC_1 Logic Functioning bit
 (38 3)  (530 163)  (530 163)  LC_1 Logic Functioning bit
 (39 3)  (531 163)  (531 163)  LC_1 Logic Functioning bit
 (3 6)  (495 166)  (495 166)  routing T_10_10.sp12_h_r_0 <X> T_10_10.sp12_v_t_23
 (3 7)  (495 167)  (495 167)  routing T_10_10.sp12_h_r_0 <X> T_10_10.sp12_v_t_23
 (19 10)  (511 170)  (511 170)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 11)  (514 171)  (514 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (515 171)  (515 171)  routing T_10_10.sp4_h_r_30 <X> T_10_10.lc_trk_g2_6
 (24 11)  (516 171)  (516 171)  routing T_10_10.sp4_h_r_30 <X> T_10_10.lc_trk_g2_6
 (25 11)  (517 171)  (517 171)  routing T_10_10.sp4_h_r_30 <X> T_10_10.lc_trk_g2_6


LogicTile_11_10

 (9 13)  (555 173)  (555 173)  routing T_11_10.sp4_v_t_47 <X> T_11_10.sp4_v_b_10


LogicTile_12_10

 (26 0)  (626 160)  (626 160)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 160)  (627 160)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 160)  (629 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 160)  (631 160)  routing T_12_10.lc_trk_g1_4 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 160)  (632 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 160)  (634 160)  routing T_12_10.lc_trk_g1_4 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 160)  (635 160)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.input_2_0
 (37 0)  (637 160)  (637 160)  LC_0 Logic Functioning bit
 (38 0)  (638 160)  (638 160)  LC_0 Logic Functioning bit
 (40 0)  (640 160)  (640 160)  LC_0 Logic Functioning bit
 (41 0)  (641 160)  (641 160)  LC_0 Logic Functioning bit
 (42 0)  (642 160)  (642 160)  LC_0 Logic Functioning bit
 (26 1)  (626 161)  (626 161)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 161)  (627 161)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 161)  (628 161)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 161)  (629 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 161)  (630 161)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 161)  (632 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 161)  (633 161)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.input_2_0
 (39 1)  (639 161)  (639 161)  LC_0 Logic Functioning bit
 (40 1)  (640 161)  (640 161)  LC_0 Logic Functioning bit
 (41 1)  (641 161)  (641 161)  LC_0 Logic Functioning bit
 (28 2)  (628 162)  (628 162)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 162)  (629 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 162)  (630 162)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 162)  (631 162)  routing T_12_10.lc_trk_g1_5 <X> T_12_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 162)  (632 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 162)  (634 162)  routing T_12_10.lc_trk_g1_5 <X> T_12_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 162)  (636 162)  LC_1 Logic Functioning bit
 (38 2)  (638 162)  (638 162)  LC_1 Logic Functioning bit
 (39 2)  (639 162)  (639 162)  LC_1 Logic Functioning bit
 (40 2)  (640 162)  (640 162)  LC_1 Logic Functioning bit
 (41 2)  (641 162)  (641 162)  LC_1 Logic Functioning bit
 (50 2)  (650 162)  (650 162)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (652 162)  (652 162)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (626 163)  (626 163)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 163)  (627 163)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 163)  (628 163)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 163)  (629 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 163)  (630 163)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (37 3)  (637 163)  (637 163)  LC_1 Logic Functioning bit
 (38 3)  (638 163)  (638 163)  LC_1 Logic Functioning bit
 (41 3)  (641 163)  (641 163)  LC_1 Logic Functioning bit
 (22 5)  (622 165)  (622 165)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (624 165)  (624 165)  routing T_12_10.top_op_2 <X> T_12_10.lc_trk_g1_2
 (25 5)  (625 165)  (625 165)  routing T_12_10.top_op_2 <X> T_12_10.lc_trk_g1_2
 (4 6)  (604 166)  (604 166)  routing T_12_10.sp4_h_r_9 <X> T_12_10.sp4_v_t_38
 (6 6)  (606 166)  (606 166)  routing T_12_10.sp4_h_r_9 <X> T_12_10.sp4_v_t_38
 (17 6)  (617 166)  (617 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 166)  (618 166)  routing T_12_10.wire_logic_cluster/lc_5/out <X> T_12_10.lc_trk_g1_5
 (5 7)  (605 167)  (605 167)  routing T_12_10.sp4_h_r_9 <X> T_12_10.sp4_v_t_38
 (15 7)  (615 167)  (615 167)  routing T_12_10.bot_op_4 <X> T_12_10.lc_trk_g1_4
 (17 7)  (617 167)  (617 167)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (15 8)  (615 168)  (615 168)  routing T_12_10.sp4_v_t_28 <X> T_12_10.lc_trk_g2_1
 (16 8)  (616 168)  (616 168)  routing T_12_10.sp4_v_t_28 <X> T_12_10.lc_trk_g2_1
 (17 8)  (617 168)  (617 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 10)  (621 170)  (621 170)  routing T_12_10.sp12_v_b_7 <X> T_12_10.lc_trk_g2_7
 (22 10)  (622 170)  (622 170)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (624 170)  (624 170)  routing T_12_10.sp12_v_b_7 <X> T_12_10.lc_trk_g2_7
 (25 10)  (625 170)  (625 170)  routing T_12_10.wire_logic_cluster/lc_6/out <X> T_12_10.lc_trk_g2_6
 (27 10)  (627 170)  (627 170)  routing T_12_10.lc_trk_g3_3 <X> T_12_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 170)  (628 170)  routing T_12_10.lc_trk_g3_3 <X> T_12_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 170)  (629 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 170)  (631 170)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 170)  (632 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 170)  (633 170)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 170)  (634 170)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 170)  (636 170)  LC_5 Logic Functioning bit
 (38 10)  (638 170)  (638 170)  LC_5 Logic Functioning bit
 (41 10)  (641 170)  (641 170)  LC_5 Logic Functioning bit
 (43 10)  (643 170)  (643 170)  LC_5 Logic Functioning bit
 (14 11)  (614 171)  (614 171)  routing T_12_10.sp12_v_b_20 <X> T_12_10.lc_trk_g2_4
 (16 11)  (616 171)  (616 171)  routing T_12_10.sp12_v_b_20 <X> T_12_10.lc_trk_g2_4
 (17 11)  (617 171)  (617 171)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 11)  (621 171)  (621 171)  routing T_12_10.sp12_v_b_7 <X> T_12_10.lc_trk_g2_7
 (22 11)  (622 171)  (622 171)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (628 171)  (628 171)  routing T_12_10.lc_trk_g2_1 <X> T_12_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 171)  (629 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 171)  (630 171)  routing T_12_10.lc_trk_g3_3 <X> T_12_10.wire_logic_cluster/lc_5/in_1
 (37 11)  (637 171)  (637 171)  LC_5 Logic Functioning bit
 (39 11)  (639 171)  (639 171)  LC_5 Logic Functioning bit
 (41 11)  (641 171)  (641 171)  LC_5 Logic Functioning bit
 (43 11)  (643 171)  (643 171)  LC_5 Logic Functioning bit
 (22 12)  (622 172)  (622 172)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (623 172)  (623 172)  routing T_12_10.sp12_v_b_11 <X> T_12_10.lc_trk_g3_3
 (26 12)  (626 172)  (626 172)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 172)  (628 172)  routing T_12_10.lc_trk_g2_7 <X> T_12_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 172)  (629 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 172)  (630 172)  routing T_12_10.lc_trk_g2_7 <X> T_12_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 172)  (631 172)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 172)  (632 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 172)  (633 172)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 172)  (634 172)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 172)  (636 172)  LC_6 Logic Functioning bit
 (37 12)  (637 172)  (637 172)  LC_6 Logic Functioning bit
 (38 12)  (638 172)  (638 172)  LC_6 Logic Functioning bit
 (39 12)  (639 172)  (639 172)  LC_6 Logic Functioning bit
 (41 12)  (641 172)  (641 172)  LC_6 Logic Functioning bit
 (43 12)  (643 172)  (643 172)  LC_6 Logic Functioning bit
 (22 13)  (622 173)  (622 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (627 173)  (627 173)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 173)  (628 173)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 173)  (629 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 173)  (630 173)  routing T_12_10.lc_trk_g2_7 <X> T_12_10.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 173)  (636 173)  LC_6 Logic Functioning bit
 (38 13)  (638 173)  (638 173)  LC_6 Logic Functioning bit
 (14 14)  (614 174)  (614 174)  routing T_12_10.sp4_v_b_36 <X> T_12_10.lc_trk_g3_4
 (15 14)  (615 174)  (615 174)  routing T_12_10.rgt_op_5 <X> T_12_10.lc_trk_g3_5
 (17 14)  (617 174)  (617 174)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 174)  (618 174)  routing T_12_10.rgt_op_5 <X> T_12_10.lc_trk_g3_5
 (21 14)  (621 174)  (621 174)  routing T_12_10.sp4_h_r_39 <X> T_12_10.lc_trk_g3_7
 (22 14)  (622 174)  (622 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (623 174)  (623 174)  routing T_12_10.sp4_h_r_39 <X> T_12_10.lc_trk_g3_7
 (24 14)  (624 174)  (624 174)  routing T_12_10.sp4_h_r_39 <X> T_12_10.lc_trk_g3_7
 (14 15)  (614 175)  (614 175)  routing T_12_10.sp4_v_b_36 <X> T_12_10.lc_trk_g3_4
 (16 15)  (616 175)  (616 175)  routing T_12_10.sp4_v_b_36 <X> T_12_10.lc_trk_g3_4
 (17 15)  (617 175)  (617 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_13_10

 (15 1)  (669 161)  (669 161)  routing T_13_10.bot_op_0 <X> T_13_10.lc_trk_g0_0
 (17 1)  (671 161)  (671 161)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (654 162)  (654 162)  routing T_13_10.glb_netwk_6 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (1 2)  (655 162)  (655 162)  routing T_13_10.glb_netwk_6 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (2 2)  (656 162)  (656 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (666 162)  (666 162)  routing T_13_10.sp4_v_t_39 <X> T_13_10.sp4_h_l_39
 (19 2)  (673 162)  (673 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (11 3)  (665 163)  (665 163)  routing T_13_10.sp4_v_t_39 <X> T_13_10.sp4_h_l_39
 (14 3)  (668 163)  (668 163)  routing T_13_10.sp4_h_r_4 <X> T_13_10.lc_trk_g0_4
 (15 3)  (669 163)  (669 163)  routing T_13_10.sp4_h_r_4 <X> T_13_10.lc_trk_g0_4
 (16 3)  (670 163)  (670 163)  routing T_13_10.sp4_h_r_4 <X> T_13_10.lc_trk_g0_4
 (17 3)  (671 163)  (671 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (10 4)  (664 164)  (664 164)  routing T_13_10.sp4_v_t_46 <X> T_13_10.sp4_h_r_4
 (16 4)  (670 164)  (670 164)  routing T_13_10.sp12_h_l_14 <X> T_13_10.lc_trk_g1_1
 (17 4)  (671 164)  (671 164)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (27 4)  (681 164)  (681 164)  routing T_13_10.lc_trk_g1_4 <X> T_13_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 164)  (683 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 164)  (684 164)  routing T_13_10.lc_trk_g1_4 <X> T_13_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 164)  (685 164)  routing T_13_10.lc_trk_g1_6 <X> T_13_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 164)  (686 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 164)  (688 164)  routing T_13_10.lc_trk_g1_6 <X> T_13_10.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 164)  (689 164)  routing T_13_10.lc_trk_g2_6 <X> T_13_10.input_2_2
 (36 4)  (690 164)  (690 164)  LC_2 Logic Functioning bit
 (40 4)  (694 164)  (694 164)  LC_2 Logic Functioning bit
 (41 4)  (695 164)  (695 164)  LC_2 Logic Functioning bit
 (43 4)  (697 164)  (697 164)  LC_2 Logic Functioning bit
 (46 4)  (700 164)  (700 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (18 5)  (672 165)  (672 165)  routing T_13_10.sp12_h_l_14 <X> T_13_10.lc_trk_g1_1
 (29 5)  (683 165)  (683 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 165)  (685 165)  routing T_13_10.lc_trk_g1_6 <X> T_13_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 165)  (686 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (687 165)  (687 165)  routing T_13_10.lc_trk_g2_6 <X> T_13_10.input_2_2
 (35 5)  (689 165)  (689 165)  routing T_13_10.lc_trk_g2_6 <X> T_13_10.input_2_2
 (36 5)  (690 165)  (690 165)  LC_2 Logic Functioning bit
 (40 5)  (694 165)  (694 165)  LC_2 Logic Functioning bit
 (41 5)  (695 165)  (695 165)  LC_2 Logic Functioning bit
 (42 5)  (696 165)  (696 165)  LC_2 Logic Functioning bit
 (51 5)  (705 165)  (705 165)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 7)  (662 167)  (662 167)  routing T_13_10.sp4_h_r_10 <X> T_13_10.sp4_v_t_41
 (9 7)  (663 167)  (663 167)  routing T_13_10.sp4_h_r_10 <X> T_13_10.sp4_v_t_41
 (10 7)  (664 167)  (664 167)  routing T_13_10.sp4_h_r_10 <X> T_13_10.sp4_v_t_41
 (15 7)  (669 167)  (669 167)  routing T_13_10.bot_op_4 <X> T_13_10.lc_trk_g1_4
 (17 7)  (671 167)  (671 167)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (676 167)  (676 167)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 167)  (678 167)  routing T_13_10.bot_op_6 <X> T_13_10.lc_trk_g1_6
 (22 10)  (676 170)  (676 170)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (677 170)  (677 170)  routing T_13_10.sp12_v_t_12 <X> T_13_10.lc_trk_g2_7
 (26 10)  (680 170)  (680 170)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 170)  (681 170)  routing T_13_10.lc_trk_g1_1 <X> T_13_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 170)  (683 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 170)  (685 170)  routing T_13_10.lc_trk_g0_4 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 170)  (686 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 170)  (690 170)  LC_5 Logic Functioning bit
 (38 10)  (692 170)  (692 170)  LC_5 Logic Functioning bit
 (41 10)  (695 170)  (695 170)  LC_5 Logic Functioning bit
 (43 10)  (697 170)  (697 170)  LC_5 Logic Functioning bit
 (45 10)  (699 170)  (699 170)  LC_5 Logic Functioning bit
 (22 11)  (676 171)  (676 171)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (677 171)  (677 171)  routing T_13_10.sp12_v_b_14 <X> T_13_10.lc_trk_g2_6
 (26 11)  (680 171)  (680 171)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 171)  (682 171)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 171)  (683 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 171)  (691 171)  LC_5 Logic Functioning bit
 (39 11)  (693 171)  (693 171)  LC_5 Logic Functioning bit
 (41 11)  (695 171)  (695 171)  LC_5 Logic Functioning bit
 (43 11)  (697 171)  (697 171)  LC_5 Logic Functioning bit
 (46 11)  (700 171)  (700 171)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10


LogicTile_14_10

 (3 6)  (711 166)  (711 166)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_v_t_23
 (3 7)  (711 167)  (711 167)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_v_t_23


LogicTile_17_10

 (3 4)  (877 164)  (877 164)  routing T_17_10.sp12_v_t_23 <X> T_17_10.sp12_h_r_0


LogicTile_18_10

 (13 1)  (941 161)  (941 161)  routing T_18_10.sp4_v_t_44 <X> T_18_10.sp4_h_r_2
 (9 13)  (937 173)  (937 173)  routing T_18_10.sp4_v_t_47 <X> T_18_10.sp4_v_b_10


LogicTile_21_10

 (8 11)  (1098 171)  (1098 171)  routing T_21_10.sp4_h_r_1 <X> T_21_10.sp4_v_t_42
 (9 11)  (1099 171)  (1099 171)  routing T_21_10.sp4_h_r_1 <X> T_21_10.sp4_v_t_42
 (10 11)  (1100 171)  (1100 171)  routing T_21_10.sp4_h_r_1 <X> T_21_10.sp4_v_t_42


LogicTile_22_10

 (13 0)  (1157 160)  (1157 160)  routing T_22_10.sp4_h_l_39 <X> T_22_10.sp4_v_b_2
 (11 1)  (1155 161)  (1155 161)  routing T_22_10.sp4_h_l_39 <X> T_22_10.sp4_h_r_2
 (12 1)  (1156 161)  (1156 161)  routing T_22_10.sp4_h_l_39 <X> T_22_10.sp4_v_b_2
 (3 2)  (1147 162)  (1147 162)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_h_l_23
 (3 3)  (1147 163)  (1147 163)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_h_l_23
 (4 8)  (1148 168)  (1148 168)  routing T_22_10.sp4_v_t_43 <X> T_22_10.sp4_v_b_6
 (5 8)  (1149 168)  (1149 168)  routing T_22_10.sp4_v_t_43 <X> T_22_10.sp4_h_r_6
 (19 13)  (1163 173)  (1163 173)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_10

 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 160)  (1328 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (1332 160)  (1332 160)  routing T_25_10.lc_trk_g2_6 <X> T_25_10.input0_0
 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 161)  (1328 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (1329 161)  (1329 161)  routing T_25_10.sp4_v_t_7 <X> T_25_10.lc_trk_g0_2
 (24 1)  (1330 161)  (1330 161)  routing T_25_10.sp4_v_t_7 <X> T_25_10.lc_trk_g0_2
 (26 1)  (1332 161)  (1332 161)  routing T_25_10.lc_trk_g2_6 <X> T_25_10.input0_0
 (28 1)  (1334 161)  (1334 161)  routing T_25_10.lc_trk_g2_6 <X> T_25_10.input0_0
 (29 1)  (1335 161)  (1335 161)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (1 2)  (1307 162)  (1307 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (4 2)  (1310 162)  (1310 162)  routing T_25_10.sp4_h_r_6 <X> T_25_10.sp4_v_t_37
 (6 2)  (1312 162)  (1312 162)  routing T_25_10.sp4_h_r_6 <X> T_25_10.sp4_v_t_37
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (19 2)  (1325 162)  (1325 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2
 (21 2)  (1327 162)  (1327 162)  routing T_25_10.sp4_v_t_2 <X> T_25_10.lc_trk_g0_7
 (22 2)  (1328 162)  (1328 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_2 lc_trk_g0_7
 (23 2)  (1329 162)  (1329 162)  routing T_25_10.sp4_v_t_2 <X> T_25_10.lc_trk_g0_7
 (5 3)  (1311 163)  (1311 163)  routing T_25_10.sp4_h_r_6 <X> T_25_10.sp4_v_t_37
 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (21 3)  (1327 163)  (1327 163)  routing T_25_10.sp4_v_t_2 <X> T_25_10.lc_trk_g0_7
 (22 3)  (1328 163)  (1328 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1329 163)  (1329 163)  routing T_25_10.sp4_h_r_6 <X> T_25_10.lc_trk_g0_6
 (24 3)  (1330 163)  (1330 163)  routing T_25_10.sp4_h_r_6 <X> T_25_10.lc_trk_g0_6
 (25 3)  (1331 163)  (1331 163)  routing T_25_10.sp4_h_r_6 <X> T_25_10.lc_trk_g0_6
 (28 3)  (1334 163)  (1334 163)  routing T_25_10.lc_trk_g2_1 <X> T_25_10.input0_1
 (29 3)  (1335 163)  (1335 163)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (1 4)  (1307 164)  (1307 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (22 4)  (1328 164)  (1328 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1329 164)  (1329 164)  routing T_25_10.sp4_v_b_19 <X> T_25_10.lc_trk_g1_3
 (24 4)  (1330 164)  (1330 164)  routing T_25_10.sp4_v_b_19 <X> T_25_10.lc_trk_g1_3
 (26 4)  (1332 164)  (1332 164)  routing T_25_10.lc_trk_g3_7 <X> T_25_10.input0_2
 (1 5)  (1307 165)  (1307 165)  routing T_25_10.lc_trk_g0_2 <X> T_25_10.wire_bram/ram/WCLKE
 (14 5)  (1320 165)  (1320 165)  routing T_25_10.sp12_h_r_16 <X> T_25_10.lc_trk_g1_0
 (16 5)  (1322 165)  (1322 165)  routing T_25_10.sp12_h_r_16 <X> T_25_10.lc_trk_g1_0
 (17 5)  (1323 165)  (1323 165)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 5)  (1332 165)  (1332 165)  routing T_25_10.lc_trk_g3_7 <X> T_25_10.input0_2
 (27 5)  (1333 165)  (1333 165)  routing T_25_10.lc_trk_g3_7 <X> T_25_10.input0_2
 (28 5)  (1334 165)  (1334 165)  routing T_25_10.lc_trk_g3_7 <X> T_25_10.input0_2
 (29 5)  (1335 165)  (1335 165)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (26 7)  (1332 167)  (1332 167)  routing T_25_10.lc_trk_g0_3 <X> T_25_10.input0_3
 (29 7)  (1335 167)  (1335 167)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (5 8)  (1311 168)  (1311 168)  routing T_25_10.sp4_v_b_0 <X> T_25_10.sp4_h_r_6
 (17 8)  (1323 168)  (1323 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (1327 168)  (1327 168)  routing T_25_10.sp4_h_l_30 <X> T_25_10.lc_trk_g2_3
 (22 8)  (1328 168)  (1328 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_30 lc_trk_g2_3
 (23 8)  (1329 168)  (1329 168)  routing T_25_10.sp4_h_l_30 <X> T_25_10.lc_trk_g2_3
 (24 8)  (1330 168)  (1330 168)  routing T_25_10.sp4_h_l_30 <X> T_25_10.lc_trk_g2_3
 (28 8)  (1334 168)  (1334 168)  routing T_25_10.lc_trk_g2_3 <X> T_25_10.wire_bram/ram/WDATA_3
 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (4 9)  (1310 169)  (1310 169)  routing T_25_10.sp4_v_b_0 <X> T_25_10.sp4_h_r_6
 (6 9)  (1312 169)  (1312 169)  routing T_25_10.sp4_v_b_0 <X> T_25_10.sp4_h_r_6
 (14 9)  (1320 169)  (1320 169)  routing T_25_10.sp4_r_v_b_32 <X> T_25_10.lc_trk_g2_0
 (17 9)  (1323 169)  (1323 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (1324 169)  (1324 169)  routing T_25_10.sp4_r_v_b_33 <X> T_25_10.lc_trk_g2_1
 (21 9)  (1327 169)  (1327 169)  routing T_25_10.sp4_h_l_30 <X> T_25_10.lc_trk_g2_3
 (26 9)  (1332 169)  (1332 169)  routing T_25_10.lc_trk_g1_3 <X> T_25_10.input0_4
 (27 9)  (1333 169)  (1333 169)  routing T_25_10.lc_trk_g1_3 <X> T_25_10.input0_4
 (29 9)  (1335 169)  (1335 169)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (30 9)  (1336 169)  (1336 169)  routing T_25_10.lc_trk_g2_3 <X> T_25_10.wire_bram/ram/WDATA_3
 (40 9)  (1346 169)  (1346 169)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (14 10)  (1320 170)  (1320 170)  routing T_25_10.sp4_v_b_28 <X> T_25_10.lc_trk_g2_4
 (17 10)  (1323 170)  (1323 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (1327 170)  (1327 170)  routing T_25_10.sp4_h_l_26 <X> T_25_10.lc_trk_g2_7
 (22 10)  (1328 170)  (1328 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 170)  (1329 170)  routing T_25_10.sp4_h_l_26 <X> T_25_10.lc_trk_g2_7
 (24 10)  (1330 170)  (1330 170)  routing T_25_10.sp4_h_l_26 <X> T_25_10.lc_trk_g2_7
 (35 10)  (1341 170)  (1341 170)  routing T_25_10.lc_trk_g2_5 <X> T_25_10.input2_5
 (16 11)  (1322 171)  (1322 171)  routing T_25_10.sp4_v_b_28 <X> T_25_10.lc_trk_g2_4
 (17 11)  (1323 171)  (1323 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (22 11)  (1328 171)  (1328 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (1333 171)  (1333 171)  routing T_25_10.lc_trk_g1_0 <X> T_25_10.input0_5
 (29 11)  (1335 171)  (1335 171)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (1338 171)  (1338 171)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 171)  (1339 171)  routing T_25_10.lc_trk_g2_5 <X> T_25_10.input2_5
 (35 12)  (1341 172)  (1341 172)  routing T_25_10.lc_trk_g0_6 <X> T_25_10.input2_6
 (28 13)  (1334 173)  (1334 173)  routing T_25_10.lc_trk_g2_0 <X> T_25_10.input0_6
 (29 13)  (1335 173)  (1335 173)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (32 13)  (1338 173)  (1338 173)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (1341 173)  (1341 173)  routing T_25_10.lc_trk_g0_6 <X> T_25_10.input2_6
 (0 14)  (1306 174)  (1306 174)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.wire_bram/ram/WE
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (21 14)  (1327 174)  (1327 174)  routing T_25_10.sp4_v_t_26 <X> T_25_10.lc_trk_g3_7
 (22 14)  (1328 174)  (1328 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1329 174)  (1329 174)  routing T_25_10.sp4_v_t_26 <X> T_25_10.lc_trk_g3_7
 (26 14)  (1332 174)  (1332 174)  routing T_25_10.lc_trk_g2_7 <X> T_25_10.input0_7
 (35 14)  (1341 174)  (1341 174)  routing T_25_10.lc_trk_g0_7 <X> T_25_10.input2_7
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.wire_bram/ram/WE
 (21 15)  (1327 175)  (1327 175)  routing T_25_10.sp4_v_t_26 <X> T_25_10.lc_trk_g3_7
 (26 15)  (1332 175)  (1332 175)  routing T_25_10.lc_trk_g2_7 <X> T_25_10.input0_7
 (28 15)  (1334 175)  (1334 175)  routing T_25_10.lc_trk_g2_7 <X> T_25_10.input0_7
 (29 15)  (1335 175)  (1335 175)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_7 input0_7
 (32 15)  (1338 175)  (1338 175)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (1341 175)  (1341 175)  routing T_25_10.lc_trk_g0_7 <X> T_25_10.input2_7


LogicTile_26_10

 (3 2)  (1351 162)  (1351 162)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (3 3)  (1351 163)  (1351 163)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (19 3)  (1367 163)  (1367 163)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (11 8)  (1359 168)  (1359 168)  routing T_26_10.sp4_h_l_39 <X> T_26_10.sp4_v_b_8
 (13 8)  (1361 168)  (1361 168)  routing T_26_10.sp4_h_l_39 <X> T_26_10.sp4_v_b_8
 (12 9)  (1360 169)  (1360 169)  routing T_26_10.sp4_h_l_39 <X> T_26_10.sp4_v_b_8


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (11 2)  (1737 162)  (1737 162)  routing T_33_10.span4_vert_b_1 <X> T_33_10.span4_vert_t_13
 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 168)  (1742 168)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 169)  (1743 169)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9

 (19 6)  (91 150)  (91 150)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9

 (11 12)  (407 156)  (407 156)  routing T_8_9.sp4_v_t_38 <X> T_8_9.sp4_v_b_11
 (13 12)  (409 156)  (409 156)  routing T_8_9.sp4_v_t_38 <X> T_8_9.sp4_v_b_11


LogicTile_9_9

 (12 1)  (450 145)  (450 145)  routing T_9_9.sp4_h_r_2 <X> T_9_9.sp4_v_b_2
 (19 2)  (457 146)  (457 146)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (5 5)  (443 149)  (443 149)  routing T_9_9.sp4_h_r_3 <X> T_9_9.sp4_v_b_3
 (10 5)  (448 149)  (448 149)  routing T_9_9.sp4_h_r_11 <X> T_9_9.sp4_v_b_4
 (8 8)  (446 152)  (446 152)  routing T_9_9.sp4_v_b_1 <X> T_9_9.sp4_h_r_7
 (9 8)  (447 152)  (447 152)  routing T_9_9.sp4_v_b_1 <X> T_9_9.sp4_h_r_7
 (10 8)  (448 152)  (448 152)  routing T_9_9.sp4_v_b_1 <X> T_9_9.sp4_h_r_7
 (5 9)  (443 153)  (443 153)  routing T_9_9.sp4_h_r_6 <X> T_9_9.sp4_v_b_6
 (7 11)  (445 155)  (445 155)  Column buffer control bit: LH_colbuf_cntl_2

 (5 13)  (443 157)  (443 157)  routing T_9_9.sp4_h_r_9 <X> T_9_9.sp4_v_b_9
 (7 15)  (445 159)  (445 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_9

 (3 0)  (495 144)  (495 144)  routing T_10_9.sp12_v_t_23 <X> T_10_9.sp12_v_b_0
 (3 4)  (495 148)  (495 148)  routing T_10_9.sp12_v_t_23 <X> T_10_9.sp12_h_r_0
 (7 11)  (499 155)  (499 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (6 0)  (552 144)  (552 144)  routing T_11_9.sp4_h_r_7 <X> T_11_9.sp4_v_b_0
 (14 2)  (560 146)  (560 146)  routing T_11_9.sp4_h_l_9 <X> T_11_9.lc_trk_g0_4
 (14 3)  (560 147)  (560 147)  routing T_11_9.sp4_h_l_9 <X> T_11_9.lc_trk_g0_4
 (15 3)  (561 147)  (561 147)  routing T_11_9.sp4_h_l_9 <X> T_11_9.lc_trk_g0_4
 (16 3)  (562 147)  (562 147)  routing T_11_9.sp4_h_l_9 <X> T_11_9.lc_trk_g0_4
 (17 3)  (563 147)  (563 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 5)  (568 149)  (568 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (569 149)  (569 149)  routing T_11_9.sp4_h_r_2 <X> T_11_9.lc_trk_g1_2
 (24 5)  (570 149)  (570 149)  routing T_11_9.sp4_h_r_2 <X> T_11_9.lc_trk_g1_2
 (25 5)  (571 149)  (571 149)  routing T_11_9.sp4_h_r_2 <X> T_11_9.lc_trk_g1_2
 (22 6)  (568 150)  (568 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (569 150)  (569 150)  routing T_11_9.sp4_h_r_7 <X> T_11_9.lc_trk_g1_7
 (24 6)  (570 150)  (570 150)  routing T_11_9.sp4_h_r_7 <X> T_11_9.lc_trk_g1_7
 (21 7)  (567 151)  (567 151)  routing T_11_9.sp4_h_r_7 <X> T_11_9.lc_trk_g1_7
 (10 9)  (556 153)  (556 153)  routing T_11_9.sp4_h_r_2 <X> T_11_9.sp4_v_b_7
 (25 12)  (571 156)  (571 156)  routing T_11_9.sp4_h_r_42 <X> T_11_9.lc_trk_g3_2
 (26 12)  (572 156)  (572 156)  routing T_11_9.lc_trk_g0_4 <X> T_11_9.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 156)  (573 156)  routing T_11_9.lc_trk_g3_2 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 156)  (574 156)  routing T_11_9.lc_trk_g3_2 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 156)  (575 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 156)  (578 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 156)  (580 156)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 156)  (581 156)  routing T_11_9.lc_trk_g1_7 <X> T_11_9.input_2_6
 (40 12)  (586 156)  (586 156)  LC_6 Logic Functioning bit
 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (568 157)  (568 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (569 157)  (569 157)  routing T_11_9.sp4_h_r_42 <X> T_11_9.lc_trk_g3_2
 (24 13)  (570 157)  (570 157)  routing T_11_9.sp4_h_r_42 <X> T_11_9.lc_trk_g3_2
 (25 13)  (571 157)  (571 157)  routing T_11_9.sp4_h_r_42 <X> T_11_9.lc_trk_g3_2
 (29 13)  (575 157)  (575 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 157)  (576 157)  routing T_11_9.lc_trk_g3_2 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 157)  (577 157)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 157)  (578 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (580 157)  (580 157)  routing T_11_9.lc_trk_g1_7 <X> T_11_9.input_2_6
 (35 13)  (581 157)  (581 157)  routing T_11_9.lc_trk_g1_7 <X> T_11_9.input_2_6
 (53 13)  (599 157)  (599 157)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (8 3)  (608 147)  (608 147)  routing T_12_9.sp4_h_r_1 <X> T_12_9.sp4_v_t_36
 (9 3)  (609 147)  (609 147)  routing T_12_9.sp4_h_r_1 <X> T_12_9.sp4_v_t_36
 (14 7)  (614 151)  (614 151)  routing T_12_9.sp4_h_r_4 <X> T_12_9.lc_trk_g1_4
 (15 7)  (615 151)  (615 151)  routing T_12_9.sp4_h_r_4 <X> T_12_9.lc_trk_g1_4
 (16 7)  (616 151)  (616 151)  routing T_12_9.sp4_h_r_4 <X> T_12_9.lc_trk_g1_4
 (17 7)  (617 151)  (617 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 8)  (626 152)  (626 152)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 152)  (627 152)  routing T_12_9.lc_trk_g1_4 <X> T_12_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 152)  (629 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 152)  (630 152)  routing T_12_9.lc_trk_g1_4 <X> T_12_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 152)  (632 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 152)  (633 152)  routing T_12_9.lc_trk_g3_2 <X> T_12_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 152)  (634 152)  routing T_12_9.lc_trk_g3_2 <X> T_12_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 152)  (636 152)  LC_4 Logic Functioning bit
 (37 8)  (637 152)  (637 152)  LC_4 Logic Functioning bit
 (38 8)  (638 152)  (638 152)  LC_4 Logic Functioning bit
 (39 8)  (639 152)  (639 152)  LC_4 Logic Functioning bit
 (41 8)  (641 152)  (641 152)  LC_4 Logic Functioning bit
 (43 8)  (643 152)  (643 152)  LC_4 Logic Functioning bit
 (9 9)  (609 153)  (609 153)  routing T_12_9.sp4_v_t_42 <X> T_12_9.sp4_v_b_7
 (27 9)  (627 153)  (627 153)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 153)  (628 153)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 153)  (629 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 153)  (631 153)  routing T_12_9.lc_trk_g3_2 <X> T_12_9.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 153)  (636 153)  LC_4 Logic Functioning bit
 (38 9)  (638 153)  (638 153)  LC_4 Logic Functioning bit
 (8 10)  (608 154)  (608 154)  routing T_12_9.sp4_v_t_42 <X> T_12_9.sp4_h_l_42
 (9 10)  (609 154)  (609 154)  routing T_12_9.sp4_v_t_42 <X> T_12_9.sp4_h_l_42
 (4 12)  (604 156)  (604 156)  routing T_12_9.sp4_v_t_44 <X> T_12_9.sp4_v_b_9
 (25 12)  (625 156)  (625 156)  routing T_12_9.sp4_h_r_42 <X> T_12_9.lc_trk_g3_2
 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (622 157)  (622 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (623 157)  (623 157)  routing T_12_9.sp4_h_r_42 <X> T_12_9.lc_trk_g3_2
 (24 13)  (624 157)  (624 157)  routing T_12_9.sp4_h_r_42 <X> T_12_9.lc_trk_g3_2
 (25 13)  (625 157)  (625 157)  routing T_12_9.sp4_h_r_42 <X> T_12_9.lc_trk_g3_2
 (15 14)  (615 158)  (615 158)  routing T_12_9.tnr_op_5 <X> T_12_9.lc_trk_g3_5
 (17 14)  (617 158)  (617 158)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (26 0)  (680 144)  (680 144)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 144)  (681 144)  routing T_13_9.lc_trk_g1_4 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 144)  (683 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 144)  (684 144)  routing T_13_9.lc_trk_g1_4 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 144)  (685 144)  routing T_13_9.lc_trk_g0_5 <X> T_13_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 144)  (686 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 144)  (690 144)  LC_0 Logic Functioning bit
 (38 0)  (692 144)  (692 144)  LC_0 Logic Functioning bit
 (41 0)  (695 144)  (695 144)  LC_0 Logic Functioning bit
 (43 0)  (697 144)  (697 144)  LC_0 Logic Functioning bit
 (22 1)  (676 145)  (676 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (677 145)  (677 145)  routing T_13_9.sp4_h_r_2 <X> T_13_9.lc_trk_g0_2
 (24 1)  (678 145)  (678 145)  routing T_13_9.sp4_h_r_2 <X> T_13_9.lc_trk_g0_2
 (25 1)  (679 145)  (679 145)  routing T_13_9.sp4_h_r_2 <X> T_13_9.lc_trk_g0_2
 (26 1)  (680 145)  (680 145)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 145)  (682 145)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 145)  (683 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (691 145)  (691 145)  LC_0 Logic Functioning bit
 (39 1)  (693 145)  (693 145)  LC_0 Logic Functioning bit
 (41 1)  (695 145)  (695 145)  LC_0 Logic Functioning bit
 (43 1)  (697 145)  (697 145)  LC_0 Logic Functioning bit
 (15 2)  (669 146)  (669 146)  routing T_13_9.top_op_5 <X> T_13_9.lc_trk_g0_5
 (17 2)  (671 146)  (671 146)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (11 3)  (665 147)  (665 147)  routing T_13_9.sp4_h_r_6 <X> T_13_9.sp4_h_l_39
 (13 3)  (667 147)  (667 147)  routing T_13_9.sp4_h_r_6 <X> T_13_9.sp4_h_l_39
 (18 3)  (672 147)  (672 147)  routing T_13_9.top_op_5 <X> T_13_9.lc_trk_g0_5
 (26 4)  (680 148)  (680 148)  routing T_13_9.lc_trk_g1_5 <X> T_13_9.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 148)  (682 148)  routing T_13_9.lc_trk_g2_3 <X> T_13_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 148)  (683 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 148)  (686 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 148)  (687 148)  routing T_13_9.lc_trk_g3_0 <X> T_13_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 148)  (688 148)  routing T_13_9.lc_trk_g3_0 <X> T_13_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 148)  (690 148)  LC_2 Logic Functioning bit
 (37 4)  (691 148)  (691 148)  LC_2 Logic Functioning bit
 (38 4)  (692 148)  (692 148)  LC_2 Logic Functioning bit
 (39 4)  (693 148)  (693 148)  LC_2 Logic Functioning bit
 (41 4)  (695 148)  (695 148)  LC_2 Logic Functioning bit
 (43 4)  (697 148)  (697 148)  LC_2 Logic Functioning bit
 (27 5)  (681 149)  (681 149)  routing T_13_9.lc_trk_g1_5 <X> T_13_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 149)  (683 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 149)  (684 149)  routing T_13_9.lc_trk_g2_3 <X> T_13_9.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 149)  (690 149)  LC_2 Logic Functioning bit
 (38 5)  (692 149)  (692 149)  LC_2 Logic Functioning bit
 (15 6)  (669 150)  (669 150)  routing T_13_9.top_op_5 <X> T_13_9.lc_trk_g1_5
 (17 6)  (671 150)  (671 150)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (6 7)  (660 151)  (660 151)  routing T_13_9.sp4_h_r_3 <X> T_13_9.sp4_h_l_38
 (14 7)  (668 151)  (668 151)  routing T_13_9.sp4_h_r_4 <X> T_13_9.lc_trk_g1_4
 (15 7)  (669 151)  (669 151)  routing T_13_9.sp4_h_r_4 <X> T_13_9.lc_trk_g1_4
 (16 7)  (670 151)  (670 151)  routing T_13_9.sp4_h_r_4 <X> T_13_9.lc_trk_g1_4
 (17 7)  (671 151)  (671 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (672 151)  (672 151)  routing T_13_9.top_op_5 <X> T_13_9.lc_trk_g1_5
 (16 8)  (670 152)  (670 152)  routing T_13_9.sp4_v_b_33 <X> T_13_9.lc_trk_g2_1
 (17 8)  (671 152)  (671 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (672 152)  (672 152)  routing T_13_9.sp4_v_b_33 <X> T_13_9.lc_trk_g2_1
 (22 8)  (676 152)  (676 152)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (677 152)  (677 152)  routing T_13_9.sp12_v_b_11 <X> T_13_9.lc_trk_g2_3
 (28 8)  (682 152)  (682 152)  routing T_13_9.lc_trk_g2_1 <X> T_13_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 152)  (683 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 152)  (685 152)  routing T_13_9.lc_trk_g0_5 <X> T_13_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 152)  (686 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 152)  (690 152)  LC_4 Logic Functioning bit
 (38 8)  (692 152)  (692 152)  LC_4 Logic Functioning bit
 (41 8)  (695 152)  (695 152)  LC_4 Logic Functioning bit
 (43 8)  (697 152)  (697 152)  LC_4 Logic Functioning bit
 (12 9)  (666 153)  (666 153)  routing T_13_9.sp4_h_r_8 <X> T_13_9.sp4_v_b_8
 (15 9)  (669 153)  (669 153)  routing T_13_9.sp4_v_t_29 <X> T_13_9.lc_trk_g2_0
 (16 9)  (670 153)  (670 153)  routing T_13_9.sp4_v_t_29 <X> T_13_9.lc_trk_g2_0
 (17 9)  (671 153)  (671 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (672 153)  (672 153)  routing T_13_9.sp4_v_b_33 <X> T_13_9.lc_trk_g2_1
 (26 9)  (680 153)  (680 153)  routing T_13_9.lc_trk_g0_2 <X> T_13_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 153)  (683 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (691 153)  (691 153)  LC_4 Logic Functioning bit
 (39 9)  (693 153)  (693 153)  LC_4 Logic Functioning bit
 (41 9)  (695 153)  (695 153)  LC_4 Logic Functioning bit
 (43 9)  (697 153)  (697 153)  LC_4 Logic Functioning bit
 (5 10)  (659 154)  (659 154)  routing T_13_9.sp4_h_r_3 <X> T_13_9.sp4_h_l_43
 (26 10)  (680 154)  (680 154)  routing T_13_9.lc_trk_g0_5 <X> T_13_9.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 154)  (681 154)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 154)  (682 154)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 154)  (683 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 154)  (684 154)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 154)  (686 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 154)  (687 154)  routing T_13_9.lc_trk_g3_3 <X> T_13_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 154)  (688 154)  routing T_13_9.lc_trk_g3_3 <X> T_13_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 154)  (690 154)  LC_5 Logic Functioning bit
 (37 10)  (691 154)  (691 154)  LC_5 Logic Functioning bit
 (38 10)  (692 154)  (692 154)  LC_5 Logic Functioning bit
 (39 10)  (693 154)  (693 154)  LC_5 Logic Functioning bit
 (41 10)  (695 154)  (695 154)  LC_5 Logic Functioning bit
 (43 10)  (697 154)  (697 154)  LC_5 Logic Functioning bit
 (4 11)  (658 155)  (658 155)  routing T_13_9.sp4_h_r_3 <X> T_13_9.sp4_h_l_43
 (7 11)  (661 155)  (661 155)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (676 155)  (676 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 155)  (677 155)  routing T_13_9.sp4_v_b_46 <X> T_13_9.lc_trk_g2_6
 (24 11)  (678 155)  (678 155)  routing T_13_9.sp4_v_b_46 <X> T_13_9.lc_trk_g2_6
 (29 11)  (683 155)  (683 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 155)  (684 155)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 155)  (685 155)  routing T_13_9.lc_trk_g3_3 <X> T_13_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 155)  (690 155)  LC_5 Logic Functioning bit
 (38 11)  (692 155)  (692 155)  LC_5 Logic Functioning bit
 (22 12)  (676 156)  (676 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (677 156)  (677 156)  routing T_13_9.sp12_v_b_19 <X> T_13_9.lc_trk_g3_3
 (25 12)  (679 156)  (679 156)  routing T_13_9.wire_logic_cluster/lc_2/out <X> T_13_9.lc_trk_g3_2
 (27 12)  (681 156)  (681 156)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 156)  (682 156)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 156)  (683 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 156)  (684 156)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 156)  (686 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 156)  (687 156)  routing T_13_9.lc_trk_g3_2 <X> T_13_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 156)  (688 156)  routing T_13_9.lc_trk_g3_2 <X> T_13_9.wire_logic_cluster/lc_6/in_3
 (40 12)  (694 156)  (694 156)  LC_6 Logic Functioning bit
 (42 12)  (696 156)  (696 156)  LC_6 Logic Functioning bit
 (50 12)  (704 156)  (704 156)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (668 157)  (668 157)  routing T_13_9.sp4_r_v_b_40 <X> T_13_9.lc_trk_g3_0
 (17 13)  (671 157)  (671 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (19 13)  (673 157)  (673 157)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (675 157)  (675 157)  routing T_13_9.sp12_v_b_19 <X> T_13_9.lc_trk_g3_3
 (22 13)  (676 157)  (676 157)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (682 157)  (682 157)  routing T_13_9.lc_trk_g2_0 <X> T_13_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 157)  (683 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 157)  (684 157)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 157)  (685 157)  routing T_13_9.lc_trk_g3_2 <X> T_13_9.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 157)  (690 157)  LC_6 Logic Functioning bit
 (38 13)  (692 157)  (692 157)  LC_6 Logic Functioning bit
 (39 13)  (693 157)  (693 157)  LC_6 Logic Functioning bit
 (40 13)  (694 157)  (694 157)  LC_6 Logic Functioning bit
 (41 13)  (695 157)  (695 157)  LC_6 Logic Functioning bit
 (43 13)  (697 157)  (697 157)  LC_6 Logic Functioning bit
 (5 14)  (659 158)  (659 158)  routing T_13_9.sp4_h_r_6 <X> T_13_9.sp4_h_l_44
 (12 14)  (666 158)  (666 158)  routing T_13_9.sp4_h_r_8 <X> T_13_9.sp4_h_l_46
 (22 14)  (676 158)  (676 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (677 158)  (677 158)  routing T_13_9.sp4_v_b_47 <X> T_13_9.lc_trk_g3_7
 (24 14)  (678 158)  (678 158)  routing T_13_9.sp4_v_b_47 <X> T_13_9.lc_trk_g3_7
 (4 15)  (658 159)  (658 159)  routing T_13_9.sp4_h_r_6 <X> T_13_9.sp4_h_l_44
 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6

 (13 15)  (667 159)  (667 159)  routing T_13_9.sp4_h_r_8 <X> T_13_9.sp4_h_l_46
 (22 15)  (676 159)  (676 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (679 159)  (679 159)  routing T_13_9.sp4_r_v_b_46 <X> T_13_9.lc_trk_g3_6


LogicTile_14_9

 (7 11)  (715 155)  (715 155)  Column buffer control bit: LH_colbuf_cntl_2

 (6 15)  (714 159)  (714 159)  routing T_14_9.sp4_h_r_9 <X> T_14_9.sp4_h_l_44
 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (12 2)  (774 146)  (774 146)  routing T_15_9.sp4_v_t_45 <X> T_15_9.sp4_h_l_39
 (11 3)  (773 147)  (773 147)  routing T_15_9.sp4_v_t_45 <X> T_15_9.sp4_h_l_39
 (13 3)  (775 147)  (775 147)  routing T_15_9.sp4_v_t_45 <X> T_15_9.sp4_h_l_39
 (8 10)  (770 154)  (770 154)  routing T_15_9.sp4_v_t_42 <X> T_15_9.sp4_h_l_42
 (9 10)  (771 154)  (771 154)  routing T_15_9.sp4_v_t_42 <X> T_15_9.sp4_h_l_42


LogicTile_16_9

 (9 6)  (825 150)  (825 150)  routing T_16_9.sp4_h_r_1 <X> T_16_9.sp4_h_l_41
 (10 6)  (826 150)  (826 150)  routing T_16_9.sp4_h_r_1 <X> T_16_9.sp4_h_l_41
 (7 9)  (823 153)  (823 153)  Column buffer control bit: LH_colbuf_cntl_0

 (3 12)  (819 156)  (819 156)  routing T_16_9.sp12_v_t_22 <X> T_16_9.sp12_h_r_1
 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (3 0)  (877 144)  (877 144)  routing T_17_9.sp12_v_t_23 <X> T_17_9.sp12_v_b_0
 (12 2)  (886 146)  (886 146)  routing T_17_9.sp4_v_t_45 <X> T_17_9.sp4_h_l_39
 (11 3)  (885 147)  (885 147)  routing T_17_9.sp4_v_t_45 <X> T_17_9.sp4_h_l_39
 (13 3)  (887 147)  (887 147)  routing T_17_9.sp4_v_t_45 <X> T_17_9.sp4_h_l_39
 (5 6)  (879 150)  (879 150)  routing T_17_9.sp4_v_t_38 <X> T_17_9.sp4_h_l_38
 (8 6)  (882 150)  (882 150)  routing T_17_9.sp4_h_r_8 <X> T_17_9.sp4_h_l_41
 (10 6)  (884 150)  (884 150)  routing T_17_9.sp4_h_r_8 <X> T_17_9.sp4_h_l_41
 (6 7)  (880 151)  (880 151)  routing T_17_9.sp4_v_t_38 <X> T_17_9.sp4_h_l_38
 (5 10)  (879 154)  (879 154)  routing T_17_9.sp4_v_t_37 <X> T_17_9.sp4_h_l_43
 (12 10)  (886 154)  (886 154)  routing T_17_9.sp4_v_t_39 <X> T_17_9.sp4_h_l_45
 (4 11)  (878 155)  (878 155)  routing T_17_9.sp4_v_t_37 <X> T_17_9.sp4_h_l_43
 (6 11)  (880 155)  (880 155)  routing T_17_9.sp4_v_t_37 <X> T_17_9.sp4_h_l_43
 (11 11)  (885 155)  (885 155)  routing T_17_9.sp4_v_t_39 <X> T_17_9.sp4_h_l_45
 (13 11)  (887 155)  (887 155)  routing T_17_9.sp4_v_t_39 <X> T_17_9.sp4_h_l_45
 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (19 13)  (893 157)  (893 157)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (6 0)  (934 144)  (934 144)  routing T_18_9.sp4_v_t_44 <X> T_18_9.sp4_v_b_0
 (5 1)  (933 145)  (933 145)  routing T_18_9.sp4_v_t_44 <X> T_18_9.sp4_v_b_0
 (9 9)  (937 153)  (937 153)  routing T_18_9.sp4_v_t_46 <X> T_18_9.sp4_v_b_7
 (10 9)  (938 153)  (938 153)  routing T_18_9.sp4_v_t_46 <X> T_18_9.sp4_v_b_7
 (5 14)  (933 158)  (933 158)  routing T_18_9.sp4_v_t_44 <X> T_18_9.sp4_h_l_44
 (6 15)  (934 159)  (934 159)  routing T_18_9.sp4_v_t_44 <X> T_18_9.sp4_h_l_44


LogicTile_19_9

 (7 9)  (989 153)  (989 153)  Column buffer control bit: LH_colbuf_cntl_0

 (9 13)  (991 157)  (991 157)  routing T_19_9.sp4_v_t_39 <X> T_19_9.sp4_v_b_10
 (10 13)  (992 157)  (992 157)  routing T_19_9.sp4_v_t_39 <X> T_19_9.sp4_v_b_10
 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (13 4)  (1049 148)  (1049 148)  routing T_20_9.sp4_v_t_40 <X> T_20_9.sp4_v_b_5


LogicTile_21_9

 (12 10)  (1102 154)  (1102 154)  routing T_21_9.sp4_h_r_5 <X> T_21_9.sp4_h_l_45
 (13 11)  (1103 155)  (1103 155)  routing T_21_9.sp4_h_r_5 <X> T_21_9.sp4_h_l_45


LogicTile_22_9

 (3 5)  (1147 149)  (1147 149)  routing T_22_9.sp12_h_l_23 <X> T_22_9.sp12_h_r_0


LogicTile_23_9



LogicTile_24_9

 (5 0)  (1257 144)  (1257 144)  routing T_24_9.sp4_v_t_37 <X> T_24_9.sp4_h_r_0
 (11 8)  (1263 152)  (1263 152)  routing T_24_9.sp4_v_t_37 <X> T_24_9.sp4_v_b_8
 (13 8)  (1265 152)  (1265 152)  routing T_24_9.sp4_v_t_37 <X> T_24_9.sp4_v_b_8


RAM_Tile_25_9

 (4 1)  (1310 145)  (1310 145)  routing T_25_9.sp4_v_t_42 <X> T_25_9.sp4_h_r_0
 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 145)  (1314 145)  routing T_25_9.sp4_v_t_47 <X> T_25_9.sp4_v_b_1
 (10 1)  (1316 145)  (1316 145)  routing T_25_9.sp4_v_t_47 <X> T_25_9.sp4_v_b_1
 (22 1)  (1328 145)  (1328 145)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1329 145)  (1329 145)  routing T_25_9.sp12_h_l_17 <X> T_25_9.lc_trk_g0_2
 (25 1)  (1331 145)  (1331 145)  routing T_25_9.sp12_h_l_17 <X> T_25_9.lc_trk_g0_2
 (27 1)  (1333 145)  (1333 145)  routing T_25_9.lc_trk_g3_1 <X> T_25_9.input0_0
 (28 1)  (1334 145)  (1334 145)  routing T_25_9.lc_trk_g3_1 <X> T_25_9.input0_0
 (29 1)  (1335 145)  (1335 145)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 146)  (1306 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (1 2)  (1307 146)  (1307 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 2)  (1321 146)  (1321 146)  routing T_25_9.sp4_h_r_13 <X> T_25_9.lc_trk_g0_5
 (16 2)  (1322 146)  (1322 146)  routing T_25_9.sp4_h_r_13 <X> T_25_9.lc_trk_g0_5
 (17 2)  (1323 146)  (1323 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1324 146)  (1324 146)  routing T_25_9.sp4_h_r_13 <X> T_25_9.lc_trk_g0_5
 (22 2)  (1328 146)  (1328 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (3 3)  (1309 147)  (1309 147)  routing T_25_9.sp12_v_b_0 <X> T_25_9.sp12_h_l_23
 (21 3)  (1327 147)  (1327 147)  routing T_25_9.sp4_r_v_b_31 <X> T_25_9.lc_trk_g0_7
 (27 3)  (1333 147)  (1333 147)  routing T_25_9.lc_trk_g1_0 <X> T_25_9.input0_1
 (29 3)  (1335 147)  (1335 147)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (17 4)  (1323 148)  (1323 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (25 4)  (1331 148)  (1331 148)  routing T_25_9.sp4_h_r_10 <X> T_25_9.lc_trk_g1_2
 (26 4)  (1332 148)  (1332 148)  routing T_25_9.lc_trk_g1_7 <X> T_25_9.input0_2
 (14 5)  (1320 149)  (1320 149)  routing T_25_9.sp4_h_r_0 <X> T_25_9.lc_trk_g1_0
 (15 5)  (1321 149)  (1321 149)  routing T_25_9.sp4_h_r_0 <X> T_25_9.lc_trk_g1_0
 (16 5)  (1322 149)  (1322 149)  routing T_25_9.sp4_h_r_0 <X> T_25_9.lc_trk_g1_0
 (17 5)  (1323 149)  (1323 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (1324 149)  (1324 149)  routing T_25_9.sp4_r_v_b_25 <X> T_25_9.lc_trk_g1_1
 (22 5)  (1328 149)  (1328 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1329 149)  (1329 149)  routing T_25_9.sp4_h_r_10 <X> T_25_9.lc_trk_g1_2
 (24 5)  (1330 149)  (1330 149)  routing T_25_9.sp4_h_r_10 <X> T_25_9.lc_trk_g1_2
 (26 5)  (1332 149)  (1332 149)  routing T_25_9.lc_trk_g1_7 <X> T_25_9.input0_2
 (27 5)  (1333 149)  (1333 149)  routing T_25_9.lc_trk_g1_7 <X> T_25_9.input0_2
 (29 5)  (1335 149)  (1335 149)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (12 6)  (1318 150)  (1318 150)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_h_l_40
 (21 6)  (1327 150)  (1327 150)  routing T_25_9.sp12_h_r_7 <X> T_25_9.lc_trk_g1_7
 (22 6)  (1328 150)  (1328 150)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_7 lc_trk_g1_7
 (24 6)  (1330 150)  (1330 150)  routing T_25_9.sp12_h_r_7 <X> T_25_9.lc_trk_g1_7
 (26 6)  (1332 150)  (1332 150)  routing T_25_9.lc_trk_g3_4 <X> T_25_9.input0_3
 (21 7)  (1327 151)  (1327 151)  routing T_25_9.sp12_h_r_7 <X> T_25_9.lc_trk_g1_7
 (27 7)  (1333 151)  (1333 151)  routing T_25_9.lc_trk_g3_4 <X> T_25_9.input0_3
 (28 7)  (1334 151)  (1334 151)  routing T_25_9.lc_trk_g3_4 <X> T_25_9.input0_3
 (29 7)  (1335 151)  (1335 151)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_4 input0_3
 (17 8)  (1323 152)  (1323 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (1328 152)  (1328 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 152)  (1336 152)  routing T_25_9.lc_trk_g0_5 <X> T_25_9.wire_bram/ram/WDATA_11
 (9 9)  (1315 153)  (1315 153)  routing T_25_9.sp4_v_t_42 <X> T_25_9.sp4_v_b_7
 (18 9)  (1324 153)  (1324 153)  routing T_25_9.sp4_r_v_b_33 <X> T_25_9.lc_trk_g2_1
 (21 9)  (1327 153)  (1327 153)  routing T_25_9.sp4_r_v_b_35 <X> T_25_9.lc_trk_g2_3
 (26 9)  (1332 153)  (1332 153)  routing T_25_9.lc_trk_g0_2 <X> T_25_9.input0_4
 (29 9)  (1335 153)  (1335 153)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_2 input0_4
 (38 9)  (1344 153)  (1344 153)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (14 10)  (1320 154)  (1320 154)  routing T_25_9.sp4_v_t_25 <X> T_25_9.lc_trk_g2_4
 (14 11)  (1320 155)  (1320 155)  routing T_25_9.sp4_v_t_25 <X> T_25_9.lc_trk_g2_4
 (16 11)  (1322 155)  (1322 155)  routing T_25_9.sp4_v_t_25 <X> T_25_9.lc_trk_g2_4
 (17 11)  (1323 155)  (1323 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (28 11)  (1334 155)  (1334 155)  routing T_25_9.lc_trk_g2_1 <X> T_25_9.input0_5
 (29 11)  (1335 155)  (1335 155)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 155)  (1338 155)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_3 input2_5
 (33 11)  (1339 155)  (1339 155)  routing T_25_9.lc_trk_g2_3 <X> T_25_9.input2_5
 (35 11)  (1341 155)  (1341 155)  routing T_25_9.lc_trk_g2_3 <X> T_25_9.input2_5
 (9 12)  (1315 156)  (1315 156)  routing T_25_9.sp4_v_t_47 <X> T_25_9.sp4_h_r_10
 (17 12)  (1323 156)  (1323 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (1327 156)  (1327 156)  routing T_25_9.sp4_h_r_43 <X> T_25_9.lc_trk_g3_3
 (22 12)  (1328 156)  (1328 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1329 156)  (1329 156)  routing T_25_9.sp4_h_r_43 <X> T_25_9.lc_trk_g3_3
 (24 12)  (1330 156)  (1330 156)  routing T_25_9.sp4_h_r_43 <X> T_25_9.lc_trk_g3_3
 (18 13)  (1324 157)  (1324 157)  routing T_25_9.sp4_r_v_b_41 <X> T_25_9.lc_trk_g3_1
 (21 13)  (1327 157)  (1327 157)  routing T_25_9.sp4_h_r_43 <X> T_25_9.lc_trk_g3_3
 (26 13)  (1332 157)  (1332 157)  routing T_25_9.lc_trk_g3_3 <X> T_25_9.input0_6
 (27 13)  (1333 157)  (1333 157)  routing T_25_9.lc_trk_g3_3 <X> T_25_9.input0_6
 (28 13)  (1334 157)  (1334 157)  routing T_25_9.lc_trk_g3_3 <X> T_25_9.input0_6
 (29 13)  (1335 157)  (1335 157)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (1338 157)  (1338 157)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_1 input2_6
 (34 13)  (1340 157)  (1340 157)  routing T_25_9.lc_trk_g1_1 <X> T_25_9.input2_6
 (0 14)  (1306 158)  (1306 158)  routing T_25_9.lc_trk_g2_4 <X> T_25_9.wire_bram/ram/RE
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (14 14)  (1320 158)  (1320 158)  routing T_25_9.sp4_v_b_28 <X> T_25_9.lc_trk_g3_4
 (26 14)  (1332 158)  (1332 158)  routing T_25_9.lc_trk_g0_7 <X> T_25_9.input0_7
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g2_4 <X> T_25_9.wire_bram/ram/RE
 (7 15)  (1313 159)  (1313 159)  Column buffer control bit: MEMB_colbuf_cntl_6

 (16 15)  (1322 159)  (1322 159)  routing T_25_9.sp4_v_b_28 <X> T_25_9.lc_trk_g3_4
 (17 15)  (1323 159)  (1323 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4
 (26 15)  (1332 159)  (1332 159)  routing T_25_9.lc_trk_g0_7 <X> T_25_9.input0_7
 (29 15)  (1335 159)  (1335 159)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7
 (32 15)  (1338 159)  (1338 159)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_2 input2_7
 (34 15)  (1340 159)  (1340 159)  routing T_25_9.lc_trk_g1_2 <X> T_25_9.input2_7
 (35 15)  (1341 159)  (1341 159)  routing T_25_9.lc_trk_g1_2 <X> T_25_9.input2_7


LogicTile_26_9

 (13 0)  (1361 144)  (1361 144)  routing T_26_9.sp4_v_t_39 <X> T_26_9.sp4_v_b_2
 (4 8)  (1352 152)  (1352 152)  routing T_26_9.sp4_h_l_43 <X> T_26_9.sp4_v_b_6
 (5 9)  (1353 153)  (1353 153)  routing T_26_9.sp4_h_l_43 <X> T_26_9.sp4_v_b_6
 (5 10)  (1353 154)  (1353 154)  routing T_26_9.sp4_v_t_37 <X> T_26_9.sp4_h_l_43
 (4 11)  (1352 155)  (1352 155)  routing T_26_9.sp4_v_t_37 <X> T_26_9.sp4_h_l_43
 (6 11)  (1354 155)  (1354 155)  routing T_26_9.sp4_v_t_37 <X> T_26_9.sp4_h_l_43


LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9

 (19 5)  (1583 149)  (1583 149)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8

 (4 0)  (400 128)  (400 128)  routing T_8_8.sp4_v_t_41 <X> T_8_8.sp4_v_b_0
 (6 0)  (402 128)  (402 128)  routing T_8_8.sp4_v_t_41 <X> T_8_8.sp4_v_b_0
 (7 0)  (403 128)  (403 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 129)  (403 129)  Ram config bit: MEMT_bram_cbit_0

 (12 1)  (408 129)  (408 129)  routing T_8_8.sp4_h_r_2 <X> T_8_8.sp4_v_b_2
 (22 1)  (418 129)  (418 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (419 129)  (419 129)  routing T_8_8.sp4_h_r_2 <X> T_8_8.lc_trk_g0_2
 (24 1)  (420 129)  (420 129)  routing T_8_8.sp4_h_r_2 <X> T_8_8.lc_trk_g0_2
 (25 1)  (421 129)  (421 129)  routing T_8_8.sp4_h_r_2 <X> T_8_8.lc_trk_g0_2
 (26 1)  (422 129)  (422 129)  routing T_8_8.lc_trk_g3_3 <X> T_8_8.input0_0
 (27 1)  (423 129)  (423 129)  routing T_8_8.lc_trk_g3_3 <X> T_8_8.input0_0
 (28 1)  (424 129)  (424 129)  routing T_8_8.lc_trk_g3_3 <X> T_8_8.input0_0
 (29 1)  (425 129)  (425 129)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (0 2)  (396 130)  (396 130)  routing T_8_8.glb_netwk_6 <X> T_8_8.wire_bram/ram/WCLK
 (1 2)  (397 130)  (397 130)  routing T_8_8.glb_netwk_6 <X> T_8_8.wire_bram/ram/WCLK
 (2 2)  (398 130)  (398 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 130)  (403 130)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (417 130)  (417 130)  routing T_8_8.sp12_h_l_4 <X> T_8_8.lc_trk_g0_7
 (22 2)  (418 130)  (418 130)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (420 130)  (420 130)  routing T_8_8.sp12_h_l_4 <X> T_8_8.lc_trk_g0_7
 (26 2)  (422 130)  (422 130)  routing T_8_8.lc_trk_g2_7 <X> T_8_8.input0_1
 (7 3)  (403 131)  (403 131)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 131)  (410 131)  routing T_8_8.sp4_h_r_4 <X> T_8_8.lc_trk_g0_4
 (15 3)  (411 131)  (411 131)  routing T_8_8.sp4_h_r_4 <X> T_8_8.lc_trk_g0_4
 (16 3)  (412 131)  (412 131)  routing T_8_8.sp4_h_r_4 <X> T_8_8.lc_trk_g0_4
 (17 3)  (413 131)  (413 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (417 131)  (417 131)  routing T_8_8.sp12_h_l_4 <X> T_8_8.lc_trk_g0_7
 (22 3)  (418 131)  (418 131)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (419 131)  (419 131)  routing T_8_8.sp4_h_r_6 <X> T_8_8.lc_trk_g0_6
 (24 3)  (420 131)  (420 131)  routing T_8_8.sp4_h_r_6 <X> T_8_8.lc_trk_g0_6
 (25 3)  (421 131)  (421 131)  routing T_8_8.sp4_h_r_6 <X> T_8_8.lc_trk_g0_6
 (26 3)  (422 131)  (422 131)  routing T_8_8.lc_trk_g2_7 <X> T_8_8.input0_1
 (28 3)  (424 131)  (424 131)  routing T_8_8.lc_trk_g2_7 <X> T_8_8.input0_1
 (29 3)  (425 131)  (425 131)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_7 input0_1
 (1 4)  (397 132)  (397 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (9 4)  (405 132)  (405 132)  routing T_8_8.sp4_v_t_41 <X> T_8_8.sp4_h_r_4
 (26 4)  (422 132)  (422 132)  routing T_8_8.lc_trk_g2_6 <X> T_8_8.input0_2
 (1 5)  (397 133)  (397 133)  routing T_8_8.lc_trk_g0_2 <X> T_8_8.wire_bram/ram/WCLKE
 (8 5)  (404 133)  (404 133)  routing T_8_8.sp4_h_r_4 <X> T_8_8.sp4_v_b_4
 (22 5)  (418 133)  (418 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (421 133)  (421 133)  routing T_8_8.sp4_r_v_b_26 <X> T_8_8.lc_trk_g1_2
 (26 5)  (422 133)  (422 133)  routing T_8_8.lc_trk_g2_6 <X> T_8_8.input0_2
 (28 5)  (424 133)  (424 133)  routing T_8_8.lc_trk_g2_6 <X> T_8_8.input0_2
 (29 5)  (425 133)  (425 133)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_6 input0_2
 (14 6)  (410 134)  (410 134)  routing T_8_8.sp4_h_r_20 <X> T_8_8.lc_trk_g1_4
 (14 7)  (410 135)  (410 135)  routing T_8_8.sp4_h_r_20 <X> T_8_8.lc_trk_g1_4
 (15 7)  (411 135)  (411 135)  routing T_8_8.sp4_h_r_20 <X> T_8_8.lc_trk_g1_4
 (16 7)  (412 135)  (412 135)  routing T_8_8.sp4_h_r_20 <X> T_8_8.lc_trk_g1_4
 (17 7)  (413 135)  (413 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_20 lc_trk_g1_4
 (26 7)  (422 135)  (422 135)  routing T_8_8.lc_trk_g1_2 <X> T_8_8.input0_3
 (27 7)  (423 135)  (423 135)  routing T_8_8.lc_trk_g1_2 <X> T_8_8.input0_3
 (29 7)  (425 135)  (425 135)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_2 input0_3
 (27 8)  (423 136)  (423 136)  routing T_8_8.lc_trk_g3_6 <X> T_8_8.wire_bram/ram/WDATA_3
 (28 8)  (424 136)  (424 136)  routing T_8_8.lc_trk_g3_6 <X> T_8_8.wire_bram/ram/WDATA_3
 (29 8)  (425 136)  (425 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (426 136)  (426 136)  routing T_8_8.lc_trk_g3_6 <X> T_8_8.wire_bram/ram/WDATA_3
 (22 9)  (418 137)  (418 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (421 137)  (421 137)  routing T_8_8.sp4_r_v_b_34 <X> T_8_8.lc_trk_g2_2
 (26 9)  (422 137)  (422 137)  routing T_8_8.lc_trk_g2_2 <X> T_8_8.input0_4
 (28 9)  (424 137)  (424 137)  routing T_8_8.lc_trk_g2_2 <X> T_8_8.input0_4
 (29 9)  (425 137)  (425 137)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_2 input0_4
 (30 9)  (426 137)  (426 137)  routing T_8_8.lc_trk_g3_6 <X> T_8_8.wire_bram/ram/WDATA_3
 (37 9)  (433 137)  (433 137)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (15 10)  (411 138)  (411 138)  routing T_8_8.sp4_v_b_45 <X> T_8_8.lc_trk_g2_5
 (16 10)  (412 138)  (412 138)  routing T_8_8.sp4_v_b_45 <X> T_8_8.lc_trk_g2_5
 (17 10)  (413 138)  (413 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_45 lc_trk_g2_5
 (22 10)  (418 138)  (418 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (422 138)  (422 138)  routing T_8_8.lc_trk_g1_4 <X> T_8_8.input0_5
 (35 10)  (431 138)  (431 138)  routing T_8_8.lc_trk_g2_5 <X> T_8_8.input2_5
 (21 11)  (417 139)  (417 139)  routing T_8_8.sp4_r_v_b_39 <X> T_8_8.lc_trk_g2_7
 (22 11)  (418 139)  (418 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (419 139)  (419 139)  routing T_8_8.sp4_v_b_46 <X> T_8_8.lc_trk_g2_6
 (24 11)  (420 139)  (420 139)  routing T_8_8.sp4_v_b_46 <X> T_8_8.lc_trk_g2_6
 (27 11)  (423 139)  (423 139)  routing T_8_8.lc_trk_g1_4 <X> T_8_8.input0_5
 (29 11)  (425 139)  (425 139)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (428 139)  (428 139)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (429 139)  (429 139)  routing T_8_8.lc_trk_g2_5 <X> T_8_8.input2_5
 (11 12)  (407 140)  (407 140)  routing T_8_8.sp4_h_r_6 <X> T_8_8.sp4_v_b_11
 (17 12)  (413 140)  (413 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (418 140)  (418 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (422 140)  (422 140)  routing T_8_8.lc_trk_g0_6 <X> T_8_8.input0_6
 (10 13)  (406 141)  (406 141)  routing T_8_8.sp4_h_r_5 <X> T_8_8.sp4_v_b_10
 (26 13)  (422 141)  (422 141)  routing T_8_8.lc_trk_g0_6 <X> T_8_8.input0_6
 (29 13)  (425 141)  (425 141)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_6 input0_6
 (32 13)  (428 141)  (428 141)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_1 input2_6
 (33 13)  (429 141)  (429 141)  routing T_8_8.lc_trk_g3_1 <X> T_8_8.input2_6
 (34 13)  (430 141)  (430 141)  routing T_8_8.lc_trk_g3_1 <X> T_8_8.input2_6
 (1 14)  (397 142)  (397 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (26 14)  (422 142)  (422 142)  routing T_8_8.lc_trk_g0_7 <X> T_8_8.input0_7
 (35 14)  (431 142)  (431 142)  routing T_8_8.lc_trk_g3_4 <X> T_8_8.input2_7
 (1 15)  (397 143)  (397 143)  routing T_8_8.lc_trk_g0_4 <X> T_8_8.wire_bram/ram/WE
 (7 15)  (403 143)  (403 143)  Column buffer control bit: MEMT_colbuf_cntl_6

 (17 15)  (413 143)  (413 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (418 143)  (418 143)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (419 143)  (419 143)  routing T_8_8.sp12_v_t_21 <X> T_8_8.lc_trk_g3_6
 (25 15)  (421 143)  (421 143)  routing T_8_8.sp12_v_t_21 <X> T_8_8.lc_trk_g3_6
 (26 15)  (422 143)  (422 143)  routing T_8_8.lc_trk_g0_7 <X> T_8_8.input0_7
 (29 15)  (425 143)  (425 143)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7
 (32 15)  (428 143)  (428 143)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_4 input2_7
 (33 15)  (429 143)  (429 143)  routing T_8_8.lc_trk_g3_4 <X> T_8_8.input2_7
 (34 15)  (430 143)  (430 143)  routing T_8_8.lc_trk_g3_4 <X> T_8_8.input2_7


LogicTile_9_8

 (2 0)  (440 128)  (440 128)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 8)  (457 136)  (457 136)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_10_8

 (6 1)  (498 129)  (498 129)  routing T_10_8.sp4_h_l_37 <X> T_10_8.sp4_h_r_0


LogicTile_11_8

 (4 15)  (550 143)  (550 143)  routing T_11_8.sp4_v_b_4 <X> T_11_8.sp4_h_l_44


LogicTile_12_8

 (12 2)  (612 130)  (612 130)  routing T_12_8.sp4_v_t_45 <X> T_12_8.sp4_h_l_39
 (11 3)  (611 131)  (611 131)  routing T_12_8.sp4_v_t_45 <X> T_12_8.sp4_h_l_39
 (13 3)  (613 131)  (613 131)  routing T_12_8.sp4_v_t_45 <X> T_12_8.sp4_h_l_39
 (5 10)  (605 138)  (605 138)  routing T_12_8.sp4_v_t_37 <X> T_12_8.sp4_h_l_43
 (4 11)  (604 139)  (604 139)  routing T_12_8.sp4_v_t_37 <X> T_12_8.sp4_h_l_43
 (6 11)  (606 139)  (606 139)  routing T_12_8.sp4_v_t_37 <X> T_12_8.sp4_h_l_43


LogicTile_13_8



LogicTile_14_8

 (11 6)  (719 134)  (719 134)  routing T_14_8.sp4_h_l_37 <X> T_14_8.sp4_v_t_40


LogicTile_15_8



LogicTile_16_8



LogicTile_17_8

 (3 2)  (877 130)  (877 130)  routing T_17_8.sp12_v_t_23 <X> T_17_8.sp12_h_l_23


LogicTile_18_8

 (12 4)  (940 132)  (940 132)  routing T_18_8.sp4_v_t_40 <X> T_18_8.sp4_h_r_5
 (12 12)  (940 140)  (940 140)  routing T_18_8.sp4_v_b_11 <X> T_18_8.sp4_h_r_11
 (11 13)  (939 141)  (939 141)  routing T_18_8.sp4_v_b_11 <X> T_18_8.sp4_h_r_11


LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8

 (11 0)  (1155 128)  (1155 128)  routing T_22_8.sp4_v_t_43 <X> T_22_8.sp4_v_b_2
 (12 0)  (1156 128)  (1156 128)  routing T_22_8.sp4_h_l_46 <X> T_22_8.sp4_h_r_2
 (13 0)  (1157 128)  (1157 128)  routing T_22_8.sp4_v_t_43 <X> T_22_8.sp4_v_b_2
 (13 1)  (1157 129)  (1157 129)  routing T_22_8.sp4_h_l_46 <X> T_22_8.sp4_h_r_2
 (11 5)  (1155 133)  (1155 133)  routing T_22_8.sp4_h_l_40 <X> T_22_8.sp4_h_r_5
 (5 8)  (1149 136)  (1149 136)  routing T_22_8.sp4_v_t_43 <X> T_22_8.sp4_h_r_6
 (8 8)  (1152 136)  (1152 136)  routing T_22_8.sp4_h_l_46 <X> T_22_8.sp4_h_r_7
 (10 8)  (1154 136)  (1154 136)  routing T_22_8.sp4_h_l_46 <X> T_22_8.sp4_h_r_7
 (11 12)  (1155 140)  (1155 140)  routing T_22_8.sp4_h_l_40 <X> T_22_8.sp4_v_b_11
 (13 12)  (1157 140)  (1157 140)  routing T_22_8.sp4_h_l_40 <X> T_22_8.sp4_v_b_11
 (12 13)  (1156 141)  (1156 141)  routing T_22_8.sp4_h_l_40 <X> T_22_8.sp4_v_b_11


LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 128)  (1328 128)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1332 128)  (1332 128)  routing T_25_8.lc_trk_g2_6 <X> T_25_8.input0_0
 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (9 1)  (1315 129)  (1315 129)  routing T_25_8.sp4_v_t_36 <X> T_25_8.sp4_v_b_1
 (21 1)  (1327 129)  (1327 129)  routing T_25_8.sp4_r_v_b_32 <X> T_25_8.lc_trk_g0_3
 (26 1)  (1332 129)  (1332 129)  routing T_25_8.lc_trk_g2_6 <X> T_25_8.input0_0
 (28 1)  (1334 129)  (1334 129)  routing T_25_8.lc_trk_g2_6 <X> T_25_8.input0_0
 (29 1)  (1335 129)  (1335 129)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (1 2)  (1307 130)  (1307 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 130)  (1320 130)  routing T_25_8.sp4_v_b_4 <X> T_25_8.lc_trk_g0_4
 (26 2)  (1332 130)  (1332 130)  routing T_25_8.lc_trk_g3_6 <X> T_25_8.input0_1
 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (1322 131)  (1322 131)  routing T_25_8.sp4_v_b_4 <X> T_25_8.lc_trk_g0_4
 (17 3)  (1323 131)  (1323 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (26 3)  (1332 131)  (1332 131)  routing T_25_8.lc_trk_g3_6 <X> T_25_8.input0_1
 (27 3)  (1333 131)  (1333 131)  routing T_25_8.lc_trk_g3_6 <X> T_25_8.input0_1
 (28 3)  (1334 131)  (1334 131)  routing T_25_8.lc_trk_g3_6 <X> T_25_8.input0_1
 (29 3)  (1335 131)  (1335 131)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (0 4)  (1306 132)  (1306 132)  routing T_25_8.lc_trk_g2_2 <X> T_25_8.wire_bram/ram/WCLKE
 (1 4)  (1307 132)  (1307 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (15 4)  (1321 132)  (1321 132)  routing T_25_8.sp4_v_b_17 <X> T_25_8.lc_trk_g1_1
 (16 4)  (1322 132)  (1322 132)  routing T_25_8.sp4_v_b_17 <X> T_25_8.lc_trk_g1_1
 (17 4)  (1323 132)  (1323 132)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (1 5)  (1307 133)  (1307 133)  routing T_25_8.lc_trk_g2_2 <X> T_25_8.wire_bram/ram/WCLKE
 (8 5)  (1314 133)  (1314 133)  routing T_25_8.sp4_v_t_36 <X> T_25_8.sp4_v_b_4
 (10 5)  (1316 133)  (1316 133)  routing T_25_8.sp4_v_t_36 <X> T_25_8.sp4_v_b_4
 (27 5)  (1333 133)  (1333 133)  routing T_25_8.lc_trk_g1_1 <X> T_25_8.input0_2
 (29 5)  (1335 133)  (1335 133)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (26 6)  (1332 134)  (1332 134)  routing T_25_8.lc_trk_g3_4 <X> T_25_8.input0_3
 (27 7)  (1333 135)  (1333 135)  routing T_25_8.lc_trk_g3_4 <X> T_25_8.input0_3
 (28 7)  (1334 135)  (1334 135)  routing T_25_8.lc_trk_g3_4 <X> T_25_8.input0_3
 (29 7)  (1335 135)  (1335 135)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_4 input0_3
 (14 8)  (1320 136)  (1320 136)  routing T_25_8.sp4_v_t_13 <X> T_25_8.lc_trk_g2_0
 (21 8)  (1327 136)  (1327 136)  routing T_25_8.sp4_h_l_30 <X> T_25_8.lc_trk_g2_3
 (22 8)  (1328 136)  (1328 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_30 lc_trk_g2_3
 (23 8)  (1329 136)  (1329 136)  routing T_25_8.sp4_h_l_30 <X> T_25_8.lc_trk_g2_3
 (24 8)  (1330 136)  (1330 136)  routing T_25_8.sp4_h_l_30 <X> T_25_8.lc_trk_g2_3
 (25 8)  (1331 136)  (1331 136)  routing T_25_8.sp4_h_r_42 <X> T_25_8.lc_trk_g2_2
 (28 8)  (1334 136)  (1334 136)  routing T_25_8.lc_trk_g2_3 <X> T_25_8.wire_bram/ram/WDATA_3
 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (4 9)  (1310 137)  (1310 137)  routing T_25_8.sp4_v_t_36 <X> T_25_8.sp4_h_r_6
 (16 9)  (1322 137)  (1322 137)  routing T_25_8.sp4_v_t_13 <X> T_25_8.lc_trk_g2_0
 (17 9)  (1323 137)  (1323 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (21 9)  (1327 137)  (1327 137)  routing T_25_8.sp4_h_l_30 <X> T_25_8.lc_trk_g2_3
 (22 9)  (1328 137)  (1328 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1329 137)  (1329 137)  routing T_25_8.sp4_h_r_42 <X> T_25_8.lc_trk_g2_2
 (24 9)  (1330 137)  (1330 137)  routing T_25_8.sp4_h_r_42 <X> T_25_8.lc_trk_g2_2
 (25 9)  (1331 137)  (1331 137)  routing T_25_8.sp4_h_r_42 <X> T_25_8.lc_trk_g2_2
 (26 9)  (1332 137)  (1332 137)  routing T_25_8.lc_trk_g3_3 <X> T_25_8.input0_4
 (27 9)  (1333 137)  (1333 137)  routing T_25_8.lc_trk_g3_3 <X> T_25_8.input0_4
 (28 9)  (1334 137)  (1334 137)  routing T_25_8.lc_trk_g3_3 <X> T_25_8.input0_4
 (29 9)  (1335 137)  (1335 137)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (30 9)  (1336 137)  (1336 137)  routing T_25_8.lc_trk_g2_3 <X> T_25_8.wire_bram/ram/WDATA_3
 (40 9)  (1346 137)  (1346 137)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (17 10)  (1323 138)  (1323 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (1327 138)  (1327 138)  routing T_25_8.sp4_v_t_26 <X> T_25_8.lc_trk_g2_7
 (22 10)  (1328 138)  (1328 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1329 138)  (1329 138)  routing T_25_8.sp4_v_t_26 <X> T_25_8.lc_trk_g2_7
 (35 10)  (1341 138)  (1341 138)  routing T_25_8.lc_trk_g2_5 <X> T_25_8.input2_5
 (18 11)  (1324 139)  (1324 139)  routing T_25_8.sp4_r_v_b_37 <X> T_25_8.lc_trk_g2_5
 (21 11)  (1327 139)  (1327 139)  routing T_25_8.sp4_v_t_26 <X> T_25_8.lc_trk_g2_7
 (22 11)  (1328 139)  (1328 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1331 139)  (1331 139)  routing T_25_8.sp4_r_v_b_38 <X> T_25_8.lc_trk_g2_6
 (27 11)  (1333 139)  (1333 139)  routing T_25_8.lc_trk_g3_0 <X> T_25_8.input0_5
 (28 11)  (1334 139)  (1334 139)  routing T_25_8.lc_trk_g3_0 <X> T_25_8.input0_5
 (29 11)  (1335 139)  (1335 139)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (32 11)  (1338 139)  (1338 139)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 139)  (1339 139)  routing T_25_8.lc_trk_g2_5 <X> T_25_8.input2_5
 (14 12)  (1320 140)  (1320 140)  routing T_25_8.sp4_h_l_29 <X> T_25_8.lc_trk_g3_0
 (22 12)  (1328 140)  (1328 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1329 140)  (1329 140)  routing T_25_8.sp4_v_t_30 <X> T_25_8.lc_trk_g3_3
 (24 12)  (1330 140)  (1330 140)  routing T_25_8.sp4_v_t_30 <X> T_25_8.lc_trk_g3_3
 (26 12)  (1332 140)  (1332 140)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.input0_6
 (14 13)  (1320 141)  (1320 141)  routing T_25_8.sp4_h_l_29 <X> T_25_8.lc_trk_g3_0
 (15 13)  (1321 141)  (1321 141)  routing T_25_8.sp4_h_l_29 <X> T_25_8.lc_trk_g3_0
 (16 13)  (1322 141)  (1322 141)  routing T_25_8.sp4_h_l_29 <X> T_25_8.lc_trk_g3_0
 (17 13)  (1323 141)  (1323 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_29 lc_trk_g3_0
 (27 13)  (1333 141)  (1333 141)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.input0_6
 (28 13)  (1334 141)  (1334 141)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.input0_6
 (29 13)  (1335 141)  (1335 141)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_5 input0_6
 (32 13)  (1338 141)  (1338 141)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_0 input2_6
 (33 13)  (1339 141)  (1339 141)  routing T_25_8.lc_trk_g2_0 <X> T_25_8.input2_6
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (14 14)  (1320 142)  (1320 142)  routing T_25_8.sp4_h_r_44 <X> T_25_8.lc_trk_g3_4
 (15 14)  (1321 142)  (1321 142)  routing T_25_8.sp4_h_r_45 <X> T_25_8.lc_trk_g3_5
 (16 14)  (1322 142)  (1322 142)  routing T_25_8.sp4_h_r_45 <X> T_25_8.lc_trk_g3_5
 (17 14)  (1323 142)  (1323 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 142)  (1324 142)  routing T_25_8.sp4_h_r_45 <X> T_25_8.lc_trk_g3_5
 (25 14)  (1331 142)  (1331 142)  routing T_25_8.sp4_h_l_27 <X> T_25_8.lc_trk_g3_6
 (35 14)  (1341 142)  (1341 142)  routing T_25_8.lc_trk_g2_7 <X> T_25_8.input2_7
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g0_4 <X> T_25_8.wire_bram/ram/WE
 (7 15)  (1313 143)  (1313 143)  Column buffer control bit: MEMT_colbuf_cntl_6

 (14 15)  (1320 143)  (1320 143)  routing T_25_8.sp4_h_r_44 <X> T_25_8.lc_trk_g3_4
 (15 15)  (1321 143)  (1321 143)  routing T_25_8.sp4_h_r_44 <X> T_25_8.lc_trk_g3_4
 (16 15)  (1322 143)  (1322 143)  routing T_25_8.sp4_h_r_44 <X> T_25_8.lc_trk_g3_4
 (17 15)  (1323 143)  (1323 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (1324 143)  (1324 143)  routing T_25_8.sp4_h_r_45 <X> T_25_8.lc_trk_g3_5
 (22 15)  (1328 143)  (1328 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (1329 143)  (1329 143)  routing T_25_8.sp4_h_l_27 <X> T_25_8.lc_trk_g3_6
 (24 15)  (1330 143)  (1330 143)  routing T_25_8.sp4_h_l_27 <X> T_25_8.lc_trk_g3_6
 (26 15)  (1332 143)  (1332 143)  routing T_25_8.lc_trk_g0_3 <X> T_25_8.input0_7
 (29 15)  (1335 143)  (1335 143)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7
 (32 15)  (1338 143)  (1338 143)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (1339 143)  (1339 143)  routing T_25_8.lc_trk_g2_7 <X> T_25_8.input2_7
 (35 15)  (1341 143)  (1341 143)  routing T_25_8.lc_trk_g2_7 <X> T_25_8.input2_7


LogicTile_26_8

 (13 0)  (1361 128)  (1361 128)  routing T_26_8.sp4_h_l_39 <X> T_26_8.sp4_v_b_2
 (12 1)  (1360 129)  (1360 129)  routing T_26_8.sp4_h_l_39 <X> T_26_8.sp4_v_b_2
 (13 4)  (1361 132)  (1361 132)  routing T_26_8.sp4_h_l_40 <X> T_26_8.sp4_v_b_5
 (9 5)  (1357 133)  (1357 133)  routing T_26_8.sp4_v_t_41 <X> T_26_8.sp4_v_b_4
 (12 5)  (1360 133)  (1360 133)  routing T_26_8.sp4_h_l_40 <X> T_26_8.sp4_v_b_5
 (5 6)  (1353 134)  (1353 134)  routing T_26_8.sp4_v_t_44 <X> T_26_8.sp4_h_l_38
 (4 7)  (1352 135)  (1352 135)  routing T_26_8.sp4_v_t_44 <X> T_26_8.sp4_h_l_38
 (6 7)  (1354 135)  (1354 135)  routing T_26_8.sp4_v_t_44 <X> T_26_8.sp4_h_l_38
 (13 8)  (1361 136)  (1361 136)  routing T_26_8.sp4_h_l_45 <X> T_26_8.sp4_v_b_8
 (12 9)  (1360 137)  (1360 137)  routing T_26_8.sp4_h_l_45 <X> T_26_8.sp4_v_b_8
 (12 10)  (1360 138)  (1360 138)  routing T_26_8.sp4_v_t_45 <X> T_26_8.sp4_h_l_45
 (11 11)  (1359 139)  (1359 139)  routing T_26_8.sp4_v_t_45 <X> T_26_8.sp4_h_l_45
 (4 12)  (1352 140)  (1352 140)  routing T_26_8.sp4_h_l_44 <X> T_26_8.sp4_v_b_9
 (5 13)  (1353 141)  (1353 141)  routing T_26_8.sp4_h_l_44 <X> T_26_8.sp4_v_b_9
 (5 14)  (1353 142)  (1353 142)  routing T_26_8.sp4_v_t_38 <X> T_26_8.sp4_h_l_44
 (4 15)  (1352 143)  (1352 143)  routing T_26_8.sp4_v_t_38 <X> T_26_8.sp4_h_l_44
 (6 15)  (1354 143)  (1354 143)  routing T_26_8.sp4_v_t_38 <X> T_26_8.sp4_h_l_44


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (6 9)  (1516 137)  (1516 137)  routing T_29_8.sp4_h_l_43 <X> T_29_8.sp4_h_r_6


LogicTile_30_8

 (19 5)  (1583 133)  (1583 133)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_31_8



LogicTile_32_8

 (19 11)  (1691 139)  (1691 139)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


IO_Tile_33_8

 (13 13)  (1739 141)  (1739 141)  routing T_33_8.span4_horz_43 <X> T_33_8.span4_vert_b_3


LogicTile_3_7

 (3 14)  (129 126)  (129 126)  routing T_3_7.sp12_h_r_1 <X> T_3_7.sp12_v_t_22
 (3 15)  (129 127)  (129 127)  routing T_3_7.sp12_h_r_1 <X> T_3_7.sp12_v_t_22


LogicTile_5_7

 (3 12)  (237 124)  (237 124)  routing T_5_7.sp12_v_t_22 <X> T_5_7.sp12_h_r_1


LogicTile_6_7

 (19 12)  (307 124)  (307 124)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


RAM_Tile_8_7

 (3 0)  (399 112)  (399 112)  routing T_8_7.sp12_h_r_0 <X> T_8_7.sp12_v_b_0
 (15 0)  (411 112)  (411 112)  routing T_8_7.sp4_h_r_1 <X> T_8_7.lc_trk_g0_1
 (16 0)  (412 112)  (412 112)  routing T_8_7.sp4_h_r_1 <X> T_8_7.lc_trk_g0_1
 (17 0)  (413 112)  (413 112)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (418 112)  (418 112)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (422 112)  (422 112)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.input0_0
 (3 1)  (399 113)  (399 113)  routing T_8_7.sp12_h_r_0 <X> T_8_7.sp12_v_b_0
 (7 1)  (403 113)  (403 113)  Ram config bit: MEMB_Power_Up_Control

 (18 1)  (414 113)  (414 113)  routing T_8_7.sp4_h_r_1 <X> T_8_7.lc_trk_g0_1
 (21 1)  (417 113)  (417 113)  routing T_8_7.sp4_r_v_b_32 <X> T_8_7.lc_trk_g0_3
 (27 1)  (423 113)  (423 113)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.input0_0
 (28 1)  (424 113)  (424 113)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.input0_0
 (29 1)  (425 113)  (425 113)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (396 114)  (396 114)  routing T_8_7.glb_netwk_6 <X> T_8_7.wire_bram/ram/RCLK
 (1 2)  (397 114)  (397 114)  routing T_8_7.glb_netwk_6 <X> T_8_7.wire_bram/ram/RCLK
 (2 2)  (398 114)  (398 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (29 3)  (425 115)  (425 115)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_1 input0_1
 (21 4)  (417 116)  (417 116)  routing T_8_7.sp4_h_l_6 <X> T_8_7.lc_trk_g1_3
 (22 4)  (418 116)  (418 116)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_l_6 lc_trk_g1_3
 (23 4)  (419 116)  (419 116)  routing T_8_7.sp4_h_l_6 <X> T_8_7.lc_trk_g1_3
 (24 4)  (420 116)  (420 116)  routing T_8_7.sp4_h_l_6 <X> T_8_7.lc_trk_g1_3
 (26 4)  (422 116)  (422 116)  routing T_8_7.lc_trk_g2_4 <X> T_8_7.input0_2
 (21 5)  (417 117)  (417 117)  routing T_8_7.sp4_h_l_6 <X> T_8_7.lc_trk_g1_3
 (28 5)  (424 117)  (424 117)  routing T_8_7.lc_trk_g2_4 <X> T_8_7.input0_2
 (29 5)  (425 117)  (425 117)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (16 6)  (412 118)  (412 118)  routing T_8_7.sp4_v_b_13 <X> T_8_7.lc_trk_g1_5
 (17 6)  (413 118)  (413 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (414 118)  (414 118)  routing T_8_7.sp4_v_b_13 <X> T_8_7.lc_trk_g1_5
 (25 6)  (421 118)  (421 118)  routing T_8_7.sp12_h_l_5 <X> T_8_7.lc_trk_g1_6
 (26 6)  (422 118)  (422 118)  routing T_8_7.lc_trk_g1_6 <X> T_8_7.input0_3
 (18 7)  (414 119)  (414 119)  routing T_8_7.sp4_v_b_13 <X> T_8_7.lc_trk_g1_5
 (22 7)  (418 119)  (418 119)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (420 119)  (420 119)  routing T_8_7.sp12_h_l_5 <X> T_8_7.lc_trk_g1_6
 (25 7)  (421 119)  (421 119)  routing T_8_7.sp12_h_l_5 <X> T_8_7.lc_trk_g1_6
 (26 7)  (422 119)  (422 119)  routing T_8_7.lc_trk_g1_6 <X> T_8_7.input0_3
 (27 7)  (423 119)  (423 119)  routing T_8_7.lc_trk_g1_6 <X> T_8_7.input0_3
 (29 7)  (425 119)  (425 119)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_6 input0_3
 (3 8)  (399 120)  (399 120)  routing T_8_7.sp12_h_r_1 <X> T_8_7.sp12_v_b_1
 (16 8)  (412 120)  (412 120)  routing T_8_7.sp12_v_b_9 <X> T_8_7.lc_trk_g2_1
 (17 8)  (413 120)  (413 120)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_9 lc_trk_g2_1
 (21 8)  (417 120)  (417 120)  routing T_8_7.sp4_h_r_43 <X> T_8_7.lc_trk_g2_3
 (22 8)  (418 120)  (418 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (419 120)  (419 120)  routing T_8_7.sp4_h_r_43 <X> T_8_7.lc_trk_g2_3
 (24 8)  (420 120)  (420 120)  routing T_8_7.sp4_h_r_43 <X> T_8_7.lc_trk_g2_3
 (28 8)  (424 120)  (424 120)  routing T_8_7.lc_trk_g2_1 <X> T_8_7.wire_bram/ram/WDATA_11
 (29 8)  (425 120)  (425 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (40 8)  (436 120)  (436 120)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_25
 (3 9)  (399 121)  (399 121)  routing T_8_7.sp12_h_r_1 <X> T_8_7.sp12_v_b_1
 (21 9)  (417 121)  (417 121)  routing T_8_7.sp4_h_r_43 <X> T_8_7.lc_trk_g2_3
 (26 9)  (422 121)  (422 121)  routing T_8_7.lc_trk_g3_3 <X> T_8_7.input0_4
 (27 9)  (423 121)  (423 121)  routing T_8_7.lc_trk_g3_3 <X> T_8_7.input0_4
 (28 9)  (424 121)  (424 121)  routing T_8_7.lc_trk_g3_3 <X> T_8_7.input0_4
 (29 9)  (425 121)  (425 121)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (13 10)  (409 122)  (409 122)  routing T_8_7.sp4_v_b_8 <X> T_8_7.sp4_v_t_45
 (15 10)  (411 122)  (411 122)  routing T_8_7.sp4_h_r_29 <X> T_8_7.lc_trk_g2_5
 (16 10)  (412 122)  (412 122)  routing T_8_7.sp4_h_r_29 <X> T_8_7.lc_trk_g2_5
 (17 10)  (413 122)  (413 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_29 lc_trk_g2_5
 (25 10)  (421 122)  (421 122)  routing T_8_7.sp4_h_l_27 <X> T_8_7.lc_trk_g2_6
 (14 11)  (410 123)  (410 123)  routing T_8_7.sp4_h_r_28 <X> T_8_7.lc_trk_g2_4
 (15 11)  (411 123)  (411 123)  routing T_8_7.sp4_h_r_28 <X> T_8_7.lc_trk_g2_4
 (16 11)  (412 123)  (412 123)  routing T_8_7.sp4_h_r_28 <X> T_8_7.lc_trk_g2_4
 (17 11)  (413 123)  (413 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_28 lc_trk_g2_4
 (18 11)  (414 123)  (414 123)  routing T_8_7.sp4_h_r_29 <X> T_8_7.lc_trk_g2_5
 (22 11)  (418 123)  (418 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_27 lc_trk_g2_6
 (23 11)  (419 123)  (419 123)  routing T_8_7.sp4_h_l_27 <X> T_8_7.lc_trk_g2_6
 (24 11)  (420 123)  (420 123)  routing T_8_7.sp4_h_l_27 <X> T_8_7.lc_trk_g2_6
 (26 11)  (422 123)  (422 123)  routing T_8_7.lc_trk_g0_3 <X> T_8_7.input0_5
 (29 11)  (425 123)  (425 123)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (32 11)  (428 123)  (428 123)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_3 input2_5
 (33 11)  (429 123)  (429 123)  routing T_8_7.lc_trk_g2_3 <X> T_8_7.input2_5
 (35 11)  (431 123)  (431 123)  routing T_8_7.lc_trk_g2_3 <X> T_8_7.input2_5
 (21 12)  (417 124)  (417 124)  routing T_8_7.sp4_v_b_35 <X> T_8_7.lc_trk_g3_3
 (22 12)  (418 124)  (418 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_b_35 lc_trk_g3_3
 (23 12)  (419 124)  (419 124)  routing T_8_7.sp4_v_b_35 <X> T_8_7.lc_trk_g3_3
 (35 12)  (431 124)  (431 124)  routing T_8_7.lc_trk_g2_6 <X> T_8_7.input2_6
 (21 13)  (417 125)  (417 125)  routing T_8_7.sp4_v_b_35 <X> T_8_7.lc_trk_g3_3
 (26 13)  (422 125)  (422 125)  routing T_8_7.lc_trk_g1_3 <X> T_8_7.input0_6
 (27 13)  (423 125)  (423 125)  routing T_8_7.lc_trk_g1_3 <X> T_8_7.input0_6
 (29 13)  (425 125)  (425 125)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (428 125)  (428 125)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_6 input2_6
 (33 13)  (429 125)  (429 125)  routing T_8_7.lc_trk_g2_6 <X> T_8_7.input2_6
 (35 13)  (431 125)  (431 125)  routing T_8_7.lc_trk_g2_6 <X> T_8_7.input2_6
 (1 14)  (397 126)  (397 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (16 14)  (412 126)  (412 126)  routing T_8_7.sp12_v_b_13 <X> T_8_7.lc_trk_g3_5
 (17 14)  (413 126)  (413 126)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_13 lc_trk_g3_5
 (25 14)  (421 126)  (421 126)  routing T_8_7.sp4_h_r_46 <X> T_8_7.lc_trk_g3_6
 (26 14)  (422 126)  (422 126)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.input0_7
 (35 14)  (431 126)  (431 126)  routing T_8_7.lc_trk_g2_5 <X> T_8_7.input2_7
 (0 15)  (396 127)  (396 127)  routing T_8_7.lc_trk_g1_5 <X> T_8_7.wire_bram/ram/RE
 (1 15)  (397 127)  (397 127)  routing T_8_7.lc_trk_g1_5 <X> T_8_7.wire_bram/ram/RE
 (22 15)  (418 127)  (418 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (419 127)  (419 127)  routing T_8_7.sp4_h_r_46 <X> T_8_7.lc_trk_g3_6
 (24 15)  (420 127)  (420 127)  routing T_8_7.sp4_h_r_46 <X> T_8_7.lc_trk_g3_6
 (25 15)  (421 127)  (421 127)  routing T_8_7.sp4_h_r_46 <X> T_8_7.lc_trk_g3_6
 (26 15)  (422 127)  (422 127)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.input0_7
 (27 15)  (423 127)  (423 127)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.input0_7
 (28 15)  (424 127)  (424 127)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.input0_7
 (29 15)  (425 127)  (425 127)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (428 127)  (428 127)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_5 input2_7
 (33 15)  (429 127)  (429 127)  routing T_8_7.lc_trk_g2_5 <X> T_8_7.input2_7


LogicTile_9_7

 (13 0)  (451 112)  (451 112)  routing T_9_7.sp4_v_t_39 <X> T_9_7.sp4_v_b_2
 (5 1)  (443 113)  (443 113)  routing T_9_7.sp4_h_r_0 <X> T_9_7.sp4_v_b_0
 (8 4)  (446 116)  (446 116)  routing T_9_7.sp4_v_b_4 <X> T_9_7.sp4_h_r_4
 (9 4)  (447 116)  (447 116)  routing T_9_7.sp4_v_b_4 <X> T_9_7.sp4_h_r_4
 (5 6)  (443 118)  (443 118)  routing T_9_7.sp4_h_r_0 <X> T_9_7.sp4_h_l_38
 (4 7)  (442 119)  (442 119)  routing T_9_7.sp4_h_r_0 <X> T_9_7.sp4_h_l_38
 (4 8)  (442 120)  (442 120)  routing T_9_7.sp4_h_l_37 <X> T_9_7.sp4_v_b_6
 (6 8)  (444 120)  (444 120)  routing T_9_7.sp4_h_l_37 <X> T_9_7.sp4_v_b_6
 (5 9)  (443 121)  (443 121)  routing T_9_7.sp4_h_l_37 <X> T_9_7.sp4_v_b_6
 (12 9)  (450 121)  (450 121)  routing T_9_7.sp4_h_r_8 <X> T_9_7.sp4_v_b_8
 (4 11)  (442 123)  (442 123)  routing T_9_7.sp4_h_r_10 <X> T_9_7.sp4_h_l_43
 (6 11)  (444 123)  (444 123)  routing T_9_7.sp4_h_r_10 <X> T_9_7.sp4_h_l_43
 (8 13)  (446 125)  (446 125)  routing T_9_7.sp4_h_r_10 <X> T_9_7.sp4_v_b_10
 (12 14)  (450 126)  (450 126)  routing T_9_7.sp4_h_r_8 <X> T_9_7.sp4_h_l_46
 (13 15)  (451 127)  (451 127)  routing T_9_7.sp4_h_r_8 <X> T_9_7.sp4_h_l_46


LogicTile_10_7

 (11 0)  (503 112)  (503 112)  routing T_10_7.sp4_v_t_46 <X> T_10_7.sp4_v_b_2
 (12 1)  (504 113)  (504 113)  routing T_10_7.sp4_v_t_46 <X> T_10_7.sp4_v_b_2
 (8 6)  (500 118)  (500 118)  routing T_10_7.sp4_v_t_47 <X> T_10_7.sp4_h_l_41
 (9 6)  (501 118)  (501 118)  routing T_10_7.sp4_v_t_47 <X> T_10_7.sp4_h_l_41
 (10 6)  (502 118)  (502 118)  routing T_10_7.sp4_v_t_47 <X> T_10_7.sp4_h_l_41
 (12 6)  (504 118)  (504 118)  routing T_10_7.sp4_v_t_46 <X> T_10_7.sp4_h_l_40
 (26 6)  (518 118)  (518 118)  routing T_10_7.lc_trk_g3_4 <X> T_10_7.wire_logic_cluster/lc_3/in_0
 (37 6)  (529 118)  (529 118)  LC_3 Logic Functioning bit
 (39 6)  (531 118)  (531 118)  LC_3 Logic Functioning bit
 (40 6)  (532 118)  (532 118)  LC_3 Logic Functioning bit
 (42 6)  (534 118)  (534 118)  LC_3 Logic Functioning bit
 (47 6)  (539 118)  (539 118)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (544 118)  (544 118)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (11 7)  (503 119)  (503 119)  routing T_10_7.sp4_v_t_46 <X> T_10_7.sp4_h_l_40
 (13 7)  (505 119)  (505 119)  routing T_10_7.sp4_v_t_46 <X> T_10_7.sp4_h_l_40
 (27 7)  (519 119)  (519 119)  routing T_10_7.lc_trk_g3_4 <X> T_10_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 119)  (520 119)  routing T_10_7.lc_trk_g3_4 <X> T_10_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 119)  (521 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (528 119)  (528 119)  LC_3 Logic Functioning bit
 (38 7)  (530 119)  (530 119)  LC_3 Logic Functioning bit
 (41 7)  (533 119)  (533 119)  LC_3 Logic Functioning bit
 (43 7)  (535 119)  (535 119)  LC_3 Logic Functioning bit
 (9 13)  (501 125)  (501 125)  routing T_10_7.sp4_v_t_47 <X> T_10_7.sp4_v_b_10
 (15 15)  (507 127)  (507 127)  routing T_10_7.sp4_v_t_33 <X> T_10_7.lc_trk_g3_4
 (16 15)  (508 127)  (508 127)  routing T_10_7.sp4_v_t_33 <X> T_10_7.lc_trk_g3_4
 (17 15)  (509 127)  (509 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_11_7

 (22 1)  (568 113)  (568 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (571 113)  (571 113)  routing T_11_7.sp4_r_v_b_33 <X> T_11_7.lc_trk_g0_2
 (22 2)  (568 114)  (568 114)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (567 115)  (567 115)  routing T_11_7.sp4_r_v_b_31 <X> T_11_7.lc_trk_g0_7
 (19 4)  (565 116)  (565 116)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (29 4)  (575 116)  (575 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 116)  (576 116)  routing T_11_7.lc_trk_g0_7 <X> T_11_7.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 116)  (577 116)  routing T_11_7.lc_trk_g2_7 <X> T_11_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 116)  (578 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 116)  (579 116)  routing T_11_7.lc_trk_g2_7 <X> T_11_7.wire_logic_cluster/lc_2/in_3
 (53 4)  (599 116)  (599 116)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (572 117)  (572 117)  routing T_11_7.lc_trk_g0_2 <X> T_11_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 117)  (575 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 117)  (576 117)  routing T_11_7.lc_trk_g0_7 <X> T_11_7.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 117)  (577 117)  routing T_11_7.lc_trk_g2_7 <X> T_11_7.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 117)  (578 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (579 117)  (579 117)  routing T_11_7.lc_trk_g2_0 <X> T_11_7.input_2_2
 (41 5)  (587 117)  (587 117)  LC_2 Logic Functioning bit
 (4 8)  (550 120)  (550 120)  routing T_11_7.sp4_v_t_43 <X> T_11_7.sp4_v_b_6
 (14 8)  (560 120)  (560 120)  routing T_11_7.sp4_v_b_24 <X> T_11_7.lc_trk_g2_0
 (16 9)  (562 121)  (562 121)  routing T_11_7.sp4_v_b_24 <X> T_11_7.lc_trk_g2_0
 (17 9)  (563 121)  (563 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (5 10)  (551 122)  (551 122)  routing T_11_7.sp4_v_t_43 <X> T_11_7.sp4_h_l_43
 (21 10)  (567 122)  (567 122)  routing T_11_7.sp4_v_t_18 <X> T_11_7.lc_trk_g2_7
 (22 10)  (568 122)  (568 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (569 122)  (569 122)  routing T_11_7.sp4_v_t_18 <X> T_11_7.lc_trk_g2_7
 (6 11)  (552 123)  (552 123)  routing T_11_7.sp4_v_t_43 <X> T_11_7.sp4_h_l_43


LogicTile_12_7

 (9 2)  (609 114)  (609 114)  routing T_12_7.sp4_h_r_10 <X> T_12_7.sp4_h_l_36
 (10 2)  (610 114)  (610 114)  routing T_12_7.sp4_h_r_10 <X> T_12_7.sp4_h_l_36


LogicTile_13_7

 (5 2)  (659 114)  (659 114)  routing T_13_7.sp4_v_t_37 <X> T_13_7.sp4_h_l_37
 (6 3)  (660 115)  (660 115)  routing T_13_7.sp4_v_t_37 <X> T_13_7.sp4_h_l_37
 (3 6)  (657 118)  (657 118)  routing T_13_7.sp12_h_r_0 <X> T_13_7.sp12_v_t_23
 (3 7)  (657 119)  (657 119)  routing T_13_7.sp12_h_r_0 <X> T_13_7.sp12_v_t_23
 (12 10)  (666 122)  (666 122)  routing T_13_7.sp4_v_t_45 <X> T_13_7.sp4_h_l_45
 (11 11)  (665 123)  (665 123)  routing T_13_7.sp4_v_t_45 <X> T_13_7.sp4_h_l_45
 (6 14)  (660 126)  (660 126)  routing T_13_7.sp4_h_l_41 <X> T_13_7.sp4_v_t_44
 (8 14)  (662 126)  (662 126)  routing T_13_7.sp4_v_t_41 <X> T_13_7.sp4_h_l_47
 (9 14)  (663 126)  (663 126)  routing T_13_7.sp4_v_t_41 <X> T_13_7.sp4_h_l_47
 (10 14)  (664 126)  (664 126)  routing T_13_7.sp4_v_t_41 <X> T_13_7.sp4_h_l_47


LogicTile_15_7

 (3 4)  (765 116)  (765 116)  routing T_15_7.sp12_v_t_23 <X> T_15_7.sp12_h_r_0


LogicTile_16_7

 (3 4)  (819 116)  (819 116)  routing T_16_7.sp12_v_t_23 <X> T_16_7.sp12_h_r_0
 (9 14)  (825 126)  (825 126)  routing T_16_7.sp4_v_b_10 <X> T_16_7.sp4_h_l_47


LogicTile_17_7

 (13 5)  (887 117)  (887 117)  routing T_17_7.sp4_v_t_37 <X> T_17_7.sp4_h_r_5
 (3 13)  (877 125)  (877 125)  routing T_17_7.sp12_h_l_22 <X> T_17_7.sp12_h_r_1


LogicTile_18_7

 (21 6)  (949 118)  (949 118)  routing T_18_7.sp12_h_l_4 <X> T_18_7.lc_trk_g1_7
 (22 6)  (950 118)  (950 118)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (952 118)  (952 118)  routing T_18_7.sp12_h_l_4 <X> T_18_7.lc_trk_g1_7
 (27 6)  (955 118)  (955 118)  routing T_18_7.lc_trk_g3_7 <X> T_18_7.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 118)  (956 118)  routing T_18_7.lc_trk_g3_7 <X> T_18_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 118)  (957 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 118)  (958 118)  routing T_18_7.lc_trk_g3_7 <X> T_18_7.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 118)  (959 118)  routing T_18_7.lc_trk_g1_7 <X> T_18_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 118)  (960 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 118)  (962 118)  routing T_18_7.lc_trk_g1_7 <X> T_18_7.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 118)  (963 118)  routing T_18_7.lc_trk_g2_7 <X> T_18_7.input_2_3
 (41 6)  (969 118)  (969 118)  LC_3 Logic Functioning bit
 (21 7)  (949 119)  (949 119)  routing T_18_7.sp12_h_l_4 <X> T_18_7.lc_trk_g1_7
 (27 7)  (955 119)  (955 119)  routing T_18_7.lc_trk_g3_0 <X> T_18_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 119)  (956 119)  routing T_18_7.lc_trk_g3_0 <X> T_18_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 119)  (957 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 119)  (958 119)  routing T_18_7.lc_trk_g3_7 <X> T_18_7.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 119)  (959 119)  routing T_18_7.lc_trk_g1_7 <X> T_18_7.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 119)  (960 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (961 119)  (961 119)  routing T_18_7.lc_trk_g2_7 <X> T_18_7.input_2_3
 (35 7)  (963 119)  (963 119)  routing T_18_7.lc_trk_g2_7 <X> T_18_7.input_2_3
 (48 7)  (976 119)  (976 119)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 10)  (949 122)  (949 122)  routing T_18_7.sp4_v_t_18 <X> T_18_7.lc_trk_g2_7
 (22 10)  (950 122)  (950 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (951 122)  (951 122)  routing T_18_7.sp4_v_t_18 <X> T_18_7.lc_trk_g2_7
 (14 12)  (942 124)  (942 124)  routing T_18_7.sp4_v_b_24 <X> T_18_7.lc_trk_g3_0
 (16 13)  (944 125)  (944 125)  routing T_18_7.sp4_v_b_24 <X> T_18_7.lc_trk_g3_0
 (17 13)  (945 125)  (945 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 14)  (950 126)  (950 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (951 126)  (951 126)  routing T_18_7.sp4_v_b_47 <X> T_18_7.lc_trk_g3_7
 (24 14)  (952 126)  (952 126)  routing T_18_7.sp4_v_b_47 <X> T_18_7.lc_trk_g3_7


LogicTile_19_7

 (16 1)  (998 113)  (998 113)  routing T_19_7.sp12_h_r_8 <X> T_19_7.lc_trk_g0_0
 (17 1)  (999 113)  (999 113)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (17 6)  (999 118)  (999 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (1008 118)  (1008 118)  routing T_19_7.lc_trk_g2_5 <X> T_19_7.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 118)  (1011 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 118)  (1013 118)  routing T_19_7.lc_trk_g1_5 <X> T_19_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 118)  (1014 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 118)  (1016 118)  routing T_19_7.lc_trk_g1_5 <X> T_19_7.wire_logic_cluster/lc_3/in_3
 (18 7)  (1000 119)  (1000 119)  routing T_19_7.sp4_r_v_b_29 <X> T_19_7.lc_trk_g1_5
 (28 7)  (1010 119)  (1010 119)  routing T_19_7.lc_trk_g2_5 <X> T_19_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 119)  (1011 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 119)  (1014 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1015 119)  (1015 119)  routing T_19_7.lc_trk_g3_2 <X> T_19_7.input_2_3
 (34 7)  (1016 119)  (1016 119)  routing T_19_7.lc_trk_g3_2 <X> T_19_7.input_2_3
 (35 7)  (1017 119)  (1017 119)  routing T_19_7.lc_trk_g3_2 <X> T_19_7.input_2_3
 (40 7)  (1022 119)  (1022 119)  LC_3 Logic Functioning bit
 (48 7)  (1030 119)  (1030 119)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (1033 119)  (1033 119)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 10)  (997 122)  (997 122)  routing T_19_7.sp4_h_l_16 <X> T_19_7.lc_trk_g2_5
 (16 10)  (998 122)  (998 122)  routing T_19_7.sp4_h_l_16 <X> T_19_7.lc_trk_g2_5
 (17 10)  (999 122)  (999 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (1000 123)  (1000 123)  routing T_19_7.sp4_h_l_16 <X> T_19_7.lc_trk_g2_5
 (25 12)  (1007 124)  (1007 124)  routing T_19_7.sp4_v_t_23 <X> T_19_7.lc_trk_g3_2
 (22 13)  (1004 125)  (1004 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1005 125)  (1005 125)  routing T_19_7.sp4_v_t_23 <X> T_19_7.lc_trk_g3_2
 (25 13)  (1007 125)  (1007 125)  routing T_19_7.sp4_v_t_23 <X> T_19_7.lc_trk_g3_2


LogicTile_20_7

 (3 2)  (1039 114)  (1039 114)  routing T_20_7.sp12_v_t_23 <X> T_20_7.sp12_h_l_23
 (3 4)  (1039 116)  (1039 116)  routing T_20_7.sp12_v_t_23 <X> T_20_7.sp12_h_r_0
 (3 10)  (1039 122)  (1039 122)  routing T_20_7.sp12_v_t_22 <X> T_20_7.sp12_h_l_22


LogicTile_22_7

 (12 12)  (1156 124)  (1156 124)  routing T_22_7.sp4_v_t_46 <X> T_22_7.sp4_h_r_11


RAM_Tile_25_7

 (13 0)  (1319 112)  (1319 112)  routing T_25_7.sp4_v_t_39 <X> T_25_7.sp4_v_b_2
 (16 0)  (1322 112)  (1322 112)  routing T_25_7.sp12_h_l_14 <X> T_25_7.lc_trk_g0_1
 (17 0)  (1323 112)  (1323 112)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (22 0)  (1328 112)  (1328 112)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1329 112)  (1329 112)  routing T_25_7.sp12_h_r_11 <X> T_25_7.lc_trk_g0_3
 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (18 1)  (1324 113)  (1324 113)  routing T_25_7.sp12_h_l_14 <X> T_25_7.lc_trk_g0_1
 (22 1)  (1328 113)  (1328 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (1333 113)  (1333 113)  routing T_25_7.lc_trk_g3_1 <X> T_25_7.input0_0
 (28 1)  (1334 113)  (1334 113)  routing T_25_7.lc_trk_g3_1 <X> T_25_7.input0_0
 (29 1)  (1335 113)  (1335 113)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 114)  (1306 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (1 2)  (1307 114)  (1307 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 2)  (1309 114)  (1309 114)  routing T_25_7.sp12_h_r_0 <X> T_25_7.sp12_h_l_23
 (14 2)  (1320 114)  (1320 114)  routing T_25_7.sp4_v_b_12 <X> T_25_7.lc_trk_g0_4
 (26 2)  (1332 114)  (1332 114)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.input0_1
 (3 3)  (1309 115)  (1309 115)  routing T_25_7.sp12_h_r_0 <X> T_25_7.sp12_h_l_23
 (14 3)  (1320 115)  (1320 115)  routing T_25_7.sp4_v_b_12 <X> T_25_7.lc_trk_g0_4
 (16 3)  (1322 115)  (1322 115)  routing T_25_7.sp4_v_b_12 <X> T_25_7.lc_trk_g0_4
 (17 3)  (1323 115)  (1323 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_12 lc_trk_g0_4
 (22 3)  (1328 115)  (1328 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1331 115)  (1331 115)  routing T_25_7.sp4_r_v_b_30 <X> T_25_7.lc_trk_g0_6
 (26 3)  (1332 115)  (1332 115)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.input0_1
 (28 3)  (1334 115)  (1334 115)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.input0_1
 (29 3)  (1335 115)  (1335 115)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_7 input0_1
 (22 4)  (1328 116)  (1328 116)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1329 116)  (1329 116)  routing T_25_7.sp12_h_l_16 <X> T_25_7.lc_trk_g1_3
 (9 5)  (1315 117)  (1315 117)  routing T_25_7.sp4_v_t_41 <X> T_25_7.sp4_v_b_4
 (21 5)  (1327 117)  (1327 117)  routing T_25_7.sp12_h_l_16 <X> T_25_7.lc_trk_g1_3
 (26 5)  (1332 117)  (1332 117)  routing T_25_7.lc_trk_g1_3 <X> T_25_7.input0_2
 (27 5)  (1333 117)  (1333 117)  routing T_25_7.lc_trk_g1_3 <X> T_25_7.input0_2
 (29 5)  (1335 117)  (1335 117)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_3 input0_2
 (29 7)  (1335 119)  (1335 119)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (16 8)  (1322 120)  (1322 120)  routing T_25_7.sp4_v_b_25 <X> T_25_7.lc_trk_g2_1
 (17 8)  (1323 120)  (1323 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_25 lc_trk_g2_1
 (18 8)  (1324 120)  (1324 120)  routing T_25_7.sp4_v_b_25 <X> T_25_7.lc_trk_g2_1
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (37 8)  (1343 120)  (1343 120)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (26 9)  (1332 121)  (1332 121)  routing T_25_7.lc_trk_g0_2 <X> T_25_7.input0_4
 (29 9)  (1335 121)  (1335 121)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_2 input0_4
 (30 9)  (1336 121)  (1336 121)  routing T_25_7.lc_trk_g0_3 <X> T_25_7.wire_bram/ram/WDATA_11
 (21 10)  (1327 122)  (1327 122)  routing T_25_7.sp4_v_b_31 <X> T_25_7.lc_trk_g2_7
 (22 10)  (1328 122)  (1328 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_31 lc_trk_g2_7
 (23 10)  (1329 122)  (1329 122)  routing T_25_7.sp4_v_b_31 <X> T_25_7.lc_trk_g2_7
 (25 10)  (1331 122)  (1331 122)  routing T_25_7.sp4_h_r_46 <X> T_25_7.lc_trk_g2_6
 (26 10)  (1332 122)  (1332 122)  routing T_25_7.lc_trk_g3_4 <X> T_25_7.input0_5
 (22 11)  (1328 123)  (1328 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1329 123)  (1329 123)  routing T_25_7.sp4_h_r_46 <X> T_25_7.lc_trk_g2_6
 (24 11)  (1330 123)  (1330 123)  routing T_25_7.sp4_h_r_46 <X> T_25_7.lc_trk_g2_6
 (25 11)  (1331 123)  (1331 123)  routing T_25_7.sp4_h_r_46 <X> T_25_7.lc_trk_g2_6
 (27 11)  (1333 123)  (1333 123)  routing T_25_7.lc_trk_g3_4 <X> T_25_7.input0_5
 (28 11)  (1334 123)  (1334 123)  routing T_25_7.lc_trk_g3_4 <X> T_25_7.input0_5
 (29 11)  (1335 123)  (1335 123)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (32 11)  (1338 123)  (1338 123)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_0 input2_5
 (33 11)  (1339 123)  (1339 123)  routing T_25_7.lc_trk_g3_0 <X> T_25_7.input2_5
 (34 11)  (1340 123)  (1340 123)  routing T_25_7.lc_trk_g3_0 <X> T_25_7.input2_5
 (14 12)  (1320 124)  (1320 124)  routing T_25_7.sp4_h_r_40 <X> T_25_7.lc_trk_g3_0
 (17 12)  (1323 124)  (1323 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (1331 124)  (1331 124)  routing T_25_7.sp4_h_r_42 <X> T_25_7.lc_trk_g3_2
 (26 12)  (1332 124)  (1332 124)  routing T_25_7.lc_trk_g0_6 <X> T_25_7.input0_6
 (35 12)  (1341 124)  (1341 124)  routing T_25_7.lc_trk_g2_6 <X> T_25_7.input2_6
 (14 13)  (1320 125)  (1320 125)  routing T_25_7.sp4_h_r_40 <X> T_25_7.lc_trk_g3_0
 (15 13)  (1321 125)  (1321 125)  routing T_25_7.sp4_h_r_40 <X> T_25_7.lc_trk_g3_0
 (16 13)  (1322 125)  (1322 125)  routing T_25_7.sp4_h_r_40 <X> T_25_7.lc_trk_g3_0
 (17 13)  (1323 125)  (1323 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (1328 125)  (1328 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 125)  (1329 125)  routing T_25_7.sp4_h_r_42 <X> T_25_7.lc_trk_g3_2
 (24 13)  (1330 125)  (1330 125)  routing T_25_7.sp4_h_r_42 <X> T_25_7.lc_trk_g3_2
 (25 13)  (1331 125)  (1331 125)  routing T_25_7.sp4_h_r_42 <X> T_25_7.lc_trk_g3_2
 (26 13)  (1332 125)  (1332 125)  routing T_25_7.lc_trk_g0_6 <X> T_25_7.input0_6
 (29 13)  (1335 125)  (1335 125)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_6 input0_6
 (32 13)  (1338 125)  (1338 125)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_6 input2_6
 (33 13)  (1339 125)  (1339 125)  routing T_25_7.lc_trk_g2_6 <X> T_25_7.input2_6
 (35 13)  (1341 125)  (1341 125)  routing T_25_7.lc_trk_g2_6 <X> T_25_7.input2_6
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (14 14)  (1320 126)  (1320 126)  routing T_25_7.sp4_h_r_44 <X> T_25_7.lc_trk_g3_4
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g0_4 <X> T_25_7.wire_bram/ram/RE
 (14 15)  (1320 127)  (1320 127)  routing T_25_7.sp4_h_r_44 <X> T_25_7.lc_trk_g3_4
 (15 15)  (1321 127)  (1321 127)  routing T_25_7.sp4_h_r_44 <X> T_25_7.lc_trk_g3_4
 (16 15)  (1322 127)  (1322 127)  routing T_25_7.sp4_h_r_44 <X> T_25_7.lc_trk_g3_4
 (17 15)  (1323 127)  (1323 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (26 15)  (1332 127)  (1332 127)  routing T_25_7.lc_trk_g3_2 <X> T_25_7.input0_7
 (27 15)  (1333 127)  (1333 127)  routing T_25_7.lc_trk_g3_2 <X> T_25_7.input0_7
 (28 15)  (1334 127)  (1334 127)  routing T_25_7.lc_trk_g3_2 <X> T_25_7.input0_7
 (29 15)  (1335 127)  (1335 127)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (1338 127)  (1338 127)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (1339 127)  (1339 127)  routing T_25_7.lc_trk_g2_1 <X> T_25_7.input2_7


LogicTile_26_7

 (4 2)  (1352 114)  (1352 114)  routing T_26_7.sp4_v_b_0 <X> T_26_7.sp4_v_t_37
 (13 4)  (1361 116)  (1361 116)  routing T_26_7.sp4_h_l_40 <X> T_26_7.sp4_v_b_5
 (12 5)  (1360 117)  (1360 117)  routing T_26_7.sp4_h_l_40 <X> T_26_7.sp4_v_b_5
 (12 6)  (1360 118)  (1360 118)  routing T_26_7.sp4_v_t_46 <X> T_26_7.sp4_h_l_40
 (11 7)  (1359 119)  (1359 119)  routing T_26_7.sp4_v_t_46 <X> T_26_7.sp4_h_l_40
 (13 7)  (1361 119)  (1361 119)  routing T_26_7.sp4_v_t_46 <X> T_26_7.sp4_h_l_40
 (6 8)  (1354 120)  (1354 120)  routing T_26_7.sp4_v_t_38 <X> T_26_7.sp4_v_b_6
 (5 9)  (1353 121)  (1353 121)  routing T_26_7.sp4_v_t_38 <X> T_26_7.sp4_v_b_6
 (8 9)  (1356 121)  (1356 121)  routing T_26_7.sp4_h_l_42 <X> T_26_7.sp4_v_b_7
 (9 9)  (1357 121)  (1357 121)  routing T_26_7.sp4_h_l_42 <X> T_26_7.sp4_v_b_7
 (8 10)  (1356 122)  (1356 122)  routing T_26_7.sp4_v_t_42 <X> T_26_7.sp4_h_l_42
 (9 10)  (1357 122)  (1357 122)  routing T_26_7.sp4_v_t_42 <X> T_26_7.sp4_h_l_42
 (4 12)  (1352 124)  (1352 124)  routing T_26_7.sp4_h_l_44 <X> T_26_7.sp4_v_b_9
 (13 12)  (1361 124)  (1361 124)  routing T_26_7.sp4_h_l_46 <X> T_26_7.sp4_v_b_11
 (5 13)  (1353 125)  (1353 125)  routing T_26_7.sp4_h_l_44 <X> T_26_7.sp4_v_b_9
 (12 13)  (1360 125)  (1360 125)  routing T_26_7.sp4_h_l_46 <X> T_26_7.sp4_v_b_11
 (5 14)  (1353 126)  (1353 126)  routing T_26_7.sp4_v_t_44 <X> T_26_7.sp4_h_l_44
 (6 15)  (1354 127)  (1354 127)  routing T_26_7.sp4_v_t_44 <X> T_26_7.sp4_h_l_44


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g0_6 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (12 5)  (5 101)  (5 101)  routing T_0_6.lc_trk_g0_6 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (4 7)  (13 103)  (13 103)  routing T_0_6.span4_horz_30 <X> T_0_6.lc_trk_g0_6
 (5 7)  (12 103)  (12 103)  routing T_0_6.span4_horz_30 <X> T_0_6.lc_trk_g0_6
 (6 7)  (11 103)  (11 103)  routing T_0_6.span4_horz_30 <X> T_0_6.lc_trk_g0_6
 (7 7)  (10 103)  (10 103)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_30 lc_trk_g0_6


LogicTile_2_6

 (5 10)  (77 106)  (77 106)  routing T_2_6.sp4_v_t_43 <X> T_2_6.sp4_h_l_43
 (6 11)  (78 107)  (78 107)  routing T_2_6.sp4_v_t_43 <X> T_2_6.sp4_h_l_43


RAM_Tile_8_6

 (7 0)  (403 96)  (403 96)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (411 96)  (411 96)  routing T_8_6.sp4_h_r_17 <X> T_8_6.lc_trk_g0_1
 (16 0)  (412 96)  (412 96)  routing T_8_6.sp4_h_r_17 <X> T_8_6.lc_trk_g0_1
 (17 0)  (413 96)  (413 96)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_17 lc_trk_g0_1
 (18 0)  (414 96)  (414 96)  routing T_8_6.sp4_h_r_17 <X> T_8_6.lc_trk_g0_1
 (26 0)  (422 96)  (422 96)  routing T_8_6.lc_trk_g2_6 <X> T_8_6.input0_0
 (7 1)  (403 97)  (403 97)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (414 97)  (414 97)  routing T_8_6.sp4_h_r_17 <X> T_8_6.lc_trk_g0_1
 (26 1)  (422 97)  (422 97)  routing T_8_6.lc_trk_g2_6 <X> T_8_6.input0_0
 (28 1)  (424 97)  (424 97)  routing T_8_6.lc_trk_g2_6 <X> T_8_6.input0_0
 (29 1)  (425 97)  (425 97)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (396 98)  (396 98)  routing T_8_6.glb_netwk_6 <X> T_8_6.wire_bram/ram/WCLK
 (1 2)  (397 98)  (397 98)  routing T_8_6.glb_netwk_6 <X> T_8_6.wire_bram/ram/WCLK
 (2 2)  (398 98)  (398 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 98)  (403 98)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 98)  (411 98)  routing T_8_6.sp4_v_t_8 <X> T_8_6.lc_trk_g0_5
 (16 2)  (412 98)  (412 98)  routing T_8_6.sp4_v_t_8 <X> T_8_6.lc_trk_g0_5
 (17 2)  (413 98)  (413 98)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_t_8 lc_trk_g0_5
 (21 2)  (417 98)  (417 98)  routing T_8_6.sp12_h_l_4 <X> T_8_6.lc_trk_g0_7
 (22 2)  (418 98)  (418 98)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (420 98)  (420 98)  routing T_8_6.sp12_h_l_4 <X> T_8_6.lc_trk_g0_7
 (26 2)  (422 98)  (422 98)  routing T_8_6.lc_trk_g0_7 <X> T_8_6.input0_1
 (7 3)  (403 99)  (403 99)  Ram config bit: MEMT_bram_cbit_2

 (21 3)  (417 99)  (417 99)  routing T_8_6.sp12_h_l_4 <X> T_8_6.lc_trk_g0_7
 (26 3)  (422 99)  (422 99)  routing T_8_6.lc_trk_g0_7 <X> T_8_6.input0_1
 (29 3)  (425 99)  (425 99)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_7 input0_1
 (0 4)  (396 100)  (396 100)  routing T_8_6.lc_trk_g2_2 <X> T_8_6.wire_bram/ram/WCLKE
 (1 4)  (397 100)  (397 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (26 4)  (422 100)  (422 100)  routing T_8_6.lc_trk_g3_5 <X> T_8_6.input0_2
 (1 5)  (397 101)  (397 101)  routing T_8_6.lc_trk_g2_2 <X> T_8_6.wire_bram/ram/WCLKE
 (27 5)  (423 101)  (423 101)  routing T_8_6.lc_trk_g3_5 <X> T_8_6.input0_2
 (28 5)  (424 101)  (424 101)  routing T_8_6.lc_trk_g3_5 <X> T_8_6.input0_2
 (29 5)  (425 101)  (425 101)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_5 input0_2
 (26 6)  (422 102)  (422 102)  routing T_8_6.lc_trk_g2_7 <X> T_8_6.input0_3
 (22 7)  (418 103)  (418 103)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (419 103)  (419 103)  routing T_8_6.sp12_h_l_21 <X> T_8_6.lc_trk_g1_6
 (25 7)  (421 103)  (421 103)  routing T_8_6.sp12_h_l_21 <X> T_8_6.lc_trk_g1_6
 (26 7)  (422 103)  (422 103)  routing T_8_6.lc_trk_g2_7 <X> T_8_6.input0_3
 (28 7)  (424 103)  (424 103)  routing T_8_6.lc_trk_g2_7 <X> T_8_6.input0_3
 (29 7)  (425 103)  (425 103)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (25 8)  (421 104)  (421 104)  routing T_8_6.sp4_v_b_26 <X> T_8_6.lc_trk_g2_2
 (26 8)  (422 104)  (422 104)  routing T_8_6.lc_trk_g3_7 <X> T_8_6.input0_4
 (27 8)  (423 104)  (423 104)  routing T_8_6.lc_trk_g1_6 <X> T_8_6.wire_bram/ram/WDATA_3
 (29 8)  (425 104)  (425 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (426 104)  (426 104)  routing T_8_6.lc_trk_g1_6 <X> T_8_6.wire_bram/ram/WDATA_3
 (22 9)  (418 105)  (418 105)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (419 105)  (419 105)  routing T_8_6.sp4_v_b_26 <X> T_8_6.lc_trk_g2_2
 (26 9)  (422 105)  (422 105)  routing T_8_6.lc_trk_g3_7 <X> T_8_6.input0_4
 (27 9)  (423 105)  (423 105)  routing T_8_6.lc_trk_g3_7 <X> T_8_6.input0_4
 (28 9)  (424 105)  (424 105)  routing T_8_6.lc_trk_g3_7 <X> T_8_6.input0_4
 (29 9)  (425 105)  (425 105)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (30 9)  (426 105)  (426 105)  routing T_8_6.lc_trk_g1_6 <X> T_8_6.wire_bram/ram/WDATA_3
 (38 9)  (434 105)  (434 105)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (14 10)  (410 106)  (410 106)  routing T_8_6.sp4_v_b_28 <X> T_8_6.lc_trk_g2_4
 (21 10)  (417 106)  (417 106)  routing T_8_6.sp4_h_l_26 <X> T_8_6.lc_trk_g2_7
 (22 10)  (418 106)  (418 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (419 106)  (419 106)  routing T_8_6.sp4_h_l_26 <X> T_8_6.lc_trk_g2_7
 (24 10)  (420 106)  (420 106)  routing T_8_6.sp4_h_l_26 <X> T_8_6.lc_trk_g2_7
 (35 10)  (431 106)  (431 106)  routing T_8_6.lc_trk_g0_5 <X> T_8_6.input2_5
 (16 11)  (412 107)  (412 107)  routing T_8_6.sp4_v_b_28 <X> T_8_6.lc_trk_g2_4
 (17 11)  (413 107)  (413 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (22 11)  (418 107)  (418 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (421 107)  (421 107)  routing T_8_6.sp4_r_v_b_38 <X> T_8_6.lc_trk_g2_6
 (29 11)  (425 107)  (425 107)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_1 input0_5
 (32 11)  (428 107)  (428 107)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_5 input2_5
 (17 12)  (413 108)  (413 108)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (417 108)  (417 108)  routing T_8_6.sp4_v_t_22 <X> T_8_6.lc_trk_g3_3
 (22 12)  (418 108)  (418 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (419 108)  (419 108)  routing T_8_6.sp4_v_t_22 <X> T_8_6.lc_trk_g3_3
 (25 12)  (421 108)  (421 108)  routing T_8_6.sp4_v_t_23 <X> T_8_6.lc_trk_g3_2
 (18 13)  (414 109)  (414 109)  routing T_8_6.sp4_r_v_b_41 <X> T_8_6.lc_trk_g3_1
 (21 13)  (417 109)  (417 109)  routing T_8_6.sp4_v_t_22 <X> T_8_6.lc_trk_g3_3
 (22 13)  (418 109)  (418 109)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (419 109)  (419 109)  routing T_8_6.sp4_v_t_23 <X> T_8_6.lc_trk_g3_2
 (25 13)  (421 109)  (421 109)  routing T_8_6.sp4_v_t_23 <X> T_8_6.lc_trk_g3_2
 (26 13)  (422 109)  (422 109)  routing T_8_6.lc_trk_g3_3 <X> T_8_6.input0_6
 (27 13)  (423 109)  (423 109)  routing T_8_6.lc_trk_g3_3 <X> T_8_6.input0_6
 (28 13)  (424 109)  (424 109)  routing T_8_6.lc_trk_g3_3 <X> T_8_6.input0_6
 (29 13)  (425 109)  (425 109)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (428 109)  (428 109)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_1 input2_6
 (33 13)  (429 109)  (429 109)  routing T_8_6.lc_trk_g3_1 <X> T_8_6.input2_6
 (34 13)  (430 109)  (430 109)  routing T_8_6.lc_trk_g3_1 <X> T_8_6.input2_6
 (0 14)  (396 110)  (396 110)  routing T_8_6.lc_trk_g2_4 <X> T_8_6.wire_bram/ram/WE
 (1 14)  (397 110)  (397 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (16 14)  (412 110)  (412 110)  routing T_8_6.sp12_v_t_10 <X> T_8_6.lc_trk_g3_5
 (17 14)  (413 110)  (413 110)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (417 110)  (417 110)  routing T_8_6.sp4_h_r_47 <X> T_8_6.lc_trk_g3_7
 (22 14)  (418 110)  (418 110)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_47 lc_trk_g3_7
 (23 14)  (419 110)  (419 110)  routing T_8_6.sp4_h_r_47 <X> T_8_6.lc_trk_g3_7
 (24 14)  (420 110)  (420 110)  routing T_8_6.sp4_h_r_47 <X> T_8_6.lc_trk_g3_7
 (35 14)  (431 110)  (431 110)  routing T_8_6.lc_trk_g3_4 <X> T_8_6.input2_7
 (1 15)  (397 111)  (397 111)  routing T_8_6.lc_trk_g2_4 <X> T_8_6.wire_bram/ram/WE
 (14 15)  (410 111)  (410 111)  routing T_8_6.sp4_r_v_b_44 <X> T_8_6.lc_trk_g3_4
 (17 15)  (413 111)  (413 111)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (417 111)  (417 111)  routing T_8_6.sp4_h_r_47 <X> T_8_6.lc_trk_g3_7
 (26 15)  (422 111)  (422 111)  routing T_8_6.lc_trk_g3_2 <X> T_8_6.input0_7
 (27 15)  (423 111)  (423 111)  routing T_8_6.lc_trk_g3_2 <X> T_8_6.input0_7
 (28 15)  (424 111)  (424 111)  routing T_8_6.lc_trk_g3_2 <X> T_8_6.input0_7
 (29 15)  (425 111)  (425 111)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (428 111)  (428 111)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_4 input2_7
 (33 15)  (429 111)  (429 111)  routing T_8_6.lc_trk_g3_4 <X> T_8_6.input2_7
 (34 15)  (430 111)  (430 111)  routing T_8_6.lc_trk_g3_4 <X> T_8_6.input2_7


LogicTile_9_6

 (12 2)  (450 98)  (450 98)  routing T_9_6.sp4_v_t_39 <X> T_9_6.sp4_h_l_39
 (11 3)  (449 99)  (449 99)  routing T_9_6.sp4_v_t_39 <X> T_9_6.sp4_h_l_39
 (3 10)  (441 106)  (441 106)  routing T_9_6.sp12_h_r_1 <X> T_9_6.sp12_h_l_22
 (3 11)  (441 107)  (441 107)  routing T_9_6.sp12_h_r_1 <X> T_9_6.sp12_h_l_22
 (9 14)  (447 110)  (447 110)  routing T_9_6.sp4_v_b_10 <X> T_9_6.sp4_h_l_47
 (8 15)  (446 111)  (446 111)  routing T_9_6.sp4_h_l_47 <X> T_9_6.sp4_v_t_47


LogicTile_10_6

 (3 12)  (495 108)  (495 108)  routing T_10_6.sp12_v_t_22 <X> T_10_6.sp12_h_r_1
 (4 14)  (496 110)  (496 110)  routing T_10_6.sp4_h_r_3 <X> T_10_6.sp4_v_t_44
 (6 14)  (498 110)  (498 110)  routing T_10_6.sp4_h_r_3 <X> T_10_6.sp4_v_t_44
 (5 15)  (497 111)  (497 111)  routing T_10_6.sp4_h_r_3 <X> T_10_6.sp4_v_t_44


LogicTile_11_6

 (8 6)  (554 102)  (554 102)  routing T_11_6.sp4_v_t_47 <X> T_11_6.sp4_h_l_41
 (9 6)  (555 102)  (555 102)  routing T_11_6.sp4_v_t_47 <X> T_11_6.sp4_h_l_41
 (10 6)  (556 102)  (556 102)  routing T_11_6.sp4_v_t_47 <X> T_11_6.sp4_h_l_41
 (19 15)  (565 111)  (565 111)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_12_6

 (3 7)  (603 103)  (603 103)  routing T_12_6.sp12_h_l_23 <X> T_12_6.sp12_v_t_23


LogicTile_13_6

 (3 6)  (657 102)  (657 102)  routing T_13_6.sp12_h_r_0 <X> T_13_6.sp12_v_t_23
 (3 7)  (657 103)  (657 103)  routing T_13_6.sp12_h_r_0 <X> T_13_6.sp12_v_t_23


LogicTile_16_6

 (19 10)  (835 106)  (835 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_17_6

 (3 2)  (877 98)  (877 98)  routing T_17_6.sp12_v_t_23 <X> T_17_6.sp12_h_l_23
 (3 4)  (877 100)  (877 100)  routing T_17_6.sp12_v_t_23 <X> T_17_6.sp12_h_r_0


LogicTile_19_6

 (13 9)  (995 105)  (995 105)  routing T_19_6.sp4_v_t_38 <X> T_19_6.sp4_h_r_8


LogicTile_21_6

 (3 2)  (1093 98)  (1093 98)  routing T_21_6.sp12_v_t_23 <X> T_21_6.sp12_h_l_23
 (3 10)  (1093 106)  (1093 106)  routing T_21_6.sp12_v_t_22 <X> T_21_6.sp12_h_l_22


LogicTile_22_6

 (12 0)  (1156 96)  (1156 96)  routing T_22_6.sp4_v_t_39 <X> T_22_6.sp4_h_r_2
 (4 8)  (1148 104)  (1148 104)  routing T_22_6.sp4_v_t_43 <X> T_22_6.sp4_v_b_6
 (5 8)  (1149 104)  (1149 104)  routing T_22_6.sp4_v_t_43 <X> T_22_6.sp4_h_r_6
 (3 13)  (1147 109)  (1147 109)  routing T_22_6.sp12_h_l_22 <X> T_22_6.sp12_h_r_1
 (3 15)  (1147 111)  (1147 111)  routing T_22_6.sp12_h_l_22 <X> T_22_6.sp12_v_t_22


LogicTile_23_6

 (11 0)  (1209 96)  (1209 96)  routing T_23_6.sp4_h_l_45 <X> T_23_6.sp4_v_b_2
 (13 0)  (1211 96)  (1211 96)  routing T_23_6.sp4_h_l_45 <X> T_23_6.sp4_v_b_2
 (12 1)  (1210 97)  (1210 97)  routing T_23_6.sp4_h_l_45 <X> T_23_6.sp4_v_b_2
 (2 4)  (1200 100)  (1200 100)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


RAM_Tile_25_6

 (7 0)  (1313 96)  (1313 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 97)  (1313 97)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 97)  (1328 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1332 97)  (1332 97)  routing T_25_6.lc_trk_g3_3 <X> T_25_6.input0_0
 (27 1)  (1333 97)  (1333 97)  routing T_25_6.lc_trk_g3_3 <X> T_25_6.input0_0
 (28 1)  (1334 97)  (1334 97)  routing T_25_6.lc_trk_g3_3 <X> T_25_6.input0_0
 (29 1)  (1335 97)  (1335 97)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (0 2)  (1306 98)  (1306 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (1 2)  (1307 98)  (1307 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (2 2)  (1308 98)  (1308 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (6 2)  (1312 98)  (1312 98)  routing T_25_6.sp4_v_b_9 <X> T_25_6.sp4_v_t_37
 (7 2)  (1313 98)  (1313 98)  Ram config bit: MEMT_bram_cbit_3

 (17 2)  (1323 98)  (1323 98)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (1327 98)  (1327 98)  routing T_25_6.sp4_v_t_2 <X> T_25_6.lc_trk_g0_7
 (22 2)  (1328 98)  (1328 98)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_2 lc_trk_g0_7
 (23 2)  (1329 98)  (1329 98)  routing T_25_6.sp4_v_t_2 <X> T_25_6.lc_trk_g0_7
 (3 3)  (1309 99)  (1309 99)  routing T_25_6.sp12_v_b_0 <X> T_25_6.sp12_h_l_23
 (5 3)  (1311 99)  (1311 99)  routing T_25_6.sp4_v_b_9 <X> T_25_6.sp4_v_t_37
 (7 3)  (1313 99)  (1313 99)  Ram config bit: MEMT_bram_cbit_2

 (15 3)  (1321 99)  (1321 99)  routing T_25_6.sp4_v_b_20 <X> T_25_6.lc_trk_g0_4
 (16 3)  (1322 99)  (1322 99)  routing T_25_6.sp4_v_b_20 <X> T_25_6.lc_trk_g0_4
 (17 3)  (1323 99)  (1323 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (18 3)  (1324 99)  (1324 99)  routing T_25_6.sp4_r_v_b_29 <X> T_25_6.lc_trk_g0_5
 (21 3)  (1327 99)  (1327 99)  routing T_25_6.sp4_v_t_2 <X> T_25_6.lc_trk_g0_7
 (27 3)  (1333 99)  (1333 99)  routing T_25_6.lc_trk_g1_0 <X> T_25_6.input0_1
 (29 3)  (1335 99)  (1335 99)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (1 4)  (1307 100)  (1307 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (16 4)  (1322 100)  (1322 100)  routing T_25_6.sp4_v_b_9 <X> T_25_6.lc_trk_g1_1
 (17 4)  (1323 100)  (1323 100)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1324 100)  (1324 100)  routing T_25_6.sp4_v_b_9 <X> T_25_6.lc_trk_g1_1
 (1 5)  (1307 101)  (1307 101)  routing T_25_6.lc_trk_g0_2 <X> T_25_6.wire_bram/ram/WCLKE
 (14 5)  (1320 101)  (1320 101)  routing T_25_6.sp12_h_r_16 <X> T_25_6.lc_trk_g1_0
 (16 5)  (1322 101)  (1322 101)  routing T_25_6.sp12_h_r_16 <X> T_25_6.lc_trk_g1_0
 (17 5)  (1323 101)  (1323 101)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (18 5)  (1324 101)  (1324 101)  routing T_25_6.sp4_v_b_9 <X> T_25_6.lc_trk_g1_1
 (27 5)  (1333 101)  (1333 101)  routing T_25_6.lc_trk_g3_1 <X> T_25_6.input0_2
 (28 5)  (1334 101)  (1334 101)  routing T_25_6.lc_trk_g3_1 <X> T_25_6.input0_2
 (29 5)  (1335 101)  (1335 101)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (28 7)  (1334 103)  (1334 103)  routing T_25_6.lc_trk_g2_1 <X> T_25_6.input0_3
 (29 7)  (1335 103)  (1335 103)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_1 input0_3
 (17 8)  (1323 104)  (1323 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (1327 104)  (1327 104)  routing T_25_6.sp4_h_l_30 <X> T_25_6.lc_trk_g2_3
 (22 8)  (1328 104)  (1328 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_30 lc_trk_g2_3
 (23 8)  (1329 104)  (1329 104)  routing T_25_6.sp4_h_l_30 <X> T_25_6.lc_trk_g2_3
 (24 8)  (1330 104)  (1330 104)  routing T_25_6.sp4_h_l_30 <X> T_25_6.lc_trk_g2_3
 (26 8)  (1332 104)  (1332 104)  routing T_25_6.lc_trk_g0_4 <X> T_25_6.input0_4
 (28 8)  (1334 104)  (1334 104)  routing T_25_6.lc_trk_g2_3 <X> T_25_6.wire_bram/ram/WDATA_3
 (29 8)  (1335 104)  (1335 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (39 8)  (1345 104)  (1345 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (14 9)  (1320 105)  (1320 105)  routing T_25_6.sp4_r_v_b_32 <X> T_25_6.lc_trk_g2_0
 (17 9)  (1323 105)  (1323 105)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (1324 105)  (1324 105)  routing T_25_6.sp4_r_v_b_33 <X> T_25_6.lc_trk_g2_1
 (21 9)  (1327 105)  (1327 105)  routing T_25_6.sp4_h_l_30 <X> T_25_6.lc_trk_g2_3
 (29 9)  (1335 105)  (1335 105)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_4 input0_4
 (30 9)  (1336 105)  (1336 105)  routing T_25_6.lc_trk_g2_3 <X> T_25_6.wire_bram/ram/WDATA_3
 (14 10)  (1320 106)  (1320 106)  routing T_25_6.sp4_v_b_28 <X> T_25_6.lc_trk_g2_4
 (17 10)  (1323 106)  (1323 106)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (1327 106)  (1327 106)  routing T_25_6.sp4_h_l_26 <X> T_25_6.lc_trk_g2_7
 (22 10)  (1328 106)  (1328 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 106)  (1329 106)  routing T_25_6.sp4_h_l_26 <X> T_25_6.lc_trk_g2_7
 (24 10)  (1330 106)  (1330 106)  routing T_25_6.sp4_h_l_26 <X> T_25_6.lc_trk_g2_7
 (26 10)  (1332 106)  (1332 106)  routing T_25_6.lc_trk_g0_5 <X> T_25_6.input0_5
 (35 10)  (1341 106)  (1341 106)  routing T_25_6.lc_trk_g2_5 <X> T_25_6.input2_5
 (16 11)  (1322 107)  (1322 107)  routing T_25_6.sp4_v_b_28 <X> T_25_6.lc_trk_g2_4
 (17 11)  (1323 107)  (1323 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (29 11)  (1335 107)  (1335 107)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_5 input0_5
 (32 11)  (1338 107)  (1338 107)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 107)  (1339 107)  routing T_25_6.lc_trk_g2_5 <X> T_25_6.input2_5
 (15 12)  (1321 108)  (1321 108)  routing T_25_6.sp4_v_b_41 <X> T_25_6.lc_trk_g3_1
 (16 12)  (1322 108)  (1322 108)  routing T_25_6.sp4_v_b_41 <X> T_25_6.lc_trk_g3_1
 (17 12)  (1323 108)  (1323 108)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_41 lc_trk_g3_1
 (22 12)  (1328 108)  (1328 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 13)  (1334 109)  (1334 109)  routing T_25_6.lc_trk_g2_0 <X> T_25_6.input0_6
 (29 13)  (1335 109)  (1335 109)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (32 13)  (1338 109)  (1338 109)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_1 input2_6
 (34 13)  (1340 109)  (1340 109)  routing T_25_6.lc_trk_g1_1 <X> T_25_6.input2_6
 (0 14)  (1306 110)  (1306 110)  routing T_25_6.lc_trk_g2_4 <X> T_25_6.wire_bram/ram/WE
 (1 14)  (1307 110)  (1307 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (26 14)  (1332 110)  (1332 110)  routing T_25_6.lc_trk_g2_7 <X> T_25_6.input0_7
 (35 14)  (1341 110)  (1341 110)  routing T_25_6.lc_trk_g0_7 <X> T_25_6.input2_7
 (1 15)  (1307 111)  (1307 111)  routing T_25_6.lc_trk_g2_4 <X> T_25_6.wire_bram/ram/WE
 (26 15)  (1332 111)  (1332 111)  routing T_25_6.lc_trk_g2_7 <X> T_25_6.input0_7
 (28 15)  (1334 111)  (1334 111)  routing T_25_6.lc_trk_g2_7 <X> T_25_6.input0_7
 (29 15)  (1335 111)  (1335 111)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_7 input0_7
 (32 15)  (1338 111)  (1338 111)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (1341 111)  (1341 111)  routing T_25_6.lc_trk_g0_7 <X> T_25_6.input2_7


LogicTile_26_6

 (13 0)  (1361 96)  (1361 96)  routing T_26_6.sp4_h_l_39 <X> T_26_6.sp4_v_b_2
 (12 1)  (1360 97)  (1360 97)  routing T_26_6.sp4_h_l_39 <X> T_26_6.sp4_v_b_2
 (8 9)  (1356 105)  (1356 105)  routing T_26_6.sp4_h_l_42 <X> T_26_6.sp4_v_b_7
 (9 9)  (1357 105)  (1357 105)  routing T_26_6.sp4_h_l_42 <X> T_26_6.sp4_v_b_7


LogicTile_27_6

 (1 3)  (1403 99)  (1403 99)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_30_6

 (12 4)  (1576 100)  (1576 100)  routing T_30_6.sp4_v_t_40 <X> T_30_6.sp4_h_r_5
 (9 8)  (1573 104)  (1573 104)  routing T_30_6.sp4_h_l_41 <X> T_30_6.sp4_h_r_7
 (10 8)  (1574 104)  (1574 104)  routing T_30_6.sp4_h_l_41 <X> T_30_6.sp4_h_r_7


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (12 2)  (1738 98)  (1738 98)  routing T_33_6.span4_horz_31 <X> T_33_6.span4_vert_t_13
 (13 3)  (1739 99)  (1739 99)  routing T_33_6.span4_horz_31 <X> T_33_6.span4_vert_b_1
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (5 4)  (1731 100)  (1731 100)  routing T_33_6.span4_horz_29 <X> T_33_6.lc_trk_g0_5
 (6 4)  (1732 100)  (1732 100)  routing T_33_6.span4_horz_29 <X> T_33_6.lc_trk_g0_5
 (7 4)  (1733 100)  (1733 100)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_29 lc_trk_g0_5
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (8 5)  (1734 101)  (1734 101)  routing T_33_6.span4_horz_29 <X> T_33_6.lc_trk_g0_5
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (5 10)  (1731 106)  (1731 106)  routing T_33_6.span4_vert_b_11 <X> T_33_6.lc_trk_g1_3
 (7 10)  (1733 106)  (1733 106)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 106)  (1734 106)  routing T_33_6.span4_vert_b_11 <X> T_33_6.lc_trk_g1_3
 (10 10)  (1736 106)  (1736 106)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 106)  (1737 106)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g0_5 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (1732 108)  (1732 108)  routing T_33_6.span12_horz_21 <X> T_33_6.lc_trk_g1_5
 (7 12)  (1733 108)  (1733 108)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_21 lc_trk_g1_5
 (8 13)  (1734 109)  (1734 109)  routing T_33_6.span12_horz_21 <X> T_33_6.lc_trk_g1_5
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit


LogicTile_5_5

 (19 11)  (253 91)  (253 91)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


RAM_Tile_8_5

 (17 0)  (413 80)  (413 80)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (418 80)  (418 80)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (7 1)  (403 81)  (403 81)  Ram config bit: MEMB_Power_Up_Control

 (17 1)  (413 81)  (413 81)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (414 81)  (414 81)  routing T_8_5.sp4_r_v_b_34 <X> T_8_5.lc_trk_g0_1
 (21 1)  (417 81)  (417 81)  routing T_8_5.sp4_r_v_b_32 <X> T_8_5.lc_trk_g0_3
 (27 1)  (423 81)  (423 81)  routing T_8_5.lc_trk_g1_1 <X> T_8_5.input0_0
 (29 1)  (425 81)  (425 81)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_1 input0_0
 (0 2)  (396 82)  (396 82)  routing T_8_5.glb_netwk_6 <X> T_8_5.wire_bram/ram/RCLK
 (1 2)  (397 82)  (397 82)  routing T_8_5.glb_netwk_6 <X> T_8_5.wire_bram/ram/RCLK
 (2 2)  (398 82)  (398 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 3)  (410 83)  (410 83)  routing T_8_5.sp12_h_r_20 <X> T_8_5.lc_trk_g0_4
 (16 3)  (412 83)  (412 83)  routing T_8_5.sp12_h_r_20 <X> T_8_5.lc_trk_g0_4
 (17 3)  (413 83)  (413 83)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (27 3)  (423 83)  (423 83)  routing T_8_5.lc_trk_g1_0 <X> T_8_5.input0_1
 (29 3)  (425 83)  (425 83)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (15 4)  (411 84)  (411 84)  routing T_8_5.sp12_h_r_1 <X> T_8_5.lc_trk_g1_1
 (17 4)  (413 84)  (413 84)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (414 84)  (414 84)  routing T_8_5.sp12_h_r_1 <X> T_8_5.lc_trk_g1_1
 (21 4)  (417 84)  (417 84)  routing T_8_5.sp4_h_r_11 <X> T_8_5.lc_trk_g1_3
 (22 4)  (418 84)  (418 84)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (419 84)  (419 84)  routing T_8_5.sp4_h_r_11 <X> T_8_5.lc_trk_g1_3
 (24 4)  (420 84)  (420 84)  routing T_8_5.sp4_h_r_11 <X> T_8_5.lc_trk_g1_3
 (26 4)  (422 84)  (422 84)  routing T_8_5.lc_trk_g0_4 <X> T_8_5.input0_2
 (16 5)  (412 85)  (412 85)  routing T_8_5.sp12_h_r_8 <X> T_8_5.lc_trk_g1_0
 (17 5)  (413 85)  (413 85)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (18 5)  (414 85)  (414 85)  routing T_8_5.sp12_h_r_1 <X> T_8_5.lc_trk_g1_1
 (22 5)  (418 85)  (418 85)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (419 85)  (419 85)  routing T_8_5.sp12_h_l_17 <X> T_8_5.lc_trk_g1_2
 (25 5)  (421 85)  (421 85)  routing T_8_5.sp12_h_l_17 <X> T_8_5.lc_trk_g1_2
 (29 5)  (425 85)  (425 85)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_4 input0_2
 (16 6)  (412 86)  (412 86)  routing T_8_5.sp12_h_r_21 <X> T_8_5.lc_trk_g1_5
 (17 6)  (413 86)  (413 86)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_21 lc_trk_g1_5
 (26 6)  (422 86)  (422 86)  routing T_8_5.lc_trk_g1_6 <X> T_8_5.input0_3
 (18 7)  (414 87)  (414 87)  routing T_8_5.sp12_h_r_21 <X> T_8_5.lc_trk_g1_5
 (22 7)  (418 87)  (418 87)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (421 87)  (421 87)  routing T_8_5.sp4_r_v_b_30 <X> T_8_5.lc_trk_g1_6
 (26 7)  (422 87)  (422 87)  routing T_8_5.lc_trk_g1_6 <X> T_8_5.input0_3
 (27 7)  (423 87)  (423 87)  routing T_8_5.lc_trk_g1_6 <X> T_8_5.input0_3
 (29 7)  (425 87)  (425 87)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_6 input0_3
 (27 8)  (423 88)  (423 88)  routing T_8_5.lc_trk_g3_4 <X> T_8_5.wire_bram/ram/WDATA_11
 (28 8)  (424 88)  (424 88)  routing T_8_5.lc_trk_g3_4 <X> T_8_5.wire_bram/ram/WDATA_11
 (29 8)  (425 88)  (425 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (426 88)  (426 88)  routing T_8_5.lc_trk_g3_4 <X> T_8_5.wire_bram/ram/WDATA_11
 (26 9)  (422 89)  (422 89)  routing T_8_5.lc_trk_g1_3 <X> T_8_5.input0_4
 (27 9)  (423 89)  (423 89)  routing T_8_5.lc_trk_g1_3 <X> T_8_5.input0_4
 (29 9)  (425 89)  (425 89)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (38 9)  (434 89)  (434 89)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (21 10)  (417 90)  (417 90)  routing T_8_5.sp4_h_l_26 <X> T_8_5.lc_trk_g2_7
 (22 10)  (418 90)  (418 90)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (419 90)  (419 90)  routing T_8_5.sp4_h_l_26 <X> T_8_5.lc_trk_g2_7
 (24 10)  (420 90)  (420 90)  routing T_8_5.sp4_h_l_26 <X> T_8_5.lc_trk_g2_7
 (26 10)  (422 90)  (422 90)  routing T_8_5.lc_trk_g2_7 <X> T_8_5.input0_5
 (26 11)  (422 91)  (422 91)  routing T_8_5.lc_trk_g2_7 <X> T_8_5.input0_5
 (28 11)  (424 91)  (424 91)  routing T_8_5.lc_trk_g2_7 <X> T_8_5.input0_5
 (29 11)  (425 91)  (425 91)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (32 11)  (428 91)  (428 91)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_1 input2_5
 (12 12)  (408 92)  (408 92)  routing T_8_5.sp4_v_t_46 <X> T_8_5.sp4_h_r_11
 (26 12)  (422 92)  (422 92)  routing T_8_5.lc_trk_g1_5 <X> T_8_5.input0_6
 (12 13)  (408 93)  (408 93)  routing T_8_5.sp4_h_r_11 <X> T_8_5.sp4_v_b_11
 (27 13)  (423 93)  (423 93)  routing T_8_5.lc_trk_g1_5 <X> T_8_5.input0_6
 (29 13)  (425 93)  (425 93)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (32 13)  (428 93)  (428 93)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_0 input2_6
 (0 14)  (396 94)  (396 94)  routing T_8_5.lc_trk_g3_5 <X> T_8_5.wire_bram/ram/RE
 (1 14)  (397 94)  (397 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (14 14)  (410 94)  (410 94)  routing T_8_5.sp12_v_b_4 <X> T_8_5.lc_trk_g3_4
 (16 14)  (412 94)  (412 94)  routing T_8_5.sp4_v_t_24 <X> T_8_5.lc_trk_g3_5
 (17 14)  (413 94)  (413 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_24 lc_trk_g3_5
 (18 14)  (414 94)  (414 94)  routing T_8_5.sp4_v_t_24 <X> T_8_5.lc_trk_g3_5
 (0 15)  (396 95)  (396 95)  routing T_8_5.lc_trk_g3_5 <X> T_8_5.wire_bram/ram/RE
 (1 15)  (397 95)  (397 95)  routing T_8_5.lc_trk_g3_5 <X> T_8_5.wire_bram/ram/RE
 (14 15)  (410 95)  (410 95)  routing T_8_5.sp12_v_b_4 <X> T_8_5.lc_trk_g3_4
 (15 15)  (411 95)  (411 95)  routing T_8_5.sp12_v_b_4 <X> T_8_5.lc_trk_g3_4
 (17 15)  (413 95)  (413 95)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_4 lc_trk_g3_4
 (18 15)  (414 95)  (414 95)  routing T_8_5.sp4_v_t_24 <X> T_8_5.lc_trk_g3_5
 (26 15)  (422 95)  (422 95)  routing T_8_5.lc_trk_g0_3 <X> T_8_5.input0_7
 (29 15)  (425 95)  (425 95)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7
 (32 15)  (428 95)  (428 95)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_2 input2_7
 (34 15)  (430 95)  (430 95)  routing T_8_5.lc_trk_g1_2 <X> T_8_5.input2_7
 (35 15)  (431 95)  (431 95)  routing T_8_5.lc_trk_g1_2 <X> T_8_5.input2_7


LogicTile_9_5

 (13 0)  (451 80)  (451 80)  routing T_9_5.sp4_v_t_39 <X> T_9_5.sp4_v_b_2
 (12 2)  (450 82)  (450 82)  routing T_9_5.sp4_v_t_45 <X> T_9_5.sp4_h_l_39
 (11 3)  (449 83)  (449 83)  routing T_9_5.sp4_v_t_45 <X> T_9_5.sp4_h_l_39
 (13 3)  (451 83)  (451 83)  routing T_9_5.sp4_v_t_45 <X> T_9_5.sp4_h_l_39
 (4 4)  (442 84)  (442 84)  routing T_9_5.sp4_v_t_38 <X> T_9_5.sp4_v_b_3
 (11 4)  (449 84)  (449 84)  routing T_9_5.sp4_v_t_39 <X> T_9_5.sp4_v_b_5
 (9 5)  (447 85)  (447 85)  routing T_9_5.sp4_v_t_45 <X> T_9_5.sp4_v_b_4
 (10 5)  (448 85)  (448 85)  routing T_9_5.sp4_v_t_45 <X> T_9_5.sp4_v_b_4
 (12 5)  (450 85)  (450 85)  routing T_9_5.sp4_v_t_39 <X> T_9_5.sp4_v_b_5
 (12 9)  (450 89)  (450 89)  routing T_9_5.sp4_h_r_8 <X> T_9_5.sp4_v_b_8


LogicTile_10_5

 (3 2)  (495 82)  (495 82)  routing T_10_5.sp12_v_t_23 <X> T_10_5.sp12_h_l_23
 (3 4)  (495 84)  (495 84)  routing T_10_5.sp12_v_t_23 <X> T_10_5.sp12_h_r_0
 (3 10)  (495 90)  (495 90)  routing T_10_5.sp12_v_t_22 <X> T_10_5.sp12_h_l_22


LogicTile_11_5

 (3 10)  (549 90)  (549 90)  routing T_11_5.sp12_v_t_22 <X> T_11_5.sp12_h_l_22


LogicTile_12_5

 (3 7)  (603 87)  (603 87)  routing T_12_5.sp12_h_l_23 <X> T_12_5.sp12_v_t_23


LogicTile_13_5

 (12 10)  (666 90)  (666 90)  routing T_13_5.sp4_v_t_45 <X> T_13_5.sp4_h_l_45
 (11 11)  (665 91)  (665 91)  routing T_13_5.sp4_v_t_45 <X> T_13_5.sp4_h_l_45


LogicTile_16_5

 (3 2)  (819 82)  (819 82)  routing T_16_5.sp12_v_t_23 <X> T_16_5.sp12_h_l_23
 (3 4)  (819 84)  (819 84)  routing T_16_5.sp12_v_t_23 <X> T_16_5.sp12_h_r_0


LogicTile_17_5

 (3 12)  (877 92)  (877 92)  routing T_17_5.sp12_v_t_22 <X> T_17_5.sp12_h_r_1


LogicTile_18_5

 (2 8)  (930 88)  (930 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_20_5

 (3 10)  (1039 90)  (1039 90)  routing T_20_5.sp12_v_t_22 <X> T_20_5.sp12_h_l_22
 (2 12)  (1038 92)  (1038 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_21_5

 (11 5)  (1101 85)  (1101 85)  routing T_21_5.sp4_h_l_44 <X> T_21_5.sp4_h_r_5
 (13 5)  (1103 85)  (1103 85)  routing T_21_5.sp4_h_l_44 <X> T_21_5.sp4_h_r_5


LogicTile_22_5

 (1 3)  (1145 83)  (1145 83)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (3 5)  (1147 85)  (1147 85)  routing T_22_5.sp12_h_l_23 <X> T_22_5.sp12_h_r_0
 (3 12)  (1147 92)  (1147 92)  routing T_22_5.sp12_v_t_22 <X> T_22_5.sp12_h_r_1


LogicTile_23_5

 (13 12)  (1211 92)  (1211 92)  routing T_23_5.sp4_h_l_46 <X> T_23_5.sp4_v_b_11
 (12 13)  (1210 93)  (1210 93)  routing T_23_5.sp4_h_l_46 <X> T_23_5.sp4_v_b_11


LogicTile_24_5

 (10 0)  (1262 80)  (1262 80)  routing T_24_5.sp4_v_t_45 <X> T_24_5.sp4_h_r_1
 (13 8)  (1265 88)  (1265 88)  routing T_24_5.sp4_v_t_45 <X> T_24_5.sp4_v_b_8


RAM_Tile_25_5

 (9 0)  (1315 80)  (1315 80)  routing T_25_5.sp4_v_t_36 <X> T_25_5.sp4_h_r_1
 (15 0)  (1321 80)  (1321 80)  routing T_25_5.sp4_h_r_1 <X> T_25_5.lc_trk_g0_1
 (16 0)  (1322 80)  (1322 80)  routing T_25_5.sp4_h_r_1 <X> T_25_5.lc_trk_g0_1
 (17 0)  (1323 80)  (1323 80)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (1328 80)  (1328 80)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1329 80)  (1329 80)  routing T_25_5.sp12_h_l_16 <X> T_25_5.lc_trk_g0_3
 (7 1)  (1313 81)  (1313 81)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 81)  (1320 81)  routing T_25_5.sp4_r_v_b_35 <X> T_25_5.lc_trk_g0_0
 (17 1)  (1323 81)  (1323 81)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (1324 81)  (1324 81)  routing T_25_5.sp4_h_r_1 <X> T_25_5.lc_trk_g0_1
 (21 1)  (1327 81)  (1327 81)  routing T_25_5.sp12_h_l_16 <X> T_25_5.lc_trk_g0_3
 (27 1)  (1333 81)  (1333 81)  routing T_25_5.lc_trk_g3_1 <X> T_25_5.input0_0
 (28 1)  (1334 81)  (1334 81)  routing T_25_5.lc_trk_g3_1 <X> T_25_5.input0_0
 (29 1)  (1335 81)  (1335 81)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 82)  (1306 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (1 2)  (1307 82)  (1307 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (2 2)  (1308 82)  (1308 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (17 2)  (1323 82)  (1323 82)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (1328 82)  (1328 82)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (1331 82)  (1331 82)  routing T_25_5.sp12_h_l_5 <X> T_25_5.lc_trk_g0_6
 (18 3)  (1324 83)  (1324 83)  routing T_25_5.sp4_r_v_b_29 <X> T_25_5.lc_trk_g0_5
 (21 3)  (1327 83)  (1327 83)  routing T_25_5.sp4_r_v_b_31 <X> T_25_5.lc_trk_g0_7
 (22 3)  (1328 83)  (1328 83)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1330 83)  (1330 83)  routing T_25_5.sp12_h_l_5 <X> T_25_5.lc_trk_g0_6
 (25 3)  (1331 83)  (1331 83)  routing T_25_5.sp12_h_l_5 <X> T_25_5.lc_trk_g0_6
 (26 3)  (1332 83)  (1332 83)  routing T_25_5.lc_trk_g0_3 <X> T_25_5.input0_1
 (29 3)  (1335 83)  (1335 83)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (26 4)  (1332 84)  (1332 84)  routing T_25_5.lc_trk_g1_7 <X> T_25_5.input0_2
 (8 5)  (1314 85)  (1314 85)  routing T_25_5.sp4_h_l_41 <X> T_25_5.sp4_v_b_4
 (9 5)  (1315 85)  (1315 85)  routing T_25_5.sp4_h_l_41 <X> T_25_5.sp4_v_b_4
 (26 5)  (1332 85)  (1332 85)  routing T_25_5.lc_trk_g1_7 <X> T_25_5.input0_2
 (27 5)  (1333 85)  (1333 85)  routing T_25_5.lc_trk_g1_7 <X> T_25_5.input0_2
 (29 5)  (1335 85)  (1335 85)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (14 6)  (1320 86)  (1320 86)  routing T_25_5.sp4_h_l_1 <X> T_25_5.lc_trk_g1_4
 (21 6)  (1327 86)  (1327 86)  routing T_25_5.sp12_h_r_7 <X> T_25_5.lc_trk_g1_7
 (22 6)  (1328 86)  (1328 86)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_7 lc_trk_g1_7
 (24 6)  (1330 86)  (1330 86)  routing T_25_5.sp12_h_r_7 <X> T_25_5.lc_trk_g1_7
 (26 6)  (1332 86)  (1332 86)  routing T_25_5.lc_trk_g3_4 <X> T_25_5.input0_3
 (8 7)  (1314 87)  (1314 87)  routing T_25_5.sp4_h_l_41 <X> T_25_5.sp4_v_t_41
 (15 7)  (1321 87)  (1321 87)  routing T_25_5.sp4_h_l_1 <X> T_25_5.lc_trk_g1_4
 (16 7)  (1322 87)  (1322 87)  routing T_25_5.sp4_h_l_1 <X> T_25_5.lc_trk_g1_4
 (17 7)  (1323 87)  (1323 87)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (1327 87)  (1327 87)  routing T_25_5.sp12_h_r_7 <X> T_25_5.lc_trk_g1_7
 (27 7)  (1333 87)  (1333 87)  routing T_25_5.lc_trk_g3_4 <X> T_25_5.input0_3
 (28 7)  (1334 87)  (1334 87)  routing T_25_5.lc_trk_g3_4 <X> T_25_5.input0_3
 (29 7)  (1335 87)  (1335 87)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_4 input0_3
 (17 8)  (1323 88)  (1323 88)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (1332 88)  (1332 88)  routing T_25_5.lc_trk_g3_7 <X> T_25_5.input0_4
 (27 8)  (1333 88)  (1333 88)  routing T_25_5.lc_trk_g1_4 <X> T_25_5.wire_bram/ram/WDATA_11
 (29 8)  (1335 88)  (1335 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 88)  (1336 88)  routing T_25_5.lc_trk_g1_4 <X> T_25_5.wire_bram/ram/WDATA_11
 (18 9)  (1324 89)  (1324 89)  routing T_25_5.sp4_r_v_b_33 <X> T_25_5.lc_trk_g2_1
 (26 9)  (1332 89)  (1332 89)  routing T_25_5.lc_trk_g3_7 <X> T_25_5.input0_4
 (27 9)  (1333 89)  (1333 89)  routing T_25_5.lc_trk_g3_7 <X> T_25_5.input0_4
 (28 9)  (1334 89)  (1334 89)  routing T_25_5.lc_trk_g3_7 <X> T_25_5.input0_4
 (29 9)  (1335 89)  (1335 89)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (40 9)  (1346 89)  (1346 89)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (14 10)  (1320 90)  (1320 90)  routing T_25_5.sp4_v_t_25 <X> T_25_5.lc_trk_g2_4
 (35 10)  (1341 90)  (1341 90)  routing T_25_5.lc_trk_g0_5 <X> T_25_5.input2_5
 (14 11)  (1320 91)  (1320 91)  routing T_25_5.sp4_v_t_25 <X> T_25_5.lc_trk_g2_4
 (16 11)  (1322 91)  (1322 91)  routing T_25_5.sp4_v_t_25 <X> T_25_5.lc_trk_g2_4
 (17 11)  (1323 91)  (1323 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (28 11)  (1334 91)  (1334 91)  routing T_25_5.lc_trk_g2_1 <X> T_25_5.input0_5
 (29 11)  (1335 91)  (1335 91)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 91)  (1338 91)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_5 input2_5
 (4 12)  (1310 92)  (1310 92)  routing T_25_5.sp4_v_t_36 <X> T_25_5.sp4_v_b_9
 (6 12)  (1312 92)  (1312 92)  routing T_25_5.sp4_v_t_36 <X> T_25_5.sp4_v_b_9
 (11 12)  (1317 92)  (1317 92)  routing T_25_5.sp4_h_l_40 <X> T_25_5.sp4_v_b_11
 (13 12)  (1319 92)  (1319 92)  routing T_25_5.sp4_h_l_40 <X> T_25_5.sp4_v_b_11
 (17 12)  (1323 92)  (1323 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (1332 92)  (1332 92)  routing T_25_5.lc_trk_g0_6 <X> T_25_5.input0_6
 (12 13)  (1318 93)  (1318 93)  routing T_25_5.sp4_h_l_40 <X> T_25_5.sp4_v_b_11
 (18 13)  (1324 93)  (1324 93)  routing T_25_5.sp4_r_v_b_41 <X> T_25_5.lc_trk_g3_1
 (26 13)  (1332 93)  (1332 93)  routing T_25_5.lc_trk_g0_6 <X> T_25_5.input0_6
 (29 13)  (1335 93)  (1335 93)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_6 input0_6
 (32 13)  (1338 93)  (1338 93)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_0 input2_6
 (0 14)  (1306 94)  (1306 94)  routing T_25_5.lc_trk_g2_4 <X> T_25_5.wire_bram/ram/RE
 (1 14)  (1307 94)  (1307 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (14 14)  (1320 94)  (1320 94)  routing T_25_5.sp4_v_b_28 <X> T_25_5.lc_trk_g3_4
 (21 14)  (1327 94)  (1327 94)  routing T_25_5.sp4_h_l_26 <X> T_25_5.lc_trk_g3_7
 (22 14)  (1328 94)  (1328 94)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_26 lc_trk_g3_7
 (23 14)  (1329 94)  (1329 94)  routing T_25_5.sp4_h_l_26 <X> T_25_5.lc_trk_g3_7
 (24 14)  (1330 94)  (1330 94)  routing T_25_5.sp4_h_l_26 <X> T_25_5.lc_trk_g3_7
 (26 14)  (1332 94)  (1332 94)  routing T_25_5.lc_trk_g0_7 <X> T_25_5.input0_7
 (1 15)  (1307 95)  (1307 95)  routing T_25_5.lc_trk_g2_4 <X> T_25_5.wire_bram/ram/RE
 (16 15)  (1322 95)  (1322 95)  routing T_25_5.sp4_v_b_28 <X> T_25_5.lc_trk_g3_4
 (17 15)  (1323 95)  (1323 95)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4
 (26 15)  (1332 95)  (1332 95)  routing T_25_5.lc_trk_g0_7 <X> T_25_5.input0_7
 (29 15)  (1335 95)  (1335 95)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7
 (32 15)  (1338 95)  (1338 95)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_1 input2_7


LogicTile_26_5

 (13 0)  (1361 80)  (1361 80)  routing T_26_5.sp4_h_l_39 <X> T_26_5.sp4_v_b_2
 (12 1)  (1360 81)  (1360 81)  routing T_26_5.sp4_h_l_39 <X> T_26_5.sp4_v_b_2
 (12 2)  (1360 82)  (1360 82)  routing T_26_5.sp4_v_t_39 <X> T_26_5.sp4_h_l_39
 (11 3)  (1359 83)  (1359 83)  routing T_26_5.sp4_v_t_39 <X> T_26_5.sp4_h_l_39
 (4 8)  (1352 88)  (1352 88)  routing T_26_5.sp4_v_t_43 <X> T_26_5.sp4_v_b_6


LogicTile_30_5

 (3 6)  (1567 86)  (1567 86)  routing T_30_5.sp12_h_r_0 <X> T_30_5.sp12_v_t_23
 (3 7)  (1567 87)  (1567 87)  routing T_30_5.sp12_h_r_0 <X> T_30_5.sp12_v_t_23
 (10 12)  (1574 92)  (1574 92)  routing T_30_5.sp4_v_t_40 <X> T_30_5.sp4_h_r_10


LogicTile_32_5

 (13 12)  (1685 92)  (1685 92)  routing T_32_5.sp4_v_t_46 <X> T_32_5.sp4_v_b_11


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 89)  (1742 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (4 10)  (1730 90)  (1730 90)  routing T_33_5.span4_horz_34 <X> T_33_5.lc_trk_g1_2
 (10 10)  (1736 90)  (1736 90)  routing T_33_5.lc_trk_g1_5 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 90)  (1737 90)  routing T_33_5.lc_trk_g1_5 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_2 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (5 11)  (1731 91)  (1731 91)  routing T_33_5.span4_horz_34 <X> T_33_5.lc_trk_g1_2
 (6 11)  (1732 91)  (1732 91)  routing T_33_5.span4_horz_34 <X> T_33_5.lc_trk_g1_2
 (7 11)  (1733 91)  (1733 91)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_34 lc_trk_g1_2
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g1_2 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 92)  (1731 92)  routing T_33_5.span4_vert_b_5 <X> T_33_5.lc_trk_g1_5
 (7 12)  (1733 92)  (1733 92)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 93)  (1734 93)  routing T_33_5.span4_vert_b_5 <X> T_33_5.lc_trk_g1_5
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (6 2)  (11 66)  (11 66)  routing T_0_4.span12_horz_19 <X> T_0_4.lc_trk_g0_3
 (7 2)  (10 66)  (10 66)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_19 lc_trk_g0_3
 (8 3)  (9 67)  (9 67)  routing T_0_4.span12_horz_19 <X> T_0_4.lc_trk_g0_3
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g0_3 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit


LogicTile_3_4

 (3 2)  (129 66)  (129 66)  routing T_3_4.sp12_h_r_0 <X> T_3_4.sp12_h_l_23
 (3 3)  (129 67)  (129 67)  routing T_3_4.sp12_h_r_0 <X> T_3_4.sp12_h_l_23


RAM_Tile_8_4

 (4 0)  (400 64)  (400 64)  routing T_8_4.sp4_v_t_41 <X> T_8_4.sp4_v_b_0
 (6 0)  (402 64)  (402 64)  routing T_8_4.sp4_v_t_41 <X> T_8_4.sp4_v_b_0
 (7 0)  (403 64)  (403 64)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (411 64)  (411 64)  routing T_8_4.sp4_h_r_17 <X> T_8_4.lc_trk_g0_1
 (16 0)  (412 64)  (412 64)  routing T_8_4.sp4_h_r_17 <X> T_8_4.lc_trk_g0_1
 (17 0)  (413 64)  (413 64)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_17 lc_trk_g0_1
 (18 0)  (414 64)  (414 64)  routing T_8_4.sp4_h_r_17 <X> T_8_4.lc_trk_g0_1
 (26 0)  (422 64)  (422 64)  routing T_8_4.lc_trk_g2_6 <X> T_8_4.input0_0
 (7 1)  (403 65)  (403 65)  Ram config bit: MEMT_bram_cbit_0

 (12 1)  (408 65)  (408 65)  routing T_8_4.sp4_h_r_2 <X> T_8_4.sp4_v_b_2
 (18 1)  (414 65)  (414 65)  routing T_8_4.sp4_h_r_17 <X> T_8_4.lc_trk_g0_1
 (22 1)  (418 65)  (418 65)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (419 65)  (419 65)  routing T_8_4.sp4_h_r_2 <X> T_8_4.lc_trk_g0_2
 (24 1)  (420 65)  (420 65)  routing T_8_4.sp4_h_r_2 <X> T_8_4.lc_trk_g0_2
 (25 1)  (421 65)  (421 65)  routing T_8_4.sp4_h_r_2 <X> T_8_4.lc_trk_g0_2
 (26 1)  (422 65)  (422 65)  routing T_8_4.lc_trk_g2_6 <X> T_8_4.input0_0
 (28 1)  (424 65)  (424 65)  routing T_8_4.lc_trk_g2_6 <X> T_8_4.input0_0
 (29 1)  (425 65)  (425 65)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (396 66)  (396 66)  routing T_8_4.glb_netwk_6 <X> T_8_4.wire_bram/ram/WCLK
 (1 2)  (397 66)  (397 66)  routing T_8_4.glb_netwk_6 <X> T_8_4.wire_bram/ram/WCLK
 (2 2)  (398 66)  (398 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 66)  (403 66)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (417 66)  (417 66)  routing T_8_4.sp12_h_l_4 <X> T_8_4.lc_trk_g0_7
 (22 2)  (418 66)  (418 66)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (420 66)  (420 66)  routing T_8_4.sp12_h_l_4 <X> T_8_4.lc_trk_g0_7
 (26 2)  (422 66)  (422 66)  routing T_8_4.lc_trk_g2_7 <X> T_8_4.input0_1
 (7 3)  (403 67)  (403 67)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (412 67)  (412 67)  routing T_8_4.sp12_h_r_12 <X> T_8_4.lc_trk_g0_4
 (17 3)  (413 67)  (413 67)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (21 3)  (417 67)  (417 67)  routing T_8_4.sp12_h_l_4 <X> T_8_4.lc_trk_g0_7
 (26 3)  (422 67)  (422 67)  routing T_8_4.lc_trk_g2_7 <X> T_8_4.input0_1
 (28 3)  (424 67)  (424 67)  routing T_8_4.lc_trk_g2_7 <X> T_8_4.input0_1
 (29 3)  (425 67)  (425 67)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_7 input0_1
 (1 4)  (397 68)  (397 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (21 4)  (417 68)  (417 68)  routing T_8_4.sp4_h_r_11 <X> T_8_4.lc_trk_g1_3
 (22 4)  (418 68)  (418 68)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (419 68)  (419 68)  routing T_8_4.sp4_h_r_11 <X> T_8_4.lc_trk_g1_3
 (24 4)  (420 68)  (420 68)  routing T_8_4.sp4_h_r_11 <X> T_8_4.lc_trk_g1_3
 (25 4)  (421 68)  (421 68)  routing T_8_4.sp4_h_r_10 <X> T_8_4.lc_trk_g1_2
 (1 5)  (397 69)  (397 69)  routing T_8_4.lc_trk_g0_2 <X> T_8_4.wire_bram/ram/WCLKE
 (9 5)  (405 69)  (405 69)  routing T_8_4.sp4_v_t_41 <X> T_8_4.sp4_v_b_4
 (22 5)  (418 69)  (418 69)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (419 69)  (419 69)  routing T_8_4.sp4_h_r_10 <X> T_8_4.lc_trk_g1_2
 (24 5)  (420 69)  (420 69)  routing T_8_4.sp4_h_r_10 <X> T_8_4.lc_trk_g1_2
 (27 5)  (423 69)  (423 69)  routing T_8_4.lc_trk_g3_1 <X> T_8_4.input0_2
 (28 5)  (424 69)  (424 69)  routing T_8_4.lc_trk_g3_1 <X> T_8_4.input0_2
 (29 5)  (425 69)  (425 69)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (26 6)  (422 70)  (422 70)  routing T_8_4.lc_trk_g0_7 <X> T_8_4.input0_3
 (26 7)  (422 71)  (422 71)  routing T_8_4.lc_trk_g0_7 <X> T_8_4.input0_3
 (29 7)  (425 71)  (425 71)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_7 input0_3
 (27 8)  (423 72)  (423 72)  routing T_8_4.lc_trk_g3_6 <X> T_8_4.wire_bram/ram/WDATA_3
 (28 8)  (424 72)  (424 72)  routing T_8_4.lc_trk_g3_6 <X> T_8_4.wire_bram/ram/WDATA_3
 (29 8)  (425 72)  (425 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (426 72)  (426 72)  routing T_8_4.lc_trk_g3_6 <X> T_8_4.wire_bram/ram/WDATA_3
 (41 8)  (437 72)  (437 72)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (22 9)  (418 73)  (418 73)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (421 73)  (421 73)  routing T_8_4.sp4_r_v_b_34 <X> T_8_4.lc_trk_g2_2
 (26 9)  (422 73)  (422 73)  routing T_8_4.lc_trk_g2_2 <X> T_8_4.input0_4
 (28 9)  (424 73)  (424 73)  routing T_8_4.lc_trk_g2_2 <X> T_8_4.input0_4
 (29 9)  (425 73)  (425 73)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_2 input0_4
 (30 9)  (426 73)  (426 73)  routing T_8_4.lc_trk_g3_6 <X> T_8_4.wire_bram/ram/WDATA_3
 (15 10)  (411 74)  (411 74)  routing T_8_4.sp4_v_b_45 <X> T_8_4.lc_trk_g2_5
 (16 10)  (412 74)  (412 74)  routing T_8_4.sp4_v_b_45 <X> T_8_4.lc_trk_g2_5
 (17 10)  (413 74)  (413 74)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_45 lc_trk_g2_5
 (22 10)  (418 74)  (418 74)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (35 10)  (431 74)  (431 74)  routing T_8_4.lc_trk_g2_5 <X> T_8_4.input2_5
 (21 11)  (417 75)  (417 75)  routing T_8_4.sp4_r_v_b_39 <X> T_8_4.lc_trk_g2_7
 (22 11)  (418 75)  (418 75)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (425 75)  (425 75)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_1 input0_5
 (32 11)  (428 75)  (428 75)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (429 75)  (429 75)  routing T_8_4.lc_trk_g2_5 <X> T_8_4.input2_5
 (9 12)  (405 76)  (405 76)  routing T_8_4.sp4_v_t_47 <X> T_8_4.sp4_h_r_10
 (12 12)  (408 76)  (408 76)  routing T_8_4.sp4_v_t_46 <X> T_8_4.sp4_h_r_11
 (16 12)  (412 76)  (412 76)  routing T_8_4.sp12_v_b_17 <X> T_8_4.lc_trk_g3_1
 (17 12)  (413 76)  (413 76)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_17 lc_trk_g3_1
 (35 12)  (431 76)  (431 76)  routing T_8_4.lc_trk_g3_5 <X> T_8_4.input2_6
 (8 13)  (404 77)  (404 77)  routing T_8_4.sp4_h_r_10 <X> T_8_4.sp4_v_b_10
 (12 13)  (408 77)  (408 77)  routing T_8_4.sp4_h_r_11 <X> T_8_4.sp4_v_b_11
 (17 13)  (413 77)  (413 77)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (414 77)  (414 77)  routing T_8_4.sp12_v_b_17 <X> T_8_4.lc_trk_g3_1
 (26 13)  (422 77)  (422 77)  routing T_8_4.lc_trk_g1_3 <X> T_8_4.input0_6
 (27 13)  (423 77)  (423 77)  routing T_8_4.lc_trk_g1_3 <X> T_8_4.input0_6
 (29 13)  (425 77)  (425 77)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (428 77)  (428 77)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_5 input2_6
 (33 13)  (429 77)  (429 77)  routing T_8_4.lc_trk_g3_5 <X> T_8_4.input2_6
 (34 13)  (430 77)  (430 77)  routing T_8_4.lc_trk_g3_5 <X> T_8_4.input2_6
 (1 14)  (397 78)  (397 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (17 14)  (413 78)  (413 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (421 78)  (421 78)  routing T_8_4.sp12_v_b_6 <X> T_8_4.lc_trk_g3_6
 (1 15)  (397 79)  (397 79)  routing T_8_4.lc_trk_g0_4 <X> T_8_4.wire_bram/ram/WE
 (22 15)  (418 79)  (418 79)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (420 79)  (420 79)  routing T_8_4.sp12_v_b_6 <X> T_8_4.lc_trk_g3_6
 (25 15)  (421 79)  (421 79)  routing T_8_4.sp12_v_b_6 <X> T_8_4.lc_trk_g3_6
 (26 15)  (422 79)  (422 79)  routing T_8_4.lc_trk_g1_2 <X> T_8_4.input0_7
 (27 15)  (423 79)  (423 79)  routing T_8_4.lc_trk_g1_2 <X> T_8_4.input0_7
 (29 15)  (425 79)  (425 79)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_2 input0_7
 (32 15)  (428 79)  (428 79)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_0 input2_7
 (33 15)  (429 79)  (429 79)  routing T_8_4.lc_trk_g3_0 <X> T_8_4.input2_7
 (34 15)  (430 79)  (430 79)  routing T_8_4.lc_trk_g3_0 <X> T_8_4.input2_7


LogicTile_9_4

 (19 11)  (457 75)  (457 75)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_10_4

 (19 4)  (511 68)  (511 68)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_11_4

 (8 6)  (554 70)  (554 70)  routing T_11_4.sp4_v_t_41 <X> T_11_4.sp4_h_l_41
 (9 6)  (555 70)  (555 70)  routing T_11_4.sp4_v_t_41 <X> T_11_4.sp4_h_l_41


LogicTile_12_4

 (12 2)  (612 66)  (612 66)  routing T_12_4.sp4_v_t_45 <X> T_12_4.sp4_h_l_39
 (11 3)  (611 67)  (611 67)  routing T_12_4.sp4_v_t_45 <X> T_12_4.sp4_h_l_39
 (13 3)  (613 67)  (613 67)  routing T_12_4.sp4_v_t_45 <X> T_12_4.sp4_h_l_39


LogicTile_13_4

 (3 6)  (657 70)  (657 70)  routing T_13_4.sp12_h_r_0 <X> T_13_4.sp12_v_t_23
 (3 7)  (657 71)  (657 71)  routing T_13_4.sp12_h_r_0 <X> T_13_4.sp12_v_t_23


LogicTile_14_4

 (3 2)  (711 66)  (711 66)  routing T_14_4.sp12_v_t_23 <X> T_14_4.sp12_h_l_23
 (19 9)  (727 73)  (727 73)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_15_4

 (3 2)  (765 66)  (765 66)  routing T_15_4.sp12_v_t_23 <X> T_15_4.sp12_h_l_23
 (19 11)  (781 75)  (781 75)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_17_4

 (3 2)  (877 66)  (877 66)  routing T_17_4.sp12_v_t_23 <X> T_17_4.sp12_h_l_23
 (3 4)  (877 68)  (877 68)  routing T_17_4.sp12_v_t_23 <X> T_17_4.sp12_h_r_0


LogicTile_19_4

 (12 12)  (994 76)  (994 76)  routing T_19_4.sp4_v_t_46 <X> T_19_4.sp4_h_r_11


LogicTile_21_4

 (3 4)  (1093 68)  (1093 68)  routing T_21_4.sp12_v_t_23 <X> T_21_4.sp12_h_r_0


LogicTile_22_4

 (10 8)  (1154 72)  (1154 72)  routing T_22_4.sp4_v_t_39 <X> T_22_4.sp4_h_r_7
 (12 12)  (1156 76)  (1156 76)  routing T_22_4.sp4_v_t_46 <X> T_22_4.sp4_h_r_11


LogicTile_23_4

 (12 0)  (1210 64)  (1210 64)  routing T_23_4.sp4_h_l_46 <X> T_23_4.sp4_h_r_2
 (13 1)  (1211 65)  (1211 65)  routing T_23_4.sp4_h_l_46 <X> T_23_4.sp4_h_r_2


RAM_Tile_25_4

 (4 0)  (1310 64)  (1310 64)  routing T_25_4.sp4_v_t_41 <X> T_25_4.sp4_v_b_0
 (6 0)  (1312 64)  (1312 64)  routing T_25_4.sp4_v_t_41 <X> T_25_4.sp4_v_b_0
 (7 0)  (1313 64)  (1313 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 65)  (1313 65)  Ram config bit: MEMT_bram_cbit_0

 (26 1)  (1332 65)  (1332 65)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.input0_0
 (27 1)  (1333 65)  (1333 65)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.input0_0
 (28 1)  (1334 65)  (1334 65)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.input0_0
 (29 1)  (1335 65)  (1335 65)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (0 2)  (1306 66)  (1306 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (1 2)  (1307 66)  (1307 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (2 2)  (1308 66)  (1308 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (3 2)  (1309 66)  (1309 66)  routing T_25_4.sp12_h_r_0 <X> T_25_4.sp12_h_l_23
 (7 2)  (1313 66)  (1313 66)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 66)  (1320 66)  routing T_25_4.sp4_v_b_4 <X> T_25_4.lc_trk_g0_4
 (22 2)  (1328 66)  (1328 66)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (1332 66)  (1332 66)  routing T_25_4.lc_trk_g0_7 <X> T_25_4.input0_1
 (3 3)  (1309 67)  (1309 67)  routing T_25_4.sp12_h_r_0 <X> T_25_4.sp12_h_l_23
 (7 3)  (1313 67)  (1313 67)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (1322 67)  (1322 67)  routing T_25_4.sp4_v_b_4 <X> T_25_4.lc_trk_g0_4
 (17 3)  (1323 67)  (1323 67)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (1327 67)  (1327 67)  routing T_25_4.sp4_r_v_b_31 <X> T_25_4.lc_trk_g0_7
 (26 3)  (1332 67)  (1332 67)  routing T_25_4.lc_trk_g0_7 <X> T_25_4.input0_1
 (29 3)  (1335 67)  (1335 67)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_7 input0_1
 (0 4)  (1306 68)  (1306 68)  routing T_25_4.lc_trk_g2_2 <X> T_25_4.wire_bram/ram/WCLKE
 (1 4)  (1307 68)  (1307 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (15 4)  (1321 68)  (1321 68)  routing T_25_4.sp4_v_b_17 <X> T_25_4.lc_trk_g1_1
 (16 4)  (1322 68)  (1322 68)  routing T_25_4.sp4_v_b_17 <X> T_25_4.lc_trk_g1_1
 (17 4)  (1323 68)  (1323 68)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (1 5)  (1307 69)  (1307 69)  routing T_25_4.lc_trk_g2_2 <X> T_25_4.wire_bram/ram/WCLKE
 (8 5)  (1314 69)  (1314 69)  routing T_25_4.sp4_v_t_36 <X> T_25_4.sp4_v_b_4
 (10 5)  (1316 69)  (1316 69)  routing T_25_4.sp4_v_t_36 <X> T_25_4.sp4_v_b_4
 (14 5)  (1320 69)  (1320 69)  routing T_25_4.sp12_h_r_16 <X> T_25_4.lc_trk_g1_0
 (16 5)  (1322 69)  (1322 69)  routing T_25_4.sp12_h_r_16 <X> T_25_4.lc_trk_g1_0
 (17 5)  (1323 69)  (1323 69)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (1328 69)  (1328 69)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 69)  (1331 69)  routing T_25_4.sp4_r_v_b_26 <X> T_25_4.lc_trk_g1_2
 (27 5)  (1333 69)  (1333 69)  routing T_25_4.lc_trk_g1_1 <X> T_25_4.input0_2
 (29 5)  (1335 69)  (1335 69)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (27 7)  (1333 71)  (1333 71)  routing T_25_4.lc_trk_g1_0 <X> T_25_4.input0_3
 (29 7)  (1335 71)  (1335 71)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (26 8)  (1332 72)  (1332 72)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.input0_4
 (27 8)  (1333 72)  (1333 72)  routing T_25_4.lc_trk_g3_2 <X> T_25_4.wire_bram/ram/WDATA_3
 (28 8)  (1334 72)  (1334 72)  routing T_25_4.lc_trk_g3_2 <X> T_25_4.wire_bram/ram/WDATA_3
 (29 8)  (1335 72)  (1335 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (37 8)  (1343 72)  (1343 72)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (22 9)  (1328 73)  (1328 73)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1329 73)  (1329 73)  routing T_25_4.sp4_h_l_15 <X> T_25_4.lc_trk_g2_2
 (24 9)  (1330 73)  (1330 73)  routing T_25_4.sp4_h_l_15 <X> T_25_4.lc_trk_g2_2
 (25 9)  (1331 73)  (1331 73)  routing T_25_4.sp4_h_l_15 <X> T_25_4.lc_trk_g2_2
 (27 9)  (1333 73)  (1333 73)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.input0_4
 (28 9)  (1334 73)  (1334 73)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.input0_4
 (29 9)  (1335 73)  (1335 73)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_5 input0_4
 (30 9)  (1336 73)  (1336 73)  routing T_25_4.lc_trk_g3_2 <X> T_25_4.wire_bram/ram/WDATA_3
 (17 10)  (1323 74)  (1323 74)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (1327 74)  (1327 74)  routing T_25_4.sp4_v_t_26 <X> T_25_4.lc_trk_g2_7
 (22 10)  (1328 74)  (1328 74)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1329 74)  (1329 74)  routing T_25_4.sp4_v_t_26 <X> T_25_4.lc_trk_g2_7
 (26 10)  (1332 74)  (1332 74)  routing T_25_4.lc_trk_g3_6 <X> T_25_4.input0_5
 (35 10)  (1341 74)  (1341 74)  routing T_25_4.lc_trk_g2_5 <X> T_25_4.input2_5
 (18 11)  (1324 75)  (1324 75)  routing T_25_4.sp4_r_v_b_37 <X> T_25_4.lc_trk_g2_5
 (21 11)  (1327 75)  (1327 75)  routing T_25_4.sp4_v_t_26 <X> T_25_4.lc_trk_g2_7
 (26 11)  (1332 75)  (1332 75)  routing T_25_4.lc_trk_g3_6 <X> T_25_4.input0_5
 (27 11)  (1333 75)  (1333 75)  routing T_25_4.lc_trk_g3_6 <X> T_25_4.input0_5
 (28 11)  (1334 75)  (1334 75)  routing T_25_4.lc_trk_g3_6 <X> T_25_4.input0_5
 (29 11)  (1335 75)  (1335 75)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_6 input0_5
 (32 11)  (1338 75)  (1338 75)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 75)  (1339 75)  routing T_25_4.lc_trk_g2_5 <X> T_25_4.input2_5
 (4 12)  (1310 76)  (1310 76)  routing T_25_4.sp4_v_t_36 <X> T_25_4.sp4_v_b_9
 (6 12)  (1312 76)  (1312 76)  routing T_25_4.sp4_v_t_36 <X> T_25_4.sp4_v_b_9
 (16 12)  (1322 76)  (1322 76)  routing T_25_4.sp4_v_b_33 <X> T_25_4.lc_trk_g3_1
 (17 12)  (1323 76)  (1323 76)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1324 76)  (1324 76)  routing T_25_4.sp4_v_b_33 <X> T_25_4.lc_trk_g3_1
 (22 12)  (1328 76)  (1328 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (1331 76)  (1331 76)  routing T_25_4.sp4_h_r_42 <X> T_25_4.lc_trk_g3_2
 (26 12)  (1332 76)  (1332 76)  routing T_25_4.lc_trk_g3_7 <X> T_25_4.input0_6
 (18 13)  (1324 77)  (1324 77)  routing T_25_4.sp4_v_b_33 <X> T_25_4.lc_trk_g3_1
 (21 13)  (1327 77)  (1327 77)  routing T_25_4.sp4_r_v_b_43 <X> T_25_4.lc_trk_g3_3
 (22 13)  (1328 77)  (1328 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 77)  (1329 77)  routing T_25_4.sp4_h_r_42 <X> T_25_4.lc_trk_g3_2
 (24 13)  (1330 77)  (1330 77)  routing T_25_4.sp4_h_r_42 <X> T_25_4.lc_trk_g3_2
 (25 13)  (1331 77)  (1331 77)  routing T_25_4.sp4_h_r_42 <X> T_25_4.lc_trk_g3_2
 (26 13)  (1332 77)  (1332 77)  routing T_25_4.lc_trk_g3_7 <X> T_25_4.input0_6
 (27 13)  (1333 77)  (1333 77)  routing T_25_4.lc_trk_g3_7 <X> T_25_4.input0_6
 (28 13)  (1334 77)  (1334 77)  routing T_25_4.lc_trk_g3_7 <X> T_25_4.input0_6
 (29 13)  (1335 77)  (1335 77)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (32 13)  (1338 77)  (1338 77)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_1 input2_6
 (33 13)  (1339 77)  (1339 77)  routing T_25_4.lc_trk_g3_1 <X> T_25_4.input2_6
 (34 13)  (1340 77)  (1340 77)  routing T_25_4.lc_trk_g3_1 <X> T_25_4.input2_6
 (1 14)  (1307 78)  (1307 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (15 14)  (1321 78)  (1321 78)  routing T_25_4.sp4_v_b_45 <X> T_25_4.lc_trk_g3_5
 (16 14)  (1322 78)  (1322 78)  routing T_25_4.sp4_v_b_45 <X> T_25_4.lc_trk_g3_5
 (17 14)  (1323 78)  (1323 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (21 14)  (1327 78)  (1327 78)  routing T_25_4.sp4_h_l_26 <X> T_25_4.lc_trk_g3_7
 (22 14)  (1328 78)  (1328 78)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_26 lc_trk_g3_7
 (23 14)  (1329 78)  (1329 78)  routing T_25_4.sp4_h_l_26 <X> T_25_4.lc_trk_g3_7
 (24 14)  (1330 78)  (1330 78)  routing T_25_4.sp4_h_l_26 <X> T_25_4.lc_trk_g3_7
 (25 14)  (1331 78)  (1331 78)  routing T_25_4.sp4_h_r_46 <X> T_25_4.lc_trk_g3_6
 (35 14)  (1341 78)  (1341 78)  routing T_25_4.lc_trk_g2_7 <X> T_25_4.input2_7
 (1 15)  (1307 79)  (1307 79)  routing T_25_4.lc_trk_g0_4 <X> T_25_4.wire_bram/ram/WE
 (22 15)  (1328 79)  (1328 79)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1329 79)  (1329 79)  routing T_25_4.sp4_h_r_46 <X> T_25_4.lc_trk_g3_6
 (24 15)  (1330 79)  (1330 79)  routing T_25_4.sp4_h_r_46 <X> T_25_4.lc_trk_g3_6
 (25 15)  (1331 79)  (1331 79)  routing T_25_4.sp4_h_r_46 <X> T_25_4.lc_trk_g3_6
 (26 15)  (1332 79)  (1332 79)  routing T_25_4.lc_trk_g1_2 <X> T_25_4.input0_7
 (27 15)  (1333 79)  (1333 79)  routing T_25_4.lc_trk_g1_2 <X> T_25_4.input0_7
 (29 15)  (1335 79)  (1335 79)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_2 input0_7
 (32 15)  (1338 79)  (1338 79)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (1339 79)  (1339 79)  routing T_25_4.lc_trk_g2_7 <X> T_25_4.input2_7
 (35 15)  (1341 79)  (1341 79)  routing T_25_4.lc_trk_g2_7 <X> T_25_4.input2_7


LogicTile_26_4

 (13 0)  (1361 64)  (1361 64)  routing T_26_4.sp4_h_l_39 <X> T_26_4.sp4_v_b_2
 (12 1)  (1360 65)  (1360 65)  routing T_26_4.sp4_h_l_39 <X> T_26_4.sp4_v_b_2
 (12 2)  (1360 66)  (1360 66)  routing T_26_4.sp4_v_t_45 <X> T_26_4.sp4_h_l_39
 (11 3)  (1359 67)  (1359 67)  routing T_26_4.sp4_v_t_45 <X> T_26_4.sp4_h_l_39
 (13 3)  (1361 67)  (1361 67)  routing T_26_4.sp4_v_t_45 <X> T_26_4.sp4_h_l_39
 (11 4)  (1359 68)  (1359 68)  routing T_26_4.sp4_v_t_44 <X> T_26_4.sp4_v_b_5
 (13 4)  (1361 68)  (1361 68)  routing T_26_4.sp4_v_t_44 <X> T_26_4.sp4_v_b_5
 (9 5)  (1357 69)  (1357 69)  routing T_26_4.sp4_v_t_41 <X> T_26_4.sp4_v_b_4


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (6 6)  (1732 70)  (1732 70)  routing T_33_4.span12_horz_23 <X> T_33_4.lc_trk_g0_7
 (7 6)  (1733 70)  (1733 70)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_23 lc_trk_g0_7
 (8 7)  (1734 71)  (1734 71)  routing T_33_4.span12_horz_23 <X> T_33_4.lc_trk_g0_7
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


RAM_Tile_8_3

 (22 0)  (418 48)  (418 48)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (419 48)  (419 48)  routing T_8_3.sp12_h_r_11 <X> T_8_3.lc_trk_g0_3
 (26 0)  (422 48)  (422 48)  routing T_8_3.lc_trk_g3_5 <X> T_8_3.input0_0
 (7 1)  (403 49)  (403 49)  Ram config bit: MEMB_Power_Up_Control

 (27 1)  (423 49)  (423 49)  routing T_8_3.lc_trk_g3_5 <X> T_8_3.input0_0
 (28 1)  (424 49)  (424 49)  routing T_8_3.lc_trk_g3_5 <X> T_8_3.input0_0
 (29 1)  (425 49)  (425 49)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (396 50)  (396 50)  routing T_8_3.glb_netwk_6 <X> T_8_3.wire_bram/ram/RCLK
 (1 2)  (397 50)  (397 50)  routing T_8_3.glb_netwk_6 <X> T_8_3.wire_bram/ram/RCLK
 (2 2)  (398 50)  (398 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (27 3)  (423 51)  (423 51)  routing T_8_3.lc_trk_g1_0 <X> T_8_3.input0_1
 (29 3)  (425 51)  (425 51)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (21 4)  (417 52)  (417 52)  routing T_8_3.sp4_h_l_6 <X> T_8_3.lc_trk_g1_3
 (22 4)  (418 52)  (418 52)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_l_6 lc_trk_g1_3
 (23 4)  (419 52)  (419 52)  routing T_8_3.sp4_h_l_6 <X> T_8_3.lc_trk_g1_3
 (24 4)  (420 52)  (420 52)  routing T_8_3.sp4_h_l_6 <X> T_8_3.lc_trk_g1_3
 (26 4)  (422 52)  (422 52)  routing T_8_3.lc_trk_g2_4 <X> T_8_3.input0_2
 (12 5)  (408 53)  (408 53)  routing T_8_3.sp4_h_r_5 <X> T_8_3.sp4_v_b_5
 (14 5)  (410 53)  (410 53)  routing T_8_3.sp4_h_r_0 <X> T_8_3.lc_trk_g1_0
 (15 5)  (411 53)  (411 53)  routing T_8_3.sp4_h_r_0 <X> T_8_3.lc_trk_g1_0
 (16 5)  (412 53)  (412 53)  routing T_8_3.sp4_h_r_0 <X> T_8_3.lc_trk_g1_0
 (17 5)  (413 53)  (413 53)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (417 53)  (417 53)  routing T_8_3.sp4_h_l_6 <X> T_8_3.lc_trk_g1_3
 (22 5)  (418 53)  (418 53)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (28 5)  (424 53)  (424 53)  routing T_8_3.lc_trk_g2_4 <X> T_8_3.input0_2
 (29 5)  (425 53)  (425 53)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (16 6)  (412 54)  (412 54)  routing T_8_3.sp4_v_b_13 <X> T_8_3.lc_trk_g1_5
 (17 6)  (413 54)  (413 54)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (414 54)  (414 54)  routing T_8_3.sp4_v_b_13 <X> T_8_3.lc_trk_g1_5
 (17 7)  (413 55)  (413 55)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (414 55)  (414 55)  routing T_8_3.sp4_v_b_13 <X> T_8_3.lc_trk_g1_5
 (22 7)  (418 55)  (418 55)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (422 55)  (422 55)  routing T_8_3.lc_trk_g1_2 <X> T_8_3.input0_3
 (27 7)  (423 55)  (423 55)  routing T_8_3.lc_trk_g1_2 <X> T_8_3.input0_3
 (29 7)  (425 55)  (425 55)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_2 input0_3
 (16 8)  (412 56)  (412 56)  routing T_8_3.sp12_v_t_14 <X> T_8_3.lc_trk_g2_1
 (17 8)  (413 56)  (413 56)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (28 8)  (424 56)  (424 56)  routing T_8_3.lc_trk_g2_1 <X> T_8_3.wire_bram/ram/WDATA_11
 (29 8)  (425 56)  (425 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (17 9)  (413 57)  (413 57)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (414 57)  (414 57)  routing T_8_3.sp12_v_t_14 <X> T_8_3.lc_trk_g2_1
 (26 9)  (422 57)  (422 57)  routing T_8_3.lc_trk_g3_3 <X> T_8_3.input0_4
 (27 9)  (423 57)  (423 57)  routing T_8_3.lc_trk_g3_3 <X> T_8_3.input0_4
 (28 9)  (424 57)  (424 57)  routing T_8_3.lc_trk_g3_3 <X> T_8_3.input0_4
 (29 9)  (425 57)  (425 57)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (38 9)  (434 57)  (434 57)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (11 10)  (407 58)  (407 58)  routing T_8_3.sp4_v_b_5 <X> T_8_3.sp4_v_t_45
 (35 10)  (431 58)  (431 58)  routing T_8_3.lc_trk_g1_6 <X> T_8_3.input2_5
 (12 11)  (408 59)  (408 59)  routing T_8_3.sp4_v_b_5 <X> T_8_3.sp4_v_t_45
 (14 11)  (410 59)  (410 59)  routing T_8_3.sp4_h_r_28 <X> T_8_3.lc_trk_g2_4
 (15 11)  (411 59)  (411 59)  routing T_8_3.sp4_h_r_28 <X> T_8_3.lc_trk_g2_4
 (16 11)  (412 59)  (412 59)  routing T_8_3.sp4_h_r_28 <X> T_8_3.lc_trk_g2_4
 (17 11)  (413 59)  (413 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_28 lc_trk_g2_4
 (26 11)  (422 59)  (422 59)  routing T_8_3.lc_trk_g0_3 <X> T_8_3.input0_5
 (29 11)  (425 59)  (425 59)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (32 11)  (428 59)  (428 59)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_6 input2_5
 (34 11)  (430 59)  (430 59)  routing T_8_3.lc_trk_g1_6 <X> T_8_3.input2_5
 (35 11)  (431 59)  (431 59)  routing T_8_3.lc_trk_g1_6 <X> T_8_3.input2_5
 (14 12)  (410 60)  (410 60)  routing T_8_3.sp4_h_r_32 <X> T_8_3.lc_trk_g3_0
 (21 12)  (417 60)  (417 60)  routing T_8_3.sp4_v_b_35 <X> T_8_3.lc_trk_g3_3
 (22 12)  (418 60)  (418 60)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_b_35 lc_trk_g3_3
 (23 12)  (419 60)  (419 60)  routing T_8_3.sp4_v_b_35 <X> T_8_3.lc_trk_g3_3
 (15 13)  (411 61)  (411 61)  routing T_8_3.sp4_h_r_32 <X> T_8_3.lc_trk_g3_0
 (16 13)  (412 61)  (412 61)  routing T_8_3.sp4_h_r_32 <X> T_8_3.lc_trk_g3_0
 (17 13)  (413 61)  (413 61)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_32 lc_trk_g3_0
 (21 13)  (417 61)  (417 61)  routing T_8_3.sp4_v_b_35 <X> T_8_3.lc_trk_g3_3
 (26 13)  (422 61)  (422 61)  routing T_8_3.lc_trk_g1_3 <X> T_8_3.input0_6
 (27 13)  (423 61)  (423 61)  routing T_8_3.lc_trk_g1_3 <X> T_8_3.input0_6
 (29 13)  (425 61)  (425 61)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (428 61)  (428 61)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_0 input2_6
 (33 13)  (429 61)  (429 61)  routing T_8_3.lc_trk_g2_0 <X> T_8_3.input2_6
 (1 14)  (397 62)  (397 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (16 14)  (412 62)  (412 62)  routing T_8_3.sp12_v_t_18 <X> T_8_3.lc_trk_g3_5
 (17 14)  (413 62)  (413 62)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_18 lc_trk_g3_5
 (26 14)  (422 62)  (422 62)  routing T_8_3.lc_trk_g1_4 <X> T_8_3.input0_7
 (0 15)  (396 63)  (396 63)  routing T_8_3.lc_trk_g1_5 <X> T_8_3.wire_bram/ram/RE
 (1 15)  (397 63)  (397 63)  routing T_8_3.lc_trk_g1_5 <X> T_8_3.wire_bram/ram/RE
 (18 15)  (414 63)  (414 63)  routing T_8_3.sp12_v_t_18 <X> T_8_3.lc_trk_g3_5
 (27 15)  (423 63)  (423 63)  routing T_8_3.lc_trk_g1_4 <X> T_8_3.input0_7
 (29 15)  (425 63)  (425 63)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_4 input0_7
 (32 15)  (428 63)  (428 63)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_0 input2_7
 (33 15)  (429 63)  (429 63)  routing T_8_3.lc_trk_g3_0 <X> T_8_3.input2_7
 (34 15)  (430 63)  (430 63)  routing T_8_3.lc_trk_g3_0 <X> T_8_3.input2_7


LogicTile_9_3

 (2 0)  (440 48)  (440 48)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (11 0)  (449 48)  (449 48)  routing T_9_3.sp4_v_t_43 <X> T_9_3.sp4_v_b_2
 (13 0)  (451 48)  (451 48)  routing T_9_3.sp4_v_t_43 <X> T_9_3.sp4_v_b_2
 (11 4)  (449 52)  (449 52)  routing T_9_3.sp4_v_t_39 <X> T_9_3.sp4_v_b_5
 (9 5)  (447 53)  (447 53)  routing T_9_3.sp4_v_t_45 <X> T_9_3.sp4_v_b_4
 (10 5)  (448 53)  (448 53)  routing T_9_3.sp4_v_t_45 <X> T_9_3.sp4_v_b_4
 (12 5)  (450 53)  (450 53)  routing T_9_3.sp4_v_t_39 <X> T_9_3.sp4_v_b_5
 (4 8)  (442 56)  (442 56)  routing T_9_3.sp4_v_t_47 <X> T_9_3.sp4_v_b_6
 (6 8)  (444 56)  (444 56)  routing T_9_3.sp4_v_t_47 <X> T_9_3.sp4_v_b_6
 (11 8)  (449 56)  (449 56)  routing T_9_3.sp4_v_t_37 <X> T_9_3.sp4_v_b_8
 (13 8)  (451 56)  (451 56)  routing T_9_3.sp4_v_t_37 <X> T_9_3.sp4_v_b_8
 (19 8)  (457 56)  (457 56)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_10_3

 (8 6)  (500 54)  (500 54)  routing T_10_3.sp4_v_t_47 <X> T_10_3.sp4_h_l_41
 (9 6)  (501 54)  (501 54)  routing T_10_3.sp4_v_t_47 <X> T_10_3.sp4_h_l_41
 (10 6)  (502 54)  (502 54)  routing T_10_3.sp4_v_t_47 <X> T_10_3.sp4_h_l_41
 (12 10)  (504 58)  (504 58)  routing T_10_3.sp4_v_t_39 <X> T_10_3.sp4_h_l_45
 (11 11)  (503 59)  (503 59)  routing T_10_3.sp4_v_t_39 <X> T_10_3.sp4_h_l_45
 (13 11)  (505 59)  (505 59)  routing T_10_3.sp4_v_t_39 <X> T_10_3.sp4_h_l_45


LogicTile_11_3

 (5 10)  (551 58)  (551 58)  routing T_11_3.sp4_v_t_43 <X> T_11_3.sp4_h_l_43
 (6 11)  (552 59)  (552 59)  routing T_11_3.sp4_v_t_43 <X> T_11_3.sp4_h_l_43


LogicTile_12_3

 (4 3)  (604 51)  (604 51)  routing T_12_3.sp4_h_r_4 <X> T_12_3.sp4_h_l_37
 (6 3)  (606 51)  (606 51)  routing T_12_3.sp4_h_r_4 <X> T_12_3.sp4_h_l_37
 (3 7)  (603 55)  (603 55)  routing T_12_3.sp12_h_l_23 <X> T_12_3.sp12_v_t_23


LogicTile_13_3

 (3 6)  (657 54)  (657 54)  routing T_13_3.sp12_h_r_0 <X> T_13_3.sp12_v_t_23
 (3 7)  (657 55)  (657 55)  routing T_13_3.sp12_h_r_0 <X> T_13_3.sp12_v_t_23


LogicTile_15_3

 (3 2)  (765 50)  (765 50)  routing T_15_3.sp12_v_t_23 <X> T_15_3.sp12_h_l_23
 (3 4)  (765 52)  (765 52)  routing T_15_3.sp12_v_t_23 <X> T_15_3.sp12_h_r_0


LogicTile_16_3

 (8 6)  (824 54)  (824 54)  routing T_16_3.sp4_v_t_47 <X> T_16_3.sp4_h_l_41
 (9 6)  (825 54)  (825 54)  routing T_16_3.sp4_v_t_47 <X> T_16_3.sp4_h_l_41
 (10 6)  (826 54)  (826 54)  routing T_16_3.sp4_v_t_47 <X> T_16_3.sp4_h_l_41


LogicTile_17_3

 (3 2)  (877 50)  (877 50)  routing T_17_3.sp12_v_t_23 <X> T_17_3.sp12_h_l_23
 (3 4)  (877 52)  (877 52)  routing T_17_3.sp12_v_t_23 <X> T_17_3.sp12_h_r_0
 (3 12)  (877 60)  (877 60)  routing T_17_3.sp12_v_t_22 <X> T_17_3.sp12_h_r_1


LogicTile_20_3

 (3 4)  (1039 52)  (1039 52)  routing T_20_3.sp12_v_t_23 <X> T_20_3.sp12_h_r_0


LogicTile_22_3

 (1 3)  (1145 51)  (1145 51)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_23_3

 (2 4)  (1200 52)  (1200 52)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (1200 56)  (1200 56)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_3

 (4 0)  (1310 48)  (1310 48)  routing T_25_3.sp4_v_t_41 <X> T_25_3.sp4_v_b_0
 (6 0)  (1312 48)  (1312 48)  routing T_25_3.sp4_v_t_41 <X> T_25_3.sp4_v_b_0
 (22 0)  (1328 48)  (1328 48)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1329 48)  (1329 48)  routing T_25_3.sp12_h_r_11 <X> T_25_3.lc_trk_g0_3
 (7 1)  (1313 49)  (1313 49)  Ram config bit: MEMB_Power_Up_Control

 (22 1)  (1328 49)  (1328 49)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (1333 49)  (1333 49)  routing T_25_3.lc_trk_g3_1 <X> T_25_3.input0_0
 (28 1)  (1334 49)  (1334 49)  routing T_25_3.lc_trk_g3_1 <X> T_25_3.input0_0
 (29 1)  (1335 49)  (1335 49)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 50)  (1306 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (1 2)  (1307 50)  (1307 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (2 2)  (1308 50)  (1308 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 2)  (1309 50)  (1309 50)  routing T_25_3.sp12_h_r_0 <X> T_25_3.sp12_h_l_23
 (26 2)  (1332 50)  (1332 50)  routing T_25_3.lc_trk_g2_7 <X> T_25_3.input0_1
 (3 3)  (1309 51)  (1309 51)  routing T_25_3.sp12_h_r_0 <X> T_25_3.sp12_h_l_23
 (22 3)  (1328 51)  (1328 51)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1331 51)  (1331 51)  routing T_25_3.sp4_r_v_b_30 <X> T_25_3.lc_trk_g0_6
 (26 3)  (1332 51)  (1332 51)  routing T_25_3.lc_trk_g2_7 <X> T_25_3.input0_1
 (28 3)  (1334 51)  (1334 51)  routing T_25_3.lc_trk_g2_7 <X> T_25_3.input0_1
 (29 3)  (1335 51)  (1335 51)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_7 input0_1
 (14 4)  (1320 52)  (1320 52)  routing T_25_3.sp4_v_b_0 <X> T_25_3.lc_trk_g1_0
 (8 5)  (1314 53)  (1314 53)  routing T_25_3.sp4_h_l_41 <X> T_25_3.sp4_v_b_4
 (9 5)  (1315 53)  (1315 53)  routing T_25_3.sp4_h_l_41 <X> T_25_3.sp4_v_b_4
 (16 5)  (1322 53)  (1322 53)  routing T_25_3.sp4_v_b_0 <X> T_25_3.lc_trk_g1_0
 (17 5)  (1323 53)  (1323 53)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (26 5)  (1332 53)  (1332 53)  routing T_25_3.lc_trk_g3_3 <X> T_25_3.input0_2
 (27 5)  (1333 53)  (1333 53)  routing T_25_3.lc_trk_g3_3 <X> T_25_3.input0_2
 (28 5)  (1334 53)  (1334 53)  routing T_25_3.lc_trk_g3_3 <X> T_25_3.input0_2
 (29 5)  (1335 53)  (1335 53)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_3 input0_2
 (16 6)  (1322 54)  (1322 54)  routing T_25_3.sp4_v_b_13 <X> T_25_3.lc_trk_g1_5
 (17 6)  (1323 54)  (1323 54)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 54)  (1324 54)  routing T_25_3.sp4_v_b_13 <X> T_25_3.lc_trk_g1_5
 (22 6)  (1328 54)  (1328 54)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (14 7)  (1320 55)  (1320 55)  routing T_25_3.sp12_h_r_20 <X> T_25_3.lc_trk_g1_4
 (16 7)  (1322 55)  (1322 55)  routing T_25_3.sp12_h_r_20 <X> T_25_3.lc_trk_g1_4
 (17 7)  (1323 55)  (1323 55)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (1324 55)  (1324 55)  routing T_25_3.sp4_v_b_13 <X> T_25_3.lc_trk_g1_5
 (27 7)  (1333 55)  (1333 55)  routing T_25_3.lc_trk_g1_0 <X> T_25_3.input0_3
 (29 7)  (1335 55)  (1335 55)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (16 8)  (1322 56)  (1322 56)  routing T_25_3.sp4_v_t_20 <X> T_25_3.lc_trk_g2_1
 (17 8)  (1323 56)  (1323 56)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (1324 56)  (1324 56)  routing T_25_3.sp4_v_t_20 <X> T_25_3.lc_trk_g2_1
 (29 8)  (1335 56)  (1335 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (37 8)  (1343 56)  (1343 56)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (18 9)  (1324 57)  (1324 57)  routing T_25_3.sp4_v_t_20 <X> T_25_3.lc_trk_g2_1
 (26 9)  (1332 57)  (1332 57)  routing T_25_3.lc_trk_g0_2 <X> T_25_3.input0_4
 (29 9)  (1335 57)  (1335 57)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_2 input0_4
 (30 9)  (1336 57)  (1336 57)  routing T_25_3.lc_trk_g0_3 <X> T_25_3.wire_bram/ram/WDATA_11
 (13 10)  (1319 58)  (1319 58)  routing T_25_3.sp4_h_r_8 <X> T_25_3.sp4_v_t_45
 (21 10)  (1327 58)  (1327 58)  routing T_25_3.sp4_v_b_31 <X> T_25_3.lc_trk_g2_7
 (22 10)  (1328 58)  (1328 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_31 lc_trk_g2_7
 (23 10)  (1329 58)  (1329 58)  routing T_25_3.sp4_v_b_31 <X> T_25_3.lc_trk_g2_7
 (26 10)  (1332 58)  (1332 58)  routing T_25_3.lc_trk_g1_4 <X> T_25_3.input0_5
 (35 10)  (1341 58)  (1341 58)  routing T_25_3.lc_trk_g3_6 <X> T_25_3.input2_5
 (12 11)  (1318 59)  (1318 59)  routing T_25_3.sp4_h_r_8 <X> T_25_3.sp4_v_t_45
 (27 11)  (1333 59)  (1333 59)  routing T_25_3.lc_trk_g1_4 <X> T_25_3.input0_5
 (29 11)  (1335 59)  (1335 59)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (1338 59)  (1338 59)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_6 input2_5
 (33 11)  (1339 59)  (1339 59)  routing T_25_3.lc_trk_g3_6 <X> T_25_3.input2_5
 (34 11)  (1340 59)  (1340 59)  routing T_25_3.lc_trk_g3_6 <X> T_25_3.input2_5
 (35 11)  (1341 59)  (1341 59)  routing T_25_3.lc_trk_g3_6 <X> T_25_3.input2_5
 (17 12)  (1323 60)  (1323 60)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (1327 60)  (1327 60)  routing T_25_3.sp4_v_b_35 <X> T_25_3.lc_trk_g3_3
 (22 12)  (1328 60)  (1328 60)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_b_35 lc_trk_g3_3
 (23 12)  (1329 60)  (1329 60)  routing T_25_3.sp4_v_b_35 <X> T_25_3.lc_trk_g3_3
 (26 12)  (1332 60)  (1332 60)  routing T_25_3.lc_trk_g0_6 <X> T_25_3.input0_6
 (35 12)  (1341 60)  (1341 60)  routing T_25_3.lc_trk_g1_7 <X> T_25_3.input2_6
 (14 13)  (1320 61)  (1320 61)  routing T_25_3.sp12_v_b_16 <X> T_25_3.lc_trk_g3_0
 (16 13)  (1322 61)  (1322 61)  routing T_25_3.sp12_v_b_16 <X> T_25_3.lc_trk_g3_0
 (17 13)  (1323 61)  (1323 61)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (1327 61)  (1327 61)  routing T_25_3.sp4_v_b_35 <X> T_25_3.lc_trk_g3_3
 (26 13)  (1332 61)  (1332 61)  routing T_25_3.lc_trk_g0_6 <X> T_25_3.input0_6
 (29 13)  (1335 61)  (1335 61)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_6 input0_6
 (32 13)  (1338 61)  (1338 61)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (1340 61)  (1340 61)  routing T_25_3.lc_trk_g1_7 <X> T_25_3.input2_6
 (35 13)  (1341 61)  (1341 61)  routing T_25_3.lc_trk_g1_7 <X> T_25_3.input2_6
 (1 14)  (1307 62)  (1307 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (6 14)  (1312 62)  (1312 62)  routing T_25_3.sp4_h_l_41 <X> T_25_3.sp4_v_t_44
 (25 14)  (1331 62)  (1331 62)  routing T_25_3.sp4_h_r_46 <X> T_25_3.lc_trk_g3_6
 (0 15)  (1306 63)  (1306 63)  routing T_25_3.lc_trk_g1_5 <X> T_25_3.wire_bram/ram/RE
 (1 15)  (1307 63)  (1307 63)  routing T_25_3.lc_trk_g1_5 <X> T_25_3.wire_bram/ram/RE
 (22 15)  (1328 63)  (1328 63)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1329 63)  (1329 63)  routing T_25_3.sp4_h_r_46 <X> T_25_3.lc_trk_g3_6
 (24 15)  (1330 63)  (1330 63)  routing T_25_3.sp4_h_r_46 <X> T_25_3.lc_trk_g3_6
 (25 15)  (1331 63)  (1331 63)  routing T_25_3.sp4_h_r_46 <X> T_25_3.lc_trk_g3_6
 (27 15)  (1333 63)  (1333 63)  routing T_25_3.lc_trk_g3_0 <X> T_25_3.input0_7
 (28 15)  (1334 63)  (1334 63)  routing T_25_3.lc_trk_g3_0 <X> T_25_3.input0_7
 (29 15)  (1335 63)  (1335 63)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_0 input0_7
 (32 15)  (1338 63)  (1338 63)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (1339 63)  (1339 63)  routing T_25_3.lc_trk_g2_1 <X> T_25_3.input2_7


LogicTile_26_3

 (6 2)  (1354 50)  (1354 50)  routing T_26_3.sp4_h_l_42 <X> T_26_3.sp4_v_t_37
 (11 4)  (1359 52)  (1359 52)  routing T_26_3.sp4_h_l_46 <X> T_26_3.sp4_v_b_5
 (13 4)  (1361 52)  (1361 52)  routing T_26_3.sp4_h_l_46 <X> T_26_3.sp4_v_b_5
 (12 5)  (1360 53)  (1360 53)  routing T_26_3.sp4_h_l_46 <X> T_26_3.sp4_v_b_5
 (4 8)  (1352 56)  (1352 56)  routing T_26_3.sp4_v_t_43 <X> T_26_3.sp4_v_b_6
 (9 9)  (1357 57)  (1357 57)  routing T_26_3.sp4_v_t_46 <X> T_26_3.sp4_v_b_7
 (10 9)  (1358 57)  (1358 57)  routing T_26_3.sp4_v_t_46 <X> T_26_3.sp4_v_b_7
 (2 10)  (1350 58)  (1350 58)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (4 12)  (1352 60)  (1352 60)  routing T_26_3.sp4_h_l_44 <X> T_26_3.sp4_v_b_9
 (5 13)  (1353 61)  (1353 61)  routing T_26_3.sp4_h_l_44 <X> T_26_3.sp4_v_b_9
 (12 13)  (1360 61)  (1360 61)  routing T_26_3.sp4_h_r_11 <X> T_26_3.sp4_v_b_11
 (12 14)  (1360 62)  (1360 62)  routing T_26_3.sp4_v_t_40 <X> T_26_3.sp4_h_l_46
 (11 15)  (1359 63)  (1359 63)  routing T_26_3.sp4_v_t_40 <X> T_26_3.sp4_h_l_46
 (13 15)  (1361 63)  (1361 63)  routing T_26_3.sp4_v_t_40 <X> T_26_3.sp4_h_l_46


LogicTile_27_3

 (2 12)  (1404 60)  (1404 60)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


LogicTile_5_2

 (10 4)  (244 36)  (244 36)  routing T_5_2.sp4_v_t_46 <X> T_5_2.sp4_h_r_4


RAM_Tile_8_2

 (7 0)  (403 32)  (403 32)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (418 32)  (418 32)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (422 32)  (422 32)  routing T_8_2.lc_trk_g2_6 <X> T_8_2.input0_0
 (7 1)  (403 33)  (403 33)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (417 33)  (417 33)  routing T_8_2.sp4_r_v_b_32 <X> T_8_2.lc_trk_g0_3
 (26 1)  (422 33)  (422 33)  routing T_8_2.lc_trk_g2_6 <X> T_8_2.input0_0
 (28 1)  (424 33)  (424 33)  routing T_8_2.lc_trk_g2_6 <X> T_8_2.input0_0
 (29 1)  (425 33)  (425 33)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (396 34)  (396 34)  routing T_8_2.glb_netwk_6 <X> T_8_2.wire_bram/ram/WCLK
 (1 2)  (397 34)  (397 34)  routing T_8_2.glb_netwk_6 <X> T_8_2.wire_bram/ram/WCLK
 (2 2)  (398 34)  (398 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 34)  (403 34)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (417 34)  (417 34)  routing T_8_2.sp12_h_l_4 <X> T_8_2.lc_trk_g0_7
 (22 2)  (418 34)  (418 34)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (420 34)  (420 34)  routing T_8_2.sp12_h_l_4 <X> T_8_2.lc_trk_g0_7
 (25 2)  (421 34)  (421 34)  routing T_8_2.sp12_h_l_5 <X> T_8_2.lc_trk_g0_6
 (7 3)  (403 35)  (403 35)  Ram config bit: MEMT_bram_cbit_2

 (21 3)  (417 35)  (417 35)  routing T_8_2.sp12_h_l_4 <X> T_8_2.lc_trk_g0_7
 (22 3)  (418 35)  (418 35)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (420 35)  (420 35)  routing T_8_2.sp12_h_l_5 <X> T_8_2.lc_trk_g0_6
 (25 3)  (421 35)  (421 35)  routing T_8_2.sp12_h_l_5 <X> T_8_2.lc_trk_g0_6
 (27 3)  (423 35)  (423 35)  routing T_8_2.lc_trk_g3_0 <X> T_8_2.input0_1
 (28 3)  (424 35)  (424 35)  routing T_8_2.lc_trk_g3_0 <X> T_8_2.input0_1
 (29 3)  (425 35)  (425 35)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (0 4)  (396 36)  (396 36)  routing T_8_2.lc_trk_g2_2 <X> T_8_2.wire_bram/ram/WCLKE
 (1 4)  (397 36)  (397 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (26 4)  (422 36)  (422 36)  routing T_8_2.lc_trk_g3_5 <X> T_8_2.input0_2
 (1 5)  (397 37)  (397 37)  routing T_8_2.lc_trk_g2_2 <X> T_8_2.wire_bram/ram/WCLKE
 (15 5)  (411 37)  (411 37)  routing T_8_2.sp4_v_b_16 <X> T_8_2.lc_trk_g1_0
 (16 5)  (412 37)  (412 37)  routing T_8_2.sp4_v_b_16 <X> T_8_2.lc_trk_g1_0
 (17 5)  (413 37)  (413 37)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_16 lc_trk_g1_0
 (27 5)  (423 37)  (423 37)  routing T_8_2.lc_trk_g3_5 <X> T_8_2.input0_2
 (28 5)  (424 37)  (424 37)  routing T_8_2.lc_trk_g3_5 <X> T_8_2.input0_2
 (29 5)  (425 37)  (425 37)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_5 input0_2
 (26 7)  (422 39)  (422 39)  routing T_8_2.lc_trk_g0_3 <X> T_8_2.input0_3
 (29 7)  (425 39)  (425 39)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (25 8)  (421 40)  (421 40)  routing T_8_2.sp4_v_b_26 <X> T_8_2.lc_trk_g2_2
 (27 8)  (423 40)  (423 40)  routing T_8_2.lc_trk_g3_6 <X> T_8_2.wire_bram/ram/WDATA_3
 (28 8)  (424 40)  (424 40)  routing T_8_2.lc_trk_g3_6 <X> T_8_2.wire_bram/ram/WDATA_3
 (29 8)  (425 40)  (425 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (426 40)  (426 40)  routing T_8_2.lc_trk_g3_6 <X> T_8_2.wire_bram/ram/WDATA_3
 (22 9)  (418 41)  (418 41)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (419 41)  (419 41)  routing T_8_2.sp4_v_b_26 <X> T_8_2.lc_trk_g2_2
 (27 9)  (423 41)  (423 41)  routing T_8_2.lc_trk_g3_1 <X> T_8_2.input0_4
 (28 9)  (424 41)  (424 41)  routing T_8_2.lc_trk_g3_1 <X> T_8_2.input0_4
 (29 9)  (425 41)  (425 41)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (30 9)  (426 41)  (426 41)  routing T_8_2.lc_trk_g3_6 <X> T_8_2.wire_bram/ram/WDATA_3
 (38 9)  (434 41)  (434 41)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (14 10)  (410 42)  (410 42)  routing T_8_2.sp4_v_b_28 <X> T_8_2.lc_trk_g2_4
 (22 10)  (418 42)  (418 42)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (422 42)  (422 42)  routing T_8_2.lc_trk_g0_7 <X> T_8_2.input0_5
 (16 11)  (412 43)  (412 43)  routing T_8_2.sp4_v_b_28 <X> T_8_2.lc_trk_g2_4
 (17 11)  (413 43)  (413 43)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (21 11)  (417 43)  (417 43)  routing T_8_2.sp4_r_v_b_39 <X> T_8_2.lc_trk_g2_7
 (22 11)  (418 43)  (418 43)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (421 43)  (421 43)  routing T_8_2.sp4_r_v_b_38 <X> T_8_2.lc_trk_g2_6
 (26 11)  (422 43)  (422 43)  routing T_8_2.lc_trk_g0_7 <X> T_8_2.input0_5
 (29 11)  (425 43)  (425 43)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_7 input0_5
 (32 11)  (428 43)  (428 43)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_0 input2_5
 (34 11)  (430 43)  (430 43)  routing T_8_2.lc_trk_g1_0 <X> T_8_2.input2_5
 (15 12)  (411 44)  (411 44)  routing T_8_2.sp4_h_l_28 <X> T_8_2.lc_trk_g3_1
 (16 12)  (412 44)  (412 44)  routing T_8_2.sp4_h_l_28 <X> T_8_2.lc_trk_g3_1
 (17 12)  (413 44)  (413 44)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_28 lc_trk_g3_1
 (18 12)  (414 44)  (414 44)  routing T_8_2.sp4_h_l_28 <X> T_8_2.lc_trk_g3_1
 (21 12)  (417 44)  (417 44)  routing T_8_2.sp4_v_t_22 <X> T_8_2.lc_trk_g3_3
 (22 12)  (418 44)  (418 44)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (419 44)  (419 44)  routing T_8_2.sp4_v_t_22 <X> T_8_2.lc_trk_g3_3
 (25 12)  (421 44)  (421 44)  routing T_8_2.sp4_v_t_23 <X> T_8_2.lc_trk_g3_2
 (35 12)  (431 44)  (431 44)  routing T_8_2.lc_trk_g0_6 <X> T_8_2.input2_6
 (17 13)  (413 45)  (413 45)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (414 45)  (414 45)  routing T_8_2.sp4_h_l_28 <X> T_8_2.lc_trk_g3_1
 (21 13)  (417 45)  (417 45)  routing T_8_2.sp4_v_t_22 <X> T_8_2.lc_trk_g3_3
 (22 13)  (418 45)  (418 45)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (419 45)  (419 45)  routing T_8_2.sp4_v_t_23 <X> T_8_2.lc_trk_g3_2
 (25 13)  (421 45)  (421 45)  routing T_8_2.sp4_v_t_23 <X> T_8_2.lc_trk_g3_2
 (26 13)  (422 45)  (422 45)  routing T_8_2.lc_trk_g3_3 <X> T_8_2.input0_6
 (27 13)  (423 45)  (423 45)  routing T_8_2.lc_trk_g3_3 <X> T_8_2.input0_6
 (28 13)  (424 45)  (424 45)  routing T_8_2.lc_trk_g3_3 <X> T_8_2.input0_6
 (29 13)  (425 45)  (425 45)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (428 45)  (428 45)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (431 45)  (431 45)  routing T_8_2.lc_trk_g0_6 <X> T_8_2.input2_6
 (0 14)  (396 46)  (396 46)  routing T_8_2.lc_trk_g2_4 <X> T_8_2.wire_bram/ram/WE
 (1 14)  (397 46)  (397 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (16 14)  (412 46)  (412 46)  routing T_8_2.sp12_v_b_21 <X> T_8_2.lc_trk_g3_5
 (17 14)  (413 46)  (413 46)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (35 14)  (431 46)  (431 46)  routing T_8_2.lc_trk_g2_7 <X> T_8_2.input2_7
 (1 15)  (397 47)  (397 47)  routing T_8_2.lc_trk_g2_4 <X> T_8_2.wire_bram/ram/WE
 (18 15)  (414 47)  (414 47)  routing T_8_2.sp12_v_b_21 <X> T_8_2.lc_trk_g3_5
 (22 15)  (418 47)  (418 47)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (421 47)  (421 47)  routing T_8_2.sp4_r_v_b_46 <X> T_8_2.lc_trk_g3_6
 (26 15)  (422 47)  (422 47)  routing T_8_2.lc_trk_g3_2 <X> T_8_2.input0_7
 (27 15)  (423 47)  (423 47)  routing T_8_2.lc_trk_g3_2 <X> T_8_2.input0_7
 (28 15)  (424 47)  (424 47)  routing T_8_2.lc_trk_g3_2 <X> T_8_2.input0_7
 (29 15)  (425 47)  (425 47)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (428 47)  (428 47)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (429 47)  (429 47)  routing T_8_2.lc_trk_g2_7 <X> T_8_2.input2_7
 (35 15)  (431 47)  (431 47)  routing T_8_2.lc_trk_g2_7 <X> T_8_2.input2_7


LogicTile_9_2

 (8 13)  (446 45)  (446 45)  routing T_9_2.sp4_h_l_41 <X> T_9_2.sp4_v_b_10
 (9 13)  (447 45)  (447 45)  routing T_9_2.sp4_h_l_41 <X> T_9_2.sp4_v_b_10
 (10 13)  (448 45)  (448 45)  routing T_9_2.sp4_h_l_41 <X> T_9_2.sp4_v_b_10
 (9 15)  (447 47)  (447 47)  routing T_9_2.sp4_v_b_10 <X> T_9_2.sp4_v_t_47


LogicTile_12_2

 (3 7)  (603 39)  (603 39)  routing T_12_2.sp12_h_l_23 <X> T_12_2.sp12_v_t_23


LogicTile_17_2

 (3 2)  (877 34)  (877 34)  routing T_17_2.sp12_v_t_23 <X> T_17_2.sp12_h_l_23
 (3 4)  (877 36)  (877 36)  routing T_17_2.sp12_v_t_23 <X> T_17_2.sp12_h_r_0
 (3 10)  (877 42)  (877 42)  routing T_17_2.sp12_v_t_22 <X> T_17_2.sp12_h_l_22
 (3 12)  (877 44)  (877 44)  routing T_17_2.sp12_v_t_22 <X> T_17_2.sp12_h_r_1


LogicTile_22_2

 (1 3)  (1145 35)  (1145 35)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (5 8)  (1149 40)  (1149 40)  routing T_22_2.sp4_v_t_43 <X> T_22_2.sp4_h_r_6


LogicTile_23_2

 (12 0)  (1210 32)  (1210 32)  routing T_23_2.sp4_v_t_39 <X> T_23_2.sp4_h_r_2
 (3 4)  (1201 36)  (1201 36)  routing T_23_2.sp12_v_t_23 <X> T_23_2.sp12_h_r_0


LogicTile_24_2

 (2 6)  (1254 38)  (1254 38)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


RAM_Tile_25_2

 (7 0)  (1313 32)  (1313 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 33)  (1313 33)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 33)  (1328 33)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1332 33)  (1332 33)  routing T_25_2.lc_trk_g3_3 <X> T_25_2.input0_0
 (27 1)  (1333 33)  (1333 33)  routing T_25_2.lc_trk_g3_3 <X> T_25_2.input0_0
 (28 1)  (1334 33)  (1334 33)  routing T_25_2.lc_trk_g3_3 <X> T_25_2.input0_0
 (29 1)  (1335 33)  (1335 33)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (0 2)  (1306 34)  (1306 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (1 2)  (1307 34)  (1307 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (2 2)  (1308 34)  (1308 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 34)  (1313 34)  Ram config bit: MEMT_bram_cbit_3

 (17 2)  (1323 34)  (1323 34)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (7 3)  (1313 35)  (1313 35)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (1324 35)  (1324 35)  routing T_25_2.sp4_r_v_b_29 <X> T_25_2.lc_trk_g0_5
 (26 3)  (1332 35)  (1332 35)  routing T_25_2.lc_trk_g3_2 <X> T_25_2.input0_1
 (27 3)  (1333 35)  (1333 35)  routing T_25_2.lc_trk_g3_2 <X> T_25_2.input0_1
 (28 3)  (1334 35)  (1334 35)  routing T_25_2.lc_trk_g3_2 <X> T_25_2.input0_1
 (29 3)  (1335 35)  (1335 35)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_2 input0_1
 (0 4)  (1306 36)  (1306 36)  routing T_25_2.lc_trk_g2_2 <X> T_25_2.wire_bram/ram/WCLKE
 (1 4)  (1307 36)  (1307 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (15 4)  (1321 36)  (1321 36)  routing T_25_2.sp4_v_b_17 <X> T_25_2.lc_trk_g1_1
 (16 4)  (1322 36)  (1322 36)  routing T_25_2.sp4_v_b_17 <X> T_25_2.lc_trk_g1_1
 (17 4)  (1323 36)  (1323 36)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (1 5)  (1307 37)  (1307 37)  routing T_25_2.lc_trk_g2_2 <X> T_25_2.wire_bram/ram/WCLKE
 (14 5)  (1320 37)  (1320 37)  routing T_25_2.sp12_h_r_16 <X> T_25_2.lc_trk_g1_0
 (16 5)  (1322 37)  (1322 37)  routing T_25_2.sp12_h_r_16 <X> T_25_2.lc_trk_g1_0
 (17 5)  (1323 37)  (1323 37)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (1328 37)  (1328 37)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (1333 37)  (1333 37)  routing T_25_2.lc_trk_g3_1 <X> T_25_2.input0_2
 (28 5)  (1334 37)  (1334 37)  routing T_25_2.lc_trk_g3_1 <X> T_25_2.input0_2
 (29 5)  (1335 37)  (1335 37)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (26 6)  (1332 38)  (1332 38)  routing T_25_2.lc_trk_g0_5 <X> T_25_2.input0_3
 (29 7)  (1335 39)  (1335 39)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_5 input0_3
 (21 8)  (1327 40)  (1327 40)  routing T_25_2.sp4_h_l_30 <X> T_25_2.lc_trk_g2_3
 (22 8)  (1328 40)  (1328 40)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_30 lc_trk_g2_3
 (23 8)  (1329 40)  (1329 40)  routing T_25_2.sp4_h_l_30 <X> T_25_2.lc_trk_g2_3
 (24 8)  (1330 40)  (1330 40)  routing T_25_2.sp4_h_l_30 <X> T_25_2.lc_trk_g2_3
 (28 8)  (1334 40)  (1334 40)  routing T_25_2.lc_trk_g2_3 <X> T_25_2.wire_bram/ram/WDATA_3
 (29 8)  (1335 40)  (1335 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (21 9)  (1327 41)  (1327 41)  routing T_25_2.sp4_h_l_30 <X> T_25_2.lc_trk_g2_3
 (22 9)  (1328 41)  (1328 41)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1329 41)  (1329 41)  routing T_25_2.sp4_h_l_15 <X> T_25_2.lc_trk_g2_2
 (24 9)  (1330 41)  (1330 41)  routing T_25_2.sp4_h_l_15 <X> T_25_2.lc_trk_g2_2
 (25 9)  (1331 41)  (1331 41)  routing T_25_2.sp4_h_l_15 <X> T_25_2.lc_trk_g2_2
 (27 9)  (1333 41)  (1333 41)  routing T_25_2.lc_trk_g1_1 <X> T_25_2.input0_4
 (29 9)  (1335 41)  (1335 41)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_1 input0_4
 (30 9)  (1336 41)  (1336 41)  routing T_25_2.lc_trk_g2_3 <X> T_25_2.wire_bram/ram/WDATA_3
 (40 9)  (1346 41)  (1346 41)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (14 10)  (1320 42)  (1320 42)  routing T_25_2.sp4_v_b_28 <X> T_25_2.lc_trk_g2_4
 (22 10)  (1328 42)  (1328 42)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1329 42)  (1329 42)  routing T_25_2.sp12_v_b_23 <X> T_25_2.lc_trk_g2_7
 (35 10)  (1341 42)  (1341 42)  routing T_25_2.lc_trk_g3_6 <X> T_25_2.input2_5
 (16 11)  (1322 43)  (1322 43)  routing T_25_2.sp4_v_b_28 <X> T_25_2.lc_trk_g2_4
 (17 11)  (1323 43)  (1323 43)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (21 11)  (1327 43)  (1327 43)  routing T_25_2.sp12_v_b_23 <X> T_25_2.lc_trk_g2_7
 (22 11)  (1328 43)  (1328 43)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1329 43)  (1329 43)  routing T_25_2.sp4_h_r_30 <X> T_25_2.lc_trk_g2_6
 (24 11)  (1330 43)  (1330 43)  routing T_25_2.sp4_h_r_30 <X> T_25_2.lc_trk_g2_6
 (25 11)  (1331 43)  (1331 43)  routing T_25_2.sp4_h_r_30 <X> T_25_2.lc_trk_g2_6
 (27 11)  (1333 43)  (1333 43)  routing T_25_2.lc_trk_g1_0 <X> T_25_2.input0_5
 (29 11)  (1335 43)  (1335 43)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (1338 43)  (1338 43)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_6 input2_5
 (33 11)  (1339 43)  (1339 43)  routing T_25_2.lc_trk_g3_6 <X> T_25_2.input2_5
 (34 11)  (1340 43)  (1340 43)  routing T_25_2.lc_trk_g3_6 <X> T_25_2.input2_5
 (35 11)  (1341 43)  (1341 43)  routing T_25_2.lc_trk_g3_6 <X> T_25_2.input2_5
 (15 12)  (1321 44)  (1321 44)  routing T_25_2.sp4_v_b_41 <X> T_25_2.lc_trk_g3_1
 (16 12)  (1322 44)  (1322 44)  routing T_25_2.sp4_v_b_41 <X> T_25_2.lc_trk_g3_1
 (17 12)  (1323 44)  (1323 44)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_41 lc_trk_g3_1
 (22 12)  (1328 44)  (1328 44)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (1331 44)  (1331 44)  routing T_25_2.sp4_h_r_42 <X> T_25_2.lc_trk_g3_2
 (35 12)  (1341 44)  (1341 44)  routing T_25_2.lc_trk_g2_6 <X> T_25_2.input2_6
 (22 13)  (1328 45)  (1328 45)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 45)  (1329 45)  routing T_25_2.sp4_h_r_42 <X> T_25_2.lc_trk_g3_2
 (24 13)  (1330 45)  (1330 45)  routing T_25_2.sp4_h_r_42 <X> T_25_2.lc_trk_g3_2
 (25 13)  (1331 45)  (1331 45)  routing T_25_2.sp4_h_r_42 <X> T_25_2.lc_trk_g3_2
 (26 13)  (1332 45)  (1332 45)  routing T_25_2.lc_trk_g0_2 <X> T_25_2.input0_6
 (29 13)  (1335 45)  (1335 45)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_2 input0_6
 (32 13)  (1338 45)  (1338 45)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_6 input2_6
 (33 13)  (1339 45)  (1339 45)  routing T_25_2.lc_trk_g2_6 <X> T_25_2.input2_6
 (35 13)  (1341 45)  (1341 45)  routing T_25_2.lc_trk_g2_6 <X> T_25_2.input2_6
 (0 14)  (1306 46)  (1306 46)  routing T_25_2.lc_trk_g2_4 <X> T_25_2.wire_bram/ram/WE
 (1 14)  (1307 46)  (1307 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (6 14)  (1312 46)  (1312 46)  routing T_25_2.sp4_h_l_41 <X> T_25_2.sp4_v_t_44
 (35 14)  (1341 46)  (1341 46)  routing T_25_2.lc_trk_g2_7 <X> T_25_2.input2_7
 (1 15)  (1307 47)  (1307 47)  routing T_25_2.lc_trk_g2_4 <X> T_25_2.wire_bram/ram/WE
 (22 15)  (1328 47)  (1328 47)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1332 47)  (1332 47)  routing T_25_2.lc_trk_g1_2 <X> T_25_2.input0_7
 (27 15)  (1333 47)  (1333 47)  routing T_25_2.lc_trk_g1_2 <X> T_25_2.input0_7
 (29 15)  (1335 47)  (1335 47)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_2 input0_7
 (32 15)  (1338 47)  (1338 47)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (1339 47)  (1339 47)  routing T_25_2.lc_trk_g2_7 <X> T_25_2.input2_7
 (35 15)  (1341 47)  (1341 47)  routing T_25_2.lc_trk_g2_7 <X> T_25_2.input2_7


LogicTile_26_2

 (13 0)  (1361 32)  (1361 32)  routing T_26_2.sp4_v_t_39 <X> T_26_2.sp4_v_b_2
 (8 10)  (1356 42)  (1356 42)  routing T_26_2.sp4_v_t_42 <X> T_26_2.sp4_h_l_42
 (9 10)  (1357 42)  (1357 42)  routing T_26_2.sp4_v_t_42 <X> T_26_2.sp4_h_l_42


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (6 2)  (1732 34)  (1732 34)  routing T_33_2.span12_horz_19 <X> T_33_2.lc_trk_g0_3
 (7 2)  (1733 34)  (1733 34)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_19 lc_trk_g0_3
 (8 3)  (1734 35)  (1734 35)  routing T_33_2.span12_horz_19 <X> T_33_2.lc_trk_g0_3
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g0_3 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


LogicTile_6_1

 (19 15)  (307 31)  (307 31)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_1

 (25 0)  (421 16)  (421 16)  routing T_8_1.sp4_h_r_18 <X> T_8_1.lc_trk_g0_2
 (7 1)  (403 17)  (403 17)  Ram config bit: MEMB_Power_Up_Control

 (22 1)  (418 17)  (418 17)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_18 lc_trk_g0_2
 (23 1)  (419 17)  (419 17)  routing T_8_1.sp4_h_r_18 <X> T_8_1.lc_trk_g0_2
 (24 1)  (420 17)  (420 17)  routing T_8_1.sp4_h_r_18 <X> T_8_1.lc_trk_g0_2
 (25 1)  (421 17)  (421 17)  routing T_8_1.sp4_h_r_18 <X> T_8_1.lc_trk_g0_2
 (27 1)  (423 17)  (423 17)  routing T_8_1.lc_trk_g1_1 <X> T_8_1.input0_0
 (29 1)  (425 17)  (425 17)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_1 input0_0
 (0 2)  (396 18)  (396 18)  routing T_8_1.glb_netwk_6 <X> T_8_1.wire_bram/ram/RCLK
 (1 2)  (397 18)  (397 18)  routing T_8_1.glb_netwk_6 <X> T_8_1.wire_bram/ram/RCLK
 (2 2)  (398 18)  (398 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (26 2)  (422 18)  (422 18)  routing T_8_1.lc_trk_g3_6 <X> T_8_1.input0_1
 (26 3)  (422 19)  (422 19)  routing T_8_1.lc_trk_g3_6 <X> T_8_1.input0_1
 (27 3)  (423 19)  (423 19)  routing T_8_1.lc_trk_g3_6 <X> T_8_1.input0_1
 (28 3)  (424 19)  (424 19)  routing T_8_1.lc_trk_g3_6 <X> T_8_1.input0_1
 (29 3)  (425 19)  (425 19)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (15 4)  (411 20)  (411 20)  routing T_8_1.sp12_h_r_1 <X> T_8_1.lc_trk_g1_1
 (17 4)  (413 20)  (413 20)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (414 20)  (414 20)  routing T_8_1.sp12_h_r_1 <X> T_8_1.lc_trk_g1_1
 (26 4)  (422 20)  (422 20)  routing T_8_1.lc_trk_g2_4 <X> T_8_1.input0_2
 (17 5)  (413 21)  (413 21)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (414 21)  (414 21)  routing T_8_1.sp12_h_r_1 <X> T_8_1.lc_trk_g1_1
 (22 5)  (418 21)  (418 21)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (421 21)  (421 21)  routing T_8_1.sp4_r_v_b_26 <X> T_8_1.lc_trk_g1_2
 (28 5)  (424 21)  (424 21)  routing T_8_1.lc_trk_g2_4 <X> T_8_1.input0_2
 (29 5)  (425 21)  (425 21)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (3 6)  (399 22)  (399 22)  routing T_8_1.sp12_h_r_0 <X> T_8_1.sp12_v_t_23
 (21 6)  (417 22)  (417 22)  routing T_8_1.sp4_v_b_7 <X> T_8_1.lc_trk_g1_7
 (22 6)  (418 22)  (418 22)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (419 22)  (419 22)  routing T_8_1.sp4_v_b_7 <X> T_8_1.lc_trk_g1_7
 (3 7)  (399 23)  (399 23)  routing T_8_1.sp12_h_r_0 <X> T_8_1.sp12_v_t_23
 (14 7)  (410 23)  (410 23)  routing T_8_1.sp4_r_v_b_28 <X> T_8_1.lc_trk_g1_4
 (17 7)  (413 23)  (413 23)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (418 23)  (418 23)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (421 23)  (421 23)  routing T_8_1.sp4_r_v_b_30 <X> T_8_1.lc_trk_g1_6
 (26 7)  (422 23)  (422 23)  routing T_8_1.lc_trk_g1_2 <X> T_8_1.input0_3
 (27 7)  (423 23)  (423 23)  routing T_8_1.lc_trk_g1_2 <X> T_8_1.input0_3
 (29 7)  (425 23)  (425 23)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_2 input0_3
 (15 8)  (411 24)  (411 24)  routing T_8_1.sp4_h_r_33 <X> T_8_1.lc_trk_g2_1
 (16 8)  (412 24)  (412 24)  routing T_8_1.sp4_h_r_33 <X> T_8_1.lc_trk_g2_1
 (17 8)  (413 24)  (413 24)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (414 24)  (414 24)  routing T_8_1.sp4_h_r_33 <X> T_8_1.lc_trk_g2_1
 (26 8)  (422 24)  (422 24)  routing T_8_1.lc_trk_g1_7 <X> T_8_1.input0_4
 (27 8)  (423 24)  (423 24)  routing T_8_1.lc_trk_g3_4 <X> T_8_1.wire_bram/ram/WDATA_11
 (28 8)  (424 24)  (424 24)  routing T_8_1.lc_trk_g3_4 <X> T_8_1.wire_bram/ram/WDATA_11
 (29 8)  (425 24)  (425 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (426 24)  (426 24)  routing T_8_1.lc_trk_g3_4 <X> T_8_1.wire_bram/ram/WDATA_11
 (37 8)  (433 24)  (433 24)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (9 9)  (405 25)  (405 25)  routing T_8_1.sp4_v_t_46 <X> T_8_1.sp4_v_b_7
 (10 9)  (406 25)  (406 25)  routing T_8_1.sp4_v_t_46 <X> T_8_1.sp4_v_b_7
 (14 9)  (410 25)  (410 25)  routing T_8_1.sp4_r_v_b_32 <X> T_8_1.lc_trk_g2_0
 (17 9)  (413 25)  (413 25)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (26 9)  (422 25)  (422 25)  routing T_8_1.lc_trk_g1_7 <X> T_8_1.input0_4
 (27 9)  (423 25)  (423 25)  routing T_8_1.lc_trk_g1_7 <X> T_8_1.input0_4
 (29 9)  (425 25)  (425 25)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (35 10)  (431 26)  (431 26)  routing T_8_1.lc_trk_g1_6 <X> T_8_1.input2_5
 (14 11)  (410 27)  (410 27)  routing T_8_1.sp4_h_r_28 <X> T_8_1.lc_trk_g2_4
 (15 11)  (411 27)  (411 27)  routing T_8_1.sp4_h_r_28 <X> T_8_1.lc_trk_g2_4
 (16 11)  (412 27)  (412 27)  routing T_8_1.sp4_h_r_28 <X> T_8_1.lc_trk_g2_4
 (17 11)  (413 27)  (413 27)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_28 lc_trk_g2_4
 (27 11)  (423 27)  (423 27)  routing T_8_1.lc_trk_g1_0 <X> T_8_1.input0_5
 (29 11)  (425 27)  (425 27)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (428 27)  (428 27)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_6 input2_5
 (34 11)  (430 27)  (430 27)  routing T_8_1.lc_trk_g1_6 <X> T_8_1.input2_5
 (35 11)  (431 27)  (431 27)  routing T_8_1.lc_trk_g1_6 <X> T_8_1.input2_5
 (26 13)  (422 29)  (422 29)  routing T_8_1.lc_trk_g0_2 <X> T_8_1.input0_6
 (29 13)  (425 29)  (425 29)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_2 input0_6
 (32 13)  (428 29)  (428 29)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_0 input2_6
 (33 13)  (429 29)  (429 29)  routing T_8_1.lc_trk_g2_0 <X> T_8_1.input2_6
 (0 14)  (396 30)  (396 30)  routing T_8_1.lc_trk_g3_5 <X> T_8_1.wire_bram/ram/RE
 (1 14)  (397 30)  (397 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (412 30)  (412 30)  routing T_8_1.sp4_v_t_24 <X> T_8_1.lc_trk_g3_5
 (17 14)  (413 30)  (413 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_24 lc_trk_g3_5
 (18 14)  (414 30)  (414 30)  routing T_8_1.sp4_v_t_24 <X> T_8_1.lc_trk_g3_5
 (25 14)  (421 30)  (421 30)  routing T_8_1.sp4_h_l_27 <X> T_8_1.lc_trk_g3_6
 (26 14)  (422 30)  (422 30)  routing T_8_1.lc_trk_g1_4 <X> T_8_1.input0_7
 (0 15)  (396 31)  (396 31)  routing T_8_1.lc_trk_g3_5 <X> T_8_1.wire_bram/ram/RE
 (1 15)  (397 31)  (397 31)  routing T_8_1.lc_trk_g3_5 <X> T_8_1.wire_bram/ram/RE
 (16 15)  (412 31)  (412 31)  routing T_8_1.sp12_v_t_11 <X> T_8_1.lc_trk_g3_4
 (17 15)  (413 31)  (413 31)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_11 lc_trk_g3_4
 (18 15)  (414 31)  (414 31)  routing T_8_1.sp4_v_t_24 <X> T_8_1.lc_trk_g3_5
 (22 15)  (418 31)  (418 31)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (419 31)  (419 31)  routing T_8_1.sp4_h_l_27 <X> T_8_1.lc_trk_g3_6
 (24 15)  (420 31)  (420 31)  routing T_8_1.sp4_h_l_27 <X> T_8_1.lc_trk_g3_6
 (27 15)  (423 31)  (423 31)  routing T_8_1.lc_trk_g1_4 <X> T_8_1.input0_7
 (29 15)  (425 31)  (425 31)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_4 input0_7
 (32 15)  (428 31)  (428 31)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (429 31)  (429 31)  routing T_8_1.lc_trk_g2_1 <X> T_8_1.input2_7


LogicTile_9_1

 (4 0)  (442 16)  (442 16)  routing T_9_1.sp4_v_t_41 <X> T_9_1.sp4_v_b_0
 (6 0)  (444 16)  (444 16)  routing T_9_1.sp4_v_t_41 <X> T_9_1.sp4_v_b_0


LogicTile_10_1

 (8 6)  (500 22)  (500 22)  routing T_10_1.sp4_v_t_41 <X> T_10_1.sp4_h_l_41
 (9 6)  (501 22)  (501 22)  routing T_10_1.sp4_v_t_41 <X> T_10_1.sp4_h_l_41
 (6 15)  (498 31)  (498 31)  routing T_10_1.sp4_h_r_9 <X> T_10_1.sp4_h_l_44


LogicTile_11_1

 (8 10)  (554 26)  (554 26)  routing T_11_1.sp4_h_r_11 <X> T_11_1.sp4_h_l_42
 (10 10)  (556 26)  (556 26)  routing T_11_1.sp4_h_r_11 <X> T_11_1.sp4_h_l_42


LogicTile_13_1

 (3 6)  (657 22)  (657 22)  routing T_13_1.sp12_h_r_0 <X> T_13_1.sp12_v_t_23
 (3 7)  (657 23)  (657 23)  routing T_13_1.sp12_h_r_0 <X> T_13_1.sp12_v_t_23


LogicTile_14_1

 (5 14)  (713 30)  (713 30)  routing T_14_1.sp4_v_t_44 <X> T_14_1.sp4_h_l_44
 (6 15)  (714 31)  (714 31)  routing T_14_1.sp4_v_t_44 <X> T_14_1.sp4_h_l_44


LogicTile_15_1

 (12 14)  (774 30)  (774 30)  routing T_15_1.sp4_v_t_46 <X> T_15_1.sp4_h_l_46
 (11 15)  (773 31)  (773 31)  routing T_15_1.sp4_v_t_46 <X> T_15_1.sp4_h_l_46


LogicTile_16_1

 (3 2)  (819 18)  (819 18)  routing T_16_1.sp12_v_t_23 <X> T_16_1.sp12_h_l_23
 (3 4)  (819 20)  (819 20)  routing T_16_1.sp12_v_t_23 <X> T_16_1.sp12_h_r_0


LogicTile_17_1

 (3 6)  (877 22)  (877 22)  routing T_17_1.sp12_v_b_0 <X> T_17_1.sp12_v_t_23


LogicTile_20_1

 (3 10)  (1039 26)  (1039 26)  routing T_20_1.sp12_v_t_22 <X> T_20_1.sp12_h_l_22


LogicTile_22_1

 (2 4)  (1146 20)  (1146 20)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_23_1

 (12 12)  (1210 28)  (1210 28)  routing T_23_1.sp4_v_t_46 <X> T_23_1.sp4_h_r_11


LogicTile_24_1

 (10 0)  (1262 16)  (1262 16)  routing T_24_1.sp4_v_t_45 <X> T_24_1.sp4_h_r_1


RAM_Tile_25_1

 (6 0)  (1312 16)  (1312 16)  routing T_25_1.sp4_v_t_44 <X> T_25_1.sp4_v_b_0
 (22 0)  (1328 16)  (1328 16)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1329 16)  (1329 16)  routing T_25_1.sp12_h_l_16 <X> T_25_1.lc_trk_g0_3
 (5 1)  (1311 17)  (1311 17)  routing T_25_1.sp4_v_t_44 <X> T_25_1.sp4_v_b_0
 (7 1)  (1313 17)  (1313 17)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (1327 17)  (1327 17)  routing T_25_1.sp12_h_l_16 <X> T_25_1.lc_trk_g0_3
 (27 1)  (1333 17)  (1333 17)  routing T_25_1.lc_trk_g3_1 <X> T_25_1.input0_0
 (28 1)  (1334 17)  (1334 17)  routing T_25_1.lc_trk_g3_1 <X> T_25_1.input0_0
 (29 1)  (1335 17)  (1335 17)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 18)  (1306 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (1 2)  (1307 18)  (1307 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (2 2)  (1308 18)  (1308 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 2)  (1309 18)  (1309 18)  routing T_25_1.sp12_h_r_0 <X> T_25_1.sp12_h_l_23
 (17 2)  (1323 18)  (1323 18)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (3 3)  (1309 19)  (1309 19)  routing T_25_1.sp12_h_r_0 <X> T_25_1.sp12_h_l_23
 (18 3)  (1324 19)  (1324 19)  routing T_25_1.sp4_r_v_b_29 <X> T_25_1.lc_trk_g0_5
 (26 3)  (1332 19)  (1332 19)  routing T_25_1.lc_trk_g0_3 <X> T_25_1.input0_1
 (29 3)  (1335 19)  (1335 19)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (14 4)  (1320 20)  (1320 20)  routing T_25_1.sp4_v_b_0 <X> T_25_1.lc_trk_g1_0
 (16 5)  (1322 21)  (1322 21)  routing T_25_1.sp4_v_b_0 <X> T_25_1.lc_trk_g1_0
 (17 5)  (1323 21)  (1323 21)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (26 5)  (1332 21)  (1332 21)  routing T_25_1.lc_trk_g3_3 <X> T_25_1.input0_2
 (27 5)  (1333 21)  (1333 21)  routing T_25_1.lc_trk_g3_3 <X> T_25_1.input0_2
 (28 5)  (1334 21)  (1334 21)  routing T_25_1.lc_trk_g3_3 <X> T_25_1.input0_2
 (29 5)  (1335 21)  (1335 21)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_3 input0_2
 (14 6)  (1320 22)  (1320 22)  routing T_25_1.sp4_h_l_1 <X> T_25_1.lc_trk_g1_4
 (17 6)  (1323 22)  (1323 22)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (1328 22)  (1328 22)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (15 7)  (1321 23)  (1321 23)  routing T_25_1.sp4_h_l_1 <X> T_25_1.lc_trk_g1_4
 (16 7)  (1322 23)  (1322 23)  routing T_25_1.sp4_h_l_1 <X> T_25_1.lc_trk_g1_4
 (17 7)  (1323 23)  (1323 23)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (1327 23)  (1327 23)  routing T_25_1.sp4_r_v_b_31 <X> T_25_1.lc_trk_g1_7
 (27 7)  (1333 23)  (1333 23)  routing T_25_1.lc_trk_g3_0 <X> T_25_1.input0_3
 (28 7)  (1334 23)  (1334 23)  routing T_25_1.lc_trk_g3_0 <X> T_25_1.input0_3
 (29 7)  (1335 23)  (1335 23)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (17 8)  (1323 24)  (1323 24)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (1332 24)  (1332 24)  routing T_25_1.lc_trk_g1_5 <X> T_25_1.input0_4
 (27 8)  (1333 24)  (1333 24)  routing T_25_1.lc_trk_g1_4 <X> T_25_1.wire_bram/ram/WDATA_11
 (29 8)  (1335 24)  (1335 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 24)  (1336 24)  routing T_25_1.lc_trk_g1_4 <X> T_25_1.wire_bram/ram/WDATA_11
 (37 8)  (1343 24)  (1343 24)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (18 9)  (1324 25)  (1324 25)  routing T_25_1.sp4_r_v_b_33 <X> T_25_1.lc_trk_g2_1
 (27 9)  (1333 25)  (1333 25)  routing T_25_1.lc_trk_g1_5 <X> T_25_1.input0_4
 (29 9)  (1335 25)  (1335 25)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (35 10)  (1341 26)  (1341 26)  routing T_25_1.lc_trk_g0_5 <X> T_25_1.input2_5
 (8 11)  (1314 27)  (1314 27)  routing T_25_1.sp4_h_l_42 <X> T_25_1.sp4_v_t_42
 (15 11)  (1321 27)  (1321 27)  routing T_25_1.sp4_v_b_44 <X> T_25_1.lc_trk_g2_4
 (16 11)  (1322 27)  (1322 27)  routing T_25_1.sp4_v_b_44 <X> T_25_1.lc_trk_g2_4
 (17 11)  (1323 27)  (1323 27)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_44 lc_trk_g2_4
 (28 11)  (1334 27)  (1334 27)  routing T_25_1.lc_trk_g2_1 <X> T_25_1.input0_5
 (29 11)  (1335 27)  (1335 27)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 27)  (1338 27)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_5 input2_5
 (14 12)  (1320 28)  (1320 28)  routing T_25_1.sp4_v_t_13 <X> T_25_1.lc_trk_g3_0
 (17 12)  (1323 28)  (1323 28)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (1327 28)  (1327 28)  routing T_25_1.sp4_h_l_22 <X> T_25_1.lc_trk_g3_3
 (22 12)  (1328 28)  (1328 28)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_22 lc_trk_g3_3
 (23 12)  (1329 28)  (1329 28)  routing T_25_1.sp4_h_l_22 <X> T_25_1.lc_trk_g3_3
 (24 12)  (1330 28)  (1330 28)  routing T_25_1.sp4_h_l_22 <X> T_25_1.lc_trk_g3_3
 (26 12)  (1332 28)  (1332 28)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.input0_6
 (35 12)  (1341 28)  (1341 28)  routing T_25_1.lc_trk_g1_7 <X> T_25_1.input2_6
 (16 13)  (1322 29)  (1322 29)  routing T_25_1.sp4_v_t_13 <X> T_25_1.lc_trk_g3_0
 (17 13)  (1323 29)  (1323 29)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_13 lc_trk_g3_0
 (18 13)  (1324 29)  (1324 29)  routing T_25_1.sp4_r_v_b_41 <X> T_25_1.lc_trk_g3_1
 (27 13)  (1333 29)  (1333 29)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.input0_6
 (28 13)  (1334 29)  (1334 29)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.input0_6
 (29 13)  (1335 29)  (1335 29)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_5 input0_6
 (32 13)  (1338 29)  (1338 29)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (1340 29)  (1340 29)  routing T_25_1.lc_trk_g1_7 <X> T_25_1.input2_6
 (35 13)  (1341 29)  (1341 29)  routing T_25_1.lc_trk_g1_7 <X> T_25_1.input2_6
 (0 14)  (1306 30)  (1306 30)  routing T_25_1.lc_trk_g2_4 <X> T_25_1.wire_bram/ram/RE
 (1 14)  (1307 30)  (1307 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (15 14)  (1321 30)  (1321 30)  routing T_25_1.sp4_h_r_37 <X> T_25_1.lc_trk_g3_5
 (16 14)  (1322 30)  (1322 30)  routing T_25_1.sp4_h_r_37 <X> T_25_1.lc_trk_g3_5
 (17 14)  (1323 30)  (1323 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (1324 30)  (1324 30)  routing T_25_1.sp4_h_r_37 <X> T_25_1.lc_trk_g3_5
 (26 14)  (1332 30)  (1332 30)  routing T_25_1.lc_trk_g3_4 <X> T_25_1.input0_7
 (1 15)  (1307 31)  (1307 31)  routing T_25_1.lc_trk_g2_4 <X> T_25_1.wire_bram/ram/RE
 (14 15)  (1320 31)  (1320 31)  routing T_25_1.sp12_v_b_20 <X> T_25_1.lc_trk_g3_4
 (16 15)  (1322 31)  (1322 31)  routing T_25_1.sp12_v_b_20 <X> T_25_1.lc_trk_g3_4
 (17 15)  (1323 31)  (1323 31)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (27 15)  (1333 31)  (1333 31)  routing T_25_1.lc_trk_g3_4 <X> T_25_1.input0_7
 (28 15)  (1334 31)  (1334 31)  routing T_25_1.lc_trk_g3_4 <X> T_25_1.input0_7
 (29 15)  (1335 31)  (1335 31)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 31)  (1338 31)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_0 input2_7
 (34 15)  (1340 31)  (1340 31)  routing T_25_1.lc_trk_g1_0 <X> T_25_1.input2_7


LogicTile_26_1

 (5 2)  (1353 18)  (1353 18)  routing T_26_1.sp4_v_t_43 <X> T_26_1.sp4_h_l_37
 (4 3)  (1352 19)  (1352 19)  routing T_26_1.sp4_v_t_43 <X> T_26_1.sp4_h_l_37
 (6 3)  (1354 19)  (1354 19)  routing T_26_1.sp4_v_t_43 <X> T_26_1.sp4_h_l_37
 (11 4)  (1359 20)  (1359 20)  routing T_26_1.sp4_v_t_39 <X> T_26_1.sp4_v_b_5
 (12 5)  (1360 21)  (1360 21)  routing T_26_1.sp4_v_t_39 <X> T_26_1.sp4_v_b_5


LogicTile_32_1

 (10 4)  (1682 20)  (1682 20)  routing T_32_1.sp4_v_t_46 <X> T_32_1.sp4_h_r_4


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (4 4)  (1730 20)  (1730 20)  routing T_33_1.span4_horz_4 <X> T_33_1.lc_trk_g0_4
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g0_4 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (6 5)  (1732 21)  (1732 21)  routing T_33_1.span4_horz_4 <X> T_33_1.lc_trk_g0_4
 (7 5)  (1733 21)  (1733 21)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_4 lc_trk_g0_4
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0



GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_15_0

 (16 0)  (766 15)  (766 15)  IOB_0 IO Functioning bit
 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (16 4)  (766 11)  (766 11)  IOB_0 IO Functioning bit
 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0



IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 1)  (879 14)  (879 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (15 4)  (911 11)  (911 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (14 5)  (910 10)  (910 10)  routing T_17_0.lc_trk_g1_0 <X> T_17_0.wire_gbuf/in
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0

 (4 9)  (890 6)  (890 6)  routing T_17_0.span12_vert_16 <X> T_17_0.lc_trk_g1_0
 (6 9)  (892 6)  (892 6)  routing T_17_0.span12_vert_16 <X> T_17_0.lc_trk_g1_0
 (7 9)  (893 6)  (893 6)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_16 lc_trk_g1_0

