Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Oct 25 13:10:23 2024
| Host         : simtool5-3 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_drc -file top_level_wrapper_drc_routed.rpt -pb top_level_wrapper_drc_routed.pb -rpx top_level_wrapper_drc_routed.rpx
| Design       : top_level_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| RTSTAT-10 | Warning  | No routable loads | 1          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
RTSTAT-10#1 Warning
No routable loads  
15 net(s) have no routable loads. The problem bus(es) and/or net(s) are top_level_i/system_interconnect/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe,
top_level_i/system_interconnect/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe,
top_level_i/system_interconnect/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe,
top_level_i/system_interconnect/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe,
top_level_i/system_interconnect/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe,
top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe,
top_level_i/system_interconnect/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe,
top_level_i/system_interconnect/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset_pipe,
top_level_i/system_interconnect/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe,
top_level_i/system_interconnect/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe,
top_level_i/system_interconnect/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe,
top_level_i/system_interconnect/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe,
top_level_i/system_interconnect/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe
top_level_i/system_interconnect/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset_pipe.
Related violations: <none>


