#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Nov 29 18:06:46 2020
# Process ID: 6328
# Current directory: C:/Users/user/Desktop/FPGA/1- CODE/1_AND_GATE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9928 C:\Users\user\Desktop\FPGA\1- CODE\1_AND_GATE\1_AND_GATE.xpr
# Log file: C:/Users/user/Desktop/FPGA/1- CODE/1_AND_GATE/vivado.log
# Journal file: C:/Users/user/Desktop/FPGA/1- CODE/1_AND_GATE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/user/Desktop/FPGA/1- CODE/1_AND_GATE/1_AND_GATE.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 751.816 ; gain = 139.461
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 29 18:07:34 2020...
