<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NEORV32 - Software Framework Documentation: sw/lib/include/neorv32.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="neorv32_logo_transparent_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NEORV32 - Software Framework Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_7d04193005ada6f9450f847f4adb6b5b.html">lib</a></li><li class="navelem"><a class="el" href="dir_752b1e5d3973bf735fa78bf6b4727df9.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">neorv32.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Main NEORV32 core library include file.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;inttypes.h&gt;</code><br />
<code>#include &lt;limits.h&gt;</code><br />
<code>#include &quot;<a class="el" href="neorv32__cpu_8h_source.html">neorv32_cpu.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__intrinsics_8h_source.html">neorv32_intrinsics.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__rte_8h_source.html">neorv32_rte.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__cfs_8h_source.html">neorv32_cfs.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__gpio_8h_source.html">neorv32_gpio.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__mtime_8h_source.html">neorv32_mtime.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__nco_8h_source.html">neorv32_nco.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__neoled_8h_source.html">neorv32_neoled.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__pwm_8h_source.html">neorv32_pwm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__spi_8h_source.html">neorv32_spi.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__trng_8h_source.html">neorv32_trng.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__twi_8h_source.html">neorv32_twi.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__uart_8h_source.html">neorv32_uart.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__wdt_8h_source.html">neorv32_wdt.h</a>&quot;</code><br />
</div>
<p><a href="neorv32_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a9bf34265291c07e2aadeaf59e81768ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a9bf34265291c07e2aadeaf59e81768ca">NEORV32_ARCHID</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a9bf34265291c07e2aadeaf59e81768ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Helper macros for easy memory-mapped register access</div></td></tr>
<tr class="memitem:a7fcef196d78f61a00482cb2be6a54c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a7fcef196d78f61a00482cb2be6a54c63">IO_REG8</a>&#160;&#160;&#160;(volatile uint8_t*)</td></tr>
<tr class="separator:a7fcef196d78f61a00482cb2be6a54c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab60c37065aa8fe3bcda20ea3482373d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab60c37065aa8fe3bcda20ea3482373d6">IO_REG16</a>&#160;&#160;&#160;(volatile uint16_t*)</td></tr>
<tr class="separator:ab60c37065aa8fe3bcda20ea3482373d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b61ddcb0ba2be60072440c54570e1f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a>&#160;&#160;&#160;(volatile uint32_t*)</td></tr>
<tr class="separator:a3b61ddcb0ba2be60072440c54570e1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a030e9cb11740f78d45254e1a012f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a24a030e9cb11740f78d45254e1a012f5">IO_REG64</a>&#160;&#160;&#160;(volatile uint64_t*)</td></tr>
<tr class="separator:a24a030e9cb11740f78d45254e1a012f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11907779ee01abacd8fc3b81a162fe7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a11907779ee01abacd8fc3b81a162fe7b">IO_ROM8</a>&#160;&#160;&#160;(const volatile uint8_t*)</td></tr>
<tr class="separator:a11907779ee01abacd8fc3b81a162fe7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac75ea3c0585b8b16d43dcf36f89eae3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ac75ea3c0585b8b16d43dcf36f89eae3f">IO_ROM16</a>&#160;&#160;&#160;(const volatile uint16_t*)</td></tr>
<tr class="separator:ac75ea3c0585b8b16d43dcf36f89eae3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a309a383492733f09f05ad9b0e00efd26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a>&#160;&#160;&#160;(const volatile uint32_t*)</td></tr>
<tr class="separator:a309a383492733f09f05ad9b0e00efd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4828185f3c9c9454587fbe1447ae846c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a4828185f3c9c9454587fbe1447ae846c">IO_ROM64</a>&#160;&#160;&#160;(const volatile uint64_t*)</td></tr>
<tr class="separator:a4828185f3c9c9454587fbe1447ae846c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Address space sections</div></td></tr>
<tr class="memitem:abd8c9b7d79f49de1722611b2835cde58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#abd8c9b7d79f49de1722611b2835cde58">BOOTLOADER_BASE_ADDRESS</a>&#160;&#160;&#160;(0xFFFF0000UL)</td></tr>
<tr class="separator:abd8c9b7d79f49de1722611b2835cde58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eb0cb7fed7e154e15cb4009880a879c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a1eb0cb7fed7e154e15cb4009880a879c">IO_BASE_ADDRESS</a>&#160;&#160;&#160;(0xFFFFFE00UL)</td></tr>
<tr class="separator:a1eb0cb7fed7e154e15cb4009880a879c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">IO Device: Custom Functions Subsystem (CFS)</div></td></tr>
<tr class="memitem:a566c6de124f5fd43615678f06b870d71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a>&#160;&#160;&#160;(0xFFFFFE00UL)</td></tr>
<tr class="separator:a566c6de124f5fd43615678f06b870d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfdfc8b1dd212128994b327be3578aaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#acfdfc8b1dd212128994b327be3578aaf">CFS_SIZE</a>&#160;&#160;&#160;(64*4)</td></tr>
<tr class="separator:acfdfc8b1dd212128994b327be3578aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d7834c20bce76af25be37daa5585727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a3d7834c20bce76af25be37daa5585727">CFS_REG_0</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 0)))</td></tr>
<tr class="separator:a3d7834c20bce76af25be37daa5585727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11df2f0c391c758dada952e665c5dbc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a11df2f0c391c758dada952e665c5dbc9">CFS_REG_1</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 4)))</td></tr>
<tr class="separator:a11df2f0c391c758dada952e665c5dbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7d53853ed16dfd022c9089726fe797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a0c7d53853ed16dfd022c9089726fe797">CFS_REG_2</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 8)))</td></tr>
<tr class="separator:a0c7d53853ed16dfd022c9089726fe797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7850f16342de66791024dba19f77885a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a7850f16342de66791024dba19f77885a">CFS_REG_3</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 12)))</td></tr>
<tr class="separator:a7850f16342de66791024dba19f77885a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65fa2393198d56ac60f94e41a639733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ae65fa2393198d56ac60f94e41a639733">CFS_REG_4</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 16)))</td></tr>
<tr class="separator:ae65fa2393198d56ac60f94e41a639733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59dd2cf78c639c6ce65fb2e28d80c601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a59dd2cf78c639c6ce65fb2e28d80c601">CFS_REG_5</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 20)))</td></tr>
<tr class="separator:a59dd2cf78c639c6ce65fb2e28d80c601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9761e6c82fa2cef804326695a1633d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ae9761e6c82fa2cef804326695a1633d2">CFS_REG_6</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 24)))</td></tr>
<tr class="separator:ae9761e6c82fa2cef804326695a1633d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f2af6b2fc169d17466b7a94b2c00f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aa6f2af6b2fc169d17466b7a94b2c00f1">CFS_REG_7</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 28)))</td></tr>
<tr class="separator:aa6f2af6b2fc169d17466b7a94b2c00f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a05928b8725d87025980aa480a389e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a77a05928b8725d87025980aa480a389e">CFS_REG_8</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 32)))</td></tr>
<tr class="separator:a77a05928b8725d87025980aa480a389e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56839af4b3ddba1be57485a8e74f52b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a56839af4b3ddba1be57485a8e74f52b0">CFS_REG_9</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 36)))</td></tr>
<tr class="separator:a56839af4b3ddba1be57485a8e74f52b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22f88dd4296a14a430f5f20a4b83e55b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a22f88dd4296a14a430f5f20a4b83e55b">CFS_REG_10</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 40)))</td></tr>
<tr class="separator:a22f88dd4296a14a430f5f20a4b83e55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95daa731b03a90e453416ccd3312db6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a95daa731b03a90e453416ccd3312db6f">CFS_REG_11</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 44)))</td></tr>
<tr class="separator:a95daa731b03a90e453416ccd3312db6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fcb148c9edea70d17067329cfcddeed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6fcb148c9edea70d17067329cfcddeed">CFS_REG_12</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 48)))</td></tr>
<tr class="separator:a6fcb148c9edea70d17067329cfcddeed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d08c7296f84f2a884540fc9195d0054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a4d08c7296f84f2a884540fc9195d0054">CFS_REG_13</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 52)))</td></tr>
<tr class="separator:a4d08c7296f84f2a884540fc9195d0054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a132f47b876563c68795e1008f130cd85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a132f47b876563c68795e1008f130cd85">CFS_REG_14</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 56)))</td></tr>
<tr class="separator:a132f47b876563c68795e1008f130cd85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dd842c8b6fcbae7eca73fc47a133506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6dd842c8b6fcbae7eca73fc47a133506">CFS_REG_15</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 60)))</td></tr>
<tr class="separator:a6dd842c8b6fcbae7eca73fc47a133506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af60431d37fbbdc9e2bb3e62df0b05bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#af60431d37fbbdc9e2bb3e62df0b05bff">CFS_REG_16</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 64)))</td></tr>
<tr class="separator:af60431d37fbbdc9e2bb3e62df0b05bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09553c1d3e4f83a14be31e5e16565a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a09553c1d3e4f83a14be31e5e16565a03">CFS_REG_17</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 68)))</td></tr>
<tr class="separator:a09553c1d3e4f83a14be31e5e16565a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9358565e35f7bec1ef1eba1fefbb4ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#af9358565e35f7bec1ef1eba1fefbb4ec">CFS_REG_18</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 72)))</td></tr>
<tr class="separator:af9358565e35f7bec1ef1eba1fefbb4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230caa1dce9fb39fa3068da353b5a820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a230caa1dce9fb39fa3068da353b5a820">CFS_REG_19</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 76)))</td></tr>
<tr class="separator:a230caa1dce9fb39fa3068da353b5a820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa75f5346b2ca8affe1e5e22b68151a5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aa75f5346b2ca8affe1e5e22b68151a5f">CFS_REG_20</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 80)))</td></tr>
<tr class="separator:aa75f5346b2ca8affe1e5e22b68151a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf9bf0bff14925cbfd0dcce76df63beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#abf9bf0bff14925cbfd0dcce76df63beb">CFS_REG_21</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 84)))</td></tr>
<tr class="separator:abf9bf0bff14925cbfd0dcce76df63beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f1b32c5c3986dafdfbffc649a6435a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a61f1b32c5c3986dafdfbffc649a6435a">CFS_REG_22</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 88)))</td></tr>
<tr class="separator:a61f1b32c5c3986dafdfbffc649a6435a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a917ff03fd4bfcfbfce3371f666077b8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a917ff03fd4bfcfbfce3371f666077b8c">CFS_REG_23</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 92)))</td></tr>
<tr class="separator:a917ff03fd4bfcfbfce3371f666077b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ec78f8deb420ae12395d5bcbdddb50c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6ec78f8deb420ae12395d5bcbdddb50c">CFS_REG_24</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 96)))</td></tr>
<tr class="separator:a6ec78f8deb420ae12395d5bcbdddb50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6562e8aa8e8edfa849fc16ea5cc4b894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6562e8aa8e8edfa849fc16ea5cc4b894">CFS_REG_25</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 100)))</td></tr>
<tr class="separator:a6562e8aa8e8edfa849fc16ea5cc4b894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30af052d9f8efeb3d7a102a6f3c7a13c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a30af052d9f8efeb3d7a102a6f3c7a13c">CFS_REG_26</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 104)))</td></tr>
<tr class="separator:a30af052d9f8efeb3d7a102a6f3c7a13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75db5d5cbb1c90833ca0d3872bc6de4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a75db5d5cbb1c90833ca0d3872bc6de4d">CFS_REG_27</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 108)))</td></tr>
<tr class="separator:a75db5d5cbb1c90833ca0d3872bc6de4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad100a564bc875246e7ce487d685088a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ad100a564bc875246e7ce487d685088a7">CFS_REG_28</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 112)))</td></tr>
<tr class="separator:ad100a564bc875246e7ce487d685088a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade532282259cef92c1bf7b2a1edbddf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ade532282259cef92c1bf7b2a1edbddf2">CFS_REG_29</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 116)))</td></tr>
<tr class="separator:ade532282259cef92c1bf7b2a1edbddf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af497b0ffeaf5060e9045e76d95573b33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#af497b0ffeaf5060e9045e76d95573b33">CFS_REG_30</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 120)))</td></tr>
<tr class="separator:af497b0ffeaf5060e9045e76d95573b33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8009ea28983838c23d9c8513d190406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ac8009ea28983838c23d9c8513d190406">CFS_REG_31</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 124)))</td></tr>
<tr class="separator:ac8009ea28983838c23d9c8513d190406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">IO Device: General Purpose Input/Output Port Unit (GPIO)</div></td></tr>
<tr class="memitem:acce3b8a909ed8b957b4e411dfb7cbd91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#acce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a>&#160;&#160;&#160;(0xFFFFFF80UL)</td></tr>
<tr class="separator:acce3b8a909ed8b957b4e411dfb7cbd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7bb5ee298ab66af5712ae15237c96f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ad7bb5ee298ab66af5712ae15237c96f3">GPIO_SIZE</a>&#160;&#160;&#160;(2*4)</td></tr>
<tr class="separator:ad7bb5ee298ab66af5712ae15237c96f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be6a0cc9aa65da1d4ee5751b4085853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a7be6a0cc9aa65da1d4ee5751b4085853">GPIO_INPUT</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#acce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 0)))</td></tr>
<tr class="separator:a7be6a0cc9aa65da1d4ee5751b4085853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0db9fe8a278e6ab7c5c6f14fe58e5eb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a0db9fe8a278e6ab7c5c6f14fe58e5eb1">GPIO_OUTPUT</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#acce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 4)))</td></tr>
<tr class="separator:a0db9fe8a278e6ab7c5c6f14fe58e5eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">IO Device: Machine System Timer (MTIME)</div></td></tr>
<tr class="memitem:aeb17defe939b5eb7ce0e49ad07af56ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aeb17defe939b5eb7ce0e49ad07af56ff">MTIME_BASE</a>&#160;&#160;&#160;(0xFFFFFF90UL)</td></tr>
<tr class="separator:aeb17defe939b5eb7ce0e49ad07af56ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb910d6af7977deca4edc233e32fe3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a3bb910d6af7977deca4edc233e32fe3e">MTIME_SIZE</a>&#160;&#160;&#160;(4*4)</td></tr>
<tr class="separator:a3bb910d6af7977deca4edc233e32fe3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a029adc8acca68afa831839f5f6f3677c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a029adc8acca68afa831839f5f6f3677c">MTIME_LO</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#aeb17defe939b5eb7ce0e49ad07af56ff">MTIME_BASE</a> + 0)))</td></tr>
<tr class="separator:a029adc8acca68afa831839f5f6f3677c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55716ae75c8f96deba44560f582939e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a55716ae75c8f96deba44560f582939e1">MTIME_HI</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#aeb17defe939b5eb7ce0e49ad07af56ff">MTIME_BASE</a> + 4)))</td></tr>
<tr class="separator:a55716ae75c8f96deba44560f582939e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a9b4246b066febfbbfc5d10c6c615b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a9a9b4246b066febfbbfc5d10c6c615b6">MTIMECMP_LO</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#aeb17defe939b5eb7ce0e49ad07af56ff">MTIME_BASE</a> + 8)))</td></tr>
<tr class="separator:a9a9b4246b066febfbbfc5d10c6c615b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03028fc249ae6f2fc18f1a4c4dab8741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a03028fc249ae6f2fc18f1a4c4dab8741">MTIMECMP_HI</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#aeb17defe939b5eb7ce0e49ad07af56ff">MTIME_BASE</a> + 12)))</td></tr>
<tr class="separator:a03028fc249ae6f2fc18f1a4c4dab8741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86dbc666da56fe7a39ea928f97c79299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a86dbc666da56fe7a39ea928f97c79299">MTIME</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a24a030e9cb11740f78d45254e1a012f5">IO_REG64</a> (&amp;<a class="el" href="neorv32_8h.html#a029adc8acca68afa831839f5f6f3677c">MTIME_LO</a>)))</td></tr>
<tr class="separator:a86dbc666da56fe7a39ea928f97c79299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bfc9a5f5652e45370287e73011ad03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a4bfc9a5f5652e45370287e73011ad03c">MTIMECMP</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a24a030e9cb11740f78d45254e1a012f5">IO_REG64</a> (&amp;<a class="el" href="neorv32_8h.html#a9a9b4246b066febfbbfc5d10c6c615b6">MTIMECMP_LO</a>)))</td></tr>
<tr class="separator:a4bfc9a5f5652e45370287e73011ad03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">IO Device: System Configuration Info Memory (SYSINFO)</div></td></tr>
<tr class="memitem:aaa99a4472693d0b3dcf1f4f4874c75f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aaa99a4472693d0b3dcf1f4f4874c75f5">SYSINFO_BASE</a>&#160;&#160;&#160;(0xFFFFFFE0UL)</td></tr>
<tr class="separator:aaa99a4472693d0b3dcf1f4f4874c75f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c30c75fd81a3d44af73f0a13d9a50b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab8c30c75fd81a3d44af73f0a13d9a50b">SYSINFO_SIZE</a>&#160;&#160;&#160;(8*4)</td></tr>
<tr class="separator:ab8c30c75fd81a3d44af73f0a13d9a50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace0f30d1fb10e945b71a24511756072e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ace0f30d1fb10e945b71a24511756072e">SYSINFO_CLK</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a> (<a class="el" href="neorv32_8h.html#aaa99a4472693d0b3dcf1f4f4874c75f5">SYSINFO_BASE</a> + 0)))</td></tr>
<tr class="separator:ace0f30d1fb10e945b71a24511756072e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6e04b8084114bc7234a125ab529bbd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#af6e04b8084114bc7234a125ab529bbd4">SYSINFO_USER_CODE</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a> (<a class="el" href="neorv32_8h.html#aaa99a4472693d0b3dcf1f4f4874c75f5">SYSINFO_BASE</a> + 4)))</td></tr>
<tr class="separator:af6e04b8084114bc7234a125ab529bbd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a575d3048e6020f83e0c9d0e09b85dc4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a575d3048e6020f83e0c9d0e09b85dc4c">SYSINFO_FEATURES</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a> (<a class="el" href="neorv32_8h.html#aaa99a4472693d0b3dcf1f4f4874c75f5">SYSINFO_BASE</a> + 8)))</td></tr>
<tr class="separator:a575d3048e6020f83e0c9d0e09b85dc4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a1b67b65dfefc4bf1f779d47afe84a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a40a1b67b65dfefc4bf1f779d47afe84a">SYSINFO_CACHE</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a> (<a class="el" href="neorv32_8h.html#aaa99a4472693d0b3dcf1f4f4874c75f5">SYSINFO_BASE</a> + 12)))</td></tr>
<tr class="separator:a40a1b67b65dfefc4bf1f779d47afe84a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bc646cc27e1f325fc3e6fb80f71553b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6bc646cc27e1f325fc3e6fb80f71553b">SYSINFO_ISPACE_BASE</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a> (<a class="el" href="neorv32_8h.html#aaa99a4472693d0b3dcf1f4f4874c75f5">SYSINFO_BASE</a> + 16)))</td></tr>
<tr class="separator:a6bc646cc27e1f325fc3e6fb80f71553b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfff9f87856611047e45adf1335c6938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#adfff9f87856611047e45adf1335c6938">SYSINFO_DSPACE_BASE</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a> (<a class="el" href="neorv32_8h.html#aaa99a4472693d0b3dcf1f4f4874c75f5">SYSINFO_BASE</a> + 20)))</td></tr>
<tr class="separator:adfff9f87856611047e45adf1335c6938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23346004c3e1413d31781420a3caac17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a23346004c3e1413d31781420a3caac17">SYSINFO_IMEM_SIZE</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a> (<a class="el" href="neorv32_8h.html#aaa99a4472693d0b3dcf1f4f4874c75f5">SYSINFO_BASE</a> + 24)))</td></tr>
<tr class="separator:a23346004c3e1413d31781420a3caac17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab621f632e487f9400711559615782a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab621f632e487f9400711559615782a36">SYSINFO_DMEM_SIZE</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a> (<a class="el" href="neorv32_8h.html#aaa99a4472693d0b3dcf1f4f4874c75f5">SYSINFO_BASE</a> + 28)))</td></tr>
<tr class="separator:ab621f632e487f9400711559615782a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ac065a8cc32eed9a69ea1798492a69f49"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49">NEORV32_CSR_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a625f606c14fd4d7224d7109e10508e7a">CSR_FFLAGS</a> = 0x001
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7f198c465959dde37b7056dd06d45812">CSR_FRM</a> = 0x002
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a5e1abf46b4f55bd18e1d132b32696ab6">CSR_FCSR</a> = 0x003
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad0e5de789d6390f750b8af03cdd15450">CSR_MSTATUS</a> = 0x300
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ade079242596ce14ce1ba9842ed29b84c">CSR_MISA</a> = 0x301
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49acc0f9f5f3b5702f1b57f2ba3b6b62610">CSR_MIE</a> = 0x304
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aa632d218400268df6dc6b289ff088d21">CSR_MTVEC</a> = 0x305
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a1860dd9579906c67a3565063043dcf78">CSR_MCOUNTEREN</a> = 0x306
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a3ce1dc0e2810f0df78feaa1c607a5ca6">CSR_MCOUNTINHIBIT</a> = 0x320
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a4a93ac5ab276cfd2f9cd296c8ce1bff6">CSR_MHPMEVENT3</a> = 0x323
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ab5f998725e002ffc2ff516ee973fe459">CSR_MHPMEVENT4</a> = 0x324
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a2524659ca2785af51af7acf9cd560a9d">CSR_MHPMEVENT5</a> = 0x325
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a1cfa1e3bc3c8a1c9a86c251a510d11cd">CSR_MHPMEVENT6</a> = 0x326
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a2e53e6e01ca8d1b801f6dfba602f3f59">CSR_MHPMEVENT7</a> = 0x327
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad6296ca83bbe1280624f3c21adbd8a79">CSR_MHPMEVENT8</a> = 0x328
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49af6727a9bdd60ccf020812095b7396632">CSR_MHPMEVENT9</a> = 0x329
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a23850b1804966cde2c1e84cde752d512">CSR_MHPMEVENT10</a> = 0x32a
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7fb1de2019dd2b548084d5ca1630efbf">CSR_MHPMEVENT11</a> = 0x32b
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad648b5ece209d47e9484fd7aa83e8e5f">CSR_MHPMEVENT12</a> = 0x32c
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8c31899b81bb5dba9b92a0f0ca71aea6">CSR_MHPMEVENT13</a> = 0x32d
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a964a6a50d0138447fad47e9c982a7ba4">CSR_MHPMEVENT14</a> = 0x32e
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a06dfdeed757606529e4a99c033691b54">CSR_MHPMEVENT15</a> = 0x32f
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a076a9412f83fab082d83f53304e598fb">CSR_MHPMEVENT16</a> = 0x330
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac86401295eaaf3d72805f9ede4c7b363">CSR_MHPMEVENT17</a> = 0x331
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a40812655e9aeafe1e22d14e94cdf9a7f">CSR_MHPMEVENT18</a> = 0x332
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad32241545b091e590160cd607feccd4c">CSR_MHPMEVENT19</a> = 0x333
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a6da54fa60583c688291fe9a894e0d2de">CSR_MHPMEVENT20</a> = 0x334
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a526b3e6aba91dbded6c298909b9db730">CSR_MHPMEVENT21</a> = 0x335
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a9bed325c00c2b8210860267253803e23">CSR_MHPMEVENT22</a> = 0x336
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a3d7a3542ffce08f974edf8e2762cc27d">CSR_MHPMEVENT23</a> = 0x337
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a69d618b0e8b15604a7376e733647ecb7">CSR_MHPMEVENT24</a> = 0x338
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ace04ffb406cdb76ebef77b04d23e347e">CSR_MHPMEVENT25</a> = 0x339
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7db301fae9620b6ba9249cb026b06442">CSR_MHPMEVENT26</a> = 0x33a
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a9e10f6c30eb8c58524cbd25f867166b5">CSR_MHPMEVENT27</a> = 0x33b
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49adc7e7511ee2dd7a33ed5b66bb5ab2050">CSR_MHPMEVENT28</a> = 0x33c
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49afb494566f93f96b69112ad739af86da0">CSR_MHPMEVENT29</a> = 0x33d
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ae77ea9868e45d6047b32fb29b71fffff">CSR_MHPMEVENT30</a> = 0x33e
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a39e1dbf430d3b28f77c5cfe3e52fbcd1">CSR_MHPMEVENT31</a> = 0x33f
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ae29976bb072639975ad0cdb985c7f004">CSR_MSCRATCH</a> = 0x340
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a5d60a25a66754066589e8facb7d41153">CSR_MEPC</a> = 0x341
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a2e14b57fee5376741634db7980a5005b">CSR_MCAUSE</a> = 0x342
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a76d30359e3b54197fb53f9939734cf1e">CSR_MTVAL</a> = 0x343
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49addb485275c954d1181d5bd4e4609082c">CSR_MIP</a> = 0x344
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49af1a79349e46a4829af78d2cdfd0dc44f">CSR_PMPCFG0</a> = 0x3a0
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a22eea318ec1ac72cc14e133b71ef4b16">CSR_PMPCFG1</a> = 0x3a1
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a0c9492f6b956f088847f72b28e7b1446">CSR_PMPCFG2</a> = 0x3a2
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a067ed3778590ae97dc9b16069f0ed850">CSR_PMPCFG3</a> = 0x3a3
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a2e1ff8e4cd6f2310f1eefd18d1b312a9">CSR_PMPCFG4</a> = 0x3a4
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac08b528aeae496384248f97f99ed2575">CSR_PMPCFG5</a> = 0x3a5
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a5979e4b07bb368c9ab709b3273200361">CSR_PMPCFG6</a> = 0x3a6
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a36d980bcbb8549d14ac53056d852a611">CSR_PMPCFG7</a> = 0x3a7
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8c16518d27d1dfd1c542decc192a83e5">CSR_PMPCFG8</a> = 0x3a8
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7f4ac438a50a30e7ce8aad08a1845b97">CSR_PMPCFG9</a> = 0x3a9
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad00ee8b17516cb8e5b4f2efb4c283db2">CSR_PMPCFG10</a> = 0x3aa
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a400eb44cab249620e9bf7bd81be936f4">CSR_PMPCFG11</a> = 0x3ab
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a95ae72806783dcddf6d73b040989c3a4">CSR_PMPCFG12</a> = 0x3ac
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad6b9f888143a644b431756cf9663eb38">CSR_PMPCFG13</a> = 0x3ad
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a427ca5df8ac9539df601ae537edabcd8">CSR_PMPCFG14</a> = 0x3ae
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac06ae205ba1e00d451d787d0d8d3027c">CSR_PMPCFG15</a> = 0x3af
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8941071db6145d34fff842249c0dcb9f">CSR_PMPADDR0</a> = 0x3b0
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a6a2933f3a1fa243de02db8a795e3ca41">CSR_PMPADDR1</a> = 0x3b1
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aa0b8c0561e8a778dce9c3b86499ffc50">CSR_PMPADDR2</a> = 0x3b2
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a89bad989197e9358563557311b3c97e9">CSR_PMPADDR3</a> = 0x3b3
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ace4529c53ad2d46767f86d920eada507">CSR_PMPADDR4</a> = 0x3b4
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad9e78f71409fd7783cc2ae7c28b5e42c">CSR_PMPADDR5</a> = 0x3b5
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49af57b5b7b57cd6e8b3489a27dfd702444">CSR_PMPADDR6</a> = 0x3b6
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ae8ea19cf3e527dbc0d36a43dfd1b7346">CSR_PMPADDR7</a> = 0x3b7
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aec68bf7e26e44170c24599f7c6a8365b">CSR_PMPADDR8</a> = 0x3b8
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a54d38c8cf364d886eb7ac64463eedf77">CSR_PMPADDR9</a> = 0x3b9
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad97b6fe934a3bed6b02d0c8d81165d60">CSR_PMPADDR10</a> = 0x3ba
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a3e5708c0f79cf58ae761b6bb8c2a4383">CSR_PMPADDR11</a> = 0x3bb
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a23026793ee53c8d55d23f63195368a6b">CSR_PMPADDR12</a> = 0x3bc
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a30879e88b250d3e94d9d9e728ffcc2cc">CSR_PMPADDR13</a> = 0x3bd
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a91a8b5008b4e08ab34c1516e21bf0ba8">CSR_PMPADDR14</a> = 0x3be
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a6879b4bf5d2db92d236b9091df4841f2">CSR_PMPADDR15</a> = 0x3bf
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7000f9cb7f349679a29bf54ec4c03122">CSR_PMPADDR16</a> = 0x3c0
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a940428bc19dc8623a31634955f955832">CSR_PMPADDR17</a> = 0x3c1
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a2e5d2804b9eecd85a48d56a5b5260d31">CSR_PMPADDR18</a> = 0x3c2
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8375bf276893169b7cd042da74e3988a">CSR_PMPADDR19</a> = 0x3c3
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aa254a0531492ecc29832658126de1f94">CSR_PMPADDR20</a> = 0x3c4
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a9bf936eefbf4dcd1d2b0c1d128638f49">CSR_PMPADDR21</a> = 0x3c5
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a4d7ef55a9deb836dae2da510ba994f04">CSR_PMPADDR22</a> = 0x3c6
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a3871327e56884ddc76306c0c9f13073e">CSR_PMPADDR23</a> = 0x3c7
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a45cc9464baeb154ce8108eb71a6cac21">CSR_PMPADDR24</a> = 0x3c8
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aa3dfccf683bc3177e0102f90ee70afb5">CSR_PMPADDR25</a> = 0x3c9
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ab0614ba409db3663674885e1eccf70bc">CSR_PMPADDR26</a> = 0x3ca
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac43a0622a9fe1c67259bd0bb87aa3ffc">CSR_PMPADDR27</a> = 0x3cb
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aee308d76710f4b8e05e537616236cbf1">CSR_PMPADDR28</a> = 0x3cc
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a5729f410c96e6ffbcd4c945f37848f45">CSR_PMPADDR29</a> = 0x3cd
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a19d4a4662aecc41fc8dc3ebd43fd1f5e">CSR_PMPADDR30</a> = 0x3ce
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad49af99bdc7a85294fe8e3201ae5dfc4">CSR_PMPADDR31</a> = 0x3cf
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ab0ecc73564f876bcd7d7864c79334773">CSR_PMPADDR32</a> = 0x3d0
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aac9e32ac080e1b43c19a74bc8172eee6">CSR_PMPADDR33</a> = 0x3d1
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a331662b3727bc8041984f368b5766193">CSR_PMPADDR34</a> = 0x3d2
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49af4463fc064f321350883404278e9885f">CSR_PMPADDR35</a> = 0x3d3
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad8aa486240256014996ee40bb08fd27e">CSR_PMPADDR36</a> = 0x3d4
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad2bc8dccba7af97de9c893d3f17c2835">CSR_PMPADDR37</a> = 0x3d5
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a4300474e2e300bdf3085df4cdaa39fb9">CSR_PMPADDR38</a> = 0x3d6
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a6b0d276105880d84ad17361b74621492">CSR_PMPADDR39</a> = 0x3d7
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a9257fdc4effa03f4286018e93aa20fe5">CSR_PMPADDR40</a> = 0x3d8
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a01ffd6d0cc8d2deb701b52d2a4a4c138">CSR_PMPADDR41</a> = 0x3d9
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a0384a0403f93bfe97935c649d3aee723">CSR_PMPADDR42</a> = 0x3da
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a9ff10c93633be81035205de393ae6436">CSR_PMPADDR43</a> = 0x3db
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac5f47ae8b8089e6bc7eafb4bdc9d37da">CSR_PMPADDR44</a> = 0x3dc
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a0a4f1854d437c8aaf97df3d3e621efb7">CSR_PMPADDR45</a> = 0x3dd
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad12dfdfb2c15c01d55ca7c599a6c481e">CSR_PMPADDR46</a> = 0x3de
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49af45dc8793205c09b749daa601c74575c">CSR_PMPADDR47</a> = 0x3df
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a283d603165faf9336c2b5bf114d14890">CSR_PMPADDR48</a> = 0x3e0
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aada916a6309e13c6477fceb106df76eb">CSR_PMPADDR49</a> = 0x3e1
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a3e6b963f145b6e0650cd728c97baea41">CSR_PMPADDR50</a> = 0x3e2
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ab3a2ea425b0dce6779dcfbb0b3d68229">CSR_PMPADDR51</a> = 0x3e3
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a296a14a5a0e10046ca8f7c9eb58f71af">CSR_PMPADDR52</a> = 0x3e4
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aae0c4845e4c448208ff582c14bee8433">CSR_PMPADDR53</a> = 0x3e5
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac94f4b36a5f1e5b5764e934dca40b109">CSR_PMPADDR54</a> = 0x3e6
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a0f49a08821d7e3458ff10ff331eadad1">CSR_PMPADDR55</a> = 0x3e7
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a1ae8dbefcc7559ecc485f6545b08b784">CSR_PMPADDR56</a> = 0x3e8
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a984a56bbcccf5e404069be16c918231a">CSR_PMPADDR57</a> = 0x3e9
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a9a362d22f611e36f5df8316a0f93c98f">CSR_PMPADDR58</a> = 0x3ea
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a2d9a377d9d135cb6285f304ebec2a144">CSR_PMPADDR59</a> = 0x3eb
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a20e048cf8af704ff70c8b2039374dbdb">CSR_PMPADDR60</a> = 0x3ec
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a0ac881337090c7240455aa12251b1cc7">CSR_PMPADDR61</a> = 0x3ed
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8eba7fd134bd8616555ce34f0657755b">CSR_PMPADDR62</a> = 0x3ee
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8ccc8be05d0c78010a0656f08fe9c038">CSR_PMPADDR63</a> = 0x3ef
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a32c22641ed66c6d20902306a2b1fad77">CSR_MCYCLE</a> = 0xb00
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a98f5e2cf2d5dbb0125a222b0065c86eb">CSR_MINSTRET</a> = 0xb02
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ae0a96f499dcde474af6ee620fbb1ebdc">CSR_MHPMCOUNTER3</a> = 0xb03
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a9b84bd948dd52a7779b5fd16beddaab9">CSR_MHPMCOUNTER4</a> = 0xb04
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49af15d389bb8f91c989df488d231666394">CSR_MHPMCOUNTER5</a> = 0xb05
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49af65b9e99b9cadb3cb8d37f97cdbfeb9d">CSR_MHPMCOUNTER6</a> = 0xb06
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a919f39b0d299feb80403b42a466de444">CSR_MHPMCOUNTER7</a> = 0xb07
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a5a4cde90c547e913bddc719b3ab75e79">CSR_MHPMCOUNTER8</a> = 0xb08
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a18c2a249f1f7852f42f9e10dc59d46bb">CSR_MHPMCOUNTER9</a> = 0xb09
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a575e5342d8ec304c32dbbe99d6fd6c0f">CSR_MHPMCOUNTER10</a> = 0xb0a
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8840b3d4f45453fc96813ccb369a68e5">CSR_MHPMCOUNTER11</a> = 0xb0b
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a1328a226d36d23cc81740397bde47a4e">CSR_MHPMCOUNTER12</a> = 0xb0c
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a9bdd102877ff50d38c86c3d741aeb4b0">CSR_MHPMCOUNTER13</a> = 0xb0d
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49adae22d860d8162e15120051951e45229">CSR_MHPMCOUNTER14</a> = 0xb0e
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a20400929087fabba410a098667d2d4ff">CSR_MHPMCOUNTER15</a> = 0xb0f
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49af03bdbb9ad8b1d1f66c6688edb58dc58">CSR_MHPMCOUNTER16</a> = 0xb10
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac940a92c502e556c0756e1461aa8fe14">CSR_MHPMCOUNTER17</a> = 0xb11
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aaf82139acbd45d0b51bda730bcc0da8c">CSR_MHPMCOUNTER18</a> = 0xb12
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a77ff40944c1f3d85a1bd8b151477ccf0">CSR_MHPMCOUNTER19</a> = 0xb13
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a515df8be990beb2407384d77f86dbfaa">CSR_MHPMCOUNTER20</a> = 0xb14
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a3ba77627faee546e464b19efdeea52d9">CSR_MHPMCOUNTER21</a> = 0xb15
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a0d36dc98f4cf150ffe0b41fe152f6361">CSR_MHPMCOUNTER22</a> = 0xb16
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a02e88e4e75f123ab09bcae0f437bbc6e">CSR_MHPMCOUNTER23</a> = 0xb17
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a438b7c233f68d1f4e5d21e016acbeb5f">CSR_MHPMCOUNTER24</a> = 0xb18
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac450f3e72a17dec1540775d44457b170">CSR_MHPMCOUNTER25</a> = 0xb19
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a0cb124102f8d2a5344c9e41f44fb8bb8">CSR_MHPMCOUNTER26</a> = 0xb1a
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a10ed52d5adeaf0b442264ea79fc22e2b">CSR_MHPMCOUNTER27</a> = 0xb1b
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8ff7ff3df4b3a015241949067517420f">CSR_MHPMCOUNTER28</a> = 0xb1c
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a5d017d66359f3eb3a38c585418774095">CSR_MHPMCOUNTER29</a> = 0xb1d
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7c39787ae9685f992478ae3e7667a089">CSR_MHPMCOUNTER30</a> = 0xb1e
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49acf06cf2971f9c688ebfbc97bed76b75c">CSR_MHPMCOUNTER31</a> = 0xb1f
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a28fcfd06ca1012c19cf053e57689687b">CSR_MCYCLEH</a> = 0xb80
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49afffb28b62b9baa127ae3bad919208988">CSR_MINSTRETH</a> = 0xb82
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a252980a4da90c1f5c1ef85d164f72f25">CSR_MHPMCOUNTER3H</a> = 0xb83
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a2e9cfbf3c2828dd4bd92d2b8a1c99f85">CSR_MHPMCOUNTER4H</a> = 0xb84
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7648dd0a47007d44a14e95ba47726599">CSR_MHPMCOUNTER5H</a> = 0xb85
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a49b7bc2df67a6c73a68757de9b218f77">CSR_MHPMCOUNTER6H</a> = 0xb86
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac0183bb6f357ed33136493ae7ded987a">CSR_MHPMCOUNTER7H</a> = 0xb87
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a9e75518df7d14a009e3a0d5588641ddc">CSR_MHPMCOUNTER8H</a> = 0xb88
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7341886c7a4aed6fc7d8677c016a2cb8">CSR_MHPMCOUNTER9H</a> = 0xb89
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a1e41d2b27d7e8da14871852d81123cfd">CSR_MHPMCOUNTER10H</a> = 0xb8a
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7fd76fcfc0d0dd47e112786bea5e4071">CSR_MHPMCOUNTER11H</a> = 0xb8b
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a332ec2b0740f8e899a1b2ec86f7ee9f2">CSR_MHPMCOUNTER12H</a> = 0xb8c
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a5de5c5a036dc594a554d37df9ccf657d">CSR_MHPMCOUNTER13H</a> = 0xb8d
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac65bab6fd71439600c8fc549171251fa">CSR_MHPMCOUNTER14H</a> = 0xb8e
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49af609807e2917f73e27e5f27b38a0fa46">CSR_MHPMCOUNTER15H</a> = 0xb8f
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7102d25d9fca4b1e1b845f2b0d6d59bc">CSR_MHPMCOUNTER16H</a> = 0xb90
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8dede80ba429a9df100c9f1a8053252d">CSR_MHPMCOUNTER17H</a> = 0xb91
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a115fa77e84df5b7aeee2ef8da0df7504">CSR_MHPMCOUNTER18H</a> = 0xb92
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49abec4039ebaa1707855b2608e02bc7230">CSR_MHPMCOUNTER19H</a> = 0xb93
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a73154a36196df05f0aa671cf25d8657a">CSR_MHPMCOUNTER20H</a> = 0xb94
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8d0cbc12db32df8f72d43ab1bf23d99a">CSR_MHPMCOUNTER21H</a> = 0xb95
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac4fee476c94945e2f9bb4bb220bb6c29">CSR_MHPMCOUNTER22H</a> = 0xb96
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a4fa7c7fdee91095bce78cea4a83a323c">CSR_MHPMCOUNTER23H</a> = 0xb97
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a89d576eaf4dcb08d29986315438227d3">CSR_MHPMCOUNTER24H</a> = 0xb98
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a3cdf855e91971bca38ea89a0a6f6e970">CSR_MHPMCOUNTER25H</a> = 0xb99
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ae138eda0e2e55a987288641f648f2c43">CSR_MHPMCOUNTER26H</a> = 0xb9a
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a39bde723514e9ee915def5c6b87c7d15">CSR_MHPMCOUNTER27H</a> = 0xb9b
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a7d8c02c9b321a5853bfbafa7c05fa32a">CSR_MHPMCOUNTER28H</a> = 0xb9c
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8af261caff987d9cf7559188948f5058">CSR_MHPMCOUNTER29H</a> = 0xb9d
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a37c9632e8575781372028e2526875cf6">CSR_MHPMCOUNTER30H</a> = 0xb9e
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a646124dfdaf8cd203a02eaceb6628c91">CSR_MHPMCOUNTER31H</a> = 0xb9f
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aaaf0f6b17a06d5922bcfdb47b382137e">CSR_CYCLE</a> = 0xc00
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aab7c4abcc9a7d6c55c0f28dded7f8b59">CSR_TIME</a> = 0xc01
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a8144da8cd8691ac54aa0712685865b66">CSR_INSTRET</a> = 0xc02
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49aa276bedb7dab28935163397b4879f6db">CSR_CYCLEH</a> = 0xc80
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ac5e2ba343def2324fe674bff159e0b07">CSR_TIMEH</a> = 0xc81
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a9b66978d76260283007d399fc735d153">CSR_INSTRETH</a> = 0xc82
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49af5c5a21909aaca2b57f9a15f4bac246b">CSR_MVENDORID</a> = 0xf11
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49ad95cb95266533123447ff0e917f890e4">CSR_MARCHID</a> = 0xf12
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a06d39cf0f13d6401dcf426d56149c8cd">CSR_MIMPID</a> = 0xf13
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a6ba48e2306ae92f498552e1ea04d6790">CSR_MHARTID</a> = 0xf14
, <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49a3d9d57108b1f5e2cd84e06be9075037c">CSR_MZEXT</a> = 0xfc0
<br />
 }</td></tr>
<tr class="separator:ac065a8cc32eed9a69ea1798492a69f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b70a2334131e7589d84c1ee96de485"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a76b70a2334131e7589d84c1ee96de485">NEORV32_CSR_MSTATUS_enum</a> { <a class="el" href="neorv32_8h.html#a76b70a2334131e7589d84c1ee96de485ae2603e365b3f1abfb46d53ed6b13dc56">CSR_MSTATUS_MIE</a> = 3
, <a class="el" href="neorv32_8h.html#a76b70a2334131e7589d84c1ee96de485aaa1d482f828ac9cafc40fcfc298bec34">CSR_MSTATUS_MPIE</a> = 7
, <a class="el" href="neorv32_8h.html#a76b70a2334131e7589d84c1ee96de485af0ae9aca74144aa7dbdf656f71cc5c97">CSR_MSTATUS_MPP_L</a> = 11
, <a class="el" href="neorv32_8h.html#a76b70a2334131e7589d84c1ee96de485a8067c609c2360cab3bafa3c43e03dbf0">CSR_MSTATUS_MPP_H</a> = 12
 }</td></tr>
<tr class="separator:a76b70a2334131e7589d84c1ee96de485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d3c6aaee79b679e954c54563d7ee500"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6d3c6aaee79b679e954c54563d7ee500">NEORV32_CSR_MCOUNTEREN_enum</a> { <a class="el" href="neorv32_8h.html#a6d3c6aaee79b679e954c54563d7ee500a3d0c8ff6ba2c557cb5b5d353bdb95790">CSR_MCOUNTEREN_CY</a> = 0
, <a class="el" href="neorv32_8h.html#a6d3c6aaee79b679e954c54563d7ee500addf7b5c2b3342935f9d1171146b4d4b1">CSR_MCOUNTEREN_TM</a> = 1
, <a class="el" href="neorv32_8h.html#a6d3c6aaee79b679e954c54563d7ee500a97e36c94b71fa2f9a805bbe47b0bc1b5">CSR_MCOUNTEREN_IR</a> = 2
 }</td></tr>
<tr class="separator:a6d3c6aaee79b679e954c54563d7ee500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6886ca6858d57854495986ef9b5cbfe"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfe">NEORV32_CSR_MCOUNTINHIBIT_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea201ac39b0eba389b0d02c3951a3311a3">CSR_MCOUNTINHIBIT_CY</a> = 0
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea5f182f39f9a4b871a097a51e57865bfa">CSR_MCOUNTINHIBIT_IR</a> = 2
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfeaf7020159e0ba346561bfba101d22c752">CSR_MCOUNTINHIBIT_HPM3</a> = 3
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea40427b799da049413c5536afa623c61d">CSR_MCOUNTINHIBIT_HPM4</a> = 4
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea2769a6e6a75f2f903523e4e95a899bb6">CSR_MCOUNTINHIBIT_HPM5</a> = 5
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfead55b6af15841617d7dca3ab4fab893db">CSR_MCOUNTINHIBIT_HPM6</a> = 6
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea3b3571fceb687da2d3807b0e59bdf7ab">CSR_MCOUNTINHIBIT_HPM7</a> = 7
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfeabd21344124eda4402523203185a58b8a">CSR_MCOUNTINHIBIT_HPM8</a> = 8
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea0f207455df0fed75fa68ba49c435889a">CSR_MCOUNTINHIBIT_HPM9</a> = 9
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea9517cd32744c5064fa30780f911cd22e">CSR_MCOUNTINHIBIT_HPM10</a> = 10
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfeacaf997fe8b912596224e2bb632e6a806">CSR_MCOUNTINHIBIT_HPM11</a> = 11
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea8d866a4c815d8ba890a1e00ce9600486">CSR_MCOUNTINHIBIT_HPM12</a> = 12
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfead9f6c4eb4284ee82b9e8d0c79f62b3ed">CSR_MCOUNTINHIBIT_HPM13</a> = 13
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfeaa83c0688869b1c43de0c4474e940f987">CSR_MCOUNTINHIBIT_HPM14</a> = 14
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea0b547cb5876c0e7956e3d062e0784085">CSR_MCOUNTINHIBIT_HPM15</a> = 15
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea68aba71ea77aba4005fb24a945ef38e4">CSR_MCOUNTINHIBIT_HPM16</a> = 16
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea8d57acf13a086635a63bc13ccdf479b3">CSR_MCOUNTINHIBIT_HPM17</a> = 17
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfeaa680d196d2ba0e403801a860bb9d8ce0">CSR_MCOUNTINHIBIT_HPM18</a> = 18
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea3683e296caafe771b6dd57f4cf86f3dc">CSR_MCOUNTINHIBIT_HPM19</a> = 19
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfeaeb4b1b6abafd22eec0764d5503878cca">CSR_MCOUNTINHIBIT_HPM20</a> = 20
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea1dc0276a5354c805ac56fd46c5037d38">CSR_MCOUNTINHIBIT_HPM21</a> = 21
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfeaf1b6153a0c664367bfefb78b2ca8b34e">CSR_MCOUNTINHIBIT_HPM22</a> = 22
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea85c0c2b2a5101380dec72516dda1a904">CSR_MCOUNTINHIBIT_HPM23</a> = 23
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea74ec85a2e94aa0b9e8af29401ef7ecb1">CSR_MCOUNTINHIBIT_HPM24</a> = 24
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfeaee2b5a2b7bd7ac07dae45900bc2faf46">CSR_MCOUNTINHIBIT_HPM25</a> = 25
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea141a4a211c496d2af1c79d8e8e0c2a74">CSR_MCOUNTINHIBIT_HPM26</a> = 26
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea46def851d4582b4bcec1f9d8bafd58db">CSR_MCOUNTINHIBIT_HPM27</a> = 27
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea33d0fd3378ec3a2fcc3c8738c6cd2f32">CSR_MCOUNTINHIBIT_HPM28</a> = 28
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfeaa39882f7dad9b7e16b317c75bad31382">CSR_MCOUNTINHIBIT_HPM29</a> = 29
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea0f45818fa4cb9033a3093987fa8515c7">CSR_MCOUNTINHIBIT_HPM30</a> = 30
, <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfea1da1186ef2f4e7297a4fecaaccdc1d05">CSR_MCOUNTINHIBIT_HPM31</a> = 31
<br />
 }</td></tr>
<tr class="separator:ab6886ca6858d57854495986ef9b5cbfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e9714690687badee43180c3cb62be33"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33afd2f1c78c442c8c29ab075cacee0a27a">CSR_MIE_MSIE</a> = 3
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a3658e8663e94cd8eaa7201b7a850d083">CSR_MIE_MTIE</a> = 7
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33ae8e4f0ee46abbbb3361de035a57b8324">CSR_MIE_MEIE</a> = 11
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a99f43f8bbfb29fba6224f081c363ac7d">CSR_MIE_FIRQ0E</a> = 16
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33ac1e1d44becec1b393f79a118ed3d8beb">CSR_MIE_FIRQ1E</a> = 17
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33afc805280e20ffface116ca61e11645f7">CSR_MIE_FIRQ2E</a> = 18
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a666066099d6cebadbef21d81c179e8db">CSR_MIE_FIRQ3E</a> = 19
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a592939f1b7d79097f7f13d6ab0c268dc">CSR_MIE_FIRQ4E</a> = 20
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a3079a8fbf3b8e376865bff76f2173698">CSR_MIE_FIRQ5E</a> = 21
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a96315d6b5b9531bcbc1e78a3c9ab166a">CSR_MIE_FIRQ6E</a> = 22
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a3d9d729940170609affbc6813054ebe8">CSR_MIE_FIRQ7E</a> = 23
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a396c6c4b425b3fff598e2f846052f98e">CSR_MIE_FIRQ8E</a> = 24
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a06fdb61dab31c3490da6c37d47914f19">CSR_MIE_FIRQ9E</a> = 25
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33affcb52dc57bb8c0cb1e7d3c1392d544a">CSR_MIE_FIRQ10E</a> = 26
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33af058342854a0becd3bcc33877d9244cd">CSR_MIE_FIRQ11E</a> = 27
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a41f91a37f7e0c75c783312af6a72e943">CSR_MIE_FIRQ12E</a> = 28
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a134ed02c7293008b21b1df472be8f11f">CSR_MIE_FIRQ13E</a> = 29
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33a864d135708530016cfc52a65a1e4d79b">CSR_MIE_FIRQ14E</a> = 30
, <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33aa2dfa1183af312de2959dadd217fddc1">CSR_MIE_FIRQ15E</a> = 31
<br />
 }</td></tr>
<tr class="separator:a0e9714690687badee43180c3cb62be33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6301c554bf831b97fc28f9984a1ec21b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba1470cfe04f9d3ce45b7156b2a7fae159">CSR_MIP_MSIP</a> = 3
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba344943c62922561378d33ec51ac236e4">CSR_MIP_MTIP</a> = 7
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba1d761ef98f88c40509168ac66b7a4872">CSR_MIP_MEIP</a> = 11
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba28a85ad8bd4c30fd3a91298dfa4fdb00">CSR_MIP_FIRQ0P</a> = 16
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba2b577b1da1074c29ad58005af1f91d52">CSR_MIP_FIRQ1P</a> = 17
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21badf45c5a135431f958fa63574c1dfac6e">CSR_MIP_FIRQ2P</a> = 18
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba7512bb6c4841ddd477422b49ebb2a155">CSR_MIP_FIRQ3P</a> = 19
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21bab6421f242bb8a487a986346e11196eb8">CSR_MIP_FIRQ4P</a> = 20
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21baaa55d19f9a47889bc364c94bda04b677">CSR_MIP_FIRQ5P</a> = 21
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21baffa7342631aa0526aaa44c0c549b1f3e">CSR_MIP_FIRQ6P</a> = 22
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21baad691486001a68f2375dcf5793ee795a">CSR_MIP_FIRQ7P</a> = 23
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21baf5bbd23d4f311f640db42e9015f87580">CSR_MIP_FIRQ8P</a> = 24
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21bad94c9691ce59b97fcfec14d345046c3e">CSR_MIP_FIRQ9P</a> = 25
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba2b50cfa8be461b088ea8506ce4c741ba">CSR_MIP_FIRQ10P</a> = 26
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba69ea0d3d76d4cec398f3b96959cc3544">CSR_MIP_FIRQ11P</a> = 27
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba03edd398920b817150d29107c0b40792">CSR_MIP_FIRQ12P</a> = 28
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba14da6a2a962bf82970638a948ffbc570">CSR_MIP_FIRQ13P</a> = 29
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21baad1e5e452a9c37561308765431f0260d">CSR_MIP_FIRQ14P</a> = 30
, <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21ba12da8c32d38d5a3539a0b766718bfd2d">CSR_MIP_FIRQ15P</a> = 31
<br />
 }</td></tr>
<tr class="separator:a6301c554bf831b97fc28f9984a1ec21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afed7f00bbb39468f038d9ca6fbac830c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830c">NEORV32_CSR_MISA_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830ca89412df9f99d2a0ddc4665446397f1a2">CSR_MISA_A</a> = 0
, <a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830cadd469404a928e012a298773ec46926ad">CSR_MISA_B</a> = 1
, <a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830ca886699013158c74810598fa2fd6b07fa">CSR_MISA_C</a> = 2
, <a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830ca1dd1be1071450f9b00a817bce19fa665">CSR_MISA_D</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830ca0ac798fd19cb7dbe1146afecda448fec">CSR_MISA_E</a> = 4
, <a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830ca9ec2cae2b948de1043540a4ca1665c40">CSR_MISA_F</a> = 5
, <a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830ca6091fd2c7ae38ad33be68a0fdfa50cca">CSR_MISA_I</a> = 8
, <a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830ca317a631e4598532f5bffe8fb93aff94b">CSR_MISA_M</a> = 12
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830cacd9d71e674d3a6d04984b6df706d9deb">CSR_MISA_U</a> = 20
, <a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830ca0b119a20be29fcae8fecf2a81c60d193">CSR_MISA_X</a> = 23
, <a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830cab5a55e97b8511f42fe68559a38f7f138">CSR_MISA_MXL_LO</a> = 30
, <a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830cafb3e4b08b87f5c161468a9e58ade12cc">CSR_MISA_MXL_HI</a> = 31
<br />
 }</td></tr>
<tr class="separator:afed7f00bbb39468f038d9ca6fbac830c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e3396ba6d5de267f4ef0fbd1a16ab2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ac2e3396ba6d5de267f4ef0fbd1a16ab2">NEORV32_CSR_MZEXT_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac2e3396ba6d5de267f4ef0fbd1a16ab2a8c3539e99b89eb8a542935992bccf7c9">CSR_MZEXT_ZICSR</a> = 0
, <a class="el" href="neorv32_8h.html#ac2e3396ba6d5de267f4ef0fbd1a16ab2a59bf3760ac552fdebe9bcb8cc8db8ca8">CSR_MZEXT_ZIFENCEI</a> = 1
, <a class="el" href="neorv32_8h.html#ac2e3396ba6d5de267f4ef0fbd1a16ab2a712d62f10b6ae72ea22c23de3414857f">CSR_MZEXT_ZFINX</a> = 5
, <a class="el" href="neorv32_8h.html#ac2e3396ba6d5de267f4ef0fbd1a16ab2a227ee6f5f8e6c0edebae27a6d83ac718">CSR_MZEXT_ZXSCNT</a> = 6
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac2e3396ba6d5de267f4ef0fbd1a16ab2a4dce92920897df6ffce16e614e025808">CSR_MZEXT_ZXNOCNT</a> = 7
, <a class="el" href="neorv32_8h.html#ac2e3396ba6d5de267f4ef0fbd1a16ab2afbca69c32f153d3c30fe96d93720bc95">CSR_MZEXT_PMP</a> = 8
, <a class="el" href="neorv32_8h.html#ac2e3396ba6d5de267f4ef0fbd1a16ab2acb16c7ba7ea8bc68278c4906cf38d825">CSR_MZEXT_HPM</a> = 9
, <a class="el" href="neorv32_8h.html#ac2e3396ba6d5de267f4ef0fbd1a16ab2a983749f85d57d0bf95ec64640fd08f15">CSR_MZEXT_DEBUGMODE</a> = 10
<br />
 }</td></tr>
<tr class="separator:ac2e3396ba6d5de267f4ef0fbd1a16ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cb925a3e41efd5e767bb39b3ee60cfe"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfe">NEORV32_HPMCNT_EVENT_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfea2b683572525adc02ce0910031cfea914">HPMCNT_EVENT_CY</a> = 0
, <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfeaab438295e5f00ffe4c2457a54ee9bfc4">HPMCNT_EVENT_IR</a> = 2
, <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfead2dcce5ec6a91b42f6cd001a9ec1c009">HPMCNT_EVENT_CIR</a> = 3
, <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfea9df7f7bf565c33f3c904b60eb3ef6b59">HPMCNT_EVENT_WAIT_IF</a> = 4
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfead47298512a8b932e9030f3fca9e4b48b">HPMCNT_EVENT_WAIT_II</a> = 5
, <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfea7fec8a91cb13b85f42d1a777afdfb513">HPMCNT_EVENT_WAIT_MC</a> = 6
, <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfea1a06f216e1a12afa0b90d6e1218b3c91">HPMCNT_EVENT_LOAD</a> = 7
, <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfea6a942852e3cd85616a63addb8e9d76f2">HPMCNT_EVENT_STORE</a> = 8
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfea6d4f8e82e644ed4213fcff039f049198">HPMCNT_EVENT_WAIT_LS</a> = 9
, <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfeab41a92d0860ddf2257a0d1ec835f9fa1">HPMCNT_EVENT_JUMP</a> = 10
, <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfea9e1e2b50352b2555e9c64e76776919a6">HPMCNT_EVENT_BRANCH</a> = 11
, <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfea84d61e83f67988ca8095ddf36246a83e">HPMCNT_EVENT_TBRANCH</a> = 12
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfea3a4f5bf9251def87a71162dbcf9043c5">HPMCNT_EVENT_TRAP</a> = 13
, <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfeab3ded28f00396297d97020b24ac7430e">HPMCNT_EVENT_ILLEGAL</a> = 14
<br />
 }</td></tr>
<tr class="separator:a5cb925a3e41efd5e767bb39b3ee60cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb0fcbc551fec4c45676ff1317be24e1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a0a8010d7cc91b9557973a7a118828bee">TRAP_CODE_I_MISALIGNED</a> = 0x00000000
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a6a0ebfce4e18f36aeb43d5a65445cfe1">TRAP_CODE_I_ACCESS</a> = 0x00000001
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1af1ad8f557f3b685b59a913611e1da173">TRAP_CODE_I_ILLEGAL</a> = 0x00000002
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a2c9510cb7583a0144f96678fc217335e">TRAP_CODE_BREAKPOINT</a> = 0x00000003
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a69e68a954da0bb33d1624484a6777ff9">TRAP_CODE_L_MISALIGNED</a> = 0x00000004
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a28448f0c670169140dc28b6794310cea">TRAP_CODE_L_ACCESS</a> = 0x00000005
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a19708405f9f6300edf6b992c6d408a2d">TRAP_CODE_S_MISALIGNED</a> = 0x00000006
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a70bcfc75fe1056d93a3606f78c0cb887">TRAP_CODE_S_ACCESS</a> = 0x00000007
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1aa102472d6a264bb92e0581ccaa413e02">TRAP_CODE_UENV_CALL</a> = 0x00000008
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a20e5a2680f2f5956bfa92852d5544eac">TRAP_CODE_MENV_CALL</a> = 0x0000000b
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a033a98c2cd479c7af2f92482c9359419">TRAP_CODE_NMI</a> = 0x80000000
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1ae0cebf99f36ef6be60e4a9d2c9f894b0">TRAP_CODE_MSI</a> = 0x80000003
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a187ae38819b81672c15808e63c3b46b7">TRAP_CODE_MTI</a> = 0x80000007
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a1a412b9d8eefba7880555d34625d2cc0">TRAP_CODE_MEI</a> = 0x8000000b
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a0cef77904935798d247d8396838297c1">TRAP_CODE_FIRQ_0</a> = 0x80000010
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1ae0b1049ae7f8cbfb6ff216e69ed5dae7">TRAP_CODE_FIRQ_1</a> = 0x80000011
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1ad753d3e2563b4fd663430af9f3888dc7">TRAP_CODE_FIRQ_2</a> = 0x80000012
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a356f8485166529503d0fb246bd0aeeb0">TRAP_CODE_FIRQ_3</a> = 0x80000013
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1aaa8e7bb251852ef75a78be71eef0b547">TRAP_CODE_FIRQ_4</a> = 0x80000014
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a5789dfabd8ec265fa0734ddd94e98757">TRAP_CODE_FIRQ_5</a> = 0x80000015
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a809e997f55e83c6812c965655511d473">TRAP_CODE_FIRQ_6</a> = 0x80000016
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1aeab719bcce9e9551bd6da65a7ae08a26">TRAP_CODE_FIRQ_7</a> = 0x80000017
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1abfd21d1380dcacb9282e525da104d916">TRAP_CODE_FIRQ_8</a> = 0x80000018
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a350e762a599479fb2c6d23ccc5ee22b4">TRAP_CODE_FIRQ_9</a> = 0x80000019
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a4f6b9c6bba91fe04becb776ad22dcf42">TRAP_CODE_FIRQ_10</a> = 0x8000001a
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a874dcc43cf8fbbf2e0614e7db9e38334">TRAP_CODE_FIRQ_11</a> = 0x8000001b
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a151f01e5f284f876cafafc7427720e4c">TRAP_CODE_FIRQ_12</a> = 0x8000001c
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a7c8e97297cc4dcd6d5a1de65a124f3e9">TRAP_CODE_FIRQ_13</a> = 0x8000001d
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1a821f813de47eb781ab7715f780da3b1e">TRAP_CODE_FIRQ_14</a> = 0x8000001e
, <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1aa4eeafe2f6f59aff01e29461c664a110">TRAP_CODE_FIRQ_15</a> = 0x8000001f
<br />
 }</td></tr>
<tr class="separator:acb0fcbc551fec4c45676ff1317be24e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10022df4c223533b04d5aebe222e8b73"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73">NEORV32_CLOCK_PRSC_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73ad63d40139c50d76618cf1258cbdc0d05">CLK_PRSC_2</a> = 0
, <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73a648249b3ab8c2500880c1e68b98f81d1">CLK_PRSC_4</a> = 1
, <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73aa4e3a6a5b3cd895f63b4544f63ce22c9">CLK_PRSC_8</a> = 2
, <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73a5990532893f2d9606e3c02aff60ca5da">CLK_PRSC_64</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73a933045a5405de55781d687315f42054e">CLK_PRSC_128</a> = 4
, <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73a18aac15afd5ebd8d3a00dd6e513daf17">CLK_PRSC_1024</a> = 5
, <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73aa138f0cad547028d5124f89d6dcc8c79">CLK_PRSC_2048</a> = 6
, <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73a0f20c29722bf9afc478b1a286a6b7eee">CLK_PRSC_4096</a> = 7
<br />
 }</td></tr>
<tr class="separator:a10022df4c223533b04d5aebe222e8b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c2df941d0405641ae6c4c9c8b4cb18d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18d">NEORV32_SYSINFO_FEATURES_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18dab4535d2a5b0c61c921d7ed7f11950724">SYSINFO_FEATURES_BOOTLOADER</a> = 0
, <a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18da21dcbf330cea8fadb26db83683a6caf8">SYSINFO_FEATURES_MEM_EXT</a> = 1
, <a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18da31bd8db9fb2b6de4f8772bca670d185c">SYSINFO_FEATURES_MEM_INT_IMEM</a> = 2
, <a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18da1795e36ce5fe37dbde2b74853fdd23ec">SYSINFO_FEATURES_MEM_INT_IMEM_ROM</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18daeb507738ef80ff1cb73f4fc2733cf074">SYSINFO_FEATURES_MEM_INT_DMEM</a> = 4
, <a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18da3a3ae184e4396c5d914fa4934bbb9994">SYSINFO_FEATURES_MEM_EXT_ENDIAN</a> = 5
, <a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18da3107a7353f48e3fc166b5bfac479b8cf">SYSINFO_FEATURES_ICACHE</a> = 6
, <a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18da6270e6f8364c1728c4bd87e08012a12b">SYSINFO_FEATURES_OCD</a> = 14
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18dacb8fd0c97b6c69c898921116c6be944b">SYSINFO_FEATURES_HW_RESET</a> = 15
, <a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18da28d81c67513c62f0c5da4a80f8f80e7c">SYSINFO_FEATURES_IO_GPIO</a> = 16
, <a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18da9504bfe0f793e3cc01a69aad4a61e696">SYSINFO_FEATURES_IO_MTIME</a> = 17
, <a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18da0b03a86e0cd87cdfc6f92487cfd55971">SYSINFO_FEATURES_IO_UART0</a> = 18
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18da8cf1612b8328feed402785994ecc3af8">SYSINFO_FEATURES_IO_SPI</a> = 19
, <a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18da25d7b51ee51263c0bccbd395697414f1">SYSINFO_FEATURES_IO_TWI</a> = 20
, <a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18da1585c76a9a36be3a87e4ff559619d15e">SYSINFO_FEATURES_IO_PWM</a> = 21
, <a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18da48cbde9508244695c3047b0f557ad3cc">SYSINFO_FEATURES_IO_WDT</a> = 22
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18dab45fe1fb4aacd6053598ef9b1c9bd8b2">SYSINFO_FEATURES_IO_CFS</a> = 23
, <a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18da7348e207ac6329a426d58febeae12e20">SYSINFO_FEATURES_IO_TRNG</a> = 24
, <a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18da58ee655471a1381032d8c069a2edf958">SYSINFO_FEATURES_IO_NCO</a> = 25
, <a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18dab2c90adb1f7d8012ed6a69a91720e87f">SYSINFO_FEATURES_IO_UART1</a> = 26
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18da1cc62fc88de103088d1fc9f069be3e46">SYSINFO_FEATURES_IO_NEOLED</a> = 27
<br />
 }</td></tr>
<tr class="separator:a7c2df941d0405641ae6c4c9c8b4cb18d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50ee5bda9789b5cffae281db5d10a1ea"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1ea">NEORV32_SYSINFO_CACHE_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaaf6149d3ba8346825f75c68839b1ec2cd">SYSINFO_CACHE_IC_BLOCK_SIZE_0</a> = 0
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa4fdfa4bb5d2e9c764ff8093949fff366">SYSINFO_CACHE_IC_BLOCK_SIZE_1</a> = 1
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa8af4d1d9a8bbe90881c97757c06afaf1">SYSINFO_CACHE_IC_BLOCK_SIZE_2</a> = 2
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa6347dd2e8a2a78dedd2a189e42574720">SYSINFO_CACHE_IC_BLOCK_SIZE_3</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa921b67944a2ef4f61dd7811c64c89088">SYSINFO_CACHE_IC_NUM_BLOCKS_0</a> = 4
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa5309dc85890e08673eab49e12d8120c3">SYSINFO_CACHE_IC_NUM_BLOCKS_1</a> = 5
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa375bdc68d2101a78067ace7aadca4506">SYSINFO_CACHE_IC_NUM_BLOCKS_2</a> = 6
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa64d896bcbedcadd16c512926fce8db5b">SYSINFO_CACHE_IC_NUM_BLOCKS_3</a> = 7
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaad6c4a937c7d46cb6885d6cf97948d837">SYSINFO_CACHE_IC_ASSOCIATIVITY_0</a> = 8
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaacab6cf47ccfa0c5543e8799f72eb1c1e">SYSINFO_CACHE_IC_ASSOCIATIVITY_1</a> = 9
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa8392bf019261ed6e0e0580e9d46215d7">SYSINFO_CACHE_IC_ASSOCIATIVITY_2</a> = 10
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa54db63bb467c480eee304c76f43e4c61">SYSINFO_CACHE_IC_ASSOCIATIVITY_3</a> = 11
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaabdf580040a684244065c66fb161474cf">SYSINFO_CACHE_IC_REPLACEMENT_0</a> = 12
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa2c546bf3458c1d6cd7875d0da31fe1b0">SYSINFO_CACHE_IC_REPLACEMENT_1</a> = 13
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaaea31933d8c2552aab46bb23a54a046e5">SYSINFO_CACHE_IC_REPLACEMENT_2</a> = 14
, <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1eaa000db2272fe0621c9b51798d4f220541">SYSINFO_CACHE_IC_REPLACEMENT_3</a> = 15
<br />
 }</td></tr>
<tr class="separator:a50ee5bda9789b5cffae281db5d10a1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IO Device: Pulse Width Modulation Controller (PWM)</h2></td></tr>
<tr class="memitem:a1cf172d973c15b32c647a80557010e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a>&#160;&#160;&#160;(0xFFFFFE80UL)</td></tr>
<tr class="separator:a1cf172d973c15b32c647a80557010e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9d8c9f7959cfe8d93e89e30730949c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a9c9d8c9f7959cfe8d93e89e30730949c">PWM_SIZE</a>&#160;&#160;&#160;(16*4)</td></tr>
<tr class="separator:a9c9d8c9f7959cfe8d93e89e30730949c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad937102f49858b3909e82f14ee2754bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ad937102f49858b3909e82f14ee2754bd">PWM_CT</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 0)))</td></tr>
<tr class="separator:ad937102f49858b3909e82f14ee2754bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1335ec309af49b63007c1e2d3a11ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#af1335ec309af49b63007c1e2d3a11ee4">PWM_DUTY0</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 4)))</td></tr>
<tr class="separator:af1335ec309af49b63007c1e2d3a11ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ed6128fa7f2917115c6727355424da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a05ed6128fa7f2917115c6727355424da">PWM_DUTY1</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 8)))</td></tr>
<tr class="separator:a05ed6128fa7f2917115c6727355424da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dee151db9ad701d95ec2a1c09342e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a5dee151db9ad701d95ec2a1c09342e91">PWM_DUTY2</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 12)))</td></tr>
<tr class="separator:a5dee151db9ad701d95ec2a1c09342e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae29a4ddd3d957383bb4b0f0ca3de81c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ae29a4ddd3d957383bb4b0f0ca3de81c4">PWM_DUTY3</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 16)))</td></tr>
<tr class="separator:ae29a4ddd3d957383bb4b0f0ca3de81c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21461e86474e8a183e3d833a4c08482e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a21461e86474e8a183e3d833a4c08482e">PWM_DUTY4</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 20)))</td></tr>
<tr class="separator:a21461e86474e8a183e3d833a4c08482e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e73b53b52bb158c363b5fdc8e260f68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a8e73b53b52bb158c363b5fdc8e260f68">PWM_DUTY5</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 24)))</td></tr>
<tr class="separator:a8e73b53b52bb158c363b5fdc8e260f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9300d88aa1c9578d4f286cc9ffb02845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a9300d88aa1c9578d4f286cc9ffb02845">PWM_DUTY6</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 28)))</td></tr>
<tr class="separator:a9300d88aa1c9578d4f286cc9ffb02845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3009a180fc4dc55209fd9e96963a8202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a3009a180fc4dc55209fd9e96963a8202">PWM_DUTY7</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 32)))</td></tr>
<tr class="separator:a3009a180fc4dc55209fd9e96963a8202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a394b4d14a9210e71afa5be923697208a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a394b4d14a9210e71afa5be923697208a">PWM_DUTY8</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 36)))</td></tr>
<tr class="separator:a394b4d14a9210e71afa5be923697208a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2885e0c0031cb3dc87931bc949398dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a2885e0c0031cb3dc87931bc949398dbe">PWM_DUTY9</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 40)))</td></tr>
<tr class="separator:a2885e0c0031cb3dc87931bc949398dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cc3ac1e27023cd66fcc4f4f2b686ef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6cc3ac1e27023cd66fcc4f4f2b686ef6">PWM_DUTY10</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 44)))</td></tr>
<tr class="separator:a6cc3ac1e27023cd66fcc4f4f2b686ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab06aa2c42a8a18679ce3d05be3146da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab06aa2c42a8a18679ce3d05be3146da4">PWM_DUTY11</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 48)))</td></tr>
<tr class="separator:ab06aa2c42a8a18679ce3d05be3146da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49732ae92aba71dd3238b51dd4b0680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ac49732ae92aba71dd3238b51dd4b0680">PWM_DUTY12</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 52)))</td></tr>
<tr class="separator:ac49732ae92aba71dd3238b51dd4b0680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81cf04f918ad82c554942dec0f9453a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#af81cf04f918ad82c554942dec0f9453a">PWM_DUTY13</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 56)))</td></tr>
<tr class="separator:af81cf04f918ad82c554942dec0f9453a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb8c462c17cdfcc11f4c039bddbbe86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6eb8c462c17cdfcc11f4c039bddbbe86">PWM_DUTY14</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 60)))</td></tr>
<tr class="separator:a6eb8c462c17cdfcc11f4c039bddbbe86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f3f718bd93cb201c5cead84bc00e5d0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a1f3f718bd93cb201c5cead84bc00e5d0">NEORV32_PWM_CT_enum</a> { <a class="el" href="neorv32_8h.html#a1f3f718bd93cb201c5cead84bc00e5d0a644af7f23e5b9d5485ee2f2538bc0ae6">PWM_CT_EN</a> = 0
, <a class="el" href="neorv32_8h.html#a1f3f718bd93cb201c5cead84bc00e5d0a4dba83da97008a4525dd63b2f070494b">PWM_CT_PRSC0</a> = 1
, <a class="el" href="neorv32_8h.html#a1f3f718bd93cb201c5cead84bc00e5d0a238ae092326f83752ae4dd25d3337497">PWM_CT_PRSC1</a> = 2
, <a class="el" href="neorv32_8h.html#a1f3f718bd93cb201c5cead84bc00e5d0ad8c6d3a96f0d386f78edd2455c275b81">PWM_CT_PRSC2</a> = 3
 }</td></tr>
<tr class="separator:a1f3f718bd93cb201c5cead84bc00e5d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IO Device: True Random Number Generator (TRNG)</h2></td></tr>
<tr class="memitem:a8c1248c407a28b1627bffc96e980f4f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a8c1248c407a28b1627bffc96e980f4f5">TRNG_BASE</a>&#160;&#160;&#160;(0xFFFFFF88UL)</td></tr>
<tr class="separator:a8c1248c407a28b1627bffc96e980f4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7dc788b501dedb9f585867f8064720f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ad7dc788b501dedb9f585867f8064720f">TRNG_SIZE</a>&#160;&#160;&#160;(1*4)</td></tr>
<tr class="separator:ad7dc788b501dedb9f585867f8064720f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfd8dc1811ee923d8d7ca2672304dcc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#abfd8dc1811ee923d8d7ca2672304dcc4">TRNG_CT</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a8c1248c407a28b1627bffc96e980f4f5">TRNG_BASE</a> + 0)))</td></tr>
<tr class="separator:abfd8dc1811ee923d8d7ca2672304dcc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e9fd8a23a0c690c12357bd517c0e0d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ad0e9fd8a23a0c690c12357bd517c0e0d">NEORV32_TRNG_CT_enum</a> { <a class="el" href="neorv32_8h.html#ad0e9fd8a23a0c690c12357bd517c0e0dad19bc1171ef1a6000826566216ccfabe">TRNG_CT_DATA_LSB</a> = 0
, <a class="el" href="neorv32_8h.html#ad0e9fd8a23a0c690c12357bd517c0e0daa338d0ac44e62fea3197c1faf4e46489">TRNG_CT_DATA_MSB</a> = 7
, <a class="el" href="neorv32_8h.html#ad0e9fd8a23a0c690c12357bd517c0e0dab4cdfe80936f283c8e7a2449431891eb">TRNG_CT_EN</a> = 30
, <a class="el" href="neorv32_8h.html#ad0e9fd8a23a0c690c12357bd517c0e0daba8d12618deabb3243fb3e8de720efd9">TRNG_CT_VALID</a> = 31
 }</td></tr>
<tr class="separator:ad0e9fd8a23a0c690c12357bd517c0e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IO Device: Watchdog Timer (WDT)</h2></td></tr>
<tr class="memitem:af99229879e6e3249a0ab9bcefcaf208b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#af99229879e6e3249a0ab9bcefcaf208b">WDT_BASE</a>&#160;&#160;&#160;(0xFFFFFF8CUL)</td></tr>
<tr class="separator:af99229879e6e3249a0ab9bcefcaf208b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf3f65d88f9729cb266df0d1b1e6306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6cf3f65d88f9729cb266df0d1b1e6306">WDT_SIZE</a>&#160;&#160;&#160;(1*4)</td></tr>
<tr class="separator:a6cf3f65d88f9729cb266df0d1b1e6306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a650754ede53fd1367f9f40ce9870a2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a650754ede53fd1367f9f40ce9870a2d3">WDT_CT</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#af99229879e6e3249a0ab9bcefcaf208b">WDT_BASE</a> + 0)))</td></tr>
<tr class="separator:a650754ede53fd1367f9f40ce9870a2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc01fe45ebae4939dd49aead845a5322"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322">NEORV32_WDT_CT_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322a38c8053d262b4e1a897c352a60f373da">WDT_CT_EN</a> = 0
, <a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322a1c931a5c3d4baae95a42060bf2fca64b">WDT_CT_CLK_SEL0</a> = 1
, <a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322ada1988eb2c079c854a263d5b378c2b54">WDT_CT_CLK_SEL1</a> = 2
, <a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322a73cde2a27626044b7eed954ab12c1d17">WDT_CT_CLK_SEL2</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322abeddc4c699b2eb7a94a1312b43a3178d">WDT_CT_MODE</a> = 4
, <a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322a6a926fb77c4b9ae35b5028c63fe7f2f5">WDT_CT_RCAUSE</a> = 5
, <a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322adac45fd825e34a11012b7cb55f10cb9e">WDT_CT_RESET</a> = 6
, <a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322a8c79e09f829d23a76e8029b18f876659">WDT_CT_FORCE</a> = 7
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322ae7d5456d35d28004f3ca53338b178704">WDT_CT_LOCK</a> = 8
<br />
 }</td></tr>
<tr class="separator:afc01fe45ebae4939dd49aead845a5322"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IO Device: Primary/Secondary Universal Asynchronous Receiver and Transmitter (UART0 / UART1)</h2></td></tr>
<tr class="memitem:a7a07348b4332ff6b88abf6092347deba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>&#160;&#160;&#160;(0xFFFFFFA0UL)</td></tr>
<tr class="separator:a7a07348b4332ff6b88abf6092347deba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55342e507d745f2a33caa571ef2226db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a55342e507d745f2a33caa571ef2226db">UART0_SIZE</a>&#160;&#160;&#160;(2*4)</td></tr>
<tr class="separator:a55342e507d745f2a33caa571ef2226db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ec3803d2b69338976b9633eeefaee5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6ec3803d2b69338976b9633eeefaee5c">UART0_CT</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a> + 0)))</td></tr>
<tr class="separator:a6ec3803d2b69338976b9633eeefaee5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a804851f5c7db55ac6d32a96862ea326f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a804851f5c7db55ac6d32a96862ea326f">UART0_DATA</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a> + 4)))</td></tr>
<tr class="separator:a804851f5c7db55ac6d32a96862ea326f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383bf0c4670c3a7fa72df80f66331a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>&#160;&#160;&#160;(0xFFFFFFD0UL)</td></tr>
<tr class="separator:a383bf0c4670c3a7fa72df80f66331a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc8dfd5a0baa29bcf3ef837104b281ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#afc8dfd5a0baa29bcf3ef837104b281ee">UART1_SIZE</a>&#160;&#160;&#160;(2*4)</td></tr>
<tr class="separator:afc8dfd5a0baa29bcf3ef837104b281ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7231bd478d6c08551f323650287e27ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a7231bd478d6c08551f323650287e27ed">UART1_CT</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a> + 0)))</td></tr>
<tr class="separator:a7231bd478d6c08551f323650287e27ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a487fe772b17de5e5453cb9616f06b964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a487fe772b17de5e5453cb9616f06b964">UART1_DATA</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a> + 4)))</td></tr>
<tr class="separator:a487fe772b17de5e5453cb9616f06b964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a646d58f8525325a98fbcdd022983bdc4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4">NEORV32_UART_CT_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a9190a609ce1fc6bff32dc46584f6aa35">UART_CT_BAUD00</a> = 0
, <a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4acefea03af032f2fc95a9acfc4085d48c">UART_CT_BAUD01</a> = 1
, <a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a2f90c0d908fc539f57378edb63f155d7">UART_CT_BAUD02</a> = 2
, <a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a758d7b58d0cb5e1bb4fe017d0c0fc29d">UART_CT_BAUD03</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4af2b7ae3bcc92ee1adba386b9ad029e79">UART_CT_BAUD04</a> = 4
, <a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a5010e889a2abdc7186ad7655f7f73fd0">UART_CT_BAUD05</a> = 5
, <a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a63a0f3a4cedf8ee308bc9595745ede10">UART_CT_BAUD06</a> = 6
, <a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4ac62e8cad071ff1044cf773e289ba0e8d">UART_CT_BAUD07</a> = 7
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a11b911f6ac55b43efb7e85cb84b33b14">UART_CT_BAUD08</a> = 8
, <a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a000eb0c0811ffb698016137ce582c3fb">UART_CT_BAUD09</a> = 9
, <a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4ada001b26ff4bdeb7bbaab413db998ce7">UART_CT_BAUD10</a> = 10
, <a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a44ab7374b6fe5da4fb30b9e7f9ff41d5">UART_CT_BAUD11</a> = 11
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a27693c922fb3cb7dcc2a17c197db03ad">UART_CT_SIM_MODE</a> = 12
, <a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a8f2ca83bda9461054de51a9437fc3c35">UART_CT_RTS_EN</a> = 20
, <a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a31095c953e5c6fcfe1dc5fad616e2cc0">UART_CT_CTS_EN</a> = 21
, <a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4ab554932a65f8c60641881d4e0b0207c2">UART_CT_PMODE0</a> = 22
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4ac3373672e1b89c31f7cccece139d86b6">UART_CT_PMODE1</a> = 23
, <a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a8eeca8c4c767a8ca05af9a7beeb3df71">UART_CT_PRSC0</a> = 24
, <a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a60b84e262d70991657471a892da724c6">UART_CT_PRSC1</a> = 25
, <a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a1e67a00f4c5d2ca6d90cf3fed69c8da8">UART_CT_PRSC2</a> = 26
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a1e232ed1d7d3ec4f83febf9de5fe9851">UART_CT_CTS</a> = 27
, <a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a3bb99d47ccad5242d9ee57c1ca553c1e">UART_CT_EN</a> = 28
, <a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4aaa4c6f38b72f15b9ebcb1222720112a4">UART_CT_TX_BUSY</a> = 31
<br />
 }</td></tr>
<tr class="separator:a646d58f8525325a98fbcdd022983bdc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff01c21473e24aae8e273d4ad4b2e363"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aff01c21473e24aae8e273d4ad4b2e363">NEORV32_UART_PARITY_enum</a> { <a class="el" href="neorv32_8h.html#aff01c21473e24aae8e273d4ad4b2e363a90674e2854f8cd4ce76ea0b4cd4546cc">PARITY_NONE</a> = 0b00
, <a class="el" href="neorv32_8h.html#aff01c21473e24aae8e273d4ad4b2e363ae6172576b70fc73aefabd529c103c9b8">PARITY_EVEN</a> = 0b10
, <a class="el" href="neorv32_8h.html#aff01c21473e24aae8e273d4ad4b2e363a41443d13b163ffeaf59c4667472bc49c">PARITY_ODD</a> = 0b11
 }</td></tr>
<tr class="separator:aff01c21473e24aae8e273d4ad4b2e363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2312d68f890e3d3886a3e75e21b1f66f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a2312d68f890e3d3886a3e75e21b1f66f">NEORV32_UART_FLOW_CONTROL_enum</a> { <a class="el" href="neorv32_8h.html#a2312d68f890e3d3886a3e75e21b1f66faf106a175dce01914003721577c659edc">FLOW_CONTROL_NONE</a> = 0b00
, <a class="el" href="neorv32_8h.html#a2312d68f890e3d3886a3e75e21b1f66fa7b3bf5a6e1bb3f83d09e47feec47f0c8">FLOW_CONTROL_RTS</a> = 0b01
, <a class="el" href="neorv32_8h.html#a2312d68f890e3d3886a3e75e21b1f66faa0161b017fd2ca1799809b186301e1ca">FLOW_CONTROL_CTS</a> = 0b10
, <a class="el" href="neorv32_8h.html#a2312d68f890e3d3886a3e75e21b1f66faff1e0be40d8d7d70f3043e794f443c94">FLOW_CONTROL_RTSCTS</a> = 0b11
 }</td></tr>
<tr class="separator:a2312d68f890e3d3886a3e75e21b1f66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf35350a9ea18a59c32c35f528643f2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#adcf35350a9ea18a59c32c35f528643f2">NEORV32_UART_DATA_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#adcf35350a9ea18a59c32c35f528643f2ab58c4f78a8089cb8092f8e5a3b3297a4">UART_DATA_LSB</a> = 0
, <a class="el" href="neorv32_8h.html#adcf35350a9ea18a59c32c35f528643f2a57af69d69524945df3181580f67f96b3">UART_DATA_MSB</a> = 7
, <a class="el" href="neorv32_8h.html#adcf35350a9ea18a59c32c35f528643f2affa28d10a79800a2fdef474b6d141fab">UART_DATA_PERR</a> = 28
, <a class="el" href="neorv32_8h.html#adcf35350a9ea18a59c32c35f528643f2a64661738bdec220d9728a17a9aa01e7e">UART_DATA_FERR</a> = 29
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#adcf35350a9ea18a59c32c35f528643f2a5baff16a3fa289b93bff9dad6c5cdaaf">UART_DATA_OVERR</a> = 30
, <a class="el" href="neorv32_8h.html#adcf35350a9ea18a59c32c35f528643f2adf1e4d52a39e7bb5fa7b81f780b712f6">UART_DATA_AVAIL</a> = 31
<br />
 }</td></tr>
<tr class="separator:adcf35350a9ea18a59c32c35f528643f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IO Device: Serial Peripheral Interface Controller (SPI)</h2></td></tr>
<tr class="memitem:a4a3757b6bf87a9402b4cc6ff355dd015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a4a3757b6bf87a9402b4cc6ff355dd015">SPI_BASE</a>&#160;&#160;&#160;(0xFFFFFFA8UL)</td></tr>
<tr class="separator:a4a3757b6bf87a9402b4cc6ff355dd015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b60c98325cc917f3a3ab2b3f9300797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6b60c98325cc917f3a3ab2b3f9300797">SPI_SIZE</a>&#160;&#160;&#160;(2*4)</td></tr>
<tr class="separator:a6b60c98325cc917f3a3ab2b3f9300797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9423bba209e39592d23113e19a7ea50f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a9423bba209e39592d23113e19a7ea50f">SPI_CT</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a4a3757b6bf87a9402b4cc6ff355dd015">SPI_BASE</a> + 0)))</td></tr>
<tr class="separator:a9423bba209e39592d23113e19a7ea50f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79aac51310b95b0cea54f2b44550f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aa79aac51310b95b0cea54f2b44550f2a">SPI_DATA</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a4a3757b6bf87a9402b4cc6ff355dd015">SPI_BASE</a> + 4)))</td></tr>
<tr class="separator:aa79aac51310b95b0cea54f2b44550f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59a9bde96196332e244f5b38578d41f9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9">NEORV32_SPI_CT_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a08d0e2e94e6f740f7648365197f15f34">SPI_CT_CS0</a> = 0
, <a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a54f192cf23834e0cbced8bcb7280dfee">SPI_CT_CS1</a> = 1
, <a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9aaa0ae5862a2410d05931baeb3bee82c1">SPI_CT_CS2</a> = 2
, <a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a5bb09da12966cfe1f7ca22ec6576ee1e">SPI_CT_CS3</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9ae6f11619dcf16761e952443f16b6426d">SPI_CT_CS4</a> = 4
, <a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9aef45829289f7586cb53c47f645e35111">SPI_CT_CS5</a> = 5
, <a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a37f962ff590d1794480ad403f1ab2e1f">SPI_CT_CS6</a> = 6
, <a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a6e1a7f6da9ed31abd714d4a42e718dce">SPI_CT_CS7</a> = 7
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9af198144b18c5711b8018f546b29b9457">SPI_CT_EN</a> = 8
, <a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a27634f7e305bc00298969a19e4e53aa7">SPI_CT_CPHA</a> = 9
, <a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a8d51f2fb04f963796bea8b80bbb5a60c">SPI_CT_PRSC0</a> = 10
, <a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a32351fc64908c1c6760e336e1c7c4bd3">SPI_CT_PRSC1</a> = 11
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a38aa768a476bbf0123197292fda0dbf3">SPI_CT_PRSC2</a> = 12
, <a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a6c019caaa22cd5c364458be27c21810a">SPI_CT_SIZE0</a> = 13
, <a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a390ba614e73f39b910be40ac9f66aef9">SPI_CT_SIZE1</a> = 14
, <a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9abfb655bc03db895d9a451d16450df6ef">SPI_CT_BUSY</a> = 31
<br />
 }</td></tr>
<tr class="separator:a59a9bde96196332e244f5b38578d41f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IO Device: Two-Wire Interface Controller (TWI)</h2></td></tr>
<tr class="memitem:adc5197ae8715bf77a793b38331e3e94b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#adc5197ae8715bf77a793b38331e3e94b">TWI_BASE</a>&#160;&#160;&#160;(0xFFFFFFB0UL)</td></tr>
<tr class="separator:adc5197ae8715bf77a793b38331e3e94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb9ef13ea769f646ccfba4162e149dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aedb9ef13ea769f646ccfba4162e149dd">TWI_SIZE</a>&#160;&#160;&#160;(2*4)</td></tr>
<tr class="separator:aedb9ef13ea769f646ccfba4162e149dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89965ec91a0788976fb79821991f1fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a89965ec91a0788976fb79821991f1fc3">TWI_CT</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#adc5197ae8715bf77a793b38331e3e94b">TWI_BASE</a> + 0)))</td></tr>
<tr class="separator:a89965ec91a0788976fb79821991f1fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaad9f06d6da950b43cc158cf2d28c92d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aaad9f06d6da950b43cc158cf2d28c92d">TWI_DATA</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#adc5197ae8715bf77a793b38331e3e94b">TWI_BASE</a> + 4)))</td></tr>
<tr class="separator:aaad9f06d6da950b43cc158cf2d28c92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3877eaa2c9fc158421118ffc0dfbd4e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4e">NEORV32_TWI_CT_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4ea118a0c0159aacdf5eacfe5d96789ef89">TWI_CT_EN</a> = 0
, <a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4ea99e224748e8496b7fcb74161bab14c2e">TWI_CT_START</a> = 1
, <a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4eafe388c0778698bec86bc3c17c49c0823">TWI_CT_STOP</a> = 2
, <a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4ea5eef084c4b2c671fa4c6782d52089661">TWI_CT_PRSC0</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4ea6c7baf22d7c24d3644239d492b3c4bff">TWI_CT_PRSC1</a> = 4
, <a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4eac69ca6fb13716dec79a00ddd13208b7b">TWI_CT_PRSC2</a> = 5
, <a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4ea9bb6ae1a7f743d313ca25f90e350dac6">TWI_CT_MACK</a> = 6
, <a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4eaa4e35ca9599fc68e185df92f8f55400c">TWI_CT_CKSTEN</a> = 7
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4ea110849140206c70d901840977ebdfaca">TWI_CT_ACK</a> = 30
, <a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4eabe4f1547e27d390bd639ae609b5bec04">TWI_CT_BUSY</a> = 31
<br />
 }</td></tr>
<tr class="separator:ac3877eaa2c9fc158421118ffc0dfbd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02eb82a951d467a4b142efc1ba7a88ed"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a02eb82a951d467a4b142efc1ba7a88ed">NEORV32_TWI_DATA_enum</a> { <a class="el" href="neorv32_8h.html#a02eb82a951d467a4b142efc1ba7a88edadec86bfa3d76a96fb35435c8081172e2">TWI_DATA_LSB</a> = 0
, <a class="el" href="neorv32_8h.html#a02eb82a951d467a4b142efc1ba7a88eda3c407415ad156f134f3869216dc82482">TWI_DATA_MSB</a> = 7
 }</td></tr>
<tr class="separator:a02eb82a951d467a4b142efc1ba7a88ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IO Device: Numerically-Controlled Oscillator (NCO)</h2></td></tr>
<tr class="memitem:a1f2b561c95d0999badf89a9d5bdb5f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a1f2b561c95d0999badf89a9d5bdb5f48">NCO_BASE</a>&#160;&#160;&#160;(0xFFFFFFC0UL)</td></tr>
<tr class="separator:a1f2b561c95d0999badf89a9d5bdb5f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e4963e7fe98e29e791b69f69b54739b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a7e4963e7fe98e29e791b69f69b54739b">NCO_SIZE</a>&#160;&#160;&#160;(4*4)</td></tr>
<tr class="separator:a7e4963e7fe98e29e791b69f69b54739b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af542595bfe59611d26f8dbb9c9aacc3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#af542595bfe59611d26f8dbb9c9aacc3a">NCO_CT</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1f2b561c95d0999badf89a9d5bdb5f48">NCO_BASE</a> + 0)))</td></tr>
<tr class="separator:af542595bfe59611d26f8dbb9c9aacc3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd43f963b607c10a54a3b2dccfd0d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a2dd43f963b607c10a54a3b2dccfd0d2c">NCO_TUNE_CH0</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1f2b561c95d0999badf89a9d5bdb5f48">NCO_BASE</a> + 4)))</td></tr>
<tr class="separator:a2dd43f963b607c10a54a3b2dccfd0d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a301e89ce4db78fbc4a793105b1cf81f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a301e89ce4db78fbc4a793105b1cf81f1">NCO_TUNE_CH1</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1f2b561c95d0999badf89a9d5bdb5f48">NCO_BASE</a> + 8)))</td></tr>
<tr class="separator:a301e89ce4db78fbc4a793105b1cf81f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96620257d94af1ee1e84a304b7055a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a96620257d94af1ee1e84a304b7055a2b">NCO_TUNE_CH2</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1f2b561c95d0999badf89a9d5bdb5f48">NCO_BASE</a> + 12)))</td></tr>
<tr class="separator:a96620257d94af1ee1e84a304b7055a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcff555592cbbc96e5ef5016599f198f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#abcff555592cbbc96e5ef5016599f198f">NCO_CHX_WIDTH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:abcff555592cbbc96e5ef5016599f198f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ae4857b5d2616b57a005a8f089cb5d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5d">NEORV32_NCO_CT_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5dadee93e44904bd2e886bc6286a2d90c3d">NCO_CT_EN</a> = 0
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5da637bdb972d74fa4c5d0c14e077a849b7">NCO_CT_CH0_MODE</a> = 1
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5dace0e8974d4d476da04f07bfde54454e8">NCO_CT_CH0_IDLE_POL</a> = 2
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5da425b2c4bee4a3d99fae883916b02dcbb">NCO_CT_CH0_OE</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5da98306d72c657ff1f2f49d6af9d3cbda7">NCO_CT_CH0_OUTPUT</a> = 4
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5dad93369c0071c04178480e5eb30ff77e7">NCO_CT_CH0_PRSC0</a> = 5
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5da42a2d4cf594b078f2bff34429a846a42">NCO_CT_CH0_PRSC1</a> = 6
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5da0aafb69964cd62832840ac2ac4de13a0">NCO_CT_CH0_PRSC2</a> = 7
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5da24282d562573e8c34febfb7b419f8f04">NCO_CT_CH0_PULSE0</a> = 8
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5da00732ab18f45c2af510c654b330ece91">NCO_CT_CH0_PULSE1</a> = 9
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5dab6b30959938b482389655b41b771021e">NCO_CT_CH0_PULSE2</a> = 10
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5dae43c9da339cc060074f4cd1a949e9a3b">NCO_CT_CH1_MODE</a> = 11
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5da337e68b7aa1f677343607d1f79a8469b">NCO_CT_CH1_IDLE_POL</a> = 12
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5da78ec0ae4bee79eaedccd30369b6f8a90">NCO_CT_CH1_OE</a> = 13
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5da9e83c16e0f9ec4b9ee78b28b31e2928d">NCO_CT_CH1_OUTPUT</a> = 14
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5da7fdf8187e652d9a10ddeba50d2a955b5">NCO_CT_CH1_PRSC0</a> = 15
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5da43b84807d66d7e03e4e1b4059ef72cbe">NCO_CT_CH1_PRSC1</a> = 16
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5da7a8440b51bc534ac99b856eb681f02c6">NCO_CT_CH1_PRSC2</a> = 17
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5daa78ca1277077776084d1416a3173d195">NCO_CT_CH1_PULSE0</a> = 18
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5dae8ef65f3568ccab4670971f14a88f753">NCO_CT_CH1_PULSE1</a> = 19
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5da51c4f76b3439ce0ca6bcad34c4144f15">NCO_CT_CH1_PULSE2</a> = 20
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5dac521229c857ec9056f46f06927b3b1d4">NCO_CT_CH2_MODE</a> = 21
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5da1e45ab3c4f8ddee01f81731f6159e664">NCO_CT_CH2_IDLE_POL</a> = 22
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5dac676c0bfcd12cc774e2fe844c1f944ed">NCO_CT_CH2_OE</a> = 23
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5daeddfb59b333dc1bd1523a3e7a68b0adb">NCO_CT_CH2_OUTPUT</a> = 24
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5daaef599704f564a7b4825031a40a9bca9">NCO_CT_CH2_PRSC0</a> = 25
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5da58ce76d74ea3c54ee27f7934953125c4">NCO_CT_CH2_PRSC1</a> = 26
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5da2fb56a9511b14990eedf707a0140792f">NCO_CT_CH2_PRSC2</a> = 27
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5dac20f65d40b20cac3bf0e7b1f1f33a597">NCO_CT_CH2_PULSE0</a> = 28
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5da6ff411ce85180974458ab9fc0387127a">NCO_CT_CH2_PULSE1</a> = 29
, <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5da901359283f1157b9e4a05196f924d3e6">NCO_CT_CH2_PULSE2</a> = 20
<br />
 }</td></tr>
<tr class="separator:a06ae4857b5d2616b57a005a8f089cb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IO Device: Smart LED Hardware Interface (NEOLED)</h2></td></tr>
<tr class="memitem:ad6953cb730b4cefc62817588519b9ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ad6953cb730b4cefc62817588519b9ba9">NEOLED_BASE</a>&#160;&#160;&#160;(0xFFFFFFD8UL)</td></tr>
<tr class="separator:ad6953cb730b4cefc62817588519b9ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab765f2117590727d98e50033a8e63921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab765f2117590727d98e50033a8e63921">NEOLED_SIZE</a>&#160;&#160;&#160;(2*4)</td></tr>
<tr class="separator:ab765f2117590727d98e50033a8e63921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee5309dc16ee41ec41961778c8a79a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#afee5309dc16ee41ec41961778c8a79a6">NEOLED_CT</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#ad6953cb730b4cefc62817588519b9ba9">NEOLED_BASE</a> + 0)))</td></tr>
<tr class="separator:afee5309dc16ee41ec41961778c8a79a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e5cdc106f7a4620c2bcf0bc08f26119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a3e5cdc106f7a4620c2bcf0bc08f26119">NEOLED_DATA</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#ad6953cb730b4cefc62817588519b9ba9">NEOLED_BASE</a> + 4)))</td></tr>
<tr class="separator:a3e5cdc106f7a4620c2bcf0bc08f26119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a34ecaf2596fca35719d1e3e3254b51"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51">NEORV32_NEOLED_CT_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51a8290d4ca0e1226f5ea04d2038418eb51">NEOLED_CT_EN</a> = 0
, <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51a408cf3e3d89c24982538d1b62cd460dc">NEOLED_CT_MODE</a> = 1
, <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51a153c5ff7ff7267e47a03f8acec96e03d">NEOLED_CT_BSCON</a> = 2
, <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51ab94b592c94262410c69101a7129b9f3f">NEOLED_CT_PRSC0</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51a505396e2fcd9f21b2ae5476037380c07">NEOLED_CT_PRSC1</a> = 4
, <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51a0c9f72df8e532a7a281d98ef7cc12843">NEOLED_CT_PRSC2</a> = 5
, <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51af48e001e39d86ea5a3e3e6a703fac3d3">NEOLED_CT_BUFS_0</a> = 6
, <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51ab7424f141ff0ff876c678a88de3bc216">NEOLED_CT_BUFS_1</a> = 7
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51aeb4e70d4b53d6488d3871222fa8f04d5">NEOLED_CT_BUFS_2</a> = 8
, <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51aaf17d20de91d174b021c475b29764532">NEOLED_CT_BUFS_3</a> = 9
, <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51afaa21e48f96731581f8be988f3d9d72e">NEOLED_CT_T_TOT_0</a> = 10
, <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51a60a7b162a737d8d4c4da8d3c59d95ee3">NEOLED_CT_T_TOT_1</a> = 11
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51aecf82198a63793a84b2abd5a861bb585">NEOLED_CT_T_TOT_2</a> = 12
, <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51afcb6beb5fe742094d9019c505a0bbb23">NEOLED_CT_T_TOT_3</a> = 13
, <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51a47472d207c1d3d9df2c537e4a82f7ac1">NEOLED_CT_T_TOT_4</a> = 14
, <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51aaaa73d811e9961eeb726f82992f6b9ab">NEOLED_CT_T_ZERO_H_0</a> = 15
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51ab68c4bf31e3f6841ab13023010c37497">NEOLED_CT_T_ZERO_H_1</a> = 16
, <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51a0cc1ab62bd2d1d755d7ca260be720986">NEOLED_CT_T_ZERO_H_2</a> = 17
, <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51a5ec6c41f38b996d9735a16d37225e34e">NEOLED_CT_T_ZERO_H_3</a> = 18
, <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51a295109aa287cb179eb81d2894fd3c52b">NEOLED_CT_T_ZERO_H_4</a> = 19
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51a281c9b1791cd5cb153443054eaba56d6">NEOLED_CT_T_ONE_H_0</a> = 20
, <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51aa7dd9fceba59cecaaafdef4f29a04809">NEOLED_CT_T_ONE_H_1</a> = 21
, <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51aacfe6f8794f41f405e75c3e5152d2446">NEOLED_CT_T_ONE_H_2</a> = 22
, <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51a5334cdad75e1702819feee9025e95aab">NEOLED_CT_T_ONE_H_3</a> = 23
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51a2407385316514e372e53a23217a63fdd">NEOLED_CT_T_ONE_H_4</a> = 24
, <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51a7befbeab233bc4c686f54094f5094b35">NEOLED_CT_TX_STATUS</a> = 30
, <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51aa90b5e8ab41a20004a9c26ef0faa6356">NEOLED_CT_BUSY</a> = 31
<br />
 }</td></tr>
<tr class="separator:a0a34ecaf2596fca35719d1e3e3254b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Main NEORV32 core library include file. </p>
<dl class="section author"><dt>Author</dt><dd>Stephan Nolting </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="abd8c9b7d79f49de1722611b2835cde58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd8c9b7d79f49de1722611b2835cde58">&#9670;&nbsp;</a></span>BOOTLOADER_BASE_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BOOTLOADER_BASE_ADDRESS&#160;&#160;&#160;(0xFFFF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>instruction memory base address (r/w/x) data memory base address (r/w/x) bootloader memory base address (r/-/x) </p>

</div>
</div>
<a id="a566c6de124f5fd43615678f06b870d71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a566c6de124f5fd43615678f06b870d71">&#9670;&nbsp;</a></span>CFS_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_BASE&#160;&#160;&#160;(0xFFFFFE00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CFS base address </p>

</div>
</div>
<a id="a3d7834c20bce76af25be37daa5585727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d7834c20bce76af25be37daa5585727">&#9670;&nbsp;</a></span>CFS_REG_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_0&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 0)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 0 </p>

</div>
</div>
<a id="a11df2f0c391c758dada952e665c5dbc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11df2f0c391c758dada952e665c5dbc9">&#9670;&nbsp;</a></span>CFS_REG_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_1&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 4)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 1 </p>

</div>
</div>
<a id="a22f88dd4296a14a430f5f20a4b83e55b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22f88dd4296a14a430f5f20a4b83e55b">&#9670;&nbsp;</a></span>CFS_REG_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_10&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 40)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 10 </p>

</div>
</div>
<a id="a95daa731b03a90e453416ccd3312db6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95daa731b03a90e453416ccd3312db6f">&#9670;&nbsp;</a></span>CFS_REG_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_11&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 44)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 11 </p>

</div>
</div>
<a id="a6fcb148c9edea70d17067329cfcddeed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fcb148c9edea70d17067329cfcddeed">&#9670;&nbsp;</a></span>CFS_REG_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_12&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 48)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 12 </p>

</div>
</div>
<a id="a4d08c7296f84f2a884540fc9195d0054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d08c7296f84f2a884540fc9195d0054">&#9670;&nbsp;</a></span>CFS_REG_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_13&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 52)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 13 </p>

</div>
</div>
<a id="a132f47b876563c68795e1008f130cd85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a132f47b876563c68795e1008f130cd85">&#9670;&nbsp;</a></span>CFS_REG_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_14&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 56)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 14 </p>

</div>
</div>
<a id="a6dd842c8b6fcbae7eca73fc47a133506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dd842c8b6fcbae7eca73fc47a133506">&#9670;&nbsp;</a></span>CFS_REG_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_15&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 60)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 15 </p>

</div>
</div>
<a id="af60431d37fbbdc9e2bb3e62df0b05bff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af60431d37fbbdc9e2bb3e62df0b05bff">&#9670;&nbsp;</a></span>CFS_REG_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_16&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 64)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 16 </p>

</div>
</div>
<a id="a09553c1d3e4f83a14be31e5e16565a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09553c1d3e4f83a14be31e5e16565a03">&#9670;&nbsp;</a></span>CFS_REG_17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_17&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 68)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 17 </p>

</div>
</div>
<a id="af9358565e35f7bec1ef1eba1fefbb4ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9358565e35f7bec1ef1eba1fefbb4ec">&#9670;&nbsp;</a></span>CFS_REG_18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_18&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 72)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 18 </p>

</div>
</div>
<a id="a230caa1dce9fb39fa3068da353b5a820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230caa1dce9fb39fa3068da353b5a820">&#9670;&nbsp;</a></span>CFS_REG_19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_19&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 76)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 19 </p>

</div>
</div>
<a id="a0c7d53853ed16dfd022c9089726fe797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c7d53853ed16dfd022c9089726fe797">&#9670;&nbsp;</a></span>CFS_REG_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_2&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 8)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 2 </p>

</div>
</div>
<a id="aa75f5346b2ca8affe1e5e22b68151a5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa75f5346b2ca8affe1e5e22b68151a5f">&#9670;&nbsp;</a></span>CFS_REG_20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_20&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 80)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 20 </p>

</div>
</div>
<a id="abf9bf0bff14925cbfd0dcce76df63beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf9bf0bff14925cbfd0dcce76df63beb">&#9670;&nbsp;</a></span>CFS_REG_21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_21&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 84)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 21 </p>

</div>
</div>
<a id="a61f1b32c5c3986dafdfbffc649a6435a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f1b32c5c3986dafdfbffc649a6435a">&#9670;&nbsp;</a></span>CFS_REG_22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_22&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 88)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 22 </p>

</div>
</div>
<a id="a917ff03fd4bfcfbfce3371f666077b8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a917ff03fd4bfcfbfce3371f666077b8c">&#9670;&nbsp;</a></span>CFS_REG_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_23&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 92)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 23 </p>

</div>
</div>
<a id="a6ec78f8deb420ae12395d5bcbdddb50c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ec78f8deb420ae12395d5bcbdddb50c">&#9670;&nbsp;</a></span>CFS_REG_24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_24&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 96)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 24 </p>

</div>
</div>
<a id="a6562e8aa8e8edfa849fc16ea5cc4b894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6562e8aa8e8edfa849fc16ea5cc4b894">&#9670;&nbsp;</a></span>CFS_REG_25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_25&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 100)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 25 </p>

</div>
</div>
<a id="a30af052d9f8efeb3d7a102a6f3c7a13c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30af052d9f8efeb3d7a102a6f3c7a13c">&#9670;&nbsp;</a></span>CFS_REG_26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_26&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 104)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 26 </p>

</div>
</div>
<a id="a75db5d5cbb1c90833ca0d3872bc6de4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75db5d5cbb1c90833ca0d3872bc6de4d">&#9670;&nbsp;</a></span>CFS_REG_27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_27&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 108)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 27 </p>

</div>
</div>
<a id="ad100a564bc875246e7ce487d685088a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad100a564bc875246e7ce487d685088a7">&#9670;&nbsp;</a></span>CFS_REG_28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_28&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 112)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 28 </p>

</div>
</div>
<a id="ade532282259cef92c1bf7b2a1edbddf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade532282259cef92c1bf7b2a1edbddf2">&#9670;&nbsp;</a></span>CFS_REG_29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_29&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 116)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 29 </p>

</div>
</div>
<a id="a7850f16342de66791024dba19f77885a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7850f16342de66791024dba19f77885a">&#9670;&nbsp;</a></span>CFS_REG_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_3&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 12)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 3 </p>

</div>
</div>
<a id="af497b0ffeaf5060e9045e76d95573b33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af497b0ffeaf5060e9045e76d95573b33">&#9670;&nbsp;</a></span>CFS_REG_30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_30&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 120)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 30 </p>

</div>
</div>
<a id="ac8009ea28983838c23d9c8513d190406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8009ea28983838c23d9c8513d190406">&#9670;&nbsp;</a></span>CFS_REG_31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_31&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 124)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 31 </p>

</div>
</div>
<a id="ae65fa2393198d56ac60f94e41a639733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae65fa2393198d56ac60f94e41a639733">&#9670;&nbsp;</a></span>CFS_REG_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_4&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 16)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 4 </p>

</div>
</div>
<a id="a59dd2cf78c639c6ce65fb2e28d80c601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59dd2cf78c639c6ce65fb2e28d80c601">&#9670;&nbsp;</a></span>CFS_REG_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_5&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 20)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 5 </p>

</div>
</div>
<a id="ae9761e6c82fa2cef804326695a1633d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9761e6c82fa2cef804326695a1633d2">&#9670;&nbsp;</a></span>CFS_REG_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_6&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 24)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 6 </p>

</div>
</div>
<a id="aa6f2af6b2fc169d17466b7a94b2c00f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6f2af6b2fc169d17466b7a94b2c00f1">&#9670;&nbsp;</a></span>CFS_REG_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_7&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 28)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 7 </p>

</div>
</div>
<a id="a77a05928b8725d87025980aa480a389e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77a05928b8725d87025980aa480a389e">&#9670;&nbsp;</a></span>CFS_REG_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_8&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 32)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 8 </p>

</div>
</div>
<a id="a56839af4b3ddba1be57485a8e74f52b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56839af4b3ddba1be57485a8e74f52b0">&#9670;&nbsp;</a></span>CFS_REG_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_REG_9&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a566c6de124f5fd43615678f06b870d71">CFS_BASE</a> + 36)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>custom CFS register 9 </p>

</div>
</div>
<a id="acfdfc8b1dd212128994b327be3578aaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfdfc8b1dd212128994b327be3578aaf">&#9670;&nbsp;</a></span>CFS_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_SIZE&#160;&#160;&#160;(64*4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CFS address space size in bytes </p>

</div>
</div>
<a id="acce3b8a909ed8b957b4e411dfb7cbd91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acce3b8a909ed8b957b4e411dfb7cbd91">&#9670;&nbsp;</a></span>GPIO_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BASE&#160;&#160;&#160;(0xFFFFFF80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO base address </p>

</div>
</div>
<a id="a7be6a0cc9aa65da1d4ee5751b4085853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7be6a0cc9aa65da1d4ee5751b4085853">&#9670;&nbsp;</a></span>GPIO_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_INPUT&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#acce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 0)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>read access: GPIO parallel input port 32-bit (r/-), write_access: pin-change IRQ for each input pin (-/w) </p>

</div>
</div>
<a id="a0db9fe8a278e6ab7c5c6f14fe58e5eb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0db9fe8a278e6ab7c5c6f14fe58e5eb1">&#9670;&nbsp;</a></span>GPIO_OUTPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OUTPUT&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#acce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a> + 4)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO parallel output port 32-bit (r/w) </p>

</div>
</div>
<a id="ad7bb5ee298ab66af5712ae15237c96f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7bb5ee298ab66af5712ae15237c96f3">&#9670;&nbsp;</a></span>GPIO_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_SIZE&#160;&#160;&#160;(2*4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO address space size in bytes </p>

</div>
</div>
<a id="a1eb0cb7fed7e154e15cb4009880a879c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eb0cb7fed7e154e15cb4009880a879c">&#9670;&nbsp;</a></span>IO_BASE_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_BASE_ADDRESS&#160;&#160;&#160;(0xFFFFFE00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>peripheral/IO devices memory base address (r/w/x) </p>

</div>
</div>
<a id="ab60c37065aa8fe3bcda20ea3482373d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab60c37065aa8fe3bcda20ea3482373d6">&#9670;&nbsp;</a></span>IO_REG16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_REG16&#160;&#160;&#160;(volatile uint16_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>memory-mapped half-word (16-bit) read/write register </p>

</div>
</div>
<a id="a3b61ddcb0ba2be60072440c54570e1f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b61ddcb0ba2be60072440c54570e1f3">&#9670;&nbsp;</a></span>IO_REG32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_REG32&#160;&#160;&#160;(volatile uint32_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>memory-mapped word (32-bit) read/write register </p>

</div>
</div>
<a id="a24a030e9cb11740f78d45254e1a012f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a030e9cb11740f78d45254e1a012f5">&#9670;&nbsp;</a></span>IO_REG64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_REG64&#160;&#160;&#160;(volatile uint64_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>memory-mapped double-word (64-bit) read/write register </p>

</div>
</div>
<a id="a7fcef196d78f61a00482cb2be6a54c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fcef196d78f61a00482cb2be6a54c63">&#9670;&nbsp;</a></span>IO_REG8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_REG8&#160;&#160;&#160;(volatile uint8_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>memory-mapped byte (8-bit) read/write register </p>

</div>
</div>
<a id="ac75ea3c0585b8b16d43dcf36f89eae3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac75ea3c0585b8b16d43dcf36f89eae3f">&#9670;&nbsp;</a></span>IO_ROM16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_ROM16&#160;&#160;&#160;(const volatile uint16_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>memory-mapped half-word (16-bit) read-only register </p>

</div>
</div>
<a id="a309a383492733f09f05ad9b0e00efd26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a309a383492733f09f05ad9b0e00efd26">&#9670;&nbsp;</a></span>IO_ROM32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_ROM32&#160;&#160;&#160;(const volatile uint32_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>memory-mapped word (32-bit) read-only register </p>

</div>
</div>
<a id="a4828185f3c9c9454587fbe1447ae846c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4828185f3c9c9454587fbe1447ae846c">&#9670;&nbsp;</a></span>IO_ROM64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_ROM64&#160;&#160;&#160;(const volatile uint64_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>memory-mapped double-word (64-bit) read-only register </p>

</div>
</div>
<a id="a11907779ee01abacd8fc3b81a162fe7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11907779ee01abacd8fc3b81a162fe7b">&#9670;&nbsp;</a></span>IO_ROM8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_ROM8&#160;&#160;&#160;(const volatile uint8_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>memory-mapped byte (8-bit) read-only register </p>

</div>
</div>
<a id="a86dbc666da56fe7a39ea928f97c79299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86dbc666da56fe7a39ea928f97c79299">&#9670;&nbsp;</a></span>MTIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MTIME&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a24a030e9cb11740f78d45254e1a012f5">IO_REG64</a> (&amp;<a class="el" href="neorv32_8h.html#a029adc8acca68afa831839f5f6f3677c">MTIME_LO</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTIME (time register) 64-bit access (r/w) </p>

</div>
</div>
<a id="aeb17defe939b5eb7ce0e49ad07af56ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb17defe939b5eb7ce0e49ad07af56ff">&#9670;&nbsp;</a></span>MTIME_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MTIME_BASE&#160;&#160;&#160;(0xFFFFFF90UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTIME base address </p>

</div>
</div>
<a id="a55716ae75c8f96deba44560f582939e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55716ae75c8f96deba44560f582939e1">&#9670;&nbsp;</a></span>MTIME_HI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MTIME_HI&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#aeb17defe939b5eb7ce0e49ad07af56ff">MTIME_BASE</a> + 4)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTIME (time register) high word (r/w) </p>

</div>
</div>
<a id="a029adc8acca68afa831839f5f6f3677c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a029adc8acca68afa831839f5f6f3677c">&#9670;&nbsp;</a></span>MTIME_LO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MTIME_LO&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#aeb17defe939b5eb7ce0e49ad07af56ff">MTIME_BASE</a> + 0)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTIME (time register) low word (r/w) </p>

</div>
</div>
<a id="a3bb910d6af7977deca4edc233e32fe3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bb910d6af7977deca4edc233e32fe3e">&#9670;&nbsp;</a></span>MTIME_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MTIME_SIZE&#160;&#160;&#160;(4*4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTIME address space size in bytes </p>

</div>
</div>
<a id="a4bfc9a5f5652e45370287e73011ad03c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bfc9a5f5652e45370287e73011ad03c">&#9670;&nbsp;</a></span>MTIMECMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MTIMECMP&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a24a030e9cb11740f78d45254e1a012f5">IO_REG64</a> (&amp;<a class="el" href="neorv32_8h.html#a9a9b4246b066febfbbfc5d10c6c615b6">MTIMECMP_LO</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTIMECMP (time compare register) low word (r/w) </p>

</div>
</div>
<a id="a03028fc249ae6f2fc18f1a4c4dab8741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03028fc249ae6f2fc18f1a4c4dab8741">&#9670;&nbsp;</a></span>MTIMECMP_HI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MTIMECMP_HI&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#aeb17defe939b5eb7ce0e49ad07af56ff">MTIME_BASE</a> + 12)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTIMECMP (time register) high word (r/w) </p>

</div>
</div>
<a id="a9a9b4246b066febfbbfc5d10c6c615b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a9b4246b066febfbbfc5d10c6c615b6">&#9670;&nbsp;</a></span>MTIMECMP_LO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MTIMECMP_LO&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#aeb17defe939b5eb7ce0e49ad07af56ff">MTIME_BASE</a> + 8)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTIMECMP (time compare register) low word (r/w) </p>

</div>
</div>
<a id="a1f2b561c95d0999badf89a9d5bdb5f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f2b561c95d0999badf89a9d5bdb5f48">&#9670;&nbsp;</a></span>NCO_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NCO_BASE&#160;&#160;&#160;(0xFFFFFFC0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NCO base address </p>

</div>
</div>
<a id="abcff555592cbbc96e5ef5016599f198f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcff555592cbbc96e5ef5016599f198f">&#9670;&nbsp;</a></span>NCO_CHX_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NCO_CHX_WIDTH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Size of one "channel entry" in control register in bits </p>

</div>
</div>
<a id="af542595bfe59611d26f8dbb9c9aacc3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af542595bfe59611d26f8dbb9c9aacc3a">&#9670;&nbsp;</a></span>NCO_CT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NCO_CT&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1f2b561c95d0999badf89a9d5bdb5f48">NCO_BASE</a> + 0)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NCO control register (r/w) </p>

</div>
</div>
<a id="a7e4963e7fe98e29e791b69f69b54739b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e4963e7fe98e29e791b69f69b54739b">&#9670;&nbsp;</a></span>NCO_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NCO_SIZE&#160;&#160;&#160;(4*4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NCO address space size in bytes </p>

</div>
</div>
<a id="a2dd43f963b607c10a54a3b2dccfd0d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dd43f963b607c10a54a3b2dccfd0d2c">&#9670;&nbsp;</a></span>NCO_TUNE_CH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NCO_TUNE_CH0&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1f2b561c95d0999badf89a9d5bdb5f48">NCO_BASE</a> + 4)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NCO channel 0 tuning word (r/w) </p>

</div>
</div>
<a id="a301e89ce4db78fbc4a793105b1cf81f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a301e89ce4db78fbc4a793105b1cf81f1">&#9670;&nbsp;</a></span>NCO_TUNE_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NCO_TUNE_CH1&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1f2b561c95d0999badf89a9d5bdb5f48">NCO_BASE</a> + 8)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NCO channel 1 tuning word (r/w) </p>

</div>
</div>
<a id="a96620257d94af1ee1e84a304b7055a2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96620257d94af1ee1e84a304b7055a2b">&#9670;&nbsp;</a></span>NCO_TUNE_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NCO_TUNE_CH2&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1f2b561c95d0999badf89a9d5bdb5f48">NCO_BASE</a> + 12)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NCO channel 2 tuning word (r/w) </p>

</div>
</div>
<a id="ad6953cb730b4cefc62817588519b9ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6953cb730b4cefc62817588519b9ba9">&#9670;&nbsp;</a></span>NEOLED_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEOLED_BASE&#160;&#160;&#160;(0xFFFFFFD8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NEOLED base address </p>

</div>
</div>
<a id="afee5309dc16ee41ec41961778c8a79a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afee5309dc16ee41ec41961778c8a79a6">&#9670;&nbsp;</a></span>NEOLED_CT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEOLED_CT&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#ad6953cb730b4cefc62817588519b9ba9">NEOLED_BASE</a> + 0)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NEOLED control register (r/w) </p>

</div>
</div>
<a id="a3e5cdc106f7a4620c2bcf0bc08f26119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e5cdc106f7a4620c2bcf0bc08f26119">&#9670;&nbsp;</a></span>NEOLED_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEOLED_DATA&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#ad6953cb730b4cefc62817588519b9ba9">NEOLED_BASE</a> + 4)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NEOLED TX data register (-/w) </p>

</div>
</div>
<a id="ab765f2117590727d98e50033a8e63921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab765f2117590727d98e50033a8e63921">&#9670;&nbsp;</a></span>NEOLED_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEOLED_SIZE&#160;&#160;&#160;(2*4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NEOLED address space size in bytes </p>

</div>
</div>
<a id="a9bf34265291c07e2aadeaf59e81768ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bf34265291c07e2aadeaf59e81768ca">&#9670;&nbsp;</a></span>NEORV32_ARCHID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_ARCHID&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Official NEORV32 &gt;RISC-V open-source architecture ID&lt; <a href="https://github.com/riscv/riscv-isa-manual/blob/master/marchid.md">https://github.com/riscv/riscv-isa-manual/blob/master/marchid.md</a> </p>

</div>
</div>
<a id="a1cf172d973c15b32c647a80557010e0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cf172d973c15b32c647a80557010e0c">&#9670;&nbsp;</a></span>PWM_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_BASE&#160;&#160;&#160;(0xFFFFFE80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM base address </p>

</div>
</div>
<a id="ad937102f49858b3909e82f14ee2754bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad937102f49858b3909e82f14ee2754bd">&#9670;&nbsp;</a></span>PWM_CT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CT&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 0)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM control register (r/w) </p>

</div>
</div>
<a id="af1335ec309af49b63007c1e2d3a11ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1335ec309af49b63007c1e2d3a11ee4">&#9670;&nbsp;</a></span>PWM_DUTY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DUTY0&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 4)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM duty cycle register 0 (r/w) </p>

</div>
</div>
<a id="a05ed6128fa7f2917115c6727355424da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05ed6128fa7f2917115c6727355424da">&#9670;&nbsp;</a></span>PWM_DUTY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DUTY1&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 8)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM duty cycle register 1 (r/w) </p>

</div>
</div>
<a id="a6cc3ac1e27023cd66fcc4f4f2b686ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cc3ac1e27023cd66fcc4f4f2b686ef6">&#9670;&nbsp;</a></span>PWM_DUTY10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DUTY10&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 44)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM duty cycle register 10 (r/w) </p>

</div>
</div>
<a id="ab06aa2c42a8a18679ce3d05be3146da4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab06aa2c42a8a18679ce3d05be3146da4">&#9670;&nbsp;</a></span>PWM_DUTY11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DUTY11&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 48)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM duty cycle register 11 (r/w) </p>

</div>
</div>
<a id="ac49732ae92aba71dd3238b51dd4b0680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac49732ae92aba71dd3238b51dd4b0680">&#9670;&nbsp;</a></span>PWM_DUTY12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DUTY12&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 52)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM duty cycle register 12 (r/w) </p>

</div>
</div>
<a id="af81cf04f918ad82c554942dec0f9453a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af81cf04f918ad82c554942dec0f9453a">&#9670;&nbsp;</a></span>PWM_DUTY13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DUTY13&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 56)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM duty cycle register 13 (r/w) </p>

</div>
</div>
<a id="a6eb8c462c17cdfcc11f4c039bddbbe86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eb8c462c17cdfcc11f4c039bddbbe86">&#9670;&nbsp;</a></span>PWM_DUTY14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DUTY14&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 60)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM duty cycle register 14 (r/w) </p>

</div>
</div>
<a id="a5dee151db9ad701d95ec2a1c09342e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dee151db9ad701d95ec2a1c09342e91">&#9670;&nbsp;</a></span>PWM_DUTY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DUTY2&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 12)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM duty cycle register 2 (r/w) </p>

</div>
</div>
<a id="ae29a4ddd3d957383bb4b0f0ca3de81c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae29a4ddd3d957383bb4b0f0ca3de81c4">&#9670;&nbsp;</a></span>PWM_DUTY3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DUTY3&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 16)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM duty cycle register 3 (r/w) </p>

</div>
</div>
<a id="a21461e86474e8a183e3d833a4c08482e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21461e86474e8a183e3d833a4c08482e">&#9670;&nbsp;</a></span>PWM_DUTY4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DUTY4&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 20)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM duty cycle register 4 (r/w) </p>

</div>
</div>
<a id="a8e73b53b52bb158c363b5fdc8e260f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e73b53b52bb158c363b5fdc8e260f68">&#9670;&nbsp;</a></span>PWM_DUTY5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DUTY5&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 24)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM duty cycle register 5 (r/w) </p>

</div>
</div>
<a id="a9300d88aa1c9578d4f286cc9ffb02845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9300d88aa1c9578d4f286cc9ffb02845">&#9670;&nbsp;</a></span>PWM_DUTY6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DUTY6&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 28)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM duty cycle register 6 (r/w) </p>

</div>
</div>
<a id="a3009a180fc4dc55209fd9e96963a8202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3009a180fc4dc55209fd9e96963a8202">&#9670;&nbsp;</a></span>PWM_DUTY7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DUTY7&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 32)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM duty cycle register 7 (r/w) </p>

</div>
</div>
<a id="a394b4d14a9210e71afa5be923697208a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a394b4d14a9210e71afa5be923697208a">&#9670;&nbsp;</a></span>PWM_DUTY8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DUTY8&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 36)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM duty cycle register 8 (r/w) </p>

</div>
</div>
<a id="a2885e0c0031cb3dc87931bc949398dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2885e0c0031cb3dc87931bc949398dbe">&#9670;&nbsp;</a></span>PWM_DUTY9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DUTY9&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a> + 40)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM duty cycle register 9 (r/w) </p>

</div>
</div>
<a id="a9c9d8c9f7959cfe8d93e89e30730949c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c9d8c9f7959cfe8d93e89e30730949c">&#9670;&nbsp;</a></span>PWM_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SIZE&#160;&#160;&#160;(16*4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM address space size in bytes </p>

</div>
</div>
<a id="a4a3757b6bf87a9402b4cc6ff355dd015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a3757b6bf87a9402b4cc6ff355dd015">&#9670;&nbsp;</a></span>SPI_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BASE&#160;&#160;&#160;(0xFFFFFFA8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI base address </p>

</div>
</div>
<a id="a9423bba209e39592d23113e19a7ea50f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9423bba209e39592d23113e19a7ea50f">&#9670;&nbsp;</a></span>SPI_CT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CT&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a4a3757b6bf87a9402b4cc6ff355dd015">SPI_BASE</a> + 0)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI control register (r/w) </p>

</div>
</div>
<a id="aa79aac51310b95b0cea54f2b44550f2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa79aac51310b95b0cea54f2b44550f2a">&#9670;&nbsp;</a></span>SPI_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DATA&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a4a3757b6bf87a9402b4cc6ff355dd015">SPI_BASE</a> + 4)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI receive/transmit data register (r/w) </p>

</div>
</div>
<a id="a6b60c98325cc917f3a3ab2b3f9300797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b60c98325cc917f3a3ab2b3f9300797">&#9670;&nbsp;</a></span>SPI_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SIZE&#160;&#160;&#160;(2*4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI address space size in bytes </p>

</div>
</div>
<a id="aaa99a4472693d0b3dcf1f4f4874c75f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa99a4472693d0b3dcf1f4f4874c75f5">&#9670;&nbsp;</a></span>SYSINFO_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSINFO_BASE&#160;&#160;&#160;(0xFFFFFFE0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NEOLED base address </p>

</div>
</div>
<a id="a40a1b67b65dfefc4bf1f779d47afe84a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40a1b67b65dfefc4bf1f779d47afe84a">&#9670;&nbsp;</a></span>SYSINFO_CACHE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSINFO_CACHE&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a> (<a class="el" href="neorv32_8h.html#aaa99a4472693d0b3dcf1f4f4874c75f5">SYSINFO_BASE</a> + 12)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSINFO(3): Cache configuration </p>

</div>
</div>
<a id="ace0f30d1fb10e945b71a24511756072e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace0f30d1fb10e945b71a24511756072e">&#9670;&nbsp;</a></span>SYSINFO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSINFO_CLK&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a> (<a class="el" href="neorv32_8h.html#aaa99a4472693d0b3dcf1f4f4874c75f5">SYSINFO_BASE</a> + 0)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSINFO(0): Clock speed </p>

</div>
</div>
<a id="ab621f632e487f9400711559615782a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab621f632e487f9400711559615782a36">&#9670;&nbsp;</a></span>SYSINFO_DMEM_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSINFO_DMEM_SIZE&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a> (<a class="el" href="neorv32_8h.html#aaa99a4472693d0b3dcf1f4f4874c75f5">SYSINFO_BASE</a> + 28)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSINFO(7): Internal data memory (DMEM) size in bytes </p>

</div>
</div>
<a id="adfff9f87856611047e45adf1335c6938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfff9f87856611047e45adf1335c6938">&#9670;&nbsp;</a></span>SYSINFO_DSPACE_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSINFO_DSPACE_BASE&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a> (<a class="el" href="neorv32_8h.html#aaa99a4472693d0b3dcf1f4f4874c75f5">SYSINFO_BASE</a> + 20)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSINFO(5): Data memory address space base </p>

</div>
</div>
<a id="a575d3048e6020f83e0c9d0e09b85dc4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a575d3048e6020f83e0c9d0e09b85dc4c">&#9670;&nbsp;</a></span>SYSINFO_FEATURES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSINFO_FEATURES&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a> (<a class="el" href="neorv32_8h.html#aaa99a4472693d0b3dcf1f4f4874c75f5">SYSINFO_BASE</a> + 8)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSINFO(2): Clock speed </p>

</div>
</div>
<a id="a23346004c3e1413d31781420a3caac17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23346004c3e1413d31781420a3caac17">&#9670;&nbsp;</a></span>SYSINFO_IMEM_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSINFO_IMEM_SIZE&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a> (<a class="el" href="neorv32_8h.html#aaa99a4472693d0b3dcf1f4f4874c75f5">SYSINFO_BASE</a> + 24)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSINFO(6): Internal instruction memory (IMEM) size in bytes </p>

</div>
</div>
<a id="a6bc646cc27e1f325fc3e6fb80f71553b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bc646cc27e1f325fc3e6fb80f71553b">&#9670;&nbsp;</a></span>SYSINFO_ISPACE_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSINFO_ISPACE_BASE&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a> (<a class="el" href="neorv32_8h.html#aaa99a4472693d0b3dcf1f4f4874c75f5">SYSINFO_BASE</a> + 16)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSINFO(4): Instruction memory address space base </p>

</div>
</div>
<a id="ab8c30c75fd81a3d44af73f0a13d9a50b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8c30c75fd81a3d44af73f0a13d9a50b">&#9670;&nbsp;</a></span>SYSINFO_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSINFO_SIZE&#160;&#160;&#160;(8*4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NEOLED address space size in bytes </p>

</div>
</div>
<a id="af6e04b8084114bc7234a125ab529bbd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6e04b8084114bc7234a125ab529bbd4">&#9670;&nbsp;</a></span>SYSINFO_USER_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSINFO_USER_CODE&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a> (<a class="el" href="neorv32_8h.html#aaa99a4472693d0b3dcf1f4f4874c75f5">SYSINFO_BASE</a> + 4)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSINFO(1): Custom user code (via "USER_CODE" generic) </p>

</div>
</div>
<a id="a8c1248c407a28b1627bffc96e980f4f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c1248c407a28b1627bffc96e980f4f5">&#9670;&nbsp;</a></span>TRNG_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRNG_BASE&#160;&#160;&#160;(0xFFFFFF88UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRNG base address </p>

</div>
</div>
<a id="abfd8dc1811ee923d8d7ca2672304dcc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfd8dc1811ee923d8d7ca2672304dcc4">&#9670;&nbsp;</a></span>TRNG_CT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRNG_CT&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a8c1248c407a28b1627bffc96e980f4f5">TRNG_BASE</a> + 0)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRNG control/data register (r/w) </p>

</div>
</div>
<a id="ad7dc788b501dedb9f585867f8064720f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7dc788b501dedb9f585867f8064720f">&#9670;&nbsp;</a></span>TRNG_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRNG_SIZE&#160;&#160;&#160;(1*4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRNG address space size in bytes </p>

</div>
</div>
<a id="adc5197ae8715bf77a793b38331e3e94b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc5197ae8715bf77a793b38331e3e94b">&#9670;&nbsp;</a></span>TWI_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BASE&#160;&#160;&#160;(0xFFFFFFB0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TWI base address </p>

</div>
</div>
<a id="a89965ec91a0788976fb79821991f1fc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89965ec91a0788976fb79821991f1fc3">&#9670;&nbsp;</a></span>TWI_CT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CT&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#adc5197ae8715bf77a793b38331e3e94b">TWI_BASE</a> + 0)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TWI control register (r/w) </p>

</div>
</div>
<a id="aaad9f06d6da950b43cc158cf2d28c92d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaad9f06d6da950b43cc158cf2d28c92d">&#9670;&nbsp;</a></span>TWI_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_DATA&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#adc5197ae8715bf77a793b38331e3e94b">TWI_BASE</a> + 4)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TWI receive/transmit data register (r/w) </p>

</div>
</div>
<a id="aedb9ef13ea769f646ccfba4162e149dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedb9ef13ea769f646ccfba4162e149dd">&#9670;&nbsp;</a></span>TWI_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_SIZE&#160;&#160;&#160;(2*4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TWI address space size in bytes </p>

</div>
</div>
<a id="a7a07348b4332ff6b88abf6092347deba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a07348b4332ff6b88abf6092347deba">&#9670;&nbsp;</a></span>UART0_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BASE&#160;&#160;&#160;(0xFFFFFFA0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART0 base address </p>

</div>
</div>
<a id="a6ec3803d2b69338976b9633eeefaee5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ec3803d2b69338976b9633eeefaee5c">&#9670;&nbsp;</a></span>UART0_CT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_CT&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a> + 0)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART0 control register (r/w) </p>

</div>
</div>
<a id="a804851f5c7db55ac6d32a96862ea326f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a804851f5c7db55ac6d32a96862ea326f">&#9670;&nbsp;</a></span>UART0_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_DATA&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a> + 4)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART0 receive/transmit data register (r/w) </p>

</div>
</div>
<a id="a55342e507d745f2a33caa571ef2226db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55342e507d745f2a33caa571ef2226db">&#9670;&nbsp;</a></span>UART0_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_SIZE&#160;&#160;&#160;(2*4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART0 address space size in bytes </p>

</div>
</div>
<a id="a383bf0c4670c3a7fa72df80f66331a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a383bf0c4670c3a7fa72df80f66331a46">&#9670;&nbsp;</a></span>UART1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BASE&#160;&#160;&#160;(0xFFFFFFD0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART1 base address </p>

</div>
</div>
<a id="a7231bd478d6c08551f323650287e27ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7231bd478d6c08551f323650287e27ed">&#9670;&nbsp;</a></span>UART1_CT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CT&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a> + 0)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART1 control register (r/w) </p>

</div>
</div>
<a id="a487fe772b17de5e5453cb9616f06b964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a487fe772b17de5e5453cb9616f06b964">&#9670;&nbsp;</a></span>UART1_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_DATA&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a> + 4)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART1 receive/transmit data register (r/w) </p>

</div>
</div>
<a id="afc8dfd5a0baa29bcf3ef837104b281ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc8dfd5a0baa29bcf3ef837104b281ee">&#9670;&nbsp;</a></span>UART1_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SIZE&#160;&#160;&#160;(2*4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART1 address space size in bytes </p>

</div>
</div>
<a id="af99229879e6e3249a0ab9bcefcaf208b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af99229879e6e3249a0ab9bcefcaf208b">&#9670;&nbsp;</a></span>WDT_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_BASE&#160;&#160;&#160;(0xFFFFFF8CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDT base address </p>

</div>
</div>
<a id="a650754ede53fd1367f9f40ce9870a2d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a650754ede53fd1367f9f40ce9870a2d3">&#9670;&nbsp;</a></span>WDT_CT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_CT&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> (<a class="el" href="neorv32_8h.html#af99229879e6e3249a0ab9bcefcaf208b">WDT_BASE</a> + 0)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog control register (r/w) </p>

</div>
</div>
<a id="a6cf3f65d88f9729cb266df0d1b1e6306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cf3f65d88f9729cb266df0d1b1e6306">&#9670;&nbsp;</a></span>WDT_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_SIZE&#160;&#160;&#160;(1*4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDT address space size in bytes </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a10022df4c223533b04d5aebe222e8b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10022df4c223533b04d5aebe222e8b73">&#9670;&nbsp;</a></span>NEORV32_CLOCK_PRSC_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73">NEORV32_CLOCK_PRSC_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Processor clock prescalers select </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73ad63d40139c50d76618cf1258cbdc0d05"></a>CLK_PRSC_2&#160;</td><td class="fielddoc"><p>CPU_CLK (from clk_i top signal) / 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73a648249b3ab8c2500880c1e68b98f81d1"></a>CLK_PRSC_4&#160;</td><td class="fielddoc"><p>CPU_CLK (from clk_i top signal) / 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73aa4e3a6a5b3cd895f63b4544f63ce22c9"></a>CLK_PRSC_8&#160;</td><td class="fielddoc"><p>CPU_CLK (from clk_i top signal) / 8 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73a5990532893f2d9606e3c02aff60ca5da"></a>CLK_PRSC_64&#160;</td><td class="fielddoc"><p>CPU_CLK (from clk_i top signal) / 64 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73a933045a5405de55781d687315f42054e"></a>CLK_PRSC_128&#160;</td><td class="fielddoc"><p>CPU_CLK (from clk_i top signal) / 128 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73a18aac15afd5ebd8d3a00dd6e513daf17"></a>CLK_PRSC_1024&#160;</td><td class="fielddoc"><p>CPU_CLK (from clk_i top signal) / 1024 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73aa138f0cad547028d5124f89d6dcc8c79"></a>CLK_PRSC_2048&#160;</td><td class="fielddoc"><p>CPU_CLK (from clk_i top signal) / 2048 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73a0f20c29722bf9afc478b1a286a6b7eee"></a>CLK_PRSC_4096&#160;</td><td class="fielddoc"><p>CPU_CLK (from clk_i top signal) / 4096 </p>
</td></tr>
</table>

</div>
</div>
<a id="ac065a8cc32eed9a69ea1798492a69f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac065a8cc32eed9a69ea1798492a69f49">&#9670;&nbsp;</a></span>NEORV32_CSR_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#ac065a8cc32eed9a69ea1798492a69f49">NEORV32_CSR_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Available CPU Control and Status Registers (CSRs) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a625f606c14fd4d7224d7109e10508e7a"></a>CSR_FFLAGS&#160;</td><td class="fielddoc"><p>0x001 - fflags (r/w): Floating-point accrued exception flags </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7f198c465959dde37b7056dd06d45812"></a>CSR_FRM&#160;</td><td class="fielddoc"><p>0x002 - frm (r/w): Floating-point dynamic rounding mode </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a5e1abf46b4f55bd18e1d132b32696ab6"></a>CSR_FCSR&#160;</td><td class="fielddoc"><p>0x003 - fcsr (r/w): Floating-point control/staturs register (frm + fflags) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad0e5de789d6390f750b8af03cdd15450"></a>CSR_MSTATUS&#160;</td><td class="fielddoc"><p>0x300 - mstatus (r/w): Machine status register </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ade079242596ce14ce1ba9842ed29b84c"></a>CSR_MISA&#160;</td><td class="fielddoc"><p>0x301 - misa (r/-): CPU ISA and extensions (read-only in NEORV32) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49acc0f9f5f3b5702f1b57f2ba3b6b62610"></a>CSR_MIE&#160;</td><td class="fielddoc"><p>0x304 - mie (r/w): Machine interrupt-enable register </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aa632d218400268df6dc6b289ff088d21"></a>CSR_MTVEC&#160;</td><td class="fielddoc"><p>0x305 - mtvec (r/w): Machine trap-handler base address (for ALL traps) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a1860dd9579906c67a3565063043dcf78"></a>CSR_MCOUNTEREN&#160;</td><td class="fielddoc"><p>0x305 - mcounteren (r/w): Machine counter enable register (controls access rights from U-mode) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a3ce1dc0e2810f0df78feaa1c607a5ca6"></a>CSR_MCOUNTINHIBIT&#160;</td><td class="fielddoc"><p>0x320 - mcountinhibit (r/w): Machine counter-inhibit register </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a4a93ac5ab276cfd2f9cd296c8ce1bff6"></a>CSR_MHPMEVENT3&#160;</td><td class="fielddoc"><p>0x323 - mhpmevent3 (r/w): Machine hardware performance monitor event selector 3 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ab5f998725e002ffc2ff516ee973fe459"></a>CSR_MHPMEVENT4&#160;</td><td class="fielddoc"><p>0x324 - mhpmevent4 (r/w): Machine hardware performance monitor event selector 4 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a2524659ca2785af51af7acf9cd560a9d"></a>CSR_MHPMEVENT5&#160;</td><td class="fielddoc"><p>0x325 - mhpmevent5 (r/w): Machine hardware performance monitor event selector 5 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a1cfa1e3bc3c8a1c9a86c251a510d11cd"></a>CSR_MHPMEVENT6&#160;</td><td class="fielddoc"><p>0x326 - mhpmevent6 (r/w): Machine hardware performance monitor event selector 6 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a2e53e6e01ca8d1b801f6dfba602f3f59"></a>CSR_MHPMEVENT7&#160;</td><td class="fielddoc"><p>0x327 - mhpmevent7 (r/w): Machine hardware performance monitor event selector 7 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad6296ca83bbe1280624f3c21adbd8a79"></a>CSR_MHPMEVENT8&#160;</td><td class="fielddoc"><p>0x328 - mhpmevent8 (r/w): Machine hardware performance monitor event selector 8 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49af6727a9bdd60ccf020812095b7396632"></a>CSR_MHPMEVENT9&#160;</td><td class="fielddoc"><p>0x329 - mhpmevent9 (r/w): Machine hardware performance monitor event selector 9 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a23850b1804966cde2c1e84cde752d512"></a>CSR_MHPMEVENT10&#160;</td><td class="fielddoc"><p>0x32a - mhpmevent10 (r/w): Machine hardware performance monitor event selector 10 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7fb1de2019dd2b548084d5ca1630efbf"></a>CSR_MHPMEVENT11&#160;</td><td class="fielddoc"><p>0x32b - mhpmevent11 (r/w): Machine hardware performance monitor event selector 11 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad648b5ece209d47e9484fd7aa83e8e5f"></a>CSR_MHPMEVENT12&#160;</td><td class="fielddoc"><p>0x32c - mhpmevent12 (r/w): Machine hardware performance monitor event selector 12 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8c31899b81bb5dba9b92a0f0ca71aea6"></a>CSR_MHPMEVENT13&#160;</td><td class="fielddoc"><p>0x32d - mhpmevent13 (r/w): Machine hardware performance monitor event selector 13 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a964a6a50d0138447fad47e9c982a7ba4"></a>CSR_MHPMEVENT14&#160;</td><td class="fielddoc"><p>0x32e - mhpmevent14 (r/w): Machine hardware performance monitor event selector 14 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a06dfdeed757606529e4a99c033691b54"></a>CSR_MHPMEVENT15&#160;</td><td class="fielddoc"><p>0x32f - mhpmevent15 (r/w): Machine hardware performance monitor event selector 15 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a076a9412f83fab082d83f53304e598fb"></a>CSR_MHPMEVENT16&#160;</td><td class="fielddoc"><p>0x330 - mhpmevent16 (r/w): Machine hardware performance monitor event selector 16 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac86401295eaaf3d72805f9ede4c7b363"></a>CSR_MHPMEVENT17&#160;</td><td class="fielddoc"><p>0x331 - mhpmevent17 (r/w): Machine hardware performance monitor event selector 17 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a40812655e9aeafe1e22d14e94cdf9a7f"></a>CSR_MHPMEVENT18&#160;</td><td class="fielddoc"><p>0x332 - mhpmevent18 (r/w): Machine hardware performance monitor event selector 18 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad32241545b091e590160cd607feccd4c"></a>CSR_MHPMEVENT19&#160;</td><td class="fielddoc"><p>0x333 - mhpmevent19 (r/w): Machine hardware performance monitor event selector 19 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a6da54fa60583c688291fe9a894e0d2de"></a>CSR_MHPMEVENT20&#160;</td><td class="fielddoc"><p>0x334 - mhpmevent20 (r/w): Machine hardware performance monitor event selector 20 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a526b3e6aba91dbded6c298909b9db730"></a>CSR_MHPMEVENT21&#160;</td><td class="fielddoc"><p>0x335 - mhpmevent21 (r/w): Machine hardware performance monitor event selector 21 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a9bed325c00c2b8210860267253803e23"></a>CSR_MHPMEVENT22&#160;</td><td class="fielddoc"><p>0x336 - mhpmevent22 (r/w): Machine hardware performance monitor event selector 22 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a3d7a3542ffce08f974edf8e2762cc27d"></a>CSR_MHPMEVENT23&#160;</td><td class="fielddoc"><p>0x337 - mhpmevent23 (r/w): Machine hardware performance monitor event selector 23 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a69d618b0e8b15604a7376e733647ecb7"></a>CSR_MHPMEVENT24&#160;</td><td class="fielddoc"><p>0x338 - mhpmevent24 (r/w): Machine hardware performance monitor event selector 24 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ace04ffb406cdb76ebef77b04d23e347e"></a>CSR_MHPMEVENT25&#160;</td><td class="fielddoc"><p>0x339 - mhpmevent25 (r/w): Machine hardware performance monitor event selector 25 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7db301fae9620b6ba9249cb026b06442"></a>CSR_MHPMEVENT26&#160;</td><td class="fielddoc"><p>0x33a - mhpmevent26 (r/w): Machine hardware performance monitor event selector 26 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a9e10f6c30eb8c58524cbd25f867166b5"></a>CSR_MHPMEVENT27&#160;</td><td class="fielddoc"><p>0x33b - mhpmevent27 (r/w): Machine hardware performance monitor event selector 27 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49adc7e7511ee2dd7a33ed5b66bb5ab2050"></a>CSR_MHPMEVENT28&#160;</td><td class="fielddoc"><p>0x33c - mhpmevent28 (r/w): Machine hardware performance monitor event selector 28 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49afb494566f93f96b69112ad739af86da0"></a>CSR_MHPMEVENT29&#160;</td><td class="fielddoc"><p>0x33d - mhpmevent29 (r/w): Machine hardware performance monitor event selector 29 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ae77ea9868e45d6047b32fb29b71fffff"></a>CSR_MHPMEVENT30&#160;</td><td class="fielddoc"><p>0x33e - mhpmevent30 (r/w): Machine hardware performance monitor event selector 30 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a39e1dbf430d3b28f77c5cfe3e52fbcd1"></a>CSR_MHPMEVENT31&#160;</td><td class="fielddoc"><p>0x33f - mhpmevent31 (r/w): Machine hardware performance monitor event selector 31 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ae29976bb072639975ad0cdb985c7f004"></a>CSR_MSCRATCH&#160;</td><td class="fielddoc"><p>0x340 - mscratch (r/w): Machine scratch register </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a5d60a25a66754066589e8facb7d41153"></a>CSR_MEPC&#160;</td><td class="fielddoc"><p>0x341 - mepc (r/w): Machine exception program counter </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a2e14b57fee5376741634db7980a5005b"></a>CSR_MCAUSE&#160;</td><td class="fielddoc"><p>0x342 - mcause (r/w): Machine trap cause </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a76d30359e3b54197fb53f9939734cf1e"></a>CSR_MTVAL&#160;</td><td class="fielddoc"><p>0x343 - mtval (r/-): Machine bad address or instruction </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49addb485275c954d1181d5bd4e4609082c"></a>CSR_MIP&#160;</td><td class="fielddoc"><p>0x344 - mip (r/-): Machine interrupt pending register </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49af1a79349e46a4829af78d2cdfd0dc44f"></a>CSR_PMPCFG0&#160;</td><td class="fielddoc"><p>0x3a0 - pmpcfg0 (r/w): Physical memory protection configuration register 0 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a22eea318ec1ac72cc14e133b71ef4b16"></a>CSR_PMPCFG1&#160;</td><td class="fielddoc"><p>0x3a1 - pmpcfg1 (r/w): Physical memory protection configuration register 1 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a0c9492f6b956f088847f72b28e7b1446"></a>CSR_PMPCFG2&#160;</td><td class="fielddoc"><p>0x3a2 - pmpcfg2 (r/w): Physical memory protection configuration register 2 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a067ed3778590ae97dc9b16069f0ed850"></a>CSR_PMPCFG3&#160;</td><td class="fielddoc"><p>0x3a3 - pmpcfg3 (r/w): Physical memory protection configuration register 3 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a2e1ff8e4cd6f2310f1eefd18d1b312a9"></a>CSR_PMPCFG4&#160;</td><td class="fielddoc"><p>0x3a4 - pmpcfg4 (r/w): Physical memory protection configuration register 4 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac08b528aeae496384248f97f99ed2575"></a>CSR_PMPCFG5&#160;</td><td class="fielddoc"><p>0x3a5 - pmpcfg5 (r/w): Physical memory protection configuration register 5 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a5979e4b07bb368c9ab709b3273200361"></a>CSR_PMPCFG6&#160;</td><td class="fielddoc"><p>0x3a6 - pmpcfg6 (r/w): Physical memory protection configuration register 6 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a36d980bcbb8549d14ac53056d852a611"></a>CSR_PMPCFG7&#160;</td><td class="fielddoc"><p>0x3a7 - pmpcfg7 (r/w): Physical memory protection configuration register 7 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8c16518d27d1dfd1c542decc192a83e5"></a>CSR_PMPCFG8&#160;</td><td class="fielddoc"><p>0x3a8 - pmpcfg8 (r/w): Physical memory protection configuration register 8 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7f4ac438a50a30e7ce8aad08a1845b97"></a>CSR_PMPCFG9&#160;</td><td class="fielddoc"><p>0x3a9 - pmpcfg9 (r/w): Physical memory protection configuration register 9 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad00ee8b17516cb8e5b4f2efb4c283db2"></a>CSR_PMPCFG10&#160;</td><td class="fielddoc"><p>0x3aa - pmpcfg10 (r/w): Physical memory protection configuration register 10 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a400eb44cab249620e9bf7bd81be936f4"></a>CSR_PMPCFG11&#160;</td><td class="fielddoc"><p>0x3ab - pmpcfg11 (r/w): Physical memory protection configuration register 11 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a95ae72806783dcddf6d73b040989c3a4"></a>CSR_PMPCFG12&#160;</td><td class="fielddoc"><p>0x3ac - pmpcfg12 (r/w): Physical memory protection configuration register 12 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad6b9f888143a644b431756cf9663eb38"></a>CSR_PMPCFG13&#160;</td><td class="fielddoc"><p>0x3ad - pmpcfg13 (r/w): Physical memory protection configuration register 13 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a427ca5df8ac9539df601ae537edabcd8"></a>CSR_PMPCFG14&#160;</td><td class="fielddoc"><p>0x3ae - pmpcfg14 (r/w): Physical memory protection configuration register 14 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac06ae205ba1e00d451d787d0d8d3027c"></a>CSR_PMPCFG15&#160;</td><td class="fielddoc"><p>0x3af - pmpcfg15 (r/w): Physical memory protection configuration register 15 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8941071db6145d34fff842249c0dcb9f"></a>CSR_PMPADDR0&#160;</td><td class="fielddoc"><p>0x3b0 - pmpaddr0 (r/w): Physical memory protection address register 0 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a6a2933f3a1fa243de02db8a795e3ca41"></a>CSR_PMPADDR1&#160;</td><td class="fielddoc"><p>0x3b1 - pmpaddr1 (r/w): Physical memory protection address register 1 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aa0b8c0561e8a778dce9c3b86499ffc50"></a>CSR_PMPADDR2&#160;</td><td class="fielddoc"><p>0x3b2 - pmpaddr2 (r/w): Physical memory protection address register 2 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a89bad989197e9358563557311b3c97e9"></a>CSR_PMPADDR3&#160;</td><td class="fielddoc"><p>0x3b3 - pmpaddr3 (r/w): Physical memory protection address register 3 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ace4529c53ad2d46767f86d920eada507"></a>CSR_PMPADDR4&#160;</td><td class="fielddoc"><p>0x3b4 - pmpaddr4 (r/w): Physical memory protection address register 4 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad9e78f71409fd7783cc2ae7c28b5e42c"></a>CSR_PMPADDR5&#160;</td><td class="fielddoc"><p>0x3b5 - pmpaddr5 (r/w): Physical memory protection address register 5 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49af57b5b7b57cd6e8b3489a27dfd702444"></a>CSR_PMPADDR6&#160;</td><td class="fielddoc"><p>0x3b6 - pmpaddr6 (r/w): Physical memory protection address register 6 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ae8ea19cf3e527dbc0d36a43dfd1b7346"></a>CSR_PMPADDR7&#160;</td><td class="fielddoc"><p>0x3b7 - pmpaddr7 (r/w): Physical memory protection address register 7 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aec68bf7e26e44170c24599f7c6a8365b"></a>CSR_PMPADDR8&#160;</td><td class="fielddoc"><p>0x3b8 - pmpaddr8 (r/w): Physical memory protection address register 8 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a54d38c8cf364d886eb7ac64463eedf77"></a>CSR_PMPADDR9&#160;</td><td class="fielddoc"><p>0x3b9 - pmpaddr9 (r/w): Physical memory protection address register 9 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad97b6fe934a3bed6b02d0c8d81165d60"></a>CSR_PMPADDR10&#160;</td><td class="fielddoc"><p>0x3ba - pmpaddr10 (r/w): Physical memory protection address register 10 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a3e5708c0f79cf58ae761b6bb8c2a4383"></a>CSR_PMPADDR11&#160;</td><td class="fielddoc"><p>0x3bb - pmpaddr11 (r/w): Physical memory protection address register 11 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a23026793ee53c8d55d23f63195368a6b"></a>CSR_PMPADDR12&#160;</td><td class="fielddoc"><p>0x3bc - pmpaddr12 (r/w): Physical memory protection address register 12 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a30879e88b250d3e94d9d9e728ffcc2cc"></a>CSR_PMPADDR13&#160;</td><td class="fielddoc"><p>0x3bd - pmpaddr13 (r/w): Physical memory protection address register 13 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a91a8b5008b4e08ab34c1516e21bf0ba8"></a>CSR_PMPADDR14&#160;</td><td class="fielddoc"><p>0x3be - pmpaddr14 (r/w): Physical memory protection address register 14 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a6879b4bf5d2db92d236b9091df4841f2"></a>CSR_PMPADDR15&#160;</td><td class="fielddoc"><p>0x3bf - pmpaddr15 (r/w): Physical memory protection address register 15 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7000f9cb7f349679a29bf54ec4c03122"></a>CSR_PMPADDR16&#160;</td><td class="fielddoc"><p>0x3c0 - pmpaddr16 (r/w): Physical memory protection address register 16 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a940428bc19dc8623a31634955f955832"></a>CSR_PMPADDR17&#160;</td><td class="fielddoc"><p>0x3c1 - pmpaddr17 (r/w): Physical memory protection address register 17 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a2e5d2804b9eecd85a48d56a5b5260d31"></a>CSR_PMPADDR18&#160;</td><td class="fielddoc"><p>0x3c2 - pmpaddr18 (r/w): Physical memory protection address register 18 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8375bf276893169b7cd042da74e3988a"></a>CSR_PMPADDR19&#160;</td><td class="fielddoc"><p>0x3c3 - pmpaddr19 (r/w): Physical memory protection address register 19 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aa254a0531492ecc29832658126de1f94"></a>CSR_PMPADDR20&#160;</td><td class="fielddoc"><p>0x3c4 - pmpaddr20 (r/w): Physical memory protection address register 20 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a9bf936eefbf4dcd1d2b0c1d128638f49"></a>CSR_PMPADDR21&#160;</td><td class="fielddoc"><p>0x3c5 - pmpaddr21 (r/w): Physical memory protection address register 21 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a4d7ef55a9deb836dae2da510ba994f04"></a>CSR_PMPADDR22&#160;</td><td class="fielddoc"><p>0x3c6 - pmpaddr22 (r/w): Physical memory protection address register 22 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a3871327e56884ddc76306c0c9f13073e"></a>CSR_PMPADDR23&#160;</td><td class="fielddoc"><p>0x3c7 - pmpaddr23 (r/w): Physical memory protection address register 23 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a45cc9464baeb154ce8108eb71a6cac21"></a>CSR_PMPADDR24&#160;</td><td class="fielddoc"><p>0x3c8 - pmpaddr24 (r/w): Physical memory protection address register 24 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aa3dfccf683bc3177e0102f90ee70afb5"></a>CSR_PMPADDR25&#160;</td><td class="fielddoc"><p>0x3c9 - pmpaddr25 (r/w): Physical memory protection address register 25 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ab0614ba409db3663674885e1eccf70bc"></a>CSR_PMPADDR26&#160;</td><td class="fielddoc"><p>0x3ca - pmpaddr26 (r/w): Physical memory protection address register 26 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac43a0622a9fe1c67259bd0bb87aa3ffc"></a>CSR_PMPADDR27&#160;</td><td class="fielddoc"><p>0x3cb - pmpaddr27 (r/w): Physical memory protection address register 27 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aee308d76710f4b8e05e537616236cbf1"></a>CSR_PMPADDR28&#160;</td><td class="fielddoc"><p>0x3cc - pmpaddr28 (r/w): Physical memory protection address register 28 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a5729f410c96e6ffbcd4c945f37848f45"></a>CSR_PMPADDR29&#160;</td><td class="fielddoc"><p>0x3cd - pmpaddr29 (r/w): Physical memory protection address register 29 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a19d4a4662aecc41fc8dc3ebd43fd1f5e"></a>CSR_PMPADDR30&#160;</td><td class="fielddoc"><p>0x3ce - pmpaddr30 (r/w): Physical memory protection address register 30 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad49af99bdc7a85294fe8e3201ae5dfc4"></a>CSR_PMPADDR31&#160;</td><td class="fielddoc"><p>0x3cf - pmpaddr31 (r/w): Physical memory protection address register 31 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ab0ecc73564f876bcd7d7864c79334773"></a>CSR_PMPADDR32&#160;</td><td class="fielddoc"><p>0x3d0 - pmpaddr32 (r/w): Physical memory protection address register 32 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aac9e32ac080e1b43c19a74bc8172eee6"></a>CSR_PMPADDR33&#160;</td><td class="fielddoc"><p>0x3d1 - pmpaddr33 (r/w): Physical memory protection address register 33 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a331662b3727bc8041984f368b5766193"></a>CSR_PMPADDR34&#160;</td><td class="fielddoc"><p>0x3d2 - pmpaddr34 (r/w): Physical memory protection address register 34 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49af4463fc064f321350883404278e9885f"></a>CSR_PMPADDR35&#160;</td><td class="fielddoc"><p>0x3d3 - pmpaddr35 (r/w): Physical memory protection address register 35 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad8aa486240256014996ee40bb08fd27e"></a>CSR_PMPADDR36&#160;</td><td class="fielddoc"><p>0x3d4 - pmpaddr36 (r/w): Physical memory protection address register 36 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad2bc8dccba7af97de9c893d3f17c2835"></a>CSR_PMPADDR37&#160;</td><td class="fielddoc"><p>0x3d5 - pmpaddr37 (r/w): Physical memory protection address register 37 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a4300474e2e300bdf3085df4cdaa39fb9"></a>CSR_PMPADDR38&#160;</td><td class="fielddoc"><p>0x3d6 - pmpaddr38 (r/w): Physical memory protection address register 38 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a6b0d276105880d84ad17361b74621492"></a>CSR_PMPADDR39&#160;</td><td class="fielddoc"><p>0x3d7 - pmpaddr39 (r/w): Physical memory protection address register 39 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a9257fdc4effa03f4286018e93aa20fe5"></a>CSR_PMPADDR40&#160;</td><td class="fielddoc"><p>0x3d8 - pmpaddr40 (r/w): Physical memory protection address register 40 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a01ffd6d0cc8d2deb701b52d2a4a4c138"></a>CSR_PMPADDR41&#160;</td><td class="fielddoc"><p>0x3d9 - pmpaddr41 (r/w): Physical memory protection address register 41 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a0384a0403f93bfe97935c649d3aee723"></a>CSR_PMPADDR42&#160;</td><td class="fielddoc"><p>0x3da - pmpaddr42 (r/w): Physical memory protection address register 42 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a9ff10c93633be81035205de393ae6436"></a>CSR_PMPADDR43&#160;</td><td class="fielddoc"><p>0x3db - pmpaddr43 (r/w): Physical memory protection address register 43 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac5f47ae8b8089e6bc7eafb4bdc9d37da"></a>CSR_PMPADDR44&#160;</td><td class="fielddoc"><p>0x3dc - pmpaddr44 (r/w): Physical memory protection address register 44 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a0a4f1854d437c8aaf97df3d3e621efb7"></a>CSR_PMPADDR45&#160;</td><td class="fielddoc"><p>0x3dd - pmpaddr45 (r/w): Physical memory protection address register 45 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad12dfdfb2c15c01d55ca7c599a6c481e"></a>CSR_PMPADDR46&#160;</td><td class="fielddoc"><p>0x3de - pmpaddr46 (r/w): Physical memory protection address register 46 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49af45dc8793205c09b749daa601c74575c"></a>CSR_PMPADDR47&#160;</td><td class="fielddoc"><p>0x3df - pmpaddr47 (r/w): Physical memory protection address register 47 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a283d603165faf9336c2b5bf114d14890"></a>CSR_PMPADDR48&#160;</td><td class="fielddoc"><p>0x3e0 - pmpaddr48 (r/w): Physical memory protection address register 48 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aada916a6309e13c6477fceb106df76eb"></a>CSR_PMPADDR49&#160;</td><td class="fielddoc"><p>0x3e1 - pmpaddr49 (r/w): Physical memory protection address register 49 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a3e6b963f145b6e0650cd728c97baea41"></a>CSR_PMPADDR50&#160;</td><td class="fielddoc"><p>0x3e2 - pmpaddr50 (r/w): Physical memory protection address register 50 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ab3a2ea425b0dce6779dcfbb0b3d68229"></a>CSR_PMPADDR51&#160;</td><td class="fielddoc"><p>0x3e3 - pmpaddr51 (r/w): Physical memory protection address register 51 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a296a14a5a0e10046ca8f7c9eb58f71af"></a>CSR_PMPADDR52&#160;</td><td class="fielddoc"><p>0x3e4 - pmpaddr52 (r/w): Physical memory protection address register 52 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aae0c4845e4c448208ff582c14bee8433"></a>CSR_PMPADDR53&#160;</td><td class="fielddoc"><p>0x3e5 - pmpaddr53 (r/w): Physical memory protection address register 53 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac94f4b36a5f1e5b5764e934dca40b109"></a>CSR_PMPADDR54&#160;</td><td class="fielddoc"><p>0x3e6 - pmpaddr54 (r/w): Physical memory protection address register 54 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a0f49a08821d7e3458ff10ff331eadad1"></a>CSR_PMPADDR55&#160;</td><td class="fielddoc"><p>0x3e7 - pmpaddr55 (r/w): Physical memory protection address register 55 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a1ae8dbefcc7559ecc485f6545b08b784"></a>CSR_PMPADDR56&#160;</td><td class="fielddoc"><p>0x3e8 - pmpaddr56 (r/w): Physical memory protection address register 56 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a984a56bbcccf5e404069be16c918231a"></a>CSR_PMPADDR57&#160;</td><td class="fielddoc"><p>0x3e9 - pmpaddr57 (r/w): Physical memory protection address register 57 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a9a362d22f611e36f5df8316a0f93c98f"></a>CSR_PMPADDR58&#160;</td><td class="fielddoc"><p>0x3ea - pmpaddr58 (r/w): Physical memory protection address register 58 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a2d9a377d9d135cb6285f304ebec2a144"></a>CSR_PMPADDR59&#160;</td><td class="fielddoc"><p>0x3eb - pmpaddr59 (r/w): Physical memory protection address register 59 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a20e048cf8af704ff70c8b2039374dbdb"></a>CSR_PMPADDR60&#160;</td><td class="fielddoc"><p>0x3ec - pmpaddr60 (r/w): Physical memory protection address register 60 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a0ac881337090c7240455aa12251b1cc7"></a>CSR_PMPADDR61&#160;</td><td class="fielddoc"><p>0x3ed - pmpaddr61 (r/w): Physical memory protection address register 61 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8eba7fd134bd8616555ce34f0657755b"></a>CSR_PMPADDR62&#160;</td><td class="fielddoc"><p>0x3ee - pmpaddr62 (r/w): Physical memory protection address register 62 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8ccc8be05d0c78010a0656f08fe9c038"></a>CSR_PMPADDR63&#160;</td><td class="fielddoc"><p>0x3ef - pmpaddr63 (r/w): Physical memory protection address register 63 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a32c22641ed66c6d20902306a2b1fad77"></a>CSR_MCYCLE&#160;</td><td class="fielddoc"><p>0xb00 - mcycle (r/w): Machine cycle counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a98f5e2cf2d5dbb0125a222b0065c86eb"></a>CSR_MINSTRET&#160;</td><td class="fielddoc"><p>0xb02 - minstret (r/w): Machine instructions-retired counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ae0a96f499dcde474af6ee620fbb1ebdc"></a>CSR_MHPMCOUNTER3&#160;</td><td class="fielddoc"><p>0xb03 - mhpmcounter3 (r/w): Machine hardware performance monitor 3 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a9b84bd948dd52a7779b5fd16beddaab9"></a>CSR_MHPMCOUNTER4&#160;</td><td class="fielddoc"><p>0xb04 - mhpmcounter4 (r/w): Machine hardware performance monitor 4 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49af15d389bb8f91c989df488d231666394"></a>CSR_MHPMCOUNTER5&#160;</td><td class="fielddoc"><p>0xb05 - mhpmcounter5 (r/w): Machine hardware performance monitor 5 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49af65b9e99b9cadb3cb8d37f97cdbfeb9d"></a>CSR_MHPMCOUNTER6&#160;</td><td class="fielddoc"><p>0xb06 - mhpmcounter6 (r/w): Machine hardware performance monitor 6 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a919f39b0d299feb80403b42a466de444"></a>CSR_MHPMCOUNTER7&#160;</td><td class="fielddoc"><p>0xb07 - mhpmcounter7 (r/w): Machine hardware performance monitor 7 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a5a4cde90c547e913bddc719b3ab75e79"></a>CSR_MHPMCOUNTER8&#160;</td><td class="fielddoc"><p>0xb08 - mhpmcounter8 (r/w): Machine hardware performance monitor 8 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a18c2a249f1f7852f42f9e10dc59d46bb"></a>CSR_MHPMCOUNTER9&#160;</td><td class="fielddoc"><p>0xb09 - mhpmcounter9 (r/w): Machine hardware performance monitor 9 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a575e5342d8ec304c32dbbe99d6fd6c0f"></a>CSR_MHPMCOUNTER10&#160;</td><td class="fielddoc"><p>0xb0a - mhpmcounter10 (r/w): Machine hardware performance monitor 10 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8840b3d4f45453fc96813ccb369a68e5"></a>CSR_MHPMCOUNTER11&#160;</td><td class="fielddoc"><p>0xb0b - mhpmcounter11 (r/w): Machine hardware performance monitor 11 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a1328a226d36d23cc81740397bde47a4e"></a>CSR_MHPMCOUNTER12&#160;</td><td class="fielddoc"><p>0xb0c - mhpmcounter12 (r/w): Machine hardware performance monitor 12 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a9bdd102877ff50d38c86c3d741aeb4b0"></a>CSR_MHPMCOUNTER13&#160;</td><td class="fielddoc"><p>0xb0d - mhpmcounter13 (r/w): Machine hardware performance monitor 13 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49adae22d860d8162e15120051951e45229"></a>CSR_MHPMCOUNTER14&#160;</td><td class="fielddoc"><p>0xb0e - mhpmcounter14 (r/w): Machine hardware performance monitor 14 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a20400929087fabba410a098667d2d4ff"></a>CSR_MHPMCOUNTER15&#160;</td><td class="fielddoc"><p>0xb0f - mhpmcounter15 (r/w): Machine hardware performance monitor 15 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49af03bdbb9ad8b1d1f66c6688edb58dc58"></a>CSR_MHPMCOUNTER16&#160;</td><td class="fielddoc"><p>0xb10 - mhpmcounter16 (r/w): Machine hardware performance monitor 16 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac940a92c502e556c0756e1461aa8fe14"></a>CSR_MHPMCOUNTER17&#160;</td><td class="fielddoc"><p>0xb11 - mhpmcounter17 (r/w): Machine hardware performance monitor 17 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aaf82139acbd45d0b51bda730bcc0da8c"></a>CSR_MHPMCOUNTER18&#160;</td><td class="fielddoc"><p>0xb12 - mhpmcounter18 (r/w): Machine hardware performance monitor 18 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a77ff40944c1f3d85a1bd8b151477ccf0"></a>CSR_MHPMCOUNTER19&#160;</td><td class="fielddoc"><p>0xb13 - mhpmcounter19 (r/w): Machine hardware performance monitor 19 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a515df8be990beb2407384d77f86dbfaa"></a>CSR_MHPMCOUNTER20&#160;</td><td class="fielddoc"><p>0xb14 - mhpmcounter20 (r/w): Machine hardware performance monitor 20 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a3ba77627faee546e464b19efdeea52d9"></a>CSR_MHPMCOUNTER21&#160;</td><td class="fielddoc"><p>0xb15 - mhpmcounter21 (r/w): Machine hardware performance monitor 21 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a0d36dc98f4cf150ffe0b41fe152f6361"></a>CSR_MHPMCOUNTER22&#160;</td><td class="fielddoc"><p>0xb16 - mhpmcounter22 (r/w): Machine hardware performance monitor 22 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a02e88e4e75f123ab09bcae0f437bbc6e"></a>CSR_MHPMCOUNTER23&#160;</td><td class="fielddoc"><p>0xb17 - mhpmcounter23 (r/w): Machine hardware performance monitor 23 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a438b7c233f68d1f4e5d21e016acbeb5f"></a>CSR_MHPMCOUNTER24&#160;</td><td class="fielddoc"><p>0xb18 - mhpmcounter24 (r/w): Machine hardware performance monitor 24 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac450f3e72a17dec1540775d44457b170"></a>CSR_MHPMCOUNTER25&#160;</td><td class="fielddoc"><p>0xb19 - mhpmcounter25 (r/w): Machine hardware performance monitor 25 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a0cb124102f8d2a5344c9e41f44fb8bb8"></a>CSR_MHPMCOUNTER26&#160;</td><td class="fielddoc"><p>0xb1a - mhpmcounter26 (r/w): Machine hardware performance monitor 26 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a10ed52d5adeaf0b442264ea79fc22e2b"></a>CSR_MHPMCOUNTER27&#160;</td><td class="fielddoc"><p>0xb1b - mhpmcounter27 (r/w): Machine hardware performance monitor 27 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8ff7ff3df4b3a015241949067517420f"></a>CSR_MHPMCOUNTER28&#160;</td><td class="fielddoc"><p>0xb1c - mhpmcounter28 (r/w): Machine hardware performance monitor 28 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a5d017d66359f3eb3a38c585418774095"></a>CSR_MHPMCOUNTER29&#160;</td><td class="fielddoc"><p>0xb1d - mhpmcounter29 (r/w): Machine hardware performance monitor 29 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7c39787ae9685f992478ae3e7667a089"></a>CSR_MHPMCOUNTER30&#160;</td><td class="fielddoc"><p>0xb1e - mhpmcounter30 (r/w): Machine hardware performance monitor 30 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49acf06cf2971f9c688ebfbc97bed76b75c"></a>CSR_MHPMCOUNTER31&#160;</td><td class="fielddoc"><p>0xb1f - mhpmcounter31 (r/w): Machine hardware performance monitor 31 counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a28fcfd06ca1012c19cf053e57689687b"></a>CSR_MCYCLEH&#160;</td><td class="fielddoc"><p>0xb80 - mcycleh (r/w): Machine cycle counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49afffb28b62b9baa127ae3bad919208988"></a>CSR_MINSTRETH&#160;</td><td class="fielddoc"><p>0xb82 - minstreth (r/w): Machine instructions-retired counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a252980a4da90c1f5c1ef85d164f72f25"></a>CSR_MHPMCOUNTER3H&#160;</td><td class="fielddoc"><p>0xb83 - mhpmcounter3h (r/w): Machine hardware performance monitor 3 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a2e9cfbf3c2828dd4bd92d2b8a1c99f85"></a>CSR_MHPMCOUNTER4H&#160;</td><td class="fielddoc"><p>0xb84 - mhpmcounter4h (r/w): Machine hardware performance monitor 4 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7648dd0a47007d44a14e95ba47726599"></a>CSR_MHPMCOUNTER5H&#160;</td><td class="fielddoc"><p>0xb85 - mhpmcounter5h (r/w): Machine hardware performance monitor 5 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a49b7bc2df67a6c73a68757de9b218f77"></a>CSR_MHPMCOUNTER6H&#160;</td><td class="fielddoc"><p>0xb86 - mhpmcounter6h (r/w): Machine hardware performance monitor 6 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac0183bb6f357ed33136493ae7ded987a"></a>CSR_MHPMCOUNTER7H&#160;</td><td class="fielddoc"><p>0xb87 - mhpmcounter7h (r/w): Machine hardware performance monitor 7 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a9e75518df7d14a009e3a0d5588641ddc"></a>CSR_MHPMCOUNTER8H&#160;</td><td class="fielddoc"><p>0xb88 - mhpmcounter8h (r/w): Machine hardware performance monitor 8 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7341886c7a4aed6fc7d8677c016a2cb8"></a>CSR_MHPMCOUNTER9H&#160;</td><td class="fielddoc"><p>0xb89 - mhpmcounter9h (r/w): Machine hardware performance monitor 9 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a1e41d2b27d7e8da14871852d81123cfd"></a>CSR_MHPMCOUNTER10H&#160;</td><td class="fielddoc"><p>0xb8a - mhpmcounter10h (r/w): Machine hardware performance monitor 10 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7fd76fcfc0d0dd47e112786bea5e4071"></a>CSR_MHPMCOUNTER11H&#160;</td><td class="fielddoc"><p>0xb8b - mhpmcounter11h (r/w): Machine hardware performance monitor 11 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a332ec2b0740f8e899a1b2ec86f7ee9f2"></a>CSR_MHPMCOUNTER12H&#160;</td><td class="fielddoc"><p>0xb8c - mhpmcounter12h (r/w): Machine hardware performance monitor 12 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a5de5c5a036dc594a554d37df9ccf657d"></a>CSR_MHPMCOUNTER13H&#160;</td><td class="fielddoc"><p>0xb8d - mhpmcounter13h (r/w): Machine hardware performance monitor 13 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac65bab6fd71439600c8fc549171251fa"></a>CSR_MHPMCOUNTER14H&#160;</td><td class="fielddoc"><p>0xb8e - mhpmcounter14h (r/w): Machine hardware performance monitor 14 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49af609807e2917f73e27e5f27b38a0fa46"></a>CSR_MHPMCOUNTER15H&#160;</td><td class="fielddoc"><p>0xb8f - mhpmcounter15h (r/w): Machine hardware performance monitor 15 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7102d25d9fca4b1e1b845f2b0d6d59bc"></a>CSR_MHPMCOUNTER16H&#160;</td><td class="fielddoc"><p>0xb90 - mhpmcounter16h (r/w): Machine hardware performance monitor 16 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8dede80ba429a9df100c9f1a8053252d"></a>CSR_MHPMCOUNTER17H&#160;</td><td class="fielddoc"><p>0xb91 - mhpmcounter17h (r/w): Machine hardware performance monitor 17 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a115fa77e84df5b7aeee2ef8da0df7504"></a>CSR_MHPMCOUNTER18H&#160;</td><td class="fielddoc"><p>0xb92 - mhpmcounter18h (r/w): Machine hardware performance monitor 18 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49abec4039ebaa1707855b2608e02bc7230"></a>CSR_MHPMCOUNTER19H&#160;</td><td class="fielddoc"><p>0xb93 - mhpmcounter19h (r/w): Machine hardware performance monitor 19 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a73154a36196df05f0aa671cf25d8657a"></a>CSR_MHPMCOUNTER20H&#160;</td><td class="fielddoc"><p>0xb94 - mhpmcounter20h (r/w): Machine hardware performance monitor 20 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8d0cbc12db32df8f72d43ab1bf23d99a"></a>CSR_MHPMCOUNTER21H&#160;</td><td class="fielddoc"><p>0xb95 - mhpmcounter21h (r/w): Machine hardware performance monitor 21 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac4fee476c94945e2f9bb4bb220bb6c29"></a>CSR_MHPMCOUNTER22H&#160;</td><td class="fielddoc"><p>0xb96 - mhpmcounter22h (r/w): Machine hardware performance monitor 22 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a4fa7c7fdee91095bce78cea4a83a323c"></a>CSR_MHPMCOUNTER23H&#160;</td><td class="fielddoc"><p>0xb97 - mhpmcounter23h (r/w): Machine hardware performance monitor 23 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a89d576eaf4dcb08d29986315438227d3"></a>CSR_MHPMCOUNTER24H&#160;</td><td class="fielddoc"><p>0xb98 - mhpmcounter24h (r/w): Machine hardware performance monitor 24 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a3cdf855e91971bca38ea89a0a6f6e970"></a>CSR_MHPMCOUNTER25H&#160;</td><td class="fielddoc"><p>0xb99 - mhpmcounter25h (r/w): Machine hardware performance monitor 25 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ae138eda0e2e55a987288641f648f2c43"></a>CSR_MHPMCOUNTER26H&#160;</td><td class="fielddoc"><p>0xb9a - mhpmcounter26h (r/w): Machine hardware performance monitor 26 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a39bde723514e9ee915def5c6b87c7d15"></a>CSR_MHPMCOUNTER27H&#160;</td><td class="fielddoc"><p>0xb9b - mhpmcounter27h (r/w): Machine hardware performance monitor 27 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a7d8c02c9b321a5853bfbafa7c05fa32a"></a>CSR_MHPMCOUNTER28H&#160;</td><td class="fielddoc"><p>0xb9c - mhpmcounter28h (r/w): Machine hardware performance monitor 28 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8af261caff987d9cf7559188948f5058"></a>CSR_MHPMCOUNTER29H&#160;</td><td class="fielddoc"><p>0xb9d - mhpmcounter29h (r/w): Machine hardware performance monitor 29 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a37c9632e8575781372028e2526875cf6"></a>CSR_MHPMCOUNTER30H&#160;</td><td class="fielddoc"><p>0xb9e - mhpmcounter30h (r/w): Machine hardware performance monitor 30 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a646124dfdaf8cd203a02eaceb6628c91"></a>CSR_MHPMCOUNTER31H&#160;</td><td class="fielddoc"><p>0xb9f - mhpmcounter31h (r/w): Machine hardware performance monitor 31 counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aaaf0f6b17a06d5922bcfdb47b382137e"></a>CSR_CYCLE&#160;</td><td class="fielddoc"><p>0xc00 - cycle (r/-): Cycle counter low word (from MCYCLE) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aab7c4abcc9a7d6c55c0f28dded7f8b59"></a>CSR_TIME&#160;</td><td class="fielddoc"><p>0xc01 - time (r/-): Timer low word (from MTIME.TIME_LO) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a8144da8cd8691ac54aa0712685865b66"></a>CSR_INSTRET&#160;</td><td class="fielddoc"><p>0xc02 - instret (r/-): Instructions-retired counter low word (from MINSTRET) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49aa276bedb7dab28935163397b4879f6db"></a>CSR_CYCLEH&#160;</td><td class="fielddoc"><p>0xc80 - cycleh (r/-): Cycle counter high word (from MCYCLEH) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ac5e2ba343def2324fe674bff159e0b07"></a>CSR_TIMEH&#160;</td><td class="fielddoc"><p>0xc81 - timeh (r/-): Timer high word (from MTIME.TIME_HI) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a9b66978d76260283007d399fc735d153"></a>CSR_INSTRETH&#160;</td><td class="fielddoc"><p>0xc82 - instreth (r/-): Instructions-retired counter high word (from MINSTRETH) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49af5c5a21909aaca2b57f9a15f4bac246b"></a>CSR_MVENDORID&#160;</td><td class="fielddoc"><p>0xf11 - mvendorid (r/-): Vendor ID </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49ad95cb95266533123447ff0e917f890e4"></a>CSR_MARCHID&#160;</td><td class="fielddoc"><p>0xf12 - marchid (r/-): Architecture ID </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a06d39cf0f13d6401dcf426d56149c8cd"></a>CSR_MIMPID&#160;</td><td class="fielddoc"><p>0xf13 - mimpid (r/-): Implementation ID/version </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a6ba48e2306ae92f498552e1ea04d6790"></a>CSR_MHARTID&#160;</td><td class="fielddoc"><p>0xf14 - mhartid (r/-): Hardware thread ID (always 0) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac065a8cc32eed9a69ea1798492a69f49a3d9d57108b1f5e2cd84e06be9075037c"></a>CSR_MZEXT&#160;</td><td class="fielddoc"><p>0xfc0 - mzext (custom CSR) (r/-): Available Z* CPU extensions </p>
</td></tr>
</table>

</div>
</div>
<a id="a6d3c6aaee79b679e954c54563d7ee500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d3c6aaee79b679e954c54563d7ee500">&#9670;&nbsp;</a></span>NEORV32_CSR_MCOUNTEREN_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a6d3c6aaee79b679e954c54563d7ee500">NEORV32_CSR_MCOUNTEREN_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU <b>mcounteren</b> CSR (r/w): Machine counter enable (RISC-V spec.) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a6d3c6aaee79b679e954c54563d7ee500a3d0c8ff6ba2c557cb5b5d353bdb95790"></a>CSR_MCOUNTEREN_CY&#160;</td><td class="fielddoc"><p>CPU mcounteren CSR (0): CY - Allow access to cycle[h] CSRs from U-mode when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6d3c6aaee79b679e954c54563d7ee500addf7b5c2b3342935f9d1171146b4d4b1"></a>CSR_MCOUNTEREN_TM&#160;</td><td class="fielddoc"><p>CPU mcounteren CSR (1): TM - Allow access to time[h] CSRs from U-mode when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6d3c6aaee79b679e954c54563d7ee500a97e36c94b71fa2f9a805bbe47b0bc1b5"></a>CSR_MCOUNTEREN_IR&#160;</td><td class="fielddoc"><p>CPU mcounteren CSR (2): IR - Allow access to instret[h] CSRs from U-mode when set (r/w) </p>
</td></tr>
</table>

</div>
</div>
<a id="ab6886ca6858d57854495986ef9b5cbfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6886ca6858d57854495986ef9b5cbfe">&#9670;&nbsp;</a></span>NEORV32_CSR_MCOUNTINHIBIT_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#ab6886ca6858d57854495986ef9b5cbfe">NEORV32_CSR_MCOUNTINHIBIT_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU <b>mcountinhibit</b> CSR (r/w): Machine counter-inhibit (RISC-V spec.) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea201ac39b0eba389b0d02c3951a3311a3"></a>CSR_MCOUNTINHIBIT_CY&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (0): CY - Enable auto-increment of [m]cycle[h] CSR when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea5f182f39f9a4b871a097a51e57865bfa"></a>CSR_MCOUNTINHIBIT_IR&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (2): IR - Enable auto-increment of [m]instret[h] CSR when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfeaf7020159e0ba346561bfba101d22c752"></a>CSR_MCOUNTINHIBIT_HPM3&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (3): HPM3 - Enable auto-increment of hpmcnt3[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea40427b799da049413c5536afa623c61d"></a>CSR_MCOUNTINHIBIT_HPM4&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (4): HPM4 - Enable auto-increment of hpmcnt4[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea2769a6e6a75f2f903523e4e95a899bb6"></a>CSR_MCOUNTINHIBIT_HPM5&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (5): HPM5 - Enable auto-increment of hpmcnt5[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfead55b6af15841617d7dca3ab4fab893db"></a>CSR_MCOUNTINHIBIT_HPM6&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (6): HPM6 - Enable auto-increment of hpmcnt6[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea3b3571fceb687da2d3807b0e59bdf7ab"></a>CSR_MCOUNTINHIBIT_HPM7&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (7): HPM7 - Enable auto-increment of hpmcnt7[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfeabd21344124eda4402523203185a58b8a"></a>CSR_MCOUNTINHIBIT_HPM8&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (8): HPM8 - Enable auto-increment of hpmcnt8[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea0f207455df0fed75fa68ba49c435889a"></a>CSR_MCOUNTINHIBIT_HPM9&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (9): HPM9 - Enable auto-increment of hpmcnt9[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea9517cd32744c5064fa30780f911cd22e"></a>CSR_MCOUNTINHIBIT_HPM10&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (10): HPM10 - Enable auto-increment of hpmcnt10[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfeacaf997fe8b912596224e2bb632e6a806"></a>CSR_MCOUNTINHIBIT_HPM11&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (11): HPM11 - Enable auto-increment of hpmcnt11[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea8d866a4c815d8ba890a1e00ce9600486"></a>CSR_MCOUNTINHIBIT_HPM12&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (12): HPM12 - Enable auto-increment of hpmcnt12[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfead9f6c4eb4284ee82b9e8d0c79f62b3ed"></a>CSR_MCOUNTINHIBIT_HPM13&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (13): HPM13 - Enable auto-increment of hpmcnt13[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfeaa83c0688869b1c43de0c4474e940f987"></a>CSR_MCOUNTINHIBIT_HPM14&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (14): HPM14 - Enable auto-increment of hpmcnt14[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea0b547cb5876c0e7956e3d062e0784085"></a>CSR_MCOUNTINHIBIT_HPM15&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (15): HPM15 - Enable auto-increment of hpmcnt15[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea68aba71ea77aba4005fb24a945ef38e4"></a>CSR_MCOUNTINHIBIT_HPM16&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (16): HPM16 - Enable auto-increment of hpmcnt16[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea8d57acf13a086635a63bc13ccdf479b3"></a>CSR_MCOUNTINHIBIT_HPM17&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (17): HPM17 - Enable auto-increment of hpmcnt17[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfeaa680d196d2ba0e403801a860bb9d8ce0"></a>CSR_MCOUNTINHIBIT_HPM18&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (18): HPM18 - Enable auto-increment of hpmcnt18[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea3683e296caafe771b6dd57f4cf86f3dc"></a>CSR_MCOUNTINHIBIT_HPM19&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (19): HPM19 - Enable auto-increment of hpmcnt19[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfeaeb4b1b6abafd22eec0764d5503878cca"></a>CSR_MCOUNTINHIBIT_HPM20&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (20): HPM20 - Enable auto-increment of hpmcnt20[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea1dc0276a5354c805ac56fd46c5037d38"></a>CSR_MCOUNTINHIBIT_HPM21&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (21): HPM21 - Enable auto-increment of hpmcnt21[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfeaf1b6153a0c664367bfefb78b2ca8b34e"></a>CSR_MCOUNTINHIBIT_HPM22&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (22): HPM22 - Enable auto-increment of hpmcnt22[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea85c0c2b2a5101380dec72516dda1a904"></a>CSR_MCOUNTINHIBIT_HPM23&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (23): HPM23 - Enable auto-increment of hpmcnt23[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea74ec85a2e94aa0b9e8af29401ef7ecb1"></a>CSR_MCOUNTINHIBIT_HPM24&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (24): HPM24 - Enable auto-increment of hpmcnt24[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfeaee2b5a2b7bd7ac07dae45900bc2faf46"></a>CSR_MCOUNTINHIBIT_HPM25&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (25): HPM25 - Enable auto-increment of hpmcnt25[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea141a4a211c496d2af1c79d8e8e0c2a74"></a>CSR_MCOUNTINHIBIT_HPM26&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (26): HPM26 - Enable auto-increment of hpmcnt26[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea46def851d4582b4bcec1f9d8bafd58db"></a>CSR_MCOUNTINHIBIT_HPM27&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (27): HPM27 - Enable auto-increment of hpmcnt27[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea33d0fd3378ec3a2fcc3c8738c6cd2f32"></a>CSR_MCOUNTINHIBIT_HPM28&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (28): HPM28 - Enable auto-increment of hpmcnt28[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfeaa39882f7dad9b7e16b317c75bad31382"></a>CSR_MCOUNTINHIBIT_HPM29&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (29): HPM29 - Enable auto-increment of hpmcnt29[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea0f45818fa4cb9033a3093987fa8515c7"></a>CSR_MCOUNTINHIBIT_HPM30&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (30): HPM30 - Enable auto-increment of hpmcnt30[h] when set (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="ab6886ca6858d57854495986ef9b5cbfea1da1186ef2f4e7297a4fecaaccdc1d05"></a>CSR_MCOUNTINHIBIT_HPM31&#160;</td><td class="fielddoc"><p>CPU mcountinhibit CSR (31): HPM31 - Enable auto-increment of hpmcnt31[h] when set (r/w) </p>
</td></tr>
</table>

</div>
</div>
<a id="a0e9714690687badee43180c3cb62be33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e9714690687badee43180c3cb62be33">&#9670;&nbsp;</a></span>NEORV32_CSR_MIE_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU <b>mie</b> CSR (r/w): Machine interrupt enable (RISC-V spec.) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33afd2f1c78c442c8c29ab075cacee0a27a"></a>CSR_MIE_MSIE&#160;</td><td class="fielddoc"><p>CPU mie CSR (3): MSIE - Machine software interrupt enable (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a3658e8663e94cd8eaa7201b7a850d083"></a>CSR_MIE_MTIE&#160;</td><td class="fielddoc"><p>CPU mie CSR (7): MTIE - Machine timer interrupt enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33ae8e4f0ee46abbbb3361de035a57b8324"></a>CSR_MIE_MEIE&#160;</td><td class="fielddoc"><p>CPU mie CSR (11): MEIE - Machine external interrupt enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a99f43f8bbfb29fba6224f081c363ac7d"></a>CSR_MIE_FIRQ0E&#160;</td><td class="fielddoc"><p>CPU mie CSR (16): FIRQ0E - Fast interrupt channel 0 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33ac1e1d44becec1b393f79a118ed3d8beb"></a>CSR_MIE_FIRQ1E&#160;</td><td class="fielddoc"><p>CPU mie CSR (17): FIRQ1E - Fast interrupt channel 1 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33afc805280e20ffface116ca61e11645f7"></a>CSR_MIE_FIRQ2E&#160;</td><td class="fielddoc"><p>CPU mie CSR (18): FIRQ2E - Fast interrupt channel 2 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a666066099d6cebadbef21d81c179e8db"></a>CSR_MIE_FIRQ3E&#160;</td><td class="fielddoc"><p>CPU mie CSR (19): FIRQ3E - Fast interrupt channel 3 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a592939f1b7d79097f7f13d6ab0c268dc"></a>CSR_MIE_FIRQ4E&#160;</td><td class="fielddoc"><p>CPU mie CSR (20): FIRQ4E - Fast interrupt channel 4 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a3079a8fbf3b8e376865bff76f2173698"></a>CSR_MIE_FIRQ5E&#160;</td><td class="fielddoc"><p>CPU mie CSR (21): FIRQ5E - Fast interrupt channel 5 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a96315d6b5b9531bcbc1e78a3c9ab166a"></a>CSR_MIE_FIRQ6E&#160;</td><td class="fielddoc"><p>CPU mie CSR (22): FIRQ6E - Fast interrupt channel 6 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a3d9d729940170609affbc6813054ebe8"></a>CSR_MIE_FIRQ7E&#160;</td><td class="fielddoc"><p>CPU mie CSR (23): FIRQ7E - Fast interrupt channel 7 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a396c6c4b425b3fff598e2f846052f98e"></a>CSR_MIE_FIRQ8E&#160;</td><td class="fielddoc"><p>CPU mie CSR (24): FIRQ8E - Fast interrupt channel 8 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a06fdb61dab31c3490da6c37d47914f19"></a>CSR_MIE_FIRQ9E&#160;</td><td class="fielddoc"><p>CPU mie CSR (25): FIRQ9E - Fast interrupt channel 9 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33affcb52dc57bb8c0cb1e7d3c1392d544a"></a>CSR_MIE_FIRQ10E&#160;</td><td class="fielddoc"><p>CPU mie CSR (26): FIRQ10E - Fast interrupt channel 10 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33af058342854a0becd3bcc33877d9244cd"></a>CSR_MIE_FIRQ11E&#160;</td><td class="fielddoc"><p>CPU mie CSR (27): FIRQ11E - Fast interrupt channel 11 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a41f91a37f7e0c75c783312af6a72e943"></a>CSR_MIE_FIRQ12E&#160;</td><td class="fielddoc"><p>CPU mie CSR (28): FIRQ12E - Fast interrupt channel 12 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a134ed02c7293008b21b1df472be8f11f"></a>CSR_MIE_FIRQ13E&#160;</td><td class="fielddoc"><p>CPU mie CSR (29): FIRQ13E - Fast interrupt channel 13 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33a864d135708530016cfc52a65a1e4d79b"></a>CSR_MIE_FIRQ14E&#160;</td><td class="fielddoc"><p>CPU mie CSR (30): FIRQ14E - Fast interrupt channel 14 enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0e9714690687badee43180c3cb62be33aa2dfa1183af312de2959dadd217fddc1"></a>CSR_MIE_FIRQ15E&#160;</td><td class="fielddoc"><p>CPU mie CSR (31): FIRQ15E - Fast interrupt channel 15 enable bit (r/w) </p>
</td></tr>
</table>

</div>
</div>
<a id="a6301c554bf831b97fc28f9984a1ec21b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6301c554bf831b97fc28f9984a1ec21b">&#9670;&nbsp;</a></span>NEORV32_CSR_MIP_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU <b>mip</b> CSR (r/-): Machine interrupt pending (RISC-V spec.) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba1470cfe04f9d3ce45b7156b2a7fae159"></a>CSR_MIP_MSIP&#160;</td><td class="fielddoc"><p>CPU mip CSR (3): MSIP - Machine software interrupt pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba344943c62922561378d33ec51ac236e4"></a>CSR_MIP_MTIP&#160;</td><td class="fielddoc"><p>CPU mip CSR (7): MTIP - Machine timer interrupt pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba1d761ef98f88c40509168ac66b7a4872"></a>CSR_MIP_MEIP&#160;</td><td class="fielddoc"><p>CPU mip CSR (11): MEIP - Machine external interrupt pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba28a85ad8bd4c30fd3a91298dfa4fdb00"></a>CSR_MIP_FIRQ0P&#160;</td><td class="fielddoc"><p>CPU mip CSR (16): FIRQ0P - Fast interrupt channel 0 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba2b577b1da1074c29ad58005af1f91d52"></a>CSR_MIP_FIRQ1P&#160;</td><td class="fielddoc"><p>CPU mip CSR (17): FIRQ1P - Fast interrupt channel 1 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21badf45c5a135431f958fa63574c1dfac6e"></a>CSR_MIP_FIRQ2P&#160;</td><td class="fielddoc"><p>CPU mip CSR (18): FIRQ2P - Fast interrupt channel 2 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba7512bb6c4841ddd477422b49ebb2a155"></a>CSR_MIP_FIRQ3P&#160;</td><td class="fielddoc"><p>CPU mip CSR (19): FIRQ3P - Fast interrupt channel 3 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21bab6421f242bb8a487a986346e11196eb8"></a>CSR_MIP_FIRQ4P&#160;</td><td class="fielddoc"><p>CPU mip CSR (20): FIRQ4P - Fast interrupt channel 4 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21baaa55d19f9a47889bc364c94bda04b677"></a>CSR_MIP_FIRQ5P&#160;</td><td class="fielddoc"><p>CPU mip CSR (21): FIRQ5P - Fast interrupt channel 5 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21baffa7342631aa0526aaa44c0c549b1f3e"></a>CSR_MIP_FIRQ6P&#160;</td><td class="fielddoc"><p>CPU mip CSR (22): FIRQ6P - Fast interrupt channel 6 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21baad691486001a68f2375dcf5793ee795a"></a>CSR_MIP_FIRQ7P&#160;</td><td class="fielddoc"><p>CPU mip CSR (23): FIRQ7P - Fast interrupt channel 7 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21baf5bbd23d4f311f640db42e9015f87580"></a>CSR_MIP_FIRQ8P&#160;</td><td class="fielddoc"><p>CPU mip CSR (24): FIRQ8P - Fast interrupt channel 8 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21bad94c9691ce59b97fcfec14d345046c3e"></a>CSR_MIP_FIRQ9P&#160;</td><td class="fielddoc"><p>CPU mip CSR (25): FIRQ9P - Fast interrupt channel 9 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba2b50cfa8be461b088ea8506ce4c741ba"></a>CSR_MIP_FIRQ10P&#160;</td><td class="fielddoc"><p>CPU mip CSR (26): FIRQ10P - Fast interrupt channel 10 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba69ea0d3d76d4cec398f3b96959cc3544"></a>CSR_MIP_FIRQ11P&#160;</td><td class="fielddoc"><p>CPU mip CSR (27): FIRQ11P - Fast interrupt channel 11 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba03edd398920b817150d29107c0b40792"></a>CSR_MIP_FIRQ12P&#160;</td><td class="fielddoc"><p>CPU mip CSR (28): FIRQ12P - Fast interrupt channel 12 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba14da6a2a962bf82970638a948ffbc570"></a>CSR_MIP_FIRQ13P&#160;</td><td class="fielddoc"><p>CPU mip CSR (29): FIRQ13P - Fast interrupt channel 13 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21baad1e5e452a9c37561308765431f0260d"></a>CSR_MIP_FIRQ14P&#160;</td><td class="fielddoc"><p>CPU mip CSR (30): FIRQ14P - Fast interrupt channel 14 pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a6301c554bf831b97fc28f9984a1ec21ba12da8c32d38d5a3539a0b766718bfd2d"></a>CSR_MIP_FIRQ15P&#160;</td><td class="fielddoc"><p>CPU mip CSR (31): FIRQ15P - Fast interrupt channel 15 pending (r/-) </p>
</td></tr>
</table>

</div>
</div>
<a id="afed7f00bbb39468f038d9ca6fbac830c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afed7f00bbb39468f038d9ca6fbac830c">&#9670;&nbsp;</a></span>NEORV32_CSR_MISA_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#afed7f00bbb39468f038d9ca6fbac830c">NEORV32_CSR_MISA_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU <b>misa</b> CSR (r/-): Machine instruction set extensions (RISC-V spec.) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830ca89412df9f99d2a0ddc4665446397f1a2"></a>CSR_MISA_A&#160;</td><td class="fielddoc"><p>CPU misa CSR (0): A: Atomic instructions CPU extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830cadd469404a928e012a298773ec46926ad"></a>CSR_MISA_B&#160;</td><td class="fielddoc"><p>CPU misa CSR (1): B: Bit manipulation CPU extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830ca886699013158c74810598fa2fd6b07fa"></a>CSR_MISA_C&#160;</td><td class="fielddoc"><p>CPU misa CSR (2): C: Compressed instructions CPU extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830ca1dd1be1071450f9b00a817bce19fa665"></a>CSR_MISA_D&#160;</td><td class="fielddoc"><p>CPU misa CSR (3): D: Double-precision floating-point extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830ca0ac798fd19cb7dbe1146afecda448fec"></a>CSR_MISA_E&#160;</td><td class="fielddoc"><p>CPU misa CSR (4): E: Embedded CPU extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830ca9ec2cae2b948de1043540a4ca1665c40"></a>CSR_MISA_F&#160;</td><td class="fielddoc"><p>CPU misa CSR (5): F: Single-precision floating-point extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830ca6091fd2c7ae38ad33be68a0fdfa50cca"></a>CSR_MISA_I&#160;</td><td class="fielddoc"><p>CPU misa CSR (8): I: Base integer ISA CPU extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830ca317a631e4598532f5bffe8fb93aff94b"></a>CSR_MISA_M&#160;</td><td class="fielddoc"><p>CPU misa CSR (12): M: Multiplier/divider CPU extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830cacd9d71e674d3a6d04984b6df706d9deb"></a>CSR_MISA_U&#160;</td><td class="fielddoc"><p>CPU misa CSR (20): U: User mode CPU extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830ca0b119a20be29fcae8fecf2a81c60d193"></a>CSR_MISA_X&#160;</td><td class="fielddoc"><p>CPU misa CSR (23): X: Non-standard CPU extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830cab5a55e97b8511f42fe68559a38f7f138"></a>CSR_MISA_MXL_LO&#160;</td><td class="fielddoc"><p>CPU misa CSR (30): MXL.lo: CPU data width (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="afed7f00bbb39468f038d9ca6fbac830cafb3e4b08b87f5c161468a9e58ade12cc"></a>CSR_MISA_MXL_HI&#160;</td><td class="fielddoc"><p>CPU misa CSR (31): MXL.Hi: CPU data width (r/-) </p>
</td></tr>
</table>

</div>
</div>
<a id="a76b70a2334131e7589d84c1ee96de485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76b70a2334131e7589d84c1ee96de485">&#9670;&nbsp;</a></span>NEORV32_CSR_MSTATUS_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a76b70a2334131e7589d84c1ee96de485">NEORV32_CSR_MSTATUS_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU <b>mstatus</b> CSR (r/w): Machine status (RISC-V spec.) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a76b70a2334131e7589d84c1ee96de485ae2603e365b3f1abfb46d53ed6b13dc56"></a>CSR_MSTATUS_MIE&#160;</td><td class="fielddoc"><p>CPU mstatus CSR (3): MIE - Machine interrupt enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a76b70a2334131e7589d84c1ee96de485aaa1d482f828ac9cafc40fcfc298bec34"></a>CSR_MSTATUS_MPIE&#160;</td><td class="fielddoc"><p>CPU mstatus CSR (7): MPIE - Machine previous interrupt enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a76b70a2334131e7589d84c1ee96de485af0ae9aca74144aa7dbdf656f71cc5c97"></a>CSR_MSTATUS_MPP_L&#160;</td><td class="fielddoc"><p>CPU mstatus CSR (11): MPP_L - Machine previous privilege mode bit low (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a76b70a2334131e7589d84c1ee96de485a8067c609c2360cab3bafa3c43e03dbf0"></a>CSR_MSTATUS_MPP_H&#160;</td><td class="fielddoc"><p>CPU mstatus CSR (12): MPP_H - Machine previous privilege mode bit high (r/w) </p>
</td></tr>
</table>

</div>
</div>
<a id="ac2e3396ba6d5de267f4ef0fbd1a16ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2e3396ba6d5de267f4ef0fbd1a16ab2">&#9670;&nbsp;</a></span>NEORV32_CSR_MZEXT_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#ac2e3396ba6d5de267f4ef0fbd1a16ab2">NEORV32_CSR_MZEXT_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU <b>mzext</b> custom CSR (r/-): Implemented Z* CPU extensions </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ac2e3396ba6d5de267f4ef0fbd1a16ab2a8c3539e99b89eb8a542935992bccf7c9"></a>CSR_MZEXT_ZICSR&#160;</td><td class="fielddoc"><p>CPU mzext CSR (0): Zicsr extension (I sub-extension) available when set (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2e3396ba6d5de267f4ef0fbd1a16ab2a59bf3760ac552fdebe9bcb8cc8db8ca8"></a>CSR_MZEXT_ZIFENCEI&#160;</td><td class="fielddoc"><p>CPU mzext CSR (1): Zifencei extension (I sub-extension) available when set (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2e3396ba6d5de267f4ef0fbd1a16ab2a712d62f10b6ae72ea22c23de3414857f"></a>CSR_MZEXT_ZFINX&#160;</td><td class="fielddoc"><p>CPU mzext CSR (5): Zfinx extension (F sub-/alternative-extension) available when set (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2e3396ba6d5de267f4ef0fbd1a16ab2a227ee6f5f8e6c0edebae27a6d83ac718"></a>CSR_MZEXT_ZXSCNT&#160;</td><td class="fielddoc"><p>CPU mzext CSR (6): Custom extension - Small CPU counters: "cycle" &amp; "instret" CSRs have less than 64-bit when set (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2e3396ba6d5de267f4ef0fbd1a16ab2a4dce92920897df6ffce16e614e025808"></a>CSR_MZEXT_ZXNOCNT&#160;</td><td class="fielddoc"><p>CPU mzext CSR (7): Custom extension - NO CPU counters: "cycle" &amp; "instret" CSRs are NOT available at all when set (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2e3396ba6d5de267f4ef0fbd1a16ab2afbca69c32f153d3c30fe96d93720bc95"></a>CSR_MZEXT_PMP&#160;</td><td class="fielddoc"><p>CPU mzext CSR (8): PMP (physical memory protection) extension available when set (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2e3396ba6d5de267f4ef0fbd1a16ab2acb16c7ba7ea8bc68278c4906cf38d825"></a>CSR_MZEXT_HPM&#160;</td><td class="fielddoc"><p>CPU mzext CSR (9): HPM (hardware performance monitors) extension available when set (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2e3396ba6d5de267f4ef0fbd1a16ab2a983749f85d57d0bf95ec64640fd08f15"></a>CSR_MZEXT_DEBUGMODE&#160;</td><td class="fielddoc"><p>CPU mzext CSR (10): RISC-V CPU debug mode available when set (r/-) </p>
</td></tr>
</table>

</div>
</div>
<a id="acb0fcbc551fec4c45676ff1317be24e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb0fcbc551fec4c45676ff1317be24e1">&#9670;&nbsp;</a></span>NEORV32_EXCEPTION_CODES_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trap codes from mcause CSR. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a0a8010d7cc91b9557973a7a118828bee"></a>TRAP_CODE_I_MISALIGNED&#160;</td><td class="fielddoc"><p>0.0: Instruction address misaligned </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a6a0ebfce4e18f36aeb43d5a65445cfe1"></a>TRAP_CODE_I_ACCESS&#160;</td><td class="fielddoc"><p>0.1: Instruction (bus) access fault </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1af1ad8f557f3b685b59a913611e1da173"></a>TRAP_CODE_I_ILLEGAL&#160;</td><td class="fielddoc"><p>0.2: Illegal instruction </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a2c9510cb7583a0144f96678fc217335e"></a>TRAP_CODE_BREAKPOINT&#160;</td><td class="fielddoc"><p>0.3: Breakpoint (EBREAK instruction) </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a69e68a954da0bb33d1624484a6777ff9"></a>TRAP_CODE_L_MISALIGNED&#160;</td><td class="fielddoc"><p>0.4: Load address misaligned </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a28448f0c670169140dc28b6794310cea"></a>TRAP_CODE_L_ACCESS&#160;</td><td class="fielddoc"><p>0.5: Load (bus) access fault </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a19708405f9f6300edf6b992c6d408a2d"></a>TRAP_CODE_S_MISALIGNED&#160;</td><td class="fielddoc"><p>0.6: Store address misaligned </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a70bcfc75fe1056d93a3606f78c0cb887"></a>TRAP_CODE_S_ACCESS&#160;</td><td class="fielddoc"><p>0.7: Store (bus) access fault </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1aa102472d6a264bb92e0581ccaa413e02"></a>TRAP_CODE_UENV_CALL&#160;</td><td class="fielddoc"><p>0.8: Environment call from user mode (ECALL instruction) </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a20e5a2680f2f5956bfa92852d5544eac"></a>TRAP_CODE_MENV_CALL&#160;</td><td class="fielddoc"><p>0.11: Environment call from machine mode (ECALL instruction) </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a033a98c2cd479c7af2f92482c9359419"></a>TRAP_CODE_NMI&#160;</td><td class="fielddoc"><p>1.0: Non-maskable interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1ae0cebf99f36ef6be60e4a9d2c9f894b0"></a>TRAP_CODE_MSI&#160;</td><td class="fielddoc"><p>1.3: Machine software interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a187ae38819b81672c15808e63c3b46b7"></a>TRAP_CODE_MTI&#160;</td><td class="fielddoc"><p>1.7: Machine timer interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a1a412b9d8eefba7880555d34625d2cc0"></a>TRAP_CODE_MEI&#160;</td><td class="fielddoc"><p>1.11: Machine external interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a0cef77904935798d247d8396838297c1"></a>TRAP_CODE_FIRQ_0&#160;</td><td class="fielddoc"><p>1.16: Fast interrupt channel 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1ae0b1049ae7f8cbfb6ff216e69ed5dae7"></a>TRAP_CODE_FIRQ_1&#160;</td><td class="fielddoc"><p>1.17: Fast interrupt channel 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1ad753d3e2563b4fd663430af9f3888dc7"></a>TRAP_CODE_FIRQ_2&#160;</td><td class="fielddoc"><p>1.18: Fast interrupt channel 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a356f8485166529503d0fb246bd0aeeb0"></a>TRAP_CODE_FIRQ_3&#160;</td><td class="fielddoc"><p>1.19: Fast interrupt channel 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1aaa8e7bb251852ef75a78be71eef0b547"></a>TRAP_CODE_FIRQ_4&#160;</td><td class="fielddoc"><p>1.20: Fast interrupt channel 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a5789dfabd8ec265fa0734ddd94e98757"></a>TRAP_CODE_FIRQ_5&#160;</td><td class="fielddoc"><p>1.21: Fast interrupt channel 5 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a809e997f55e83c6812c965655511d473"></a>TRAP_CODE_FIRQ_6&#160;</td><td class="fielddoc"><p>1.22: Fast interrupt channel 6 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1aeab719bcce9e9551bd6da65a7ae08a26"></a>TRAP_CODE_FIRQ_7&#160;</td><td class="fielddoc"><p>1.23: Fast interrupt channel 7 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1abfd21d1380dcacb9282e525da104d916"></a>TRAP_CODE_FIRQ_8&#160;</td><td class="fielddoc"><p>1.24: Fast interrupt channel 8 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a350e762a599479fb2c6d23ccc5ee22b4"></a>TRAP_CODE_FIRQ_9&#160;</td><td class="fielddoc"><p>1.25: Fast interrupt channel 9 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a4f6b9c6bba91fe04becb776ad22dcf42"></a>TRAP_CODE_FIRQ_10&#160;</td><td class="fielddoc"><p>1.26: Fast interrupt channel 10 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a874dcc43cf8fbbf2e0614e7db9e38334"></a>TRAP_CODE_FIRQ_11&#160;</td><td class="fielddoc"><p>1.27: Fast interrupt channel 11 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a151f01e5f284f876cafafc7427720e4c"></a>TRAP_CODE_FIRQ_12&#160;</td><td class="fielddoc"><p>1.28: Fast interrupt channel 12 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a7c8e97297cc4dcd6d5a1de65a124f3e9"></a>TRAP_CODE_FIRQ_13&#160;</td><td class="fielddoc"><p>1.29: Fast interrupt channel 13 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1a821f813de47eb781ab7715f780da3b1e"></a>TRAP_CODE_FIRQ_14&#160;</td><td class="fielddoc"><p>1.30: Fast interrupt channel 14 </p>
</td></tr>
<tr><td class="fieldname"><a id="acb0fcbc551fec4c45676ff1317be24e1aa4eeafe2f6f59aff01e29461c664a110"></a>TRAP_CODE_FIRQ_15&#160;</td><td class="fielddoc"><p>1.31: Fast interrupt channel 15 </p>
</td></tr>
</table>

</div>
</div>
<a id="a5cb925a3e41efd5e767bb39b3ee60cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cb925a3e41efd5e767bb39b3ee60cfe">&#9670;&nbsp;</a></span>NEORV32_HPMCNT_EVENT_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a5cb925a3e41efd5e767bb39b3ee60cfe">NEORV32_HPMCNT_EVENT_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU <b>mhpmevent</b> hardware performance monitor events </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfea2b683572525adc02ce0910031cfea914"></a>HPMCNT_EVENT_CY&#160;</td><td class="fielddoc"><p>CPU mhpmevent CSR (0): Active cycle </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfeaab438295e5f00ffe4c2457a54ee9bfc4"></a>HPMCNT_EVENT_IR&#160;</td><td class="fielddoc"><p>CPU mhpmevent CSR (2): Retired instruction </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfead2dcce5ec6a91b42f6cd001a9ec1c009"></a>HPMCNT_EVENT_CIR&#160;</td><td class="fielddoc"><p>CPU mhpmevent CSR (3): Retired compressed instruction </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfea9df7f7bf565c33f3c904b60eb3ef6b59"></a>HPMCNT_EVENT_WAIT_IF&#160;</td><td class="fielddoc"><p>CPU mhpmevent CSR (4): Instruction fetch memory wait cycle </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfead47298512a8b932e9030f3fca9e4b48b"></a>HPMCNT_EVENT_WAIT_II&#160;</td><td class="fielddoc"><p>CPU mhpmevent CSR (5): Instruction issue wait cycle </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfea7fec8a91cb13b85f42d1a777afdfb513"></a>HPMCNT_EVENT_WAIT_MC&#160;</td><td class="fielddoc"><p>CPU mhpmevent CSR (6): Multi-cycle ALU-operation wait cycle </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfea1a06f216e1a12afa0b90d6e1218b3c91"></a>HPMCNT_EVENT_LOAD&#160;</td><td class="fielddoc"><p>CPU mhpmevent CSR (7): Load operation </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfea6a942852e3cd85616a63addb8e9d76f2"></a>HPMCNT_EVENT_STORE&#160;</td><td class="fielddoc"><p>CPU mhpmevent CSR (8): Store operation </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfea6d4f8e82e644ed4213fcff039f049198"></a>HPMCNT_EVENT_WAIT_LS&#160;</td><td class="fielddoc"><p>CPU mhpmevent CSR (9): Load/store memory wait cycle </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfeab41a92d0860ddf2257a0d1ec835f9fa1"></a>HPMCNT_EVENT_JUMP&#160;</td><td class="fielddoc"><p>CPU mhpmevent CSR (10): Unconditional jump </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfea9e1e2b50352b2555e9c64e76776919a6"></a>HPMCNT_EVENT_BRANCH&#160;</td><td class="fielddoc"><p>CPU mhpmevent CSR (11): Conditional branch (taken or not taken) </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfea84d61e83f67988ca8095ddf36246a83e"></a>HPMCNT_EVENT_TBRANCH&#160;</td><td class="fielddoc"><p>CPU mhpmevent CSR (12): Conditional taken branch </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfea3a4f5bf9251def87a71162dbcf9043c5"></a>HPMCNT_EVENT_TRAP&#160;</td><td class="fielddoc"><p>CPU mhpmevent CSR (13): Entered trap </p>
</td></tr>
<tr><td class="fieldname"><a id="a5cb925a3e41efd5e767bb39b3ee60cfeab3ded28f00396297d97020b24ac7430e"></a>HPMCNT_EVENT_ILLEGAL&#160;</td><td class="fielddoc"><p>CPU mhpmevent CSR (14): Illegal instruction exception </p>
</td></tr>
</table>

</div>
</div>
<a id="a06ae4857b5d2616b57a005a8f089cb5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06ae4857b5d2616b57a005a8f089cb5d">&#9670;&nbsp;</a></span>NEORV32_NCO_CT_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a06ae4857b5d2616b57a005a8f089cb5d">NEORV32_NCO_CT_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NCO control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5dadee93e44904bd2e886bc6286a2d90c3d"></a>NCO_CT_EN&#160;</td><td class="fielddoc"><p>NCO control register(0) (r/w): NCO global enable </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5da637bdb972d74fa4c5d0c14e077a849b7"></a>NCO_CT_CH0_MODE&#160;</td><td class="fielddoc"><p>NCO control register(1) - channel 0 (r/w): Output mode (0=fixed 50% duty cycle; 1=pulse mode) </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5dace0e8974d4d476da04f07bfde54454e8"></a>NCO_CT_CH0_IDLE_POL&#160;</td><td class="fielddoc"><p>NCO control register(2) - channel 0 (r/w): Output idle polarity (0=low, 1=high) </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5da425b2c4bee4a3d99fae883916b02dcbb"></a>NCO_CT_CH0_OE&#160;</td><td class="fielddoc"><p>NCO control register(3) - channel 0 (r/w): Enable processor output pin </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5da98306d72c657ff1f2f49d6af9d3cbda7"></a>NCO_CT_CH0_OUTPUT&#160;</td><td class="fielddoc"><p>NCO control register(4) - channel 0 (r/-): Current channel output state </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5dad93369c0071c04178480e5eb30ff77e7"></a>NCO_CT_CH0_PRSC0&#160;</td><td class="fielddoc"><p>NCO control register(5) - channel 0 (r/w): Clock prescaler select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5da42a2d4cf594b078f2bff34429a846a42"></a>NCO_CT_CH0_PRSC1&#160;</td><td class="fielddoc"><p>NCO control register(6) - channel 0 (r/w): Clock prescaler select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5da0aafb69964cd62832840ac2ac4de13a0"></a>NCO_CT_CH0_PRSC2&#160;</td><td class="fielddoc"><p>NCO control register(7) - channel 0 (r/w): Clock prescaler select bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5da24282d562573e8c34febfb7b419f8f04"></a>NCO_CT_CH0_PULSE0&#160;</td><td class="fielddoc"><p>NCO control register(8) - channel 0 (r/w): Pulse-mode: Pulse length select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5da00732ab18f45c2af510c654b330ece91"></a>NCO_CT_CH0_PULSE1&#160;</td><td class="fielddoc"><p>NCO control register(9) - channel 0 (r/w): Pulse-mode: Pulse length select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5dab6b30959938b482389655b41b771021e"></a>NCO_CT_CH0_PULSE2&#160;</td><td class="fielddoc"><p>NCO control register(10) - channel 0 (r/w): Pulse-mode: Pulse length select bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5dae43c9da339cc060074f4cd1a949e9a3b"></a>NCO_CT_CH1_MODE&#160;</td><td class="fielddoc"><p>NCO control register(11) - channel 1 (r/w): Output mode (0=fixed 50% duty cycle; 1=pulse mode) </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5da337e68b7aa1f677343607d1f79a8469b"></a>NCO_CT_CH1_IDLE_POL&#160;</td><td class="fielddoc"><p>NCO control register(12) - channel 1 (r/w): Output idle polarity (0=low, 1=high) </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5da78ec0ae4bee79eaedccd30369b6f8a90"></a>NCO_CT_CH1_OE&#160;</td><td class="fielddoc"><p>NCO control register(13) - channel 1 (r/w): Enable processor output pin </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5da9e83c16e0f9ec4b9ee78b28b31e2928d"></a>NCO_CT_CH1_OUTPUT&#160;</td><td class="fielddoc"><p>NCO control register(14) - channel 1 (r/-): Current channel output state </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5da7fdf8187e652d9a10ddeba50d2a955b5"></a>NCO_CT_CH1_PRSC0&#160;</td><td class="fielddoc"><p>NCO control register(15) - channel 1 (r/w): Clock prescaler select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5da43b84807d66d7e03e4e1b4059ef72cbe"></a>NCO_CT_CH1_PRSC1&#160;</td><td class="fielddoc"><p>NCO control register(16) - channel 1 (r/w): Clock prescaler select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5da7a8440b51bc534ac99b856eb681f02c6"></a>NCO_CT_CH1_PRSC2&#160;</td><td class="fielddoc"><p>NCO control register(17) - channel 1 (r/w): Clock prescaler select bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5daa78ca1277077776084d1416a3173d195"></a>NCO_CT_CH1_PULSE0&#160;</td><td class="fielddoc"><p>NCO control register(18) - channel 1 (r/w): Pulse-mode: Pulse length select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5dae8ef65f3568ccab4670971f14a88f753"></a>NCO_CT_CH1_PULSE1&#160;</td><td class="fielddoc"><p>NCO control register(19) - channel 1 (r/w): Pulse-mode: Pulse length select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5da51c4f76b3439ce0ca6bcad34c4144f15"></a>NCO_CT_CH1_PULSE2&#160;</td><td class="fielddoc"><p>NCO control register(20) - channel 1 (r/w): Pulse-mode: Pulse length select bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5dac521229c857ec9056f46f06927b3b1d4"></a>NCO_CT_CH2_MODE&#160;</td><td class="fielddoc"><p>NCO control register(21) - channel 2 (r/w): Output mode (0=fixed 50% duty cycle; 1=pulse mode) </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5da1e45ab3c4f8ddee01f81731f6159e664"></a>NCO_CT_CH2_IDLE_POL&#160;</td><td class="fielddoc"><p>NCO control register(22) - channel 2 (r/w): Output idle polarity (0=low, 1=high) </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5dac676c0bfcd12cc774e2fe844c1f944ed"></a>NCO_CT_CH2_OE&#160;</td><td class="fielddoc"><p>NCO control register(23) - channel 2 (r/w): Enable processor output pin </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5daeddfb59b333dc1bd1523a3e7a68b0adb"></a>NCO_CT_CH2_OUTPUT&#160;</td><td class="fielddoc"><p>NCO control register(24) - channel 2 (r/-): Current channel output state </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5daaef599704f564a7b4825031a40a9bca9"></a>NCO_CT_CH2_PRSC0&#160;</td><td class="fielddoc"><p>NCO control register(25) - channel 2 (r/w): Clock prescaler select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5da58ce76d74ea3c54ee27f7934953125c4"></a>NCO_CT_CH2_PRSC1&#160;</td><td class="fielddoc"><p>NCO control register(26) - channel 2 (r/w): Clock prescaler select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5da2fb56a9511b14990eedf707a0140792f"></a>NCO_CT_CH2_PRSC2&#160;</td><td class="fielddoc"><p>NCO control register(27) - channel 2 (r/w): Clock prescaler select bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5dac20f65d40b20cac3bf0e7b1f1f33a597"></a>NCO_CT_CH2_PULSE0&#160;</td><td class="fielddoc"><p>NCO control register(28) - channel 2 (r/w): Pulse-mode: Pulse length select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5da6ff411ce85180974458ab9fc0387127a"></a>NCO_CT_CH2_PULSE1&#160;</td><td class="fielddoc"><p>NCO control register(29) - channel 2 (r/w): Pulse-mode: Pulse length select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ae4857b5d2616b57a005a8f089cb5da901359283f1157b9e4a05196f924d3e6"></a>NCO_CT_CH2_PULSE2&#160;</td><td class="fielddoc"><p>NCO control register(30) - channel 2 (r/w): Pulse-mode: Pulse length select bit 2 </p>
</td></tr>
</table>

</div>
</div>
<a id="a0a34ecaf2596fca35719d1e3e3254b51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a34ecaf2596fca35719d1e3e3254b51">&#9670;&nbsp;</a></span>NEORV32_NEOLED_CT_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51">NEORV32_NEOLED_CT_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NEOLED control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51a8290d4ca0e1226f5ea04d2038418eb51"></a>NEOLED_CT_EN&#160;</td><td class="fielddoc"><p>NEOLED control register(0) (r/w): NEOLED global enable </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51a408cf3e3d89c24982538d1b62cd460dc"></a>NEOLED_CT_MODE&#160;</td><td class="fielddoc"><p>NEOLED control register(1) (r/w): TX mode (0=24-bit, 1=32-bit) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51a153c5ff7ff7267e47a03f8acec96e03d"></a>NEOLED_CT_BSCON&#160;</td><td class="fielddoc"><p>NEOLED control register(2) (r/w): buffer status configuration -&gt; busy_flag/IRQ config (0=at least one free entry, 1=whole buffer empty) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51ab94b592c94262410c69101a7129b9f3f"></a>NEOLED_CT_PRSC0&#160;</td><td class="fielddoc"><p>NEOLED control register(3) (r/w): Clock prescaler select bit 0 (pulse-clock speed select) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51a505396e2fcd9f21b2ae5476037380c07"></a>NEOLED_CT_PRSC1&#160;</td><td class="fielddoc"><p>NEOLED control register(4) (r/w): Clock prescaler select bit 1 (pulse-clock speed select) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51a0c9f72df8e532a7a281d98ef7cc12843"></a>NEOLED_CT_PRSC2&#160;</td><td class="fielddoc"><p>NEOLED control register(5) (r/w): Clock prescaler select bit 2 (pulse-clock speed select) </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51af48e001e39d86ea5a3e3e6a703fac3d3"></a>NEOLED_CT_BUFS_0&#160;</td><td class="fielddoc"><p>NEOLED control register(6) (r/-): log2(tx buffer size) bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51ab7424f141ff0ff876c678a88de3bc216"></a>NEOLED_CT_BUFS_1&#160;</td><td class="fielddoc"><p>NEOLED control register(7) (r/-): log2(tx buffer size) bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51aeb4e70d4b53d6488d3871222fa8f04d5"></a>NEOLED_CT_BUFS_2&#160;</td><td class="fielddoc"><p>NEOLED control register(8) (r/-): log2(tx buffer size) bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51aaf17d20de91d174b021c475b29764532"></a>NEOLED_CT_BUFS_3&#160;</td><td class="fielddoc"><p>NEOLED control register(9) (r/-): log2(tx buffer size) bit 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51afaa21e48f96731581f8be988f3d9d72e"></a>NEOLED_CT_T_TOT_0&#160;</td><td class="fielddoc"><p>NEOLED control register(10) (r/w): pulse-clock ticks per total period bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51a60a7b162a737d8d4c4da8d3c59d95ee3"></a>NEOLED_CT_T_TOT_1&#160;</td><td class="fielddoc"><p>NEOLED control register(11) (r/w): pulse-clock ticks per total period bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51aecf82198a63793a84b2abd5a861bb585"></a>NEOLED_CT_T_TOT_2&#160;</td><td class="fielddoc"><p>NEOLED control register(12) (r/w): pulse-clock ticks per total period bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51afcb6beb5fe742094d9019c505a0bbb23"></a>NEOLED_CT_T_TOT_3&#160;</td><td class="fielddoc"><p>NEOLED control register(13) (r/w): pulse-clock ticks per total period bit 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51a47472d207c1d3d9df2c537e4a82f7ac1"></a>NEOLED_CT_T_TOT_4&#160;</td><td class="fielddoc"><p>NEOLED control register(14) (r/w): pulse-clock ticks per total period bit 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51aaaa73d811e9961eeb726f82992f6b9ab"></a>NEOLED_CT_T_ZERO_H_0&#160;</td><td class="fielddoc"><p>NEOLED control register(15) (r/w): pulse-clock ticks per ZERO high-time bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51ab68c4bf31e3f6841ab13023010c37497"></a>NEOLED_CT_T_ZERO_H_1&#160;</td><td class="fielddoc"><p>NEOLED control register(16) (r/w): pulse-clock ticks per ZERO high-time bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51a0cc1ab62bd2d1d755d7ca260be720986"></a>NEOLED_CT_T_ZERO_H_2&#160;</td><td class="fielddoc"><p>NEOLED control register(17) (r/w): pulse-clock ticks per ZERO high-time bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51a5ec6c41f38b996d9735a16d37225e34e"></a>NEOLED_CT_T_ZERO_H_3&#160;</td><td class="fielddoc"><p>NEOLED control register(18) (r/w): pulse-clock ticks per ZERO high-time bit 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51a295109aa287cb179eb81d2894fd3c52b"></a>NEOLED_CT_T_ZERO_H_4&#160;</td><td class="fielddoc"><p>NEOLED control register(19) (r/w): pulse-clock ticks per ZERO high-time bit 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51a281c9b1791cd5cb153443054eaba56d6"></a>NEOLED_CT_T_ONE_H_0&#160;</td><td class="fielddoc"><p>NEOLED control register(20) (r/w): pulse-clock ticks per ONE high-time bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51aa7dd9fceba59cecaaafdef4f29a04809"></a>NEOLED_CT_T_ONE_H_1&#160;</td><td class="fielddoc"><p>NEOLED control register(21) (r/w): pulse-clock ticks per ONE high-time bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51aacfe6f8794f41f405e75c3e5152d2446"></a>NEOLED_CT_T_ONE_H_2&#160;</td><td class="fielddoc"><p>NEOLED control register(22) (r/w): pulse-clock ticks per ONE high-time bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51a5334cdad75e1702819feee9025e95aab"></a>NEOLED_CT_T_ONE_H_3&#160;</td><td class="fielddoc"><p>NEOLED control register(23) (r/w): pulse-clock ticks per ONE high-time bit 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51a2407385316514e372e53a23217a63fdd"></a>NEOLED_CT_T_ONE_H_4&#160;</td><td class="fielddoc"><p>NEOLED control register(24) (r/w): pulse-clock ticks per ONE high-time bit 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51a7befbeab233bc4c686f54094f5094b35"></a>NEOLED_CT_TX_STATUS&#160;</td><td class="fielddoc"><p>NEOLED control register(30) (r/-): serial transmit engine still busy when set </p>
</td></tr>
<tr><td class="fieldname"><a id="a0a34ecaf2596fca35719d1e3e3254b51aa90b5e8ab41a20004a9c26ef0faa6356"></a>NEOLED_CT_BUSY&#160;</td><td class="fielddoc"><p>NEOLED control register(31) (r/-): busy / buffer status flag (configured via <a class="el" href="neorv32_8h.html#a0a34ecaf2596fca35719d1e3e3254b51a153c5ff7ff7267e47a03f8acec96e03d">NEOLED_CT_BSCON</a>) </p>
</td></tr>
</table>

</div>
</div>
<a id="a1f3f718bd93cb201c5cead84bc00e5d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f3f718bd93cb201c5cead84bc00e5d0">&#9670;&nbsp;</a></span>NEORV32_PWM_CT_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a1f3f718bd93cb201c5cead84bc00e5d0">NEORV32_PWM_CT_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a1f3f718bd93cb201c5cead84bc00e5d0a644af7f23e5b9d5485ee2f2538bc0ae6"></a>PWM_CT_EN&#160;</td><td class="fielddoc"><p>PWM control register(0) (r/w): PWM controller enable </p>
</td></tr>
<tr><td class="fieldname"><a id="a1f3f718bd93cb201c5cead84bc00e5d0a4dba83da97008a4525dd63b2f070494b"></a>PWM_CT_PRSC0&#160;</td><td class="fielddoc"><p>PWM control register(1) (r/w): Clock prescaler select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a1f3f718bd93cb201c5cead84bc00e5d0a238ae092326f83752ae4dd25d3337497"></a>PWM_CT_PRSC1&#160;</td><td class="fielddoc"><p>PWM control register(2) (r/w): Clock prescaler select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a1f3f718bd93cb201c5cead84bc00e5d0ad8c6d3a96f0d386f78edd2455c275b81"></a>PWM_CT_PRSC2&#160;</td><td class="fielddoc"><p>PWM control register(3) (r/w): Clock prescaler select bit 2 </p>
</td></tr>
</table>

</div>
</div>
<a id="a59a9bde96196332e244f5b38578d41f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59a9bde96196332e244f5b38578d41f9">&#9670;&nbsp;</a></span>NEORV32_SPI_CT_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9">NEORV32_SPI_CT_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a08d0e2e94e6f740f7648365197f15f34"></a>SPI_CT_CS0&#160;</td><td class="fielddoc"><p>UART control register(0) (r/w): Direct chip select line 0 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a54f192cf23834e0cbced8bcb7280dfee"></a>SPI_CT_CS1&#160;</td><td class="fielddoc"><p>UART control register(1) (r/w): Direct chip select line 1 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9aaa0ae5862a2410d05931baeb3bee82c1"></a>SPI_CT_CS2&#160;</td><td class="fielddoc"><p>UART control register(2) (r/w): Direct chip select line 2 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a5bb09da12966cfe1f7ca22ec6576ee1e"></a>SPI_CT_CS3&#160;</td><td class="fielddoc"><p>UART control register(3) (r/w): Direct chip select line 3 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9ae6f11619dcf16761e952443f16b6426d"></a>SPI_CT_CS4&#160;</td><td class="fielddoc"><p>UART control register(4) (r/w): Direct chip select line 4 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9aef45829289f7586cb53c47f645e35111"></a>SPI_CT_CS5&#160;</td><td class="fielddoc"><p>UART control register(5) (r/w): Direct chip select line 5 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a37f962ff590d1794480ad403f1ab2e1f"></a>SPI_CT_CS6&#160;</td><td class="fielddoc"><p>UART control register(6) (r/w): Direct chip select line 6 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a6e1a7f6da9ed31abd714d4a42e718dce"></a>SPI_CT_CS7&#160;</td><td class="fielddoc"><p>UART control register(7) (r/w): Direct chip select line 7 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9af198144b18c5711b8018f546b29b9457"></a>SPI_CT_EN&#160;</td><td class="fielddoc"><p>UART control register(8) (r/w): SPI unit enable </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a27634f7e305bc00298969a19e4e53aa7"></a>SPI_CT_CPHA&#160;</td><td class="fielddoc"><p>UART control register(9) (r/w): Clock polarity (idle polarity) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a8d51f2fb04f963796bea8b80bbb5a60c"></a>SPI_CT_PRSC0&#160;</td><td class="fielddoc"><p>UART control register(10) (r/w): Clock prescaler select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a32351fc64908c1c6760e336e1c7c4bd3"></a>SPI_CT_PRSC1&#160;</td><td class="fielddoc"><p>UART control register(11) (r/w): Clock prescaler select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a38aa768a476bbf0123197292fda0dbf3"></a>SPI_CT_PRSC2&#160;</td><td class="fielddoc"><p>UART control register(12) (r/w): Clock prescaler select bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a6c019caaa22cd5c364458be27c21810a"></a>SPI_CT_SIZE0&#160;</td><td class="fielddoc"><p>UART control register(13) (r/w): Transfer data size lsb (00: 8-bit, 01: 16-bit, 10: 24-bit, 11: 32-bit) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a390ba614e73f39b910be40ac9f66aef9"></a>SPI_CT_SIZE1&#160;</td><td class="fielddoc"><p>UART control register(14) (r/w): Transfer data size msb (00: 8-bit, 01: 16-bit, 10: 24-bit, 11: 32-bit) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9abfb655bc03db895d9a451d16450df6ef"></a>SPI_CT_BUSY&#160;</td><td class="fielddoc"><p>UART control register(31) (r/-): SPI busy flag </p>
</td></tr>
</table>

</div>
</div>
<a id="a50ee5bda9789b5cffae281db5d10a1ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50ee5bda9789b5cffae281db5d10a1ea">&#9670;&nbsp;</a></span>NEORV32_SYSINFO_CACHE_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a50ee5bda9789b5cffae281db5d10a1ea">NEORV32_SYSINFO_CACHE_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSINFO_CACHE (r/-): Cache configuration </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaaf6149d3ba8346825f75c68839b1ec2cd"></a>SYSINFO_CACHE_IC_BLOCK_SIZE_0&#160;</td><td class="fielddoc"><p>SYSINFO_CACHE (0) (r/-): i-cache: log2(Block size in bytes), bit 0 (via ICACHE_BLOCK_SIZE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa4fdfa4bb5d2e9c764ff8093949fff366"></a>SYSINFO_CACHE_IC_BLOCK_SIZE_1&#160;</td><td class="fielddoc"><p>SYSINFO_CACHE (1) (r/-): i-cache: log2(Block size in bytes), bit 1 (via ICACHE_BLOCK_SIZE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa8af4d1d9a8bbe90881c97757c06afaf1"></a>SYSINFO_CACHE_IC_BLOCK_SIZE_2&#160;</td><td class="fielddoc"><p>SYSINFO_CACHE (2) (r/-): i-cache: log2(Block size in bytes), bit 2 (via ICACHE_BLOCK_SIZE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa6347dd2e8a2a78dedd2a189e42574720"></a>SYSINFO_CACHE_IC_BLOCK_SIZE_3&#160;</td><td class="fielddoc"><p>SYSINFO_CACHE (3) (r/-): i-cache: log2(Block size in bytes), bit 3 (via ICACHE_BLOCK_SIZE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa921b67944a2ef4f61dd7811c64c89088"></a>SYSINFO_CACHE_IC_NUM_BLOCKS_0&#160;</td><td class="fielddoc"><p>SYSINFO_CACHE (4) (r/-): i-cache: log2(Number of cache blocks/pages/lines), bit 0 (via ICACHE_NUM_BLOCKS generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa5309dc85890e08673eab49e12d8120c3"></a>SYSINFO_CACHE_IC_NUM_BLOCKS_1&#160;</td><td class="fielddoc"><p>SYSINFO_CACHE (5) (r/-): i-cache: log2(Number of cache blocks/pages/lines), bit 1 (via ICACHE_NUM_BLOCKS generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa375bdc68d2101a78067ace7aadca4506"></a>SYSINFO_CACHE_IC_NUM_BLOCKS_2&#160;</td><td class="fielddoc"><p>SYSINFO_CACHE (6) (r/-): i-cache: log2(Number of cache blocks/pages/lines), bit 2 (via ICACHE_NUM_BLOCKS generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa64d896bcbedcadd16c512926fce8db5b"></a>SYSINFO_CACHE_IC_NUM_BLOCKS_3&#160;</td><td class="fielddoc"><p>SYSINFO_CACHE (7) (r/-): i-cache: log2(Number of cache blocks/pages/lines), bit 3 (via ICACHE_NUM_BLOCKS generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaad6c4a937c7d46cb6885d6cf97948d837"></a>SYSINFO_CACHE_IC_ASSOCIATIVITY_0&#160;</td><td class="fielddoc"><p>SYSINFO_CACHE (8) (r/-): i-cache: log2(associativity), bit 0 (via ICACHE_ASSOCIATIVITY generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaacab6cf47ccfa0c5543e8799f72eb1c1e"></a>SYSINFO_CACHE_IC_ASSOCIATIVITY_1&#160;</td><td class="fielddoc"><p>SYSINFO_CACHE (9) (r/-): i-cache: log2(associativity), bit 1 (via ICACHE_ASSOCIATIVITY generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa8392bf019261ed6e0e0580e9d46215d7"></a>SYSINFO_CACHE_IC_ASSOCIATIVITY_2&#160;</td><td class="fielddoc"><p>SYSINFO_CACHE (10) (r/-): i-cache: log2(associativity), bit 2 (via ICACHE_ASSOCIATIVITY generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa54db63bb467c480eee304c76f43e4c61"></a>SYSINFO_CACHE_IC_ASSOCIATIVITY_3&#160;</td><td class="fielddoc"><p>SYSINFO_CACHE (11) (r/-): i-cache: log2(associativity), bit 3 (via ICACHE_ASSOCIATIVITY generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaabdf580040a684244065c66fb161474cf"></a>SYSINFO_CACHE_IC_REPLACEMENT_0&#160;</td><td class="fielddoc"><p>SYSINFO_CACHE (12) (r/-): i-cache: replacement policy (0001 = LRU if associativity &gt; 0) bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa2c546bf3458c1d6cd7875d0da31fe1b0"></a>SYSINFO_CACHE_IC_REPLACEMENT_1&#160;</td><td class="fielddoc"><p>SYSINFO_CACHE (13) (r/-): i-cache: replacement policy (0001 = LRU if associativity &gt; 0) bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaaea31933d8c2552aab46bb23a54a046e5"></a>SYSINFO_CACHE_IC_REPLACEMENT_2&#160;</td><td class="fielddoc"><p>SYSINFO_CACHE (14) (r/-): i-cache: replacement policy (0001 = LRU if associativity &gt; 0) bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a50ee5bda9789b5cffae281db5d10a1eaa000db2272fe0621c9b51798d4f220541"></a>SYSINFO_CACHE_IC_REPLACEMENT_3&#160;</td><td class="fielddoc"><p>SYSINFO_CACHE (15) (r/-): i-cache: replacement policy (0001 = LRU if associativity &gt; 0) bit 3 </p>
</td></tr>
</table>

</div>
</div>
<a id="a7c2df941d0405641ae6c4c9c8b4cb18d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c2df941d0405641ae6c4c9c8b4cb18d">&#9670;&nbsp;</a></span>NEORV32_SYSINFO_FEATURES_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a7c2df941d0405641ae6c4c9c8b4cb18d">NEORV32_SYSINFO_FEATURES_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSINFO_FEATURES (r/-): Implemented processor devices/features </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a7c2df941d0405641ae6c4c9c8b4cb18dab4535d2a5b0c61c921d7ed7f11950724"></a>SYSINFO_FEATURES_BOOTLOADER&#160;</td><td class="fielddoc"><p>SYSINFO_FEATURES (0) (r/-): Bootloader implemented when 1 (via BOOTLOADER_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7c2df941d0405641ae6c4c9c8b4cb18da21dcbf330cea8fadb26db83683a6caf8"></a>SYSINFO_FEATURES_MEM_EXT&#160;</td><td class="fielddoc"><p>SYSINFO_FEATURES (1) (r/-): External bus interface implemented when 1 (via MEM_EXT_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7c2df941d0405641ae6c4c9c8b4cb18da31bd8db9fb2b6de4f8772bca670d185c"></a>SYSINFO_FEATURES_MEM_INT_IMEM&#160;</td><td class="fielddoc"><p>SYSINFO_FEATURES (2) (r/-): Processor-internal instruction memory implemented when 1 (via MEM_INT_IMEM_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7c2df941d0405641ae6c4c9c8b4cb18da1795e36ce5fe37dbde2b74853fdd23ec"></a>SYSINFO_FEATURES_MEM_INT_IMEM_ROM&#160;</td><td class="fielddoc"><p>SYSINFO_FEATURES (3) (r/-): Processor-internal instruction memory implemented as ROM when 1 (via MEM_INT_IMEM_ROM generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7c2df941d0405641ae6c4c9c8b4cb18daeb507738ef80ff1cb73f4fc2733cf074"></a>SYSINFO_FEATURES_MEM_INT_DMEM&#160;</td><td class="fielddoc"><p>SYSINFO_FEATURES (4) (r/-): Processor-internal data memory implemented when 1 (via MEM_INT_DMEM_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7c2df941d0405641ae6c4c9c8b4cb18da3a3ae184e4396c5d914fa4934bbb9994"></a>SYSINFO_FEATURES_MEM_EXT_ENDIAN&#160;</td><td class="fielddoc"><p>SYSINFO_FEATURES (5) (r/-): External bus interface uses BIG-endian byte-order when 1 (via package.xbus_big_endian_c constant) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7c2df941d0405641ae6c4c9c8b4cb18da3107a7353f48e3fc166b5bfac479b8cf"></a>SYSINFO_FEATURES_ICACHE&#160;</td><td class="fielddoc"><p>SYSINFO_FEATURES (6) (r/-): Processor-internal instruction cache implemented when 1 (via ICACHE_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7c2df941d0405641ae6c4c9c8b4cb18da6270e6f8364c1728c4bd87e08012a12b"></a>SYSINFO_FEATURES_OCD&#160;</td><td class="fielddoc"><p>SYSINFO_FEATURES (14) (r/-): On-chip debugger implemented when 1 (via ON_CHIP_DEBUGGER_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7c2df941d0405641ae6c4c9c8b4cb18dacb8fd0c97b6c69c898921116c6be944b"></a>SYSINFO_FEATURES_HW_RESET&#160;</td><td class="fielddoc"><p>SYSINFO_FEATURES (15) (r/-): Dedicated hardware reset of core registers implemented when 1 (via package's dedicated_reset_c constant) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7c2df941d0405641ae6c4c9c8b4cb18da28d81c67513c62f0c5da4a80f8f80e7c"></a>SYSINFO_FEATURES_IO_GPIO&#160;</td><td class="fielddoc"><p>SYSINFO_FEATURES (16) (r/-): General purpose input/output port unit implemented when 1 (via IO_GPIO_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7c2df941d0405641ae6c4c9c8b4cb18da9504bfe0f793e3cc01a69aad4a61e696"></a>SYSINFO_FEATURES_IO_MTIME&#160;</td><td class="fielddoc"><p>SYSINFO_FEATURES (17) (r/-): Machine system timer implemented when 1 (via IO_MTIME_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7c2df941d0405641ae6c4c9c8b4cb18da0b03a86e0cd87cdfc6f92487cfd55971"></a>SYSINFO_FEATURES_IO_UART0&#160;</td><td class="fielddoc"><p>SYSINFO_FEATURES (18) (r/-): Primary universal asynchronous receiver/transmitter 0 implemented when 1 (via IO_UART0_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7c2df941d0405641ae6c4c9c8b4cb18da8cf1612b8328feed402785994ecc3af8"></a>SYSINFO_FEATURES_IO_SPI&#160;</td><td class="fielddoc"><p>SYSINFO_FEATURES (19) (r/-): Serial peripheral interface implemented when 1 (via IO_SPI_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7c2df941d0405641ae6c4c9c8b4cb18da25d7b51ee51263c0bccbd395697414f1"></a>SYSINFO_FEATURES_IO_TWI&#160;</td><td class="fielddoc"><p>SYSINFO_FEATURES (20) (r/-): Two-wire interface implemented when 1 (via IO_TWI_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7c2df941d0405641ae6c4c9c8b4cb18da1585c76a9a36be3a87e4ff559619d15e"></a>SYSINFO_FEATURES_IO_PWM&#160;</td><td class="fielddoc"><p>SYSINFO_FEATURES (21) (r/-): Pulse-width modulation unit implemented when 1 (via IO_PWM_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7c2df941d0405641ae6c4c9c8b4cb18da48cbde9508244695c3047b0f557ad3cc"></a>SYSINFO_FEATURES_IO_WDT&#160;</td><td class="fielddoc"><p>SYSINFO_FEATURES (22) (r/-): Watchdog timer implemented when 1 (via IO_WDT_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7c2df941d0405641ae6c4c9c8b4cb18dab45fe1fb4aacd6053598ef9b1c9bd8b2"></a>SYSINFO_FEATURES_IO_CFS&#160;</td><td class="fielddoc"><p>SYSINFO_FEATURES (23) (r/-): Custom functions subsystem implemented when 1 (via IO_CFS_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7c2df941d0405641ae6c4c9c8b4cb18da7348e207ac6329a426d58febeae12e20"></a>SYSINFO_FEATURES_IO_TRNG&#160;</td><td class="fielddoc"><p>SYSINFO_FEATURES (24) (r/-): True random number generator implemented when 1 (via IO_TRNG_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7c2df941d0405641ae6c4c9c8b4cb18da58ee655471a1381032d8c069a2edf958"></a>SYSINFO_FEATURES_IO_NCO&#160;</td><td class="fielddoc"><p>SYSINFO_FEATURES (25) (r/-): Numerically-controlled oscillator implemented when 1 (via IO_NCO_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7c2df941d0405641ae6c4c9c8b4cb18dab2c90adb1f7d8012ed6a69a91720e87f"></a>SYSINFO_FEATURES_IO_UART1&#160;</td><td class="fielddoc"><p>SYSINFO_FEATURES (26) (r/-): Secondary universal asynchronous receiver/transmitter 1 implemented when 1 (via IO_UART1_EN generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7c2df941d0405641ae6c4c9c8b4cb18da1cc62fc88de103088d1fc9f069be3e46"></a>SYSINFO_FEATURES_IO_NEOLED&#160;</td><td class="fielddoc"><p>SYSINFO_FEATURES (27) (r/-): NeoPixel-compatible smart LED interface implemented when 1 (via IO_NEOLED_EN generic) </p>
</td></tr>
</table>

</div>
</div>
<a id="ad0e9fd8a23a0c690c12357bd517c0e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0e9fd8a23a0c690c12357bd517c0e0d">&#9670;&nbsp;</a></span>NEORV32_TRNG_CT_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#ad0e9fd8a23a0c690c12357bd517c0e0d">NEORV32_TRNG_CT_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRNG control/data register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ad0e9fd8a23a0c690c12357bd517c0e0dad19bc1171ef1a6000826566216ccfabe"></a>TRNG_CT_DATA_LSB&#160;</td><td class="fielddoc"><p>TRNG data/control register(0) (r/-): Random data byte LSB </p>
</td></tr>
<tr><td class="fieldname"><a id="ad0e9fd8a23a0c690c12357bd517c0e0daa338d0ac44e62fea3197c1faf4e46489"></a>TRNG_CT_DATA_MSB&#160;</td><td class="fielddoc"><p>TRNG data/control register(7) (r/-): Random data byte MSB </p>
</td></tr>
<tr><td class="fieldname"><a id="ad0e9fd8a23a0c690c12357bd517c0e0dab4cdfe80936f283c8e7a2449431891eb"></a>TRNG_CT_EN&#160;</td><td class="fielddoc"><p>TRNG data/control register(30) (r/w): TRNG enable </p>
</td></tr>
<tr><td class="fieldname"><a id="ad0e9fd8a23a0c690c12357bd517c0e0daba8d12618deabb3243fb3e8de720efd9"></a>TRNG_CT_VALID&#160;</td><td class="fielddoc"><p>TRNG data/control register(31) (r/-): Random data output valid </p>
</td></tr>
</table>

</div>
</div>
<a id="ac3877eaa2c9fc158421118ffc0dfbd4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3877eaa2c9fc158421118ffc0dfbd4e">&#9670;&nbsp;</a></span>NEORV32_TWI_CT_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4e">NEORV32_TWI_CT_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TWI control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ac3877eaa2c9fc158421118ffc0dfbd4ea118a0c0159aacdf5eacfe5d96789ef89"></a>TWI_CT_EN&#160;</td><td class="fielddoc"><p>TWI control register(0) (r/w): TWI enable </p>
</td></tr>
<tr><td class="fieldname"><a id="ac3877eaa2c9fc158421118ffc0dfbd4ea99e224748e8496b7fcb74161bab14c2e"></a>TWI_CT_START&#160;</td><td class="fielddoc"><p>TWI control register(1) (-/w): Generate START condition, auto-clears </p>
</td></tr>
<tr><td class="fieldname"><a id="ac3877eaa2c9fc158421118ffc0dfbd4eafe388c0778698bec86bc3c17c49c0823"></a>TWI_CT_STOP&#160;</td><td class="fielddoc"><p>TWI control register(2) (-/w): Generate STOP condition, auto-clears </p>
</td></tr>
<tr><td class="fieldname"><a id="ac3877eaa2c9fc158421118ffc0dfbd4ea5eef084c4b2c671fa4c6782d52089661"></a>TWI_CT_PRSC0&#160;</td><td class="fielddoc"><p>TWI control register(3) (r/w): Clock prescaler select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac3877eaa2c9fc158421118ffc0dfbd4ea6c7baf22d7c24d3644239d492b3c4bff"></a>TWI_CT_PRSC1&#160;</td><td class="fielddoc"><p>TWI control register(4) (r/w): Clock prescaler select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac3877eaa2c9fc158421118ffc0dfbd4eac69ca6fb13716dec79a00ddd13208b7b"></a>TWI_CT_PRSC2&#160;</td><td class="fielddoc"><p>TWI control register(5) (r/w): Clock prescaler select bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac3877eaa2c9fc158421118ffc0dfbd4ea9bb6ae1a7f743d313ca25f90e350dac6"></a>TWI_CT_MACK&#160;</td><td class="fielddoc"><p>TWI control register(6) (r/w): Generate controller ACK for each transmission </p>
</td></tr>
<tr><td class="fieldname"><a id="ac3877eaa2c9fc158421118ffc0dfbd4eaa4e35ca9599fc68e185df92f8f55400c"></a>TWI_CT_CKSTEN&#160;</td><td class="fielddoc"><p>TWI control register(7) (r/w): Enable clock stretching (by peripheral) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac3877eaa2c9fc158421118ffc0dfbd4ea110849140206c70d901840977ebdfaca"></a>TWI_CT_ACK&#160;</td><td class="fielddoc"><p>TWI control register(30) (r/-): ACK received when set </p>
</td></tr>
<tr><td class="fieldname"><a id="ac3877eaa2c9fc158421118ffc0dfbd4eabe4f1547e27d390bd639ae609b5bec04"></a>TWI_CT_BUSY&#160;</td><td class="fielddoc"><p>TWI control register(31) (r/-): Transfer in progress, busy flag </p>
</td></tr>
</table>

</div>
</div>
<a id="a02eb82a951d467a4b142efc1ba7a88ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02eb82a951d467a4b142efc1ba7a88ed">&#9670;&nbsp;</a></span>NEORV32_TWI_DATA_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a02eb82a951d467a4b142efc1ba7a88ed">NEORV32_TWI_DATA_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WTD receive/transmit data register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a02eb82a951d467a4b142efc1ba7a88edadec86bfa3d76a96fb35435c8081172e2"></a>TWI_DATA_LSB&#160;</td><td class="fielddoc"><p>TWI data register(0) (r/w): Receive/transmit data (8-bit) LSB </p>
</td></tr>
<tr><td class="fieldname"><a id="a02eb82a951d467a4b142efc1ba7a88eda3c407415ad156f134f3869216dc82482"></a>TWI_DATA_MSB&#160;</td><td class="fielddoc"><p>TWI data register(7) (r/w): Receive/transmit data (8-bit) MSB </p>
</td></tr>
</table>

</div>
</div>
<a id="a646d58f8525325a98fbcdd022983bdc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a646d58f8525325a98fbcdd022983bdc4">&#9670;&nbsp;</a></span>NEORV32_UART_CT_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4">NEORV32_UART_CT_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART0/UART1 control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a9190a609ce1fc6bff32dc46584f6aa35"></a>UART_CT_BAUD00&#160;</td><td class="fielddoc"><p>UART control register(0) (r/w): BAUD rate config value lsb (12-bit, bit 0) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4acefea03af032f2fc95a9acfc4085d48c"></a>UART_CT_BAUD01&#160;</td><td class="fielddoc"><p>UART control register(1) (r/w): BAUD rate config value (12-bit, bit 1) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a2f90c0d908fc539f57378edb63f155d7"></a>UART_CT_BAUD02&#160;</td><td class="fielddoc"><p>UART control register(2) (r/w): BAUD rate config value (12-bit, bit 2) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a758d7b58d0cb5e1bb4fe017d0c0fc29d"></a>UART_CT_BAUD03&#160;</td><td class="fielddoc"><p>UART control register(3) (r/w): BAUD rate config value (12-bit, bit 3) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4af2b7ae3bcc92ee1adba386b9ad029e79"></a>UART_CT_BAUD04&#160;</td><td class="fielddoc"><p>UART control register(4) (r/w): BAUD rate config value (12-bit, bit 4) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a5010e889a2abdc7186ad7655f7f73fd0"></a>UART_CT_BAUD05&#160;</td><td class="fielddoc"><p>UART control register(5) (r/w): BAUD rate config value (12-bit, bit 4) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a63a0f3a4cedf8ee308bc9595745ede10"></a>UART_CT_BAUD06&#160;</td><td class="fielddoc"><p>UART control register(6) (r/w): BAUD rate config value (12-bit, bit 5) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4ac62e8cad071ff1044cf773e289ba0e8d"></a>UART_CT_BAUD07&#160;</td><td class="fielddoc"><p>UART control register(7) (r/w): BAUD rate config value (12-bit, bit 6) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a11b911f6ac55b43efb7e85cb84b33b14"></a>UART_CT_BAUD08&#160;</td><td class="fielddoc"><p>UART control register(8) (r/w): BAUD rate config value (12-bit, bit 7) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a000eb0c0811ffb698016137ce582c3fb"></a>UART_CT_BAUD09&#160;</td><td class="fielddoc"><p>UART control register(9) (r/w): BAUD rate config value (12-bit, bit 8) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4ada001b26ff4bdeb7bbaab413db998ce7"></a>UART_CT_BAUD10&#160;</td><td class="fielddoc"><p>UART control register(10) (r/w): BAUD rate config value (12-bit, bit 9) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a44ab7374b6fe5da4fb30b9e7f9ff41d5"></a>UART_CT_BAUD11&#160;</td><td class="fielddoc"><p>UART control register(11) (r/w): BAUD rate config value msb (12-bit, bit 0) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a27693c922fb3cb7dcc2a17c197db03ad"></a>UART_CT_SIM_MODE&#160;</td><td class="fielddoc"><p>UART control register(12) (r/w): Simulation output override enable, for use in simulation only </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a8f2ca83bda9461054de51a9437fc3c35"></a>UART_CT_RTS_EN&#160;</td><td class="fielddoc"><p>UART control register(20) (r/w): Enable hardware flow control: Assert RTS output if UART.RX is ready to receive </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a31095c953e5c6fcfe1dc5fad616e2cc0"></a>UART_CT_CTS_EN&#160;</td><td class="fielddoc"><p>UART control register(21) (r/w): Enable hardware flow control: UART.TX starts sending only if CTS input is asserted </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4ab554932a65f8c60641881d4e0b0207c2"></a>UART_CT_PMODE0&#160;</td><td class="fielddoc"><p>UART control register(22) (r/w): Parity configuration (0=even; 1=odd) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4ac3373672e1b89c31f7cccece139d86b6"></a>UART_CT_PMODE1&#160;</td><td class="fielddoc"><p>UART control register(23) (r/w): Parity bit enabled when set </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a8eeca8c4c767a8ca05af9a7beeb3df71"></a>UART_CT_PRSC0&#160;</td><td class="fielddoc"><p>UART control register(24) (r/w): BAUD rate clock prescaler select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a60b84e262d70991657471a892da724c6"></a>UART_CT_PRSC1&#160;</td><td class="fielddoc"><p>UART control register(25) (r/w): BAUD rate clock prescaler select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a1e67a00f4c5d2ca6d90cf3fed69c8da8"></a>UART_CT_PRSC2&#160;</td><td class="fielddoc"><p>UART control register(26) (r/w): BAUD rate clock prescaler select bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a1e232ed1d7d3ec4f83febf9de5fe9851"></a>UART_CT_CTS&#160;</td><td class="fielddoc"><p>UART control register(27) (r/-): current state of CTS input </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a3bb99d47ccad5242d9ee57c1ca553c1e"></a>UART_CT_EN&#160;</td><td class="fielddoc"><p>UART control register(28) (r/w): UART global enable </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4aaa4c6f38b72f15b9ebcb1222720112a4"></a>UART_CT_TX_BUSY&#160;</td><td class="fielddoc"><p>UART control register(31) (r/-): Transmitter is busy when set </p>
</td></tr>
</table>

</div>
</div>
<a id="adcf35350a9ea18a59c32c35f528643f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf35350a9ea18a59c32c35f528643f2">&#9670;&nbsp;</a></span>NEORV32_UART_DATA_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#adcf35350a9ea18a59c32c35f528643f2">NEORV32_UART_DATA_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART0/UART1 receive/transmit data register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="adcf35350a9ea18a59c32c35f528643f2ab58c4f78a8089cb8092f8e5a3b3297a4"></a>UART_DATA_LSB&#160;</td><td class="fielddoc"><p>UART receive/transmit data register(0) (r/w): Receive/transmit data LSB (bit 0) </p>
</td></tr>
<tr><td class="fieldname"><a id="adcf35350a9ea18a59c32c35f528643f2a57af69d69524945df3181580f67f96b3"></a>UART_DATA_MSB&#160;</td><td class="fielddoc"><p>UART receive/transmit data register(7) (r/w): Receive/transmit data MSB (bit 7) </p>
</td></tr>
<tr><td class="fieldname"><a id="adcf35350a9ea18a59c32c35f528643f2affa28d10a79800a2fdef474b6d141fab"></a>UART_DATA_PERR&#160;</td><td class="fielddoc"><p>UART receive/transmit data register(18) (r/-): RX parity error detected when set </p>
</td></tr>
<tr><td class="fieldname"><a id="adcf35350a9ea18a59c32c35f528643f2a64661738bdec220d9728a17a9aa01e7e"></a>UART_DATA_FERR&#160;</td><td class="fielddoc"><p>UART receive/transmit data register(29) (r/-): RX frame error (not valid stop bit) wdetected when set </p>
</td></tr>
<tr><td class="fieldname"><a id="adcf35350a9ea18a59c32c35f528643f2a5baff16a3fa289b93bff9dad6c5cdaaf"></a>UART_DATA_OVERR&#160;</td><td class="fielddoc"><p>UART receive/transmit data register(30) (r/-): RX data overrun when set </p>
</td></tr>
<tr><td class="fieldname"><a id="adcf35350a9ea18a59c32c35f528643f2adf1e4d52a39e7bb5fa7b81f780b712f6"></a>UART_DATA_AVAIL&#160;</td><td class="fielddoc"><p>UART receive/transmit data register(31) (r/-): RX data available when set <br  />
 </p>
</td></tr>
</table>

</div>
</div>
<a id="a2312d68f890e3d3886a3e75e21b1f66f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2312d68f890e3d3886a3e75e21b1f66f">&#9670;&nbsp;</a></span>NEORV32_UART_FLOW_CONTROL_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a2312d68f890e3d3886a3e75e21b1f66f">NEORV32_UART_FLOW_CONTROL_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART0/UART1 hardware flow control configuration </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a2312d68f890e3d3886a3e75e21b1f66faf106a175dce01914003721577c659edc"></a>FLOW_CONTROL_NONE&#160;</td><td class="fielddoc"><p>0b00: No hardware flow control </p>
</td></tr>
<tr><td class="fieldname"><a id="a2312d68f890e3d3886a3e75e21b1f66fa7b3bf5a6e1bb3f83d09e47feec47f0c8"></a>FLOW_CONTROL_RTS&#160;</td><td class="fielddoc"><p>0b01: Assert RTS output if UART.RX is ready to receive </p>
</td></tr>
<tr><td class="fieldname"><a id="a2312d68f890e3d3886a3e75e21b1f66faa0161b017fd2ca1799809b186301e1ca"></a>FLOW_CONTROL_CTS&#160;</td><td class="fielddoc"><p>0b10: UART.TX starts sending only if CTS input is asserted </p>
</td></tr>
<tr><td class="fieldname"><a id="a2312d68f890e3d3886a3e75e21b1f66faff1e0be40d8d7d70f3043e794f443c94"></a>FLOW_CONTROL_RTSCTS&#160;</td><td class="fielddoc"><p>0b11: Assert RTS output if UART.RX is ready to receive &amp; UART.TX starts sending only if CTS input is asserted </p>
</td></tr>
</table>

</div>
</div>
<a id="aff01c21473e24aae8e273d4ad4b2e363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff01c21473e24aae8e273d4ad4b2e363">&#9670;&nbsp;</a></span>NEORV32_UART_PARITY_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#aff01c21473e24aae8e273d4ad4b2e363">NEORV32_UART_PARITY_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART0/UART1 parity configuration </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aff01c21473e24aae8e273d4ad4b2e363a90674e2854f8cd4ce76ea0b4cd4546cc"></a>PARITY_NONE&#160;</td><td class="fielddoc"><p>0b00: No parity bit at all </p>
</td></tr>
<tr><td class="fieldname"><a id="aff01c21473e24aae8e273d4ad4b2e363ae6172576b70fc73aefabd529c103c9b8"></a>PARITY_EVEN&#160;</td><td class="fielddoc"><p>0b10: Even parity </p>
</td></tr>
<tr><td class="fieldname"><a id="aff01c21473e24aae8e273d4ad4b2e363a41443d13b163ffeaf59c4667472bc49c"></a>PARITY_ODD&#160;</td><td class="fielddoc"><p>0b11: Odd parity </p>
</td></tr>
</table>

</div>
</div>
<a id="afc01fe45ebae4939dd49aead845a5322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc01fe45ebae4939dd49aead845a5322">&#9670;&nbsp;</a></span>NEORV32_WDT_CT_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322">NEORV32_WDT_CT_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WTD control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="afc01fe45ebae4939dd49aead845a5322a38c8053d262b4e1a897c352a60f373da"></a>WDT_CT_EN&#160;</td><td class="fielddoc"><p>WDT control register(0) (r/w): Watchdog enable </p>
</td></tr>
<tr><td class="fieldname"><a id="afc01fe45ebae4939dd49aead845a5322a1c931a5c3d4baae95a42060bf2fca64b"></a>WDT_CT_CLK_SEL0&#160;</td><td class="fielddoc"><p>WDT control register(1) (r/w): Clock prescaler select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="afc01fe45ebae4939dd49aead845a5322ada1988eb2c079c854a263d5b378c2b54"></a>WDT_CT_CLK_SEL1&#160;</td><td class="fielddoc"><p>WDT control register(2) (r/w): Clock prescaler select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="afc01fe45ebae4939dd49aead845a5322a73cde2a27626044b7eed954ab12c1d17"></a>WDT_CT_CLK_SEL2&#160;</td><td class="fielddoc"><p>WDT control register(3) (r/w): Clock prescaler select bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="afc01fe45ebae4939dd49aead845a5322abeddc4c699b2eb7a94a1312b43a3178d"></a>WDT_CT_MODE&#160;</td><td class="fielddoc"><p>WDT control register(4) (r/w): Watchdog mode: 0=timeout causes interrupt, 1=timeout causes processor reset </p>
</td></tr>
<tr><td class="fieldname"><a id="afc01fe45ebae4939dd49aead845a5322a6a926fb77c4b9ae35b5028c63fe7f2f5"></a>WDT_CT_RCAUSE&#160;</td><td class="fielddoc"><p>WDT control register(5) (r/-): Cause of last system reset: 0=external reset, 1=watchdog </p>
</td></tr>
<tr><td class="fieldname"><a id="afc01fe45ebae4939dd49aead845a5322adac45fd825e34a11012b7cb55f10cb9e"></a>WDT_CT_RESET&#160;</td><td class="fielddoc"><p>WDT control register(6) (-/w): Reset WDT counter when set, auto-clears </p>
</td></tr>
<tr><td class="fieldname"><a id="afc01fe45ebae4939dd49aead845a5322a8c79e09f829d23a76e8029b18f876659"></a>WDT_CT_FORCE&#160;</td><td class="fielddoc"><p>WDT control register(7) (-/w): Force WDT action, auto-clears </p>
</td></tr>
<tr><td class="fieldname"><a id="afc01fe45ebae4939dd49aead845a5322ae7d5456d35d28004f3ca53338b178704"></a>WDT_CT_LOCK&#160;</td><td class="fielddoc"><p>WDT control register(8) (r/w): Lock write access to control register, clears on reset (HW or WDT) only </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
