/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [13:0] _01_;
  reg [3:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [22:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_5z[3] ? celloutsig_0_25z : celloutsig_0_11z[11];
  assign celloutsig_1_11z = celloutsig_1_1z ? celloutsig_1_6z : celloutsig_1_1z;
  assign celloutsig_1_18z = in_data[132] ? in_data[133] : celloutsig_1_14z[2];
  assign celloutsig_0_25z = celloutsig_0_19z ? celloutsig_0_13z : celloutsig_0_7z[10];
  assign celloutsig_1_4z = ~((celloutsig_1_1z | in_data[176]) & celloutsig_1_3z[1]);
  assign celloutsig_1_12z = ~((celloutsig_1_9z | in_data[183]) & celloutsig_1_6z);
  assign celloutsig_0_30z = ~((_00_ | celloutsig_0_20z) & (celloutsig_0_4z | celloutsig_0_25z));
  assign celloutsig_1_0z = ~((in_data[139] | in_data[156]) & (in_data[146] | in_data[145]));
  assign celloutsig_1_6z = ~((celloutsig_1_2z[0] | celloutsig_1_5z) & (in_data[187] | celloutsig_1_5z));
  assign celloutsig_1_19z = ~((in_data[104] | celloutsig_1_4z) & (celloutsig_1_12z | celloutsig_1_6z));
  reg [13:0] _13_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 14'h0000;
    else _13_ <= { celloutsig_0_3z[12:7], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_8z };
  assign { _01_[13:2], _00_, _01_[0] } = _13_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 4'h0;
    else _02_ <= celloutsig_0_10z;
  assign celloutsig_0_3z = { in_data[15:4], celloutsig_0_2z } & { in_data[19:17], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_3z } & { in_data[77:65], celloutsig_0_2z };
  assign celloutsig_1_1z = { in_data[164:158], celloutsig_1_0z } != in_data[139:132];
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z } != { celloutsig_1_2z[3:2], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_13z = { celloutsig_0_3z[7:0], celloutsig_0_4z, celloutsig_0_2z } != { celloutsig_0_7z[11:5], celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[44:42] | in_data[31:29];
  assign celloutsig_1_2z = in_data[125:119] | { in_data[118:114], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_3z = celloutsig_1_2z[5:3] | { celloutsig_1_2z[5], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_12z } | celloutsig_1_2z[6:3];
  assign celloutsig_1_9z = & { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_6z = & celloutsig_0_3z[9:7];
  assign celloutsig_1_14z = { celloutsig_1_13z[1:0], celloutsig_1_11z, celloutsig_1_8z } - in_data[100:97];
  assign celloutsig_0_5z = { celloutsig_0_0z[1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z } - { in_data[74:72], celloutsig_0_1z };
  assign celloutsig_0_8z = celloutsig_0_5z[2:0] - celloutsig_0_3z[5:3];
  assign celloutsig_0_10z = { in_data[73:71], celloutsig_0_1z } - celloutsig_0_7z[4:1];
  assign celloutsig_0_11z = { in_data[52:49], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z } - { celloutsig_0_7z[9:1], _01_[13:2], _00_, _01_[0] };
  assign celloutsig_1_5z = ~((celloutsig_1_3z[0] & in_data[117]) | celloutsig_1_1z);
  assign celloutsig_1_8z = ~((celloutsig_1_0z & celloutsig_1_4z) | celloutsig_1_5z);
  assign celloutsig_0_4z = ~((celloutsig_0_0z[0] & celloutsig_0_2z) | celloutsig_0_2z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[2] & celloutsig_0_0z[1]) | in_data[14]);
  assign celloutsig_0_19z = ~((celloutsig_0_7z[9] & _02_[1]) | celloutsig_0_3z[7]);
  assign celloutsig_0_20z = ~((_02_[2] & celloutsig_0_7z[12]) | celloutsig_0_11z[2]);
  assign celloutsig_0_2z = ~((in_data[95] & celloutsig_0_0z[0]) | celloutsig_0_1z);
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
