
PWR_Standby.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003640  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08003818  08003818  00004818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038e8  080038e8  00005068  2**0
                  CONTENTS
  4 .ARM          00000008  080038e8  080038e8  000048e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080038f0  080038f0  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038f0  080038f0  000048f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080038f4  080038f4  000048f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080038f8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  20000068  08003960  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000026c  08003960  0000526c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d24c  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000205c  00000000  00000000  000122e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af8  00000000  00000000  00014340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000852  00000000  00000000  00014e38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001df32  00000000  00000000  0001568a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d209  00000000  00000000  000335bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b85cb  00000000  00000000  000407c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f8d90  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003194  00000000  00000000  000f8dd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000fbf68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000068 	.word	0x20000068
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003800 	.word	0x08003800

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000006c 	.word	0x2000006c
 8000214:	08003800 	.word	0x08003800

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000228:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000510:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000514:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000518:	f003 0301 	and.w	r3, r3, #1
 800051c:	2b00      	cmp	r3, #0
 800051e:	d013      	beq.n	8000548 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000520:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000524:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000528:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800052c:	2b00      	cmp	r3, #0
 800052e:	d00b      	beq.n	8000548 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000530:	e000      	b.n	8000534 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000532:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000534:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	2b00      	cmp	r3, #0
 800053c:	d0f9      	beq.n	8000532 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800053e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000542:	687a      	ldr	r2, [r7, #4]
 8000544:	b2d2      	uxtb	r2, r2
 8000546:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000548:	687b      	ldr	r3, [r7, #4]
}
 800054a:	4618      	mov	r0, r3
 800054c:	370c      	adds	r7, #12
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr

08000556 <_write>:

extern UART_HandleTypeDef huart1;

#ifdef SWV_CONSOLE
	int _write(int file, char *ptr, int len)
	{
 8000556:	b580      	push	{r7, lr}
 8000558:	b086      	sub	sp, #24
 800055a:	af00      	add	r7, sp, #0
 800055c:	60f8      	str	r0, [r7, #12]
 800055e:	60b9      	str	r1, [r7, #8]
 8000560:	607a      	str	r2, [r7, #4]
		(void)file;
		int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000562:	2300      	movs	r3, #0
 8000564:	617b      	str	r3, [r7, #20]
 8000566:	e009      	b.n	800057c <_write+0x26>
		{
			ITM_SendChar(*ptr++);
 8000568:	68bb      	ldr	r3, [r7, #8]
 800056a:	1c5a      	adds	r2, r3, #1
 800056c:	60ba      	str	r2, [r7, #8]
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	4618      	mov	r0, r3
 8000572:	f7ff ffc9 	bl	8000508 <ITM_SendChar>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000576:	697b      	ldr	r3, [r7, #20]
 8000578:	3301      	adds	r3, #1
 800057a:	617b      	str	r3, [r7, #20]
 800057c:	697a      	ldr	r2, [r7, #20]
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	429a      	cmp	r2, r3
 8000582:	dbf1      	blt.n	8000568 <_write+0x12>
		}
		return len;
 8000584:	687b      	ldr	r3, [r7, #4]
	}
 8000586:	4618      	mov	r0, r3
 8000588:	3718      	adds	r7, #24
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
	...

08000590 <HAL_GPIO_EXTI_Callback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
 8000596:	4603      	mov	r3, r0
 8000598:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800059a:	2201      	movs	r2, #1
 800059c:	2140      	movs	r1, #64	@ 0x40
 800059e:	4807      	ldr	r0, [pc, #28]	@ (80005bc <HAL_GPIO_EXTI_Callback+0x2c>)
 80005a0:	f000 fe28 	bl	80011f4 <HAL_GPIO_WritePin>
	printf("\r\nEXTI Work\r\n");
 80005a4:	4806      	ldr	r0, [pc, #24]	@ (80005c0 <HAL_GPIO_EXTI_Callback+0x30>)
 80005a6:	f002 fd97 	bl	80030d8 <puts>
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80005aa:	2200      	movs	r2, #0
 80005ac:	2140      	movs	r1, #64	@ 0x40
 80005ae:	4803      	ldr	r0, [pc, #12]	@ (80005bc <HAL_GPIO_EXTI_Callback+0x2c>)
 80005b0:	f000 fe20 	bl	80011f4 <HAL_GPIO_WritePin>
}
 80005b4:	bf00      	nop
 80005b6:	3708      	adds	r7, #8
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	48000800 	.word	0x48000800
 80005c0:	08003818 	.word	0x08003818

080005c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c8:	f000 facb 	bl	8000b62 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005cc:	f000 f82a 	bl	8000624 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d0:	f000 f8be 	bl	8000750 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80005d4:	f000 f870 	bl	80006b8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  printf("\r\nStart\r\n");
 80005d8:	480d      	ldr	r0, [pc, #52]	@ (8000610 <main+0x4c>)
 80005da:	f002 fd7d 	bl	80030d8 <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  printf("Doing something\r\n");
 80005de:	480d      	ldr	r0, [pc, #52]	@ (8000614 <main+0x50>)
 80005e0:	f002 fd7a 	bl	80030d8 <puts>
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80005e4:	2201      	movs	r2, #1
 80005e6:	2140      	movs	r1, #64	@ 0x40
 80005e8:	480b      	ldr	r0, [pc, #44]	@ (8000618 <main+0x54>)
 80005ea:	f000 fe03 	bl	80011f4 <HAL_GPIO_WritePin>
	  HAL_Delay(5000);
 80005ee:	f241 3088 	movw	r0, #5000	@ 0x1388
 80005f2:	f000 fb27 	bl	8000c44 <HAL_Delay>
	  //HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);

	  printf("Going into Standby Mode. To Woke up use 'SYS_WKUP1' (PA0) input. \r\n");
 80005f6:	4809      	ldr	r0, [pc, #36]	@ (800061c <main+0x58>)
 80005f8:	f002 fd6e 	bl	80030d8 <puts>
	  HAL_Delay(100);
 80005fc:	2064      	movs	r0, #100	@ 0x64
 80005fe:	f000 fb21 	bl	8000c44 <HAL_Delay>
	  HAL_PWR_EnterSTANDBYMode();
 8000602:	f000 fe27 	bl	8001254 <HAL_PWR_EnterSTANDBYMode>

	  // Exiting from Standby mode like a Reset
	  printf("This line Never execute\r\n");
 8000606:	4806      	ldr	r0, [pc, #24]	@ (8000620 <main+0x5c>)
 8000608:	f002 fd66 	bl	80030d8 <puts>
	  printf("Doing something\r\n");
 800060c:	bf00      	nop
 800060e:	e7e6      	b.n	80005de <main+0x1a>
 8000610:	08003828 	.word	0x08003828
 8000614:	08003834 	.word	0x08003834
 8000618:	48000800 	.word	0x48000800
 800061c:	08003848 	.word	0x08003848
 8000620:	0800388c 	.word	0x0800388c

08000624 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b094      	sub	sp, #80	@ 0x50
 8000628:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800062a:	f107 0318 	add.w	r3, r7, #24
 800062e:	2238      	movs	r2, #56	@ 0x38
 8000630:	2100      	movs	r1, #0
 8000632:	4618      	mov	r0, r3
 8000634:	f002 fe30 	bl	8003298 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000638:	1d3b      	adds	r3, r7, #4
 800063a:	2200      	movs	r2, #0
 800063c:	601a      	str	r2, [r3, #0]
 800063e:	605a      	str	r2, [r3, #4]
 8000640:	609a      	str	r2, [r3, #8]
 8000642:	60da      	str	r2, [r3, #12]
 8000644:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000646:	2000      	movs	r0, #0
 8000648:	f000 fe1e 	bl	8001288 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800064c:	2301      	movs	r3, #1
 800064e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000650:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000654:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000656:	2302      	movs	r3, #2
 8000658:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800065a:	2303      	movs	r3, #3
 800065c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 800065e:	2302      	movs	r3, #2
 8000660:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000662:	2355      	movs	r3, #85	@ 0x55
 8000664:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000666:	2302      	movs	r3, #2
 8000668:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800066a:	2302      	movs	r3, #2
 800066c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800066e:	2302      	movs	r3, #2
 8000670:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000672:	f107 0318 	add.w	r3, r7, #24
 8000676:	4618      	mov	r0, r3
 8000678:	f000 feba 	bl	80013f0 <HAL_RCC_OscConfig>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000682:	f000 f8d1 	bl	8000828 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000686:	230f      	movs	r3, #15
 8000688:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800068a:	2303      	movs	r3, #3
 800068c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800068e:	2300      	movs	r3, #0
 8000690:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000692:	2300      	movs	r3, #0
 8000694:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000696:	2300      	movs	r3, #0
 8000698:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800069a:	1d3b      	adds	r3, r7, #4
 800069c:	2104      	movs	r1, #4
 800069e:	4618      	mov	r0, r3
 80006a0:	f001 f9b8 	bl	8001a14 <HAL_RCC_ClockConfig>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80006aa:	f000 f8bd 	bl	8000828 <Error_Handler>
  }
}
 80006ae:	bf00      	nop
 80006b0:	3750      	adds	r7, #80	@ 0x50
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
	...

080006b8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006bc:	4b22      	ldr	r3, [pc, #136]	@ (8000748 <MX_USART1_UART_Init+0x90>)
 80006be:	4a23      	ldr	r2, [pc, #140]	@ (800074c <MX_USART1_UART_Init+0x94>)
 80006c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80006c2:	4b21      	ldr	r3, [pc, #132]	@ (8000748 <MX_USART1_UART_Init+0x90>)
 80006c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006ca:	4b1f      	ldr	r3, [pc, #124]	@ (8000748 <MX_USART1_UART_Init+0x90>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006d0:	4b1d      	ldr	r3, [pc, #116]	@ (8000748 <MX_USART1_UART_Init+0x90>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80006d6:	4b1c      	ldr	r3, [pc, #112]	@ (8000748 <MX_USART1_UART_Init+0x90>)
 80006d8:	2200      	movs	r2, #0
 80006da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006dc:	4b1a      	ldr	r3, [pc, #104]	@ (8000748 <MX_USART1_UART_Init+0x90>)
 80006de:	220c      	movs	r2, #12
 80006e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006e2:	4b19      	ldr	r3, [pc, #100]	@ (8000748 <MX_USART1_UART_Init+0x90>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006e8:	4b17      	ldr	r3, [pc, #92]	@ (8000748 <MX_USART1_UART_Init+0x90>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006ee:	4b16      	ldr	r3, [pc, #88]	@ (8000748 <MX_USART1_UART_Init+0x90>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80006f4:	4b14      	ldr	r3, [pc, #80]	@ (8000748 <MX_USART1_UART_Init+0x90>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006fa:	4b13      	ldr	r3, [pc, #76]	@ (8000748 <MX_USART1_UART_Init+0x90>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000700:	4811      	ldr	r0, [pc, #68]	@ (8000748 <MX_USART1_UART_Init+0x90>)
 8000702:	f001 fd93 	bl	800222c <HAL_UART_Init>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800070c:	f000 f88c 	bl	8000828 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000710:	2100      	movs	r1, #0
 8000712:	480d      	ldr	r0, [pc, #52]	@ (8000748 <MX_USART1_UART_Init+0x90>)
 8000714:	f002 fafe 	bl	8002d14 <HAL_UARTEx_SetTxFifoThreshold>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800071e:	f000 f883 	bl	8000828 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000722:	2100      	movs	r1, #0
 8000724:	4808      	ldr	r0, [pc, #32]	@ (8000748 <MX_USART1_UART_Init+0x90>)
 8000726:	f002 fb33 	bl	8002d90 <HAL_UARTEx_SetRxFifoThreshold>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000730:	f000 f87a 	bl	8000828 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000734:	4804      	ldr	r0, [pc, #16]	@ (8000748 <MX_USART1_UART_Init+0x90>)
 8000736:	f002 fab4 	bl	8002ca2 <HAL_UARTEx_DisableFifoMode>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000740:	f000 f872 	bl	8000828 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000744:	bf00      	nop
 8000746:	bd80      	pop	{r7, pc}
 8000748:	20000084 	.word	0x20000084
 800074c:	40013800 	.word	0x40013800

08000750 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b08a      	sub	sp, #40	@ 0x28
 8000754:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000756:	f107 0314 	add.w	r3, r7, #20
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
 800075e:	605a      	str	r2, [r3, #4]
 8000760:	609a      	str	r2, [r3, #8]
 8000762:	60da      	str	r2, [r3, #12]
 8000764:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000766:	4b2e      	ldr	r3, [pc, #184]	@ (8000820 <MX_GPIO_Init+0xd0>)
 8000768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800076a:	4a2d      	ldr	r2, [pc, #180]	@ (8000820 <MX_GPIO_Init+0xd0>)
 800076c:	f043 0304 	orr.w	r3, r3, #4
 8000770:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000772:	4b2b      	ldr	r3, [pc, #172]	@ (8000820 <MX_GPIO_Init+0xd0>)
 8000774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000776:	f003 0304 	and.w	r3, r3, #4
 800077a:	613b      	str	r3, [r7, #16]
 800077c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800077e:	4b28      	ldr	r3, [pc, #160]	@ (8000820 <MX_GPIO_Init+0xd0>)
 8000780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000782:	4a27      	ldr	r2, [pc, #156]	@ (8000820 <MX_GPIO_Init+0xd0>)
 8000784:	f043 0320 	orr.w	r3, r3, #32
 8000788:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800078a:	4b25      	ldr	r3, [pc, #148]	@ (8000820 <MX_GPIO_Init+0xd0>)
 800078c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800078e:	f003 0320 	and.w	r3, r3, #32
 8000792:	60fb      	str	r3, [r7, #12]
 8000794:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000796:	4b22      	ldr	r3, [pc, #136]	@ (8000820 <MX_GPIO_Init+0xd0>)
 8000798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800079a:	4a21      	ldr	r2, [pc, #132]	@ (8000820 <MX_GPIO_Init+0xd0>)
 800079c:	f043 0301 	orr.w	r3, r3, #1
 80007a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007a2:	4b1f      	ldr	r3, [pc, #124]	@ (8000820 <MX_GPIO_Init+0xd0>)
 80007a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007a6:	f003 0301 	and.w	r3, r3, #1
 80007aa:	60bb      	str	r3, [r7, #8]
 80007ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ae:	4b1c      	ldr	r3, [pc, #112]	@ (8000820 <MX_GPIO_Init+0xd0>)
 80007b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007b2:	4a1b      	ldr	r2, [pc, #108]	@ (8000820 <MX_GPIO_Init+0xd0>)
 80007b4:	f043 0302 	orr.w	r3, r3, #2
 80007b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007ba:	4b19      	ldr	r3, [pc, #100]	@ (8000820 <MX_GPIO_Init+0xd0>)
 80007bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007be:	f003 0302 	and.w	r3, r3, #2
 80007c2:	607b      	str	r3, [r7, #4]
 80007c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80007c6:	2200      	movs	r2, #0
 80007c8:	2140      	movs	r1, #64	@ 0x40
 80007ca:	4816      	ldr	r0, [pc, #88]	@ (8000824 <MX_GPIO_Init+0xd4>)
 80007cc:	f000 fd12 	bl	80011f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 80007d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007d6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80007da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80007dc:	2302      	movs	r3, #2
 80007de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 80007e0:	f107 0314 	add.w	r3, r7, #20
 80007e4:	4619      	mov	r1, r3
 80007e6:	480f      	ldr	r0, [pc, #60]	@ (8000824 <MX_GPIO_Init+0xd4>)
 80007e8:	f000 fb82 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80007ec:	2340      	movs	r3, #64	@ 0x40
 80007ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f0:	2301      	movs	r3, #1
 80007f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f4:	2300      	movs	r3, #0
 80007f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f8:	2300      	movs	r3, #0
 80007fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80007fc:	f107 0314 	add.w	r3, r7, #20
 8000800:	4619      	mov	r1, r3
 8000802:	4808      	ldr	r0, [pc, #32]	@ (8000824 <MX_GPIO_Init+0xd4>)
 8000804:	f000 fb74 	bl	8000ef0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000808:	2200      	movs	r2, #0
 800080a:	2100      	movs	r1, #0
 800080c:	2028      	movs	r0, #40	@ 0x28
 800080e:	f000 fb3a 	bl	8000e86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000812:	2028      	movs	r0, #40	@ 0x28
 8000814:	f000 fb51 	bl	8000eba <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000818:	bf00      	nop
 800081a:	3728      	adds	r7, #40	@ 0x28
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	40021000 	.word	0x40021000
 8000824:	48000800 	.word	0x48000800

08000828 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800082c:	b672      	cpsid	i
}
 800082e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000830:	bf00      	nop
 8000832:	e7fd      	b.n	8000830 <Error_Handler+0x8>

08000834 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800083a:	4b11      	ldr	r3, [pc, #68]	@ (8000880 <HAL_MspInit+0x4c>)
 800083c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800083e:	4a10      	ldr	r2, [pc, #64]	@ (8000880 <HAL_MspInit+0x4c>)
 8000840:	f043 0301 	orr.w	r3, r3, #1
 8000844:	6613      	str	r3, [r2, #96]	@ 0x60
 8000846:	4b0e      	ldr	r3, [pc, #56]	@ (8000880 <HAL_MspInit+0x4c>)
 8000848:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800084a:	f003 0301 	and.w	r3, r3, #1
 800084e:	607b      	str	r3, [r7, #4]
 8000850:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000852:	4b0b      	ldr	r3, [pc, #44]	@ (8000880 <HAL_MspInit+0x4c>)
 8000854:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000856:	4a0a      	ldr	r2, [pc, #40]	@ (8000880 <HAL_MspInit+0x4c>)
 8000858:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800085c:	6593      	str	r3, [r2, #88]	@ 0x58
 800085e:	4b08      	ldr	r3, [pc, #32]	@ (8000880 <HAL_MspInit+0x4c>)
 8000860:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000862:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000866:	603b      	str	r3, [r7, #0]
 8000868:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE);
 800086a:	2002      	movs	r0, #2
 800086c:	f000 fa0c 	bl	8000c88 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Disable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_DisableVREFBUF();
 8000870:	f000 fa1e 	bl	8000cb0 <HAL_SYSCFG_DisableVREFBUF>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000874:	f000 fdac 	bl	80013d0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000878:	bf00      	nop
 800087a:	3708      	adds	r7, #8
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	40021000 	.word	0x40021000

08000884 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b09c      	sub	sp, #112	@ 0x70
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800088c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	605a      	str	r2, [r3, #4]
 8000896:	609a      	str	r2, [r3, #8]
 8000898:	60da      	str	r2, [r3, #12]
 800089a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800089c:	f107 0318 	add.w	r3, r7, #24
 80008a0:	2244      	movs	r2, #68	@ 0x44
 80008a2:	2100      	movs	r1, #0
 80008a4:	4618      	mov	r0, r3
 80008a6:	f002 fcf7 	bl	8003298 <memset>
  if(huart->Instance==USART1)
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4a2d      	ldr	r2, [pc, #180]	@ (8000964 <HAL_UART_MspInit+0xe0>)
 80008b0:	4293      	cmp	r3, r2
 80008b2:	d153      	bne.n	800095c <HAL_UART_MspInit+0xd8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80008b4:	2301      	movs	r3, #1
 80008b6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80008b8:	2300      	movs	r3, #0
 80008ba:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008bc:	f107 0318 	add.w	r3, r7, #24
 80008c0:	4618      	mov	r0, r3
 80008c2:	f001 fac3 	bl	8001e4c <HAL_RCCEx_PeriphCLKConfig>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80008cc:	f7ff ffac 	bl	8000828 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80008d0:	4b25      	ldr	r3, [pc, #148]	@ (8000968 <HAL_UART_MspInit+0xe4>)
 80008d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008d4:	4a24      	ldr	r2, [pc, #144]	@ (8000968 <HAL_UART_MspInit+0xe4>)
 80008d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008da:	6613      	str	r3, [r2, #96]	@ 0x60
 80008dc:	4b22      	ldr	r3, [pc, #136]	@ (8000968 <HAL_UART_MspInit+0xe4>)
 80008de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008e4:	617b      	str	r3, [r7, #20]
 80008e6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008e8:	4b1f      	ldr	r3, [pc, #124]	@ (8000968 <HAL_UART_MspInit+0xe4>)
 80008ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ec:	4a1e      	ldr	r2, [pc, #120]	@ (8000968 <HAL_UART_MspInit+0xe4>)
 80008ee:	f043 0304 	orr.w	r3, r3, #4
 80008f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008f4:	4b1c      	ldr	r3, [pc, #112]	@ (8000968 <HAL_UART_MspInit+0xe4>)
 80008f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008f8:	f003 0304 	and.w	r3, r3, #4
 80008fc:	613b      	str	r3, [r7, #16]
 80008fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000900:	4b19      	ldr	r3, [pc, #100]	@ (8000968 <HAL_UART_MspInit+0xe4>)
 8000902:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000904:	4a18      	ldr	r2, [pc, #96]	@ (8000968 <HAL_UART_MspInit+0xe4>)
 8000906:	f043 0301 	orr.w	r3, r3, #1
 800090a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800090c:	4b16      	ldr	r3, [pc, #88]	@ (8000968 <HAL_UART_MspInit+0xe4>)
 800090e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000910:	f003 0301 	and.w	r3, r3, #1
 8000914:	60fb      	str	r3, [r7, #12]
 8000916:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000918:	2310      	movs	r3, #16
 800091a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091c:	2302      	movs	r3, #2
 800091e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000920:	2300      	movs	r3, #0
 8000922:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000924:	2300      	movs	r3, #0
 8000926:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000928:	2307      	movs	r3, #7
 800092a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800092c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000930:	4619      	mov	r1, r3
 8000932:	480e      	ldr	r0, [pc, #56]	@ (800096c <HAL_UART_MspInit+0xe8>)
 8000934:	f000 fadc 	bl	8000ef0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000938:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800093c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800093e:	2302      	movs	r3, #2
 8000940:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	2300      	movs	r3, #0
 8000944:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000946:	2300      	movs	r3, #0
 8000948:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800094a:	2307      	movs	r3, #7
 800094c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800094e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000952:	4619      	mov	r1, r3
 8000954:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000958:	f000 faca 	bl	8000ef0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800095c:	bf00      	nop
 800095e:	3770      	adds	r7, #112	@ 0x70
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	40013800 	.word	0x40013800
 8000968:	40021000 	.word	0x40021000
 800096c:	48000800 	.word	0x48000800

08000970 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000974:	bf00      	nop
 8000976:	e7fd      	b.n	8000974 <NMI_Handler+0x4>

08000978 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800097c:	bf00      	nop
 800097e:	e7fd      	b.n	800097c <HardFault_Handler+0x4>

08000980 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000984:	bf00      	nop
 8000986:	e7fd      	b.n	8000984 <MemManage_Handler+0x4>

08000988 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800098c:	bf00      	nop
 800098e:	e7fd      	b.n	800098c <BusFault_Handler+0x4>

08000990 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000994:	bf00      	nop
 8000996:	e7fd      	b.n	8000994 <UsageFault_Handler+0x4>

08000998 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800099c:	bf00      	nop
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr

080009a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009a6:	b480      	push	{r7}
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009aa:	bf00      	nop
 80009ac:	46bd      	mov	sp, r7
 80009ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b2:	4770      	bx	lr

080009b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009b8:	bf00      	nop
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr

080009c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009c2:	b580      	push	{r7, lr}
 80009c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009c6:	f000 f91f 	bl	8000c08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009ca:	bf00      	nop
 80009cc:	bd80      	pop	{r7, pc}

080009ce <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80009ce:	b580      	push	{r7, lr}
 80009d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY_Pin);
 80009d2:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80009d6:	f000 fc25 	bl	8001224 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80009da:	bf00      	nop
 80009dc:	bd80      	pop	{r7, pc}

080009de <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009de:	b580      	push	{r7, lr}
 80009e0:	b086      	sub	sp, #24
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	60f8      	str	r0, [r7, #12]
 80009e6:	60b9      	str	r1, [r7, #8]
 80009e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009ea:	2300      	movs	r3, #0
 80009ec:	617b      	str	r3, [r7, #20]
 80009ee:	e00a      	b.n	8000a06 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009f0:	f3af 8000 	nop.w
 80009f4:	4601      	mov	r1, r0
 80009f6:	68bb      	ldr	r3, [r7, #8]
 80009f8:	1c5a      	adds	r2, r3, #1
 80009fa:	60ba      	str	r2, [r7, #8]
 80009fc:	b2ca      	uxtb	r2, r1
 80009fe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a00:	697b      	ldr	r3, [r7, #20]
 8000a02:	3301      	adds	r3, #1
 8000a04:	617b      	str	r3, [r7, #20]
 8000a06:	697a      	ldr	r2, [r7, #20]
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	429a      	cmp	r2, r3
 8000a0c:	dbf0      	blt.n	80009f0 <_read+0x12>
  }

  return len;
 8000a0e:	687b      	ldr	r3, [r7, #4]
}
 8000a10:	4618      	mov	r0, r3
 8000a12:	3718      	adds	r7, #24
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}

08000a18 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	b083      	sub	sp, #12
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a20:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	370c      	adds	r7, #12
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2e:	4770      	bx	lr

08000a30 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b083      	sub	sp, #12
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
 8000a38:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a40:	605a      	str	r2, [r3, #4]
  return 0;
 8000a42:	2300      	movs	r3, #0
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	370c      	adds	r7, #12
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4e:	4770      	bx	lr

08000a50 <_isatty>:

int _isatty(int file)
{
 8000a50:	b480      	push	{r7}
 8000a52:	b083      	sub	sp, #12
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a58:	2301      	movs	r3, #1
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	370c      	adds	r7, #12
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr

08000a66 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a66:	b480      	push	{r7}
 8000a68:	b085      	sub	sp, #20
 8000a6a:	af00      	add	r7, sp, #0
 8000a6c:	60f8      	str	r0, [r7, #12]
 8000a6e:	60b9      	str	r1, [r7, #8]
 8000a70:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a72:	2300      	movs	r3, #0
}
 8000a74:	4618      	mov	r0, r3
 8000a76:	3714      	adds	r7, #20
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr

08000a80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b086      	sub	sp, #24
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a88:	4a14      	ldr	r2, [pc, #80]	@ (8000adc <_sbrk+0x5c>)
 8000a8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ae0 <_sbrk+0x60>)
 8000a8c:	1ad3      	subs	r3, r2, r3
 8000a8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a94:	4b13      	ldr	r3, [pc, #76]	@ (8000ae4 <_sbrk+0x64>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d102      	bne.n	8000aa2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a9c:	4b11      	ldr	r3, [pc, #68]	@ (8000ae4 <_sbrk+0x64>)
 8000a9e:	4a12      	ldr	r2, [pc, #72]	@ (8000ae8 <_sbrk+0x68>)
 8000aa0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000aa2:	4b10      	ldr	r3, [pc, #64]	@ (8000ae4 <_sbrk+0x64>)
 8000aa4:	681a      	ldr	r2, [r3, #0]
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4413      	add	r3, r2
 8000aaa:	693a      	ldr	r2, [r7, #16]
 8000aac:	429a      	cmp	r2, r3
 8000aae:	d207      	bcs.n	8000ac0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ab0:	f002 fc40 	bl	8003334 <__errno>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	220c      	movs	r2, #12
 8000ab8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000aba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000abe:	e009      	b.n	8000ad4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ac0:	4b08      	ldr	r3, [pc, #32]	@ (8000ae4 <_sbrk+0x64>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ac6:	4b07      	ldr	r3, [pc, #28]	@ (8000ae4 <_sbrk+0x64>)
 8000ac8:	681a      	ldr	r2, [r3, #0]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	4413      	add	r3, r2
 8000ace:	4a05      	ldr	r2, [pc, #20]	@ (8000ae4 <_sbrk+0x64>)
 8000ad0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ad2:	68fb      	ldr	r3, [r7, #12]
}
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	3718      	adds	r7, #24
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	20008000 	.word	0x20008000
 8000ae0:	00000400 	.word	0x00000400
 8000ae4:	20000118 	.word	0x20000118
 8000ae8:	20000270 	.word	0x20000270

08000aec <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000af0:	4b06      	ldr	r3, [pc, #24]	@ (8000b0c <SystemInit+0x20>)
 8000af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000af6:	4a05      	ldr	r2, [pc, #20]	@ (8000b0c <SystemInit+0x20>)
 8000af8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000afc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b00:	bf00      	nop
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop
 8000b0c:	e000ed00 	.word	0xe000ed00

08000b10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b10:	480d      	ldr	r0, [pc, #52]	@ (8000b48 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b12:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b14:	f7ff ffea 	bl	8000aec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b18:	480c      	ldr	r0, [pc, #48]	@ (8000b4c <LoopForever+0x6>)
  ldr r1, =_edata
 8000b1a:	490d      	ldr	r1, [pc, #52]	@ (8000b50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b1c:	4a0d      	ldr	r2, [pc, #52]	@ (8000b54 <LoopForever+0xe>)
  movs r3, #0
 8000b1e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000b20:	e002      	b.n	8000b28 <LoopCopyDataInit>

08000b22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b26:	3304      	adds	r3, #4

08000b28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b2c:	d3f9      	bcc.n	8000b22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b30:	4c0a      	ldr	r4, [pc, #40]	@ (8000b5c <LoopForever+0x16>)
  movs r3, #0
 8000b32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b34:	e001      	b.n	8000b3a <LoopFillZerobss>

08000b36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b38:	3204      	adds	r2, #4

08000b3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b3c:	d3fb      	bcc.n	8000b36 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000b3e:	f002 fbff 	bl	8003340 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b42:	f7ff fd3f 	bl	80005c4 <main>

08000b46 <LoopForever>:

LoopForever:
    b LoopForever
 8000b46:	e7fe      	b.n	8000b46 <LoopForever>
  ldr   r0, =_estack
 8000b48:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000b4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b50:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000b54:	080038f8 	.word	0x080038f8
  ldr r2, =_sbss
 8000b58:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000b5c:	2000026c 	.word	0x2000026c

08000b60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b60:	e7fe      	b.n	8000b60 <ADC1_2_IRQHandler>

08000b62 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b62:	b580      	push	{r7, lr}
 8000b64:	b082      	sub	sp, #8
 8000b66:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b6c:	2003      	movs	r0, #3
 8000b6e:	f000 f97f 	bl	8000e70 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b72:	200f      	movs	r0, #15
 8000b74:	f000 f80e 	bl	8000b94 <HAL_InitTick>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d002      	beq.n	8000b84 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	71fb      	strb	r3, [r7, #7]
 8000b82:	e001      	b.n	8000b88 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b84:	f7ff fe56 	bl	8000834 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b88:	79fb      	ldrb	r3, [r7, #7]

}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
	...

08000b94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b084      	sub	sp, #16
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000ba0:	4b16      	ldr	r3, [pc, #88]	@ (8000bfc <HAL_InitTick+0x68>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d022      	beq.n	8000bee <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000ba8:	4b15      	ldr	r3, [pc, #84]	@ (8000c00 <HAL_InitTick+0x6c>)
 8000baa:	681a      	ldr	r2, [r3, #0]
 8000bac:	4b13      	ldr	r3, [pc, #76]	@ (8000bfc <HAL_InitTick+0x68>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000bb4:	fbb1 f3f3 	udiv	r3, r1, r3
 8000bb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f000 f98a 	bl	8000ed6 <HAL_SYSTICK_Config>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d10f      	bne.n	8000be8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2b0f      	cmp	r3, #15
 8000bcc:	d809      	bhi.n	8000be2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bce:	2200      	movs	r2, #0
 8000bd0:	6879      	ldr	r1, [r7, #4]
 8000bd2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bd6:	f000 f956 	bl	8000e86 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bda:	4a0a      	ldr	r2, [pc, #40]	@ (8000c04 <HAL_InitTick+0x70>)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	6013      	str	r3, [r2, #0]
 8000be0:	e007      	b.n	8000bf2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000be2:	2301      	movs	r3, #1
 8000be4:	73fb      	strb	r3, [r7, #15]
 8000be6:	e004      	b.n	8000bf2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000be8:	2301      	movs	r3, #1
 8000bea:	73fb      	strb	r3, [r7, #15]
 8000bec:	e001      	b.n	8000bf2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	3710      	adds	r7, #16
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	20000008 	.word	0x20000008
 8000c00:	20000000 	.word	0x20000000
 8000c04:	20000004 	.word	0x20000004

08000c08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c0c:	4b05      	ldr	r3, [pc, #20]	@ (8000c24 <HAL_IncTick+0x1c>)
 8000c0e:	681a      	ldr	r2, [r3, #0]
 8000c10:	4b05      	ldr	r3, [pc, #20]	@ (8000c28 <HAL_IncTick+0x20>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4413      	add	r3, r2
 8000c16:	4a03      	ldr	r2, [pc, #12]	@ (8000c24 <HAL_IncTick+0x1c>)
 8000c18:	6013      	str	r3, [r2, #0]
}
 8000c1a:	bf00      	nop
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr
 8000c24:	2000011c 	.word	0x2000011c
 8000c28:	20000008 	.word	0x20000008

08000c2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000c30:	4b03      	ldr	r3, [pc, #12]	@ (8000c40 <HAL_GetTick+0x14>)
 8000c32:	681b      	ldr	r3, [r3, #0]
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	2000011c 	.word	0x2000011c

08000c44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b084      	sub	sp, #16
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c4c:	f7ff ffee 	bl	8000c2c <HAL_GetTick>
 8000c50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000c5c:	d004      	beq.n	8000c68 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c5e:	4b09      	ldr	r3, [pc, #36]	@ (8000c84 <HAL_Delay+0x40>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	68fa      	ldr	r2, [r7, #12]
 8000c64:	4413      	add	r3, r2
 8000c66:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c68:	bf00      	nop
 8000c6a:	f7ff ffdf 	bl	8000c2c <HAL_GetTick>
 8000c6e:	4602      	mov	r2, r0
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	1ad3      	subs	r3, r2, r3
 8000c74:	68fa      	ldr	r2, [r7, #12]
 8000c76:	429a      	cmp	r2, r3
 8000c78:	d8f7      	bhi.n	8000c6a <HAL_Delay+0x26>
  {
  }
}
 8000c7a:	bf00      	nop
 8000c7c:	bf00      	nop
 8000c7e:	3710      	adds	r7, #16
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	20000008 	.word	0x20000008

08000c88 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8000c90:	4b06      	ldr	r3, [pc, #24]	@ (8000cac <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	f023 0202 	bic.w	r2, r3, #2
 8000c98:	4904      	ldr	r1, [pc, #16]	@ (8000cac <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	600b      	str	r3, [r1, #0]
}
 8000ca0:	bf00      	nop
 8000ca2:	370c      	adds	r7, #12
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr
 8000cac:	40010030 	.word	0x40010030

08000cb0 <HAL_SYSCFG_DisableVREFBUF>:
  * @brief  Disable the Internal Voltage Reference buffer (VREFBUF).
  *
  * @retval None
  */
void HAL_SYSCFG_DisableVREFBUF(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8000cb4:	4b05      	ldr	r3, [pc, #20]	@ (8000ccc <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a04      	ldr	r2, [pc, #16]	@ (8000ccc <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 8000cba:	f023 0301 	bic.w	r3, r3, #1
 8000cbe:	6013      	str	r3, [r2, #0]
}
 8000cc0:	bf00      	nop
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	40010030 	.word	0x40010030

08000cd0 <__NVIC_SetPriorityGrouping>:
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b085      	sub	sp, #20
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	f003 0307 	and.w	r3, r3, #7
 8000cde:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d14 <__NVIC_SetPriorityGrouping+0x44>)
 8000ce2:	68db      	ldr	r3, [r3, #12]
 8000ce4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ce6:	68ba      	ldr	r2, [r7, #8]
 8000ce8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cec:	4013      	ands	r3, r2
 8000cee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cf8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d02:	4a04      	ldr	r2, [pc, #16]	@ (8000d14 <__NVIC_SetPriorityGrouping+0x44>)
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	60d3      	str	r3, [r2, #12]
}
 8000d08:	bf00      	nop
 8000d0a:	3714      	adds	r7, #20
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr
 8000d14:	e000ed00 	.word	0xe000ed00

08000d18 <__NVIC_GetPriorityGrouping>:
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d1c:	4b04      	ldr	r3, [pc, #16]	@ (8000d30 <__NVIC_GetPriorityGrouping+0x18>)
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	0a1b      	lsrs	r3, r3, #8
 8000d22:	f003 0307 	and.w	r3, r3, #7
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr
 8000d30:	e000ed00 	.word	0xe000ed00

08000d34 <__NVIC_EnableIRQ>:
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	db0b      	blt.n	8000d5e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d46:	79fb      	ldrb	r3, [r7, #7]
 8000d48:	f003 021f 	and.w	r2, r3, #31
 8000d4c:	4907      	ldr	r1, [pc, #28]	@ (8000d6c <__NVIC_EnableIRQ+0x38>)
 8000d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d52:	095b      	lsrs	r3, r3, #5
 8000d54:	2001      	movs	r0, #1
 8000d56:	fa00 f202 	lsl.w	r2, r0, r2
 8000d5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000d5e:	bf00      	nop
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	e000e100 	.word	0xe000e100

08000d70 <__NVIC_SetPriority>:
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	6039      	str	r1, [r7, #0]
 8000d7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	db0a      	blt.n	8000d9a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	b2da      	uxtb	r2, r3
 8000d88:	490c      	ldr	r1, [pc, #48]	@ (8000dbc <__NVIC_SetPriority+0x4c>)
 8000d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8e:	0112      	lsls	r2, r2, #4
 8000d90:	b2d2      	uxtb	r2, r2
 8000d92:	440b      	add	r3, r1
 8000d94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000d98:	e00a      	b.n	8000db0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	b2da      	uxtb	r2, r3
 8000d9e:	4908      	ldr	r1, [pc, #32]	@ (8000dc0 <__NVIC_SetPriority+0x50>)
 8000da0:	79fb      	ldrb	r3, [r7, #7]
 8000da2:	f003 030f 	and.w	r3, r3, #15
 8000da6:	3b04      	subs	r3, #4
 8000da8:	0112      	lsls	r2, r2, #4
 8000daa:	b2d2      	uxtb	r2, r2
 8000dac:	440b      	add	r3, r1
 8000dae:	761a      	strb	r2, [r3, #24]
}
 8000db0:	bf00      	nop
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	e000e100 	.word	0xe000e100
 8000dc0:	e000ed00 	.word	0xe000ed00

08000dc4 <NVIC_EncodePriority>:
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b089      	sub	sp, #36	@ 0x24
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	60f8      	str	r0, [r7, #12]
 8000dcc:	60b9      	str	r1, [r7, #8]
 8000dce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	f003 0307 	and.w	r3, r3, #7
 8000dd6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dd8:	69fb      	ldr	r3, [r7, #28]
 8000dda:	f1c3 0307 	rsb	r3, r3, #7
 8000dde:	2b04      	cmp	r3, #4
 8000de0:	bf28      	it	cs
 8000de2:	2304      	movcs	r3, #4
 8000de4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	3304      	adds	r3, #4
 8000dea:	2b06      	cmp	r3, #6
 8000dec:	d902      	bls.n	8000df4 <NVIC_EncodePriority+0x30>
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	3b03      	subs	r3, #3
 8000df2:	e000      	b.n	8000df6 <NVIC_EncodePriority+0x32>
 8000df4:	2300      	movs	r3, #0
 8000df6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000dfc:	69bb      	ldr	r3, [r7, #24]
 8000dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000e02:	43da      	mvns	r2, r3
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	401a      	ands	r2, r3
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e0c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	fa01 f303 	lsl.w	r3, r1, r3
 8000e16:	43d9      	mvns	r1, r3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e1c:	4313      	orrs	r3, r2
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3724      	adds	r7, #36	@ 0x24
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
	...

08000e2c <SysTick_Config>:
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	3b01      	subs	r3, #1
 8000e38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e3c:	d301      	bcc.n	8000e42 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e00f      	b.n	8000e62 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e42:	4a0a      	ldr	r2, [pc, #40]	@ (8000e6c <SysTick_Config+0x40>)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	3b01      	subs	r3, #1
 8000e48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e4a:	210f      	movs	r1, #15
 8000e4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e50:	f7ff ff8e 	bl	8000d70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e54:	4b05      	ldr	r3, [pc, #20]	@ (8000e6c <SysTick_Config+0x40>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e5a:	4b04      	ldr	r3, [pc, #16]	@ (8000e6c <SysTick_Config+0x40>)
 8000e5c:	2207      	movs	r2, #7
 8000e5e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000e60:	2300      	movs	r3, #0
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3708      	adds	r7, #8
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	e000e010 	.word	0xe000e010

08000e70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f7ff ff29 	bl	8000cd0 <__NVIC_SetPriorityGrouping>
}
 8000e7e:	bf00      	nop
 8000e80:	3708      	adds	r7, #8
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}

08000e86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e86:	b580      	push	{r7, lr}
 8000e88:	b086      	sub	sp, #24
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	60b9      	str	r1, [r7, #8]
 8000e90:	607a      	str	r2, [r7, #4]
 8000e92:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e94:	f7ff ff40 	bl	8000d18 <__NVIC_GetPriorityGrouping>
 8000e98:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e9a:	687a      	ldr	r2, [r7, #4]
 8000e9c:	68b9      	ldr	r1, [r7, #8]
 8000e9e:	6978      	ldr	r0, [r7, #20]
 8000ea0:	f7ff ff90 	bl	8000dc4 <NVIC_EncodePriority>
 8000ea4:	4602      	mov	r2, r0
 8000ea6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eaa:	4611      	mov	r1, r2
 8000eac:	4618      	mov	r0, r3
 8000eae:	f7ff ff5f 	bl	8000d70 <__NVIC_SetPriority>
}
 8000eb2:	bf00      	nop
 8000eb4:	3718      	adds	r7, #24
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}

08000eba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eba:	b580      	push	{r7, lr}
 8000ebc:	b082      	sub	sp, #8
 8000ebe:	af00      	add	r7, sp, #0
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f7ff ff33 	bl	8000d34 <__NVIC_EnableIRQ>
}
 8000ece:	bf00      	nop
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}

08000ed6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b082      	sub	sp, #8
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	f7ff ffa4 	bl	8000e2c <SysTick_Config>
 8000ee4:	4603      	mov	r3, r0
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3708      	adds	r7, #8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
	...

08000ef0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b087      	sub	sp, #28
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000efa:	2300      	movs	r3, #0
 8000efc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000efe:	e15a      	b.n	80011b6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	681a      	ldr	r2, [r3, #0]
 8000f04:	2101      	movs	r1, #1
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	fa01 f303 	lsl.w	r3, r1, r3
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	f000 814c 	beq.w	80011b0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	f003 0303 	and.w	r3, r3, #3
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	d005      	beq.n	8000f30 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f2c:	2b02      	cmp	r3, #2
 8000f2e:	d130      	bne.n	8000f92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	689b      	ldr	r3, [r3, #8]
 8000f34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	005b      	lsls	r3, r3, #1
 8000f3a:	2203      	movs	r2, #3
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	43db      	mvns	r3, r3
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	4013      	ands	r3, r2
 8000f46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	68da      	ldr	r2, [r3, #12]
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	fa02 f303 	lsl.w	r3, r2, r3
 8000f54:	693a      	ldr	r2, [r7, #16]
 8000f56:	4313      	orrs	r3, r2
 8000f58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	693a      	ldr	r2, [r7, #16]
 8000f5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f66:	2201      	movs	r2, #1
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6e:	43db      	mvns	r3, r3
 8000f70:	693a      	ldr	r2, [r7, #16]
 8000f72:	4013      	ands	r3, r2
 8000f74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	091b      	lsrs	r3, r3, #4
 8000f7c:	f003 0201 	and.w	r2, r3, #1
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	fa02 f303 	lsl.w	r3, r2, r3
 8000f86:	693a      	ldr	r2, [r7, #16]
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	693a      	ldr	r2, [r7, #16]
 8000f90:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	f003 0303 	and.w	r3, r3, #3
 8000f9a:	2b03      	cmp	r3, #3
 8000f9c:	d017      	beq.n	8000fce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	68db      	ldr	r3, [r3, #12]
 8000fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	005b      	lsls	r3, r3, #1
 8000fa8:	2203      	movs	r2, #3
 8000faa:	fa02 f303 	lsl.w	r3, r2, r3
 8000fae:	43db      	mvns	r3, r3
 8000fb0:	693a      	ldr	r2, [r7, #16]
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	689a      	ldr	r2, [r3, #8]
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	005b      	lsls	r3, r3, #1
 8000fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc2:	693a      	ldr	r2, [r7, #16]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	693a      	ldr	r2, [r7, #16]
 8000fcc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	f003 0303 	and.w	r3, r3, #3
 8000fd6:	2b02      	cmp	r3, #2
 8000fd8:	d123      	bne.n	8001022 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	08da      	lsrs	r2, r3, #3
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	3208      	adds	r2, #8
 8000fe2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	f003 0307 	and.w	r3, r3, #7
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	220f      	movs	r2, #15
 8000ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff6:	43db      	mvns	r3, r3
 8000ff8:	693a      	ldr	r2, [r7, #16]
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	691a      	ldr	r2, [r3, #16]
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	f003 0307 	and.w	r3, r3, #7
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	fa02 f303 	lsl.w	r3, r2, r3
 800100e:	693a      	ldr	r2, [r7, #16]
 8001010:	4313      	orrs	r3, r2
 8001012:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	08da      	lsrs	r2, r3, #3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	3208      	adds	r2, #8
 800101c:	6939      	ldr	r1, [r7, #16]
 800101e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	005b      	lsls	r3, r3, #1
 800102c:	2203      	movs	r2, #3
 800102e:	fa02 f303 	lsl.w	r3, r2, r3
 8001032:	43db      	mvns	r3, r3
 8001034:	693a      	ldr	r2, [r7, #16]
 8001036:	4013      	ands	r3, r2
 8001038:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	f003 0203 	and.w	r2, r3, #3
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	005b      	lsls	r3, r3, #1
 8001046:	fa02 f303 	lsl.w	r3, r2, r3
 800104a:	693a      	ldr	r2, [r7, #16]
 800104c:	4313      	orrs	r3, r2
 800104e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800105e:	2b00      	cmp	r3, #0
 8001060:	f000 80a6 	beq.w	80011b0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001064:	4b5b      	ldr	r3, [pc, #364]	@ (80011d4 <HAL_GPIO_Init+0x2e4>)
 8001066:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001068:	4a5a      	ldr	r2, [pc, #360]	@ (80011d4 <HAL_GPIO_Init+0x2e4>)
 800106a:	f043 0301 	orr.w	r3, r3, #1
 800106e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001070:	4b58      	ldr	r3, [pc, #352]	@ (80011d4 <HAL_GPIO_Init+0x2e4>)
 8001072:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001074:	f003 0301 	and.w	r3, r3, #1
 8001078:	60bb      	str	r3, [r7, #8]
 800107a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800107c:	4a56      	ldr	r2, [pc, #344]	@ (80011d8 <HAL_GPIO_Init+0x2e8>)
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	089b      	lsrs	r3, r3, #2
 8001082:	3302      	adds	r3, #2
 8001084:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001088:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	f003 0303 	and.w	r3, r3, #3
 8001090:	009b      	lsls	r3, r3, #2
 8001092:	220f      	movs	r2, #15
 8001094:	fa02 f303 	lsl.w	r3, r2, r3
 8001098:	43db      	mvns	r3, r3
 800109a:	693a      	ldr	r2, [r7, #16]
 800109c:	4013      	ands	r3, r2
 800109e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80010a6:	d01f      	beq.n	80010e8 <HAL_GPIO_Init+0x1f8>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	4a4c      	ldr	r2, [pc, #304]	@ (80011dc <HAL_GPIO_Init+0x2ec>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d019      	beq.n	80010e4 <HAL_GPIO_Init+0x1f4>
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	4a4b      	ldr	r2, [pc, #300]	@ (80011e0 <HAL_GPIO_Init+0x2f0>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d013      	beq.n	80010e0 <HAL_GPIO_Init+0x1f0>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	4a4a      	ldr	r2, [pc, #296]	@ (80011e4 <HAL_GPIO_Init+0x2f4>)
 80010bc:	4293      	cmp	r3, r2
 80010be:	d00d      	beq.n	80010dc <HAL_GPIO_Init+0x1ec>
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	4a49      	ldr	r2, [pc, #292]	@ (80011e8 <HAL_GPIO_Init+0x2f8>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d007      	beq.n	80010d8 <HAL_GPIO_Init+0x1e8>
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	4a48      	ldr	r2, [pc, #288]	@ (80011ec <HAL_GPIO_Init+0x2fc>)
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d101      	bne.n	80010d4 <HAL_GPIO_Init+0x1e4>
 80010d0:	2305      	movs	r3, #5
 80010d2:	e00a      	b.n	80010ea <HAL_GPIO_Init+0x1fa>
 80010d4:	2306      	movs	r3, #6
 80010d6:	e008      	b.n	80010ea <HAL_GPIO_Init+0x1fa>
 80010d8:	2304      	movs	r3, #4
 80010da:	e006      	b.n	80010ea <HAL_GPIO_Init+0x1fa>
 80010dc:	2303      	movs	r3, #3
 80010de:	e004      	b.n	80010ea <HAL_GPIO_Init+0x1fa>
 80010e0:	2302      	movs	r3, #2
 80010e2:	e002      	b.n	80010ea <HAL_GPIO_Init+0x1fa>
 80010e4:	2301      	movs	r3, #1
 80010e6:	e000      	b.n	80010ea <HAL_GPIO_Init+0x1fa>
 80010e8:	2300      	movs	r3, #0
 80010ea:	697a      	ldr	r2, [r7, #20]
 80010ec:	f002 0203 	and.w	r2, r2, #3
 80010f0:	0092      	lsls	r2, r2, #2
 80010f2:	4093      	lsls	r3, r2
 80010f4:	693a      	ldr	r2, [r7, #16]
 80010f6:	4313      	orrs	r3, r2
 80010f8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010fa:	4937      	ldr	r1, [pc, #220]	@ (80011d8 <HAL_GPIO_Init+0x2e8>)
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	089b      	lsrs	r3, r3, #2
 8001100:	3302      	adds	r3, #2
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001108:	4b39      	ldr	r3, [pc, #228]	@ (80011f0 <HAL_GPIO_Init+0x300>)
 800110a:	689b      	ldr	r3, [r3, #8]
 800110c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	43db      	mvns	r3, r3
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	4013      	ands	r3, r2
 8001116:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001120:	2b00      	cmp	r3, #0
 8001122:	d003      	beq.n	800112c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001124:	693a      	ldr	r2, [r7, #16]
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	4313      	orrs	r3, r2
 800112a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800112c:	4a30      	ldr	r2, [pc, #192]	@ (80011f0 <HAL_GPIO_Init+0x300>)
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001132:	4b2f      	ldr	r3, [pc, #188]	@ (80011f0 <HAL_GPIO_Init+0x300>)
 8001134:	68db      	ldr	r3, [r3, #12]
 8001136:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	43db      	mvns	r3, r3
 800113c:	693a      	ldr	r2, [r7, #16]
 800113e:	4013      	ands	r3, r2
 8001140:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800114a:	2b00      	cmp	r3, #0
 800114c:	d003      	beq.n	8001156 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800114e:	693a      	ldr	r2, [r7, #16]
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	4313      	orrs	r3, r2
 8001154:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001156:	4a26      	ldr	r2, [pc, #152]	@ (80011f0 <HAL_GPIO_Init+0x300>)
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800115c:	4b24      	ldr	r3, [pc, #144]	@ (80011f0 <HAL_GPIO_Init+0x300>)
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	43db      	mvns	r3, r3
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	4013      	ands	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001174:	2b00      	cmp	r3, #0
 8001176:	d003      	beq.n	8001180 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001178:	693a      	ldr	r2, [r7, #16]
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	4313      	orrs	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001180:	4a1b      	ldr	r2, [pc, #108]	@ (80011f0 <HAL_GPIO_Init+0x300>)
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001186:	4b1a      	ldr	r3, [pc, #104]	@ (80011f0 <HAL_GPIO_Init+0x300>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	43db      	mvns	r3, r3
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	4013      	ands	r3, r2
 8001194:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d003      	beq.n	80011aa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80011aa:	4a11      	ldr	r2, [pc, #68]	@ (80011f0 <HAL_GPIO_Init+0x300>)
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	3301      	adds	r3, #1
 80011b4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	fa22 f303 	lsr.w	r3, r2, r3
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	f47f ae9d 	bne.w	8000f00 <HAL_GPIO_Init+0x10>
  }
}
 80011c6:	bf00      	nop
 80011c8:	bf00      	nop
 80011ca:	371c      	adds	r7, #28
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr
 80011d4:	40021000 	.word	0x40021000
 80011d8:	40010000 	.word	0x40010000
 80011dc:	48000400 	.word	0x48000400
 80011e0:	48000800 	.word	0x48000800
 80011e4:	48000c00 	.word	0x48000c00
 80011e8:	48001000 	.word	0x48001000
 80011ec:	48001400 	.word	0x48001400
 80011f0:	40010400 	.word	0x40010400

080011f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	460b      	mov	r3, r1
 80011fe:	807b      	strh	r3, [r7, #2]
 8001200:	4613      	mov	r3, r2
 8001202:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001204:	787b      	ldrb	r3, [r7, #1]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d003      	beq.n	8001212 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800120a:	887a      	ldrh	r2, [r7, #2]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001210:	e002      	b.n	8001218 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001212:	887a      	ldrh	r2, [r7, #2]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr

08001224 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800122e:	4b08      	ldr	r3, [pc, #32]	@ (8001250 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001230:	695a      	ldr	r2, [r3, #20]
 8001232:	88fb      	ldrh	r3, [r7, #6]
 8001234:	4013      	ands	r3, r2
 8001236:	2b00      	cmp	r3, #0
 8001238:	d006      	beq.n	8001248 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800123a:	4a05      	ldr	r2, [pc, #20]	@ (8001250 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800123c:	88fb      	ldrh	r3, [r7, #6]
 800123e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001240:	88fb      	ldrh	r3, [r7, #6]
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff f9a4 	bl	8000590 <HAL_GPIO_EXTI_Callback>
  }
}
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	40010400 	.word	0x40010400

08001254 <HAL_PWR_EnterSTANDBYMode>:
  *        These states are effective in Standby mode only if APC bit is set through
  *        HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);
 8001258:	4b09      	ldr	r3, [pc, #36]	@ (8001280 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f023 0307 	bic.w	r3, r3, #7
 8001260:	4a07      	ldr	r2, [pc, #28]	@ (8001280 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8001262:	f043 0303 	orr.w	r3, r3, #3
 8001266:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001268:	4b06      	ldr	r3, [pc, #24]	@ (8001284 <HAL_PWR_EnterSTANDBYMode+0x30>)
 800126a:	691b      	ldr	r3, [r3, #16]
 800126c:	4a05      	ldr	r2, [pc, #20]	@ (8001284 <HAL_PWR_EnterSTANDBYMode+0x30>)
 800126e:	f043 0304 	orr.w	r3, r3, #4
 8001272:	6113      	str	r3, [r2, #16]
/* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8001274:	bf30      	wfi
}
 8001276:	bf00      	nop
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr
 8001280:	40007000 	.word	0x40007000
 8001284:	e000ed00 	.word	0xe000ed00

08001288 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d141      	bne.n	800131a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001296:	4b4b      	ldr	r3, [pc, #300]	@ (80013c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800129e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012a2:	d131      	bne.n	8001308 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80012a4:	4b47      	ldr	r3, [pc, #284]	@ (80013c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80012aa:	4a46      	ldr	r2, [pc, #280]	@ (80013c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80012b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80012b4:	4b43      	ldr	r3, [pc, #268]	@ (80013c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80012bc:	4a41      	ldr	r2, [pc, #260]	@ (80013c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012c2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80012c4:	4b40      	ldr	r3, [pc, #256]	@ (80013c8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2232      	movs	r2, #50	@ 0x32
 80012ca:	fb02 f303 	mul.w	r3, r2, r3
 80012ce:	4a3f      	ldr	r2, [pc, #252]	@ (80013cc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80012d0:	fba2 2303 	umull	r2, r3, r2, r3
 80012d4:	0c9b      	lsrs	r3, r3, #18
 80012d6:	3301      	adds	r3, #1
 80012d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012da:	e002      	b.n	80012e2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	3b01      	subs	r3, #1
 80012e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012e2:	4b38      	ldr	r3, [pc, #224]	@ (80013c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012e4:	695b      	ldr	r3, [r3, #20]
 80012e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012ee:	d102      	bne.n	80012f6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d1f2      	bne.n	80012dc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80012f6:	4b33      	ldr	r3, [pc, #204]	@ (80013c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012f8:	695b      	ldr	r3, [r3, #20]
 80012fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001302:	d158      	bne.n	80013b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001304:	2303      	movs	r3, #3
 8001306:	e057      	b.n	80013b8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001308:	4b2e      	ldr	r3, [pc, #184]	@ (80013c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800130a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800130e:	4a2d      	ldr	r2, [pc, #180]	@ (80013c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001310:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001314:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001318:	e04d      	b.n	80013b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001320:	d141      	bne.n	80013a6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001322:	4b28      	ldr	r3, [pc, #160]	@ (80013c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800132a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800132e:	d131      	bne.n	8001394 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001330:	4b24      	ldr	r3, [pc, #144]	@ (80013c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001332:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001336:	4a23      	ldr	r2, [pc, #140]	@ (80013c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001338:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800133c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001340:	4b20      	ldr	r3, [pc, #128]	@ (80013c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001348:	4a1e      	ldr	r2, [pc, #120]	@ (80013c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800134a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800134e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001350:	4b1d      	ldr	r3, [pc, #116]	@ (80013c8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2232      	movs	r2, #50	@ 0x32
 8001356:	fb02 f303 	mul.w	r3, r2, r3
 800135a:	4a1c      	ldr	r2, [pc, #112]	@ (80013cc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800135c:	fba2 2303 	umull	r2, r3, r2, r3
 8001360:	0c9b      	lsrs	r3, r3, #18
 8001362:	3301      	adds	r3, #1
 8001364:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001366:	e002      	b.n	800136e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	3b01      	subs	r3, #1
 800136c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800136e:	4b15      	ldr	r3, [pc, #84]	@ (80013c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001370:	695b      	ldr	r3, [r3, #20]
 8001372:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001376:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800137a:	d102      	bne.n	8001382 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d1f2      	bne.n	8001368 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001382:	4b10      	ldr	r3, [pc, #64]	@ (80013c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001384:	695b      	ldr	r3, [r3, #20]
 8001386:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800138a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800138e:	d112      	bne.n	80013b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001390:	2303      	movs	r3, #3
 8001392:	e011      	b.n	80013b8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001394:	4b0b      	ldr	r3, [pc, #44]	@ (80013c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001396:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800139a:	4a0a      	ldr	r2, [pc, #40]	@ (80013c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800139c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80013a4:	e007      	b.n	80013b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80013a6:	4b07      	ldr	r3, [pc, #28]	@ (80013c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80013ae:	4a05      	ldr	r2, [pc, #20]	@ (80013c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013b0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80013b4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80013b6:	2300      	movs	r3, #0
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	3714      	adds	r7, #20
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr
 80013c4:	40007000 	.word	0x40007000
 80013c8:	20000000 	.word	0x20000000
 80013cc:	431bde83 	.word	0x431bde83

080013d0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80013d4:	4b05      	ldr	r3, [pc, #20]	@ (80013ec <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80013d6:	689b      	ldr	r3, [r3, #8]
 80013d8:	4a04      	ldr	r2, [pc, #16]	@ (80013ec <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80013da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013de:	6093      	str	r3, [r2, #8]
}
 80013e0:	bf00      	nop
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	40007000 	.word	0x40007000

080013f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b088      	sub	sp, #32
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d101      	bne.n	8001402 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013fe:	2301      	movs	r3, #1
 8001400:	e2fe      	b.n	8001a00 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 0301 	and.w	r3, r3, #1
 800140a:	2b00      	cmp	r3, #0
 800140c:	d075      	beq.n	80014fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800140e:	4b97      	ldr	r3, [pc, #604]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 8001410:	689b      	ldr	r3, [r3, #8]
 8001412:	f003 030c 	and.w	r3, r3, #12
 8001416:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001418:	4b94      	ldr	r3, [pc, #592]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	f003 0303 	and.w	r3, r3, #3
 8001420:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001422:	69bb      	ldr	r3, [r7, #24]
 8001424:	2b0c      	cmp	r3, #12
 8001426:	d102      	bne.n	800142e <HAL_RCC_OscConfig+0x3e>
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	2b03      	cmp	r3, #3
 800142c:	d002      	beq.n	8001434 <HAL_RCC_OscConfig+0x44>
 800142e:	69bb      	ldr	r3, [r7, #24]
 8001430:	2b08      	cmp	r3, #8
 8001432:	d10b      	bne.n	800144c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001434:	4b8d      	ldr	r3, [pc, #564]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800143c:	2b00      	cmp	r3, #0
 800143e:	d05b      	beq.n	80014f8 <HAL_RCC_OscConfig+0x108>
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d157      	bne.n	80014f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001448:	2301      	movs	r3, #1
 800144a:	e2d9      	b.n	8001a00 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001454:	d106      	bne.n	8001464 <HAL_RCC_OscConfig+0x74>
 8001456:	4b85      	ldr	r3, [pc, #532]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a84      	ldr	r2, [pc, #528]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 800145c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001460:	6013      	str	r3, [r2, #0]
 8001462:	e01d      	b.n	80014a0 <HAL_RCC_OscConfig+0xb0>
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800146c:	d10c      	bne.n	8001488 <HAL_RCC_OscConfig+0x98>
 800146e:	4b7f      	ldr	r3, [pc, #508]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4a7e      	ldr	r2, [pc, #504]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 8001474:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001478:	6013      	str	r3, [r2, #0]
 800147a:	4b7c      	ldr	r3, [pc, #496]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a7b      	ldr	r2, [pc, #492]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 8001480:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001484:	6013      	str	r3, [r2, #0]
 8001486:	e00b      	b.n	80014a0 <HAL_RCC_OscConfig+0xb0>
 8001488:	4b78      	ldr	r3, [pc, #480]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a77      	ldr	r2, [pc, #476]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 800148e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001492:	6013      	str	r3, [r2, #0]
 8001494:	4b75      	ldr	r3, [pc, #468]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a74      	ldr	r2, [pc, #464]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 800149a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800149e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d013      	beq.n	80014d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014a8:	f7ff fbc0 	bl	8000c2c <HAL_GetTick>
 80014ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014ae:	e008      	b.n	80014c2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014b0:	f7ff fbbc 	bl	8000c2c <HAL_GetTick>
 80014b4:	4602      	mov	r2, r0
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	2b64      	cmp	r3, #100	@ 0x64
 80014bc:	d901      	bls.n	80014c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80014be:	2303      	movs	r3, #3
 80014c0:	e29e      	b.n	8001a00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014c2:	4b6a      	ldr	r3, [pc, #424]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d0f0      	beq.n	80014b0 <HAL_RCC_OscConfig+0xc0>
 80014ce:	e014      	b.n	80014fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014d0:	f7ff fbac 	bl	8000c2c <HAL_GetTick>
 80014d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014d6:	e008      	b.n	80014ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014d8:	f7ff fba8 	bl	8000c2c <HAL_GetTick>
 80014dc:	4602      	mov	r2, r0
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	2b64      	cmp	r3, #100	@ 0x64
 80014e4:	d901      	bls.n	80014ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014e6:	2303      	movs	r3, #3
 80014e8:	e28a      	b.n	8001a00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014ea:	4b60      	ldr	r3, [pc, #384]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d1f0      	bne.n	80014d8 <HAL_RCC_OscConfig+0xe8>
 80014f6:	e000      	b.n	80014fa <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f003 0302 	and.w	r3, r3, #2
 8001502:	2b00      	cmp	r3, #0
 8001504:	d075      	beq.n	80015f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001506:	4b59      	ldr	r3, [pc, #356]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	f003 030c 	and.w	r3, r3, #12
 800150e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001510:	4b56      	ldr	r3, [pc, #344]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 8001512:	68db      	ldr	r3, [r3, #12]
 8001514:	f003 0303 	and.w	r3, r3, #3
 8001518:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800151a:	69bb      	ldr	r3, [r7, #24]
 800151c:	2b0c      	cmp	r3, #12
 800151e:	d102      	bne.n	8001526 <HAL_RCC_OscConfig+0x136>
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	2b02      	cmp	r3, #2
 8001524:	d002      	beq.n	800152c <HAL_RCC_OscConfig+0x13c>
 8001526:	69bb      	ldr	r3, [r7, #24]
 8001528:	2b04      	cmp	r3, #4
 800152a:	d11f      	bne.n	800156c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800152c:	4b4f      	ldr	r3, [pc, #316]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001534:	2b00      	cmp	r3, #0
 8001536:	d005      	beq.n	8001544 <HAL_RCC_OscConfig+0x154>
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d101      	bne.n	8001544 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001540:	2301      	movs	r3, #1
 8001542:	e25d      	b.n	8001a00 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001544:	4b49      	ldr	r3, [pc, #292]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	691b      	ldr	r3, [r3, #16]
 8001550:	061b      	lsls	r3, r3, #24
 8001552:	4946      	ldr	r1, [pc, #280]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 8001554:	4313      	orrs	r3, r2
 8001556:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001558:	4b45      	ldr	r3, [pc, #276]	@ (8001670 <HAL_RCC_OscConfig+0x280>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fb19 	bl	8000b94 <HAL_InitTick>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d043      	beq.n	80015f0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001568:	2301      	movs	r3, #1
 800156a:	e249      	b.n	8001a00 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d023      	beq.n	80015bc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001574:	4b3d      	ldr	r3, [pc, #244]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a3c      	ldr	r2, [pc, #240]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 800157a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800157e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001580:	f7ff fb54 	bl	8000c2c <HAL_GetTick>
 8001584:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001586:	e008      	b.n	800159a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001588:	f7ff fb50 	bl	8000c2c <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	2b02      	cmp	r3, #2
 8001594:	d901      	bls.n	800159a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001596:	2303      	movs	r3, #3
 8001598:	e232      	b.n	8001a00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800159a:	4b34      	ldr	r3, [pc, #208]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d0f0      	beq.n	8001588 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015a6:	4b31      	ldr	r3, [pc, #196]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	691b      	ldr	r3, [r3, #16]
 80015b2:	061b      	lsls	r3, r3, #24
 80015b4:	492d      	ldr	r1, [pc, #180]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 80015b6:	4313      	orrs	r3, r2
 80015b8:	604b      	str	r3, [r1, #4]
 80015ba:	e01a      	b.n	80015f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015bc:	4b2b      	ldr	r3, [pc, #172]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a2a      	ldr	r2, [pc, #168]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 80015c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80015c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c8:	f7ff fb30 	bl	8000c2c <HAL_GetTick>
 80015cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80015ce:	e008      	b.n	80015e2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015d0:	f7ff fb2c 	bl	8000c2c <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e20e      	b.n	8001a00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80015e2:	4b22      	ldr	r3, [pc, #136]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d1f0      	bne.n	80015d0 <HAL_RCC_OscConfig+0x1e0>
 80015ee:	e000      	b.n	80015f2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015f0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 0308 	and.w	r3, r3, #8
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d041      	beq.n	8001682 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	695b      	ldr	r3, [r3, #20]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d01c      	beq.n	8001640 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001606:	4b19      	ldr	r3, [pc, #100]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 8001608:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800160c:	4a17      	ldr	r2, [pc, #92]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 800160e:	f043 0301 	orr.w	r3, r3, #1
 8001612:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001616:	f7ff fb09 	bl	8000c2c <HAL_GetTick>
 800161a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800161c:	e008      	b.n	8001630 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800161e:	f7ff fb05 	bl	8000c2c <HAL_GetTick>
 8001622:	4602      	mov	r2, r0
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	2b02      	cmp	r3, #2
 800162a:	d901      	bls.n	8001630 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800162c:	2303      	movs	r3, #3
 800162e:	e1e7      	b.n	8001a00 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001630:	4b0e      	ldr	r3, [pc, #56]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 8001632:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001636:	f003 0302 	and.w	r3, r3, #2
 800163a:	2b00      	cmp	r3, #0
 800163c:	d0ef      	beq.n	800161e <HAL_RCC_OscConfig+0x22e>
 800163e:	e020      	b.n	8001682 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001640:	4b0a      	ldr	r3, [pc, #40]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 8001642:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001646:	4a09      	ldr	r2, [pc, #36]	@ (800166c <HAL_RCC_OscConfig+0x27c>)
 8001648:	f023 0301 	bic.w	r3, r3, #1
 800164c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001650:	f7ff faec 	bl	8000c2c <HAL_GetTick>
 8001654:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001656:	e00d      	b.n	8001674 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001658:	f7ff fae8 	bl	8000c2c <HAL_GetTick>
 800165c:	4602      	mov	r2, r0
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	2b02      	cmp	r3, #2
 8001664:	d906      	bls.n	8001674 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001666:	2303      	movs	r3, #3
 8001668:	e1ca      	b.n	8001a00 <HAL_RCC_OscConfig+0x610>
 800166a:	bf00      	nop
 800166c:	40021000 	.word	0x40021000
 8001670:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001674:	4b8c      	ldr	r3, [pc, #560]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 8001676:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800167a:	f003 0302 	and.w	r3, r3, #2
 800167e:	2b00      	cmp	r3, #0
 8001680:	d1ea      	bne.n	8001658 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f003 0304 	and.w	r3, r3, #4
 800168a:	2b00      	cmp	r3, #0
 800168c:	f000 80a6 	beq.w	80017dc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001690:	2300      	movs	r3, #0
 8001692:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001694:	4b84      	ldr	r3, [pc, #528]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 8001696:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001698:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800169c:	2b00      	cmp	r3, #0
 800169e:	d101      	bne.n	80016a4 <HAL_RCC_OscConfig+0x2b4>
 80016a0:	2301      	movs	r3, #1
 80016a2:	e000      	b.n	80016a6 <HAL_RCC_OscConfig+0x2b6>
 80016a4:	2300      	movs	r3, #0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d00d      	beq.n	80016c6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016aa:	4b7f      	ldr	r3, [pc, #508]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 80016ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ae:	4a7e      	ldr	r2, [pc, #504]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 80016b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80016b6:	4b7c      	ldr	r3, [pc, #496]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 80016b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80016c2:	2301      	movs	r3, #1
 80016c4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016c6:	4b79      	ldr	r3, [pc, #484]	@ (80018ac <HAL_RCC_OscConfig+0x4bc>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d118      	bne.n	8001704 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80016d2:	4b76      	ldr	r3, [pc, #472]	@ (80018ac <HAL_RCC_OscConfig+0x4bc>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4a75      	ldr	r2, [pc, #468]	@ (80018ac <HAL_RCC_OscConfig+0x4bc>)
 80016d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016de:	f7ff faa5 	bl	8000c2c <HAL_GetTick>
 80016e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016e4:	e008      	b.n	80016f8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016e6:	f7ff faa1 	bl	8000c2c <HAL_GetTick>
 80016ea:	4602      	mov	r2, r0
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	2b02      	cmp	r3, #2
 80016f2:	d901      	bls.n	80016f8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80016f4:	2303      	movs	r3, #3
 80016f6:	e183      	b.n	8001a00 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016f8:	4b6c      	ldr	r3, [pc, #432]	@ (80018ac <HAL_RCC_OscConfig+0x4bc>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001700:	2b00      	cmp	r3, #0
 8001702:	d0f0      	beq.n	80016e6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	2b01      	cmp	r3, #1
 800170a:	d108      	bne.n	800171e <HAL_RCC_OscConfig+0x32e>
 800170c:	4b66      	ldr	r3, [pc, #408]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 800170e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001712:	4a65      	ldr	r2, [pc, #404]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 8001714:	f043 0301 	orr.w	r3, r3, #1
 8001718:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800171c:	e024      	b.n	8001768 <HAL_RCC_OscConfig+0x378>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	2b05      	cmp	r3, #5
 8001724:	d110      	bne.n	8001748 <HAL_RCC_OscConfig+0x358>
 8001726:	4b60      	ldr	r3, [pc, #384]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 8001728:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800172c:	4a5e      	ldr	r2, [pc, #376]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 800172e:	f043 0304 	orr.w	r3, r3, #4
 8001732:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001736:	4b5c      	ldr	r3, [pc, #368]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 8001738:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800173c:	4a5a      	ldr	r2, [pc, #360]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 800173e:	f043 0301 	orr.w	r3, r3, #1
 8001742:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001746:	e00f      	b.n	8001768 <HAL_RCC_OscConfig+0x378>
 8001748:	4b57      	ldr	r3, [pc, #348]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 800174a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800174e:	4a56      	ldr	r2, [pc, #344]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 8001750:	f023 0301 	bic.w	r3, r3, #1
 8001754:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001758:	4b53      	ldr	r3, [pc, #332]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 800175a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800175e:	4a52      	ldr	r2, [pc, #328]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 8001760:	f023 0304 	bic.w	r3, r3, #4
 8001764:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d016      	beq.n	800179e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001770:	f7ff fa5c 	bl	8000c2c <HAL_GetTick>
 8001774:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001776:	e00a      	b.n	800178e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001778:	f7ff fa58 	bl	8000c2c <HAL_GetTick>
 800177c:	4602      	mov	r2, r0
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001786:	4293      	cmp	r3, r2
 8001788:	d901      	bls.n	800178e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800178a:	2303      	movs	r3, #3
 800178c:	e138      	b.n	8001a00 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800178e:	4b46      	ldr	r3, [pc, #280]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 8001790:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001794:	f003 0302 	and.w	r3, r3, #2
 8001798:	2b00      	cmp	r3, #0
 800179a:	d0ed      	beq.n	8001778 <HAL_RCC_OscConfig+0x388>
 800179c:	e015      	b.n	80017ca <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800179e:	f7ff fa45 	bl	8000c2c <HAL_GetTick>
 80017a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017a4:	e00a      	b.n	80017bc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017a6:	f7ff fa41 	bl	8000c2c <HAL_GetTick>
 80017aa:	4602      	mov	r2, r0
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d901      	bls.n	80017bc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80017b8:	2303      	movs	r3, #3
 80017ba:	e121      	b.n	8001a00 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017bc:	4b3a      	ldr	r3, [pc, #232]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 80017be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d1ed      	bne.n	80017a6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80017ca:	7ffb      	ldrb	r3, [r7, #31]
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d105      	bne.n	80017dc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017d0:	4b35      	ldr	r3, [pc, #212]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 80017d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017d4:	4a34      	ldr	r2, [pc, #208]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 80017d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80017da:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f003 0320 	and.w	r3, r3, #32
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d03c      	beq.n	8001862 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d01c      	beq.n	800182a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80017f0:	4b2d      	ldr	r3, [pc, #180]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 80017f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80017f6:	4a2c      	ldr	r2, [pc, #176]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 80017f8:	f043 0301 	orr.w	r3, r3, #1
 80017fc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001800:	f7ff fa14 	bl	8000c2c <HAL_GetTick>
 8001804:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001806:	e008      	b.n	800181a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001808:	f7ff fa10 	bl	8000c2c <HAL_GetTick>
 800180c:	4602      	mov	r2, r0
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	2b02      	cmp	r3, #2
 8001814:	d901      	bls.n	800181a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001816:	2303      	movs	r3, #3
 8001818:	e0f2      	b.n	8001a00 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800181a:	4b23      	ldr	r3, [pc, #140]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 800181c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001820:	f003 0302 	and.w	r3, r3, #2
 8001824:	2b00      	cmp	r3, #0
 8001826:	d0ef      	beq.n	8001808 <HAL_RCC_OscConfig+0x418>
 8001828:	e01b      	b.n	8001862 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800182a:	4b1f      	ldr	r3, [pc, #124]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 800182c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001830:	4a1d      	ldr	r2, [pc, #116]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 8001832:	f023 0301 	bic.w	r3, r3, #1
 8001836:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800183a:	f7ff f9f7 	bl	8000c2c <HAL_GetTick>
 800183e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001840:	e008      	b.n	8001854 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001842:	f7ff f9f3 	bl	8000c2c <HAL_GetTick>
 8001846:	4602      	mov	r2, r0
 8001848:	693b      	ldr	r3, [r7, #16]
 800184a:	1ad3      	subs	r3, r2, r3
 800184c:	2b02      	cmp	r3, #2
 800184e:	d901      	bls.n	8001854 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001850:	2303      	movs	r3, #3
 8001852:	e0d5      	b.n	8001a00 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001854:	4b14      	ldr	r3, [pc, #80]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 8001856:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800185a:	f003 0302 	and.w	r3, r3, #2
 800185e:	2b00      	cmp	r3, #0
 8001860:	d1ef      	bne.n	8001842 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	69db      	ldr	r3, [r3, #28]
 8001866:	2b00      	cmp	r3, #0
 8001868:	f000 80c9 	beq.w	80019fe <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800186c:	4b0e      	ldr	r3, [pc, #56]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	f003 030c 	and.w	r3, r3, #12
 8001874:	2b0c      	cmp	r3, #12
 8001876:	f000 8083 	beq.w	8001980 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	69db      	ldr	r3, [r3, #28]
 800187e:	2b02      	cmp	r3, #2
 8001880:	d15e      	bne.n	8001940 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001882:	4b09      	ldr	r3, [pc, #36]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a08      	ldr	r2, [pc, #32]	@ (80018a8 <HAL_RCC_OscConfig+0x4b8>)
 8001888:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800188c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800188e:	f7ff f9cd 	bl	8000c2c <HAL_GetTick>
 8001892:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001894:	e00c      	b.n	80018b0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001896:	f7ff f9c9 	bl	8000c2c <HAL_GetTick>
 800189a:	4602      	mov	r2, r0
 800189c:	693b      	ldr	r3, [r7, #16]
 800189e:	1ad3      	subs	r3, r2, r3
 80018a0:	2b02      	cmp	r3, #2
 80018a2:	d905      	bls.n	80018b0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80018a4:	2303      	movs	r3, #3
 80018a6:	e0ab      	b.n	8001a00 <HAL_RCC_OscConfig+0x610>
 80018a8:	40021000 	.word	0x40021000
 80018ac:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018b0:	4b55      	ldr	r3, [pc, #340]	@ (8001a08 <HAL_RCC_OscConfig+0x618>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d1ec      	bne.n	8001896 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018bc:	4b52      	ldr	r3, [pc, #328]	@ (8001a08 <HAL_RCC_OscConfig+0x618>)
 80018be:	68da      	ldr	r2, [r3, #12]
 80018c0:	4b52      	ldr	r3, [pc, #328]	@ (8001a0c <HAL_RCC_OscConfig+0x61c>)
 80018c2:	4013      	ands	r3, r2
 80018c4:	687a      	ldr	r2, [r7, #4]
 80018c6:	6a11      	ldr	r1, [r2, #32]
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80018cc:	3a01      	subs	r2, #1
 80018ce:	0112      	lsls	r2, r2, #4
 80018d0:	4311      	orrs	r1, r2
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80018d6:	0212      	lsls	r2, r2, #8
 80018d8:	4311      	orrs	r1, r2
 80018da:	687a      	ldr	r2, [r7, #4]
 80018dc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80018de:	0852      	lsrs	r2, r2, #1
 80018e0:	3a01      	subs	r2, #1
 80018e2:	0552      	lsls	r2, r2, #21
 80018e4:	4311      	orrs	r1, r2
 80018e6:	687a      	ldr	r2, [r7, #4]
 80018e8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80018ea:	0852      	lsrs	r2, r2, #1
 80018ec:	3a01      	subs	r2, #1
 80018ee:	0652      	lsls	r2, r2, #25
 80018f0:	4311      	orrs	r1, r2
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80018f6:	06d2      	lsls	r2, r2, #27
 80018f8:	430a      	orrs	r2, r1
 80018fa:	4943      	ldr	r1, [pc, #268]	@ (8001a08 <HAL_RCC_OscConfig+0x618>)
 80018fc:	4313      	orrs	r3, r2
 80018fe:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001900:	4b41      	ldr	r3, [pc, #260]	@ (8001a08 <HAL_RCC_OscConfig+0x618>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a40      	ldr	r2, [pc, #256]	@ (8001a08 <HAL_RCC_OscConfig+0x618>)
 8001906:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800190a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800190c:	4b3e      	ldr	r3, [pc, #248]	@ (8001a08 <HAL_RCC_OscConfig+0x618>)
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	4a3d      	ldr	r2, [pc, #244]	@ (8001a08 <HAL_RCC_OscConfig+0x618>)
 8001912:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001916:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001918:	f7ff f988 	bl	8000c2c <HAL_GetTick>
 800191c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800191e:	e008      	b.n	8001932 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001920:	f7ff f984 	bl	8000c2c <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	2b02      	cmp	r3, #2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e066      	b.n	8001a00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001932:	4b35      	ldr	r3, [pc, #212]	@ (8001a08 <HAL_RCC_OscConfig+0x618>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d0f0      	beq.n	8001920 <HAL_RCC_OscConfig+0x530>
 800193e:	e05e      	b.n	80019fe <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001940:	4b31      	ldr	r3, [pc, #196]	@ (8001a08 <HAL_RCC_OscConfig+0x618>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a30      	ldr	r2, [pc, #192]	@ (8001a08 <HAL_RCC_OscConfig+0x618>)
 8001946:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800194a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800194c:	f7ff f96e 	bl	8000c2c <HAL_GetTick>
 8001950:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001952:	e008      	b.n	8001966 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001954:	f7ff f96a 	bl	8000c2c <HAL_GetTick>
 8001958:	4602      	mov	r2, r0
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	2b02      	cmp	r3, #2
 8001960:	d901      	bls.n	8001966 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001962:	2303      	movs	r3, #3
 8001964:	e04c      	b.n	8001a00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001966:	4b28      	ldr	r3, [pc, #160]	@ (8001a08 <HAL_RCC_OscConfig+0x618>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800196e:	2b00      	cmp	r3, #0
 8001970:	d1f0      	bne.n	8001954 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001972:	4b25      	ldr	r3, [pc, #148]	@ (8001a08 <HAL_RCC_OscConfig+0x618>)
 8001974:	68da      	ldr	r2, [r3, #12]
 8001976:	4924      	ldr	r1, [pc, #144]	@ (8001a08 <HAL_RCC_OscConfig+0x618>)
 8001978:	4b25      	ldr	r3, [pc, #148]	@ (8001a10 <HAL_RCC_OscConfig+0x620>)
 800197a:	4013      	ands	r3, r2
 800197c:	60cb      	str	r3, [r1, #12]
 800197e:	e03e      	b.n	80019fe <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	69db      	ldr	r3, [r3, #28]
 8001984:	2b01      	cmp	r3, #1
 8001986:	d101      	bne.n	800198c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001988:	2301      	movs	r3, #1
 800198a:	e039      	b.n	8001a00 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800198c:	4b1e      	ldr	r3, [pc, #120]	@ (8001a08 <HAL_RCC_OscConfig+0x618>)
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	f003 0203 	and.w	r2, r3, #3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6a1b      	ldr	r3, [r3, #32]
 800199c:	429a      	cmp	r2, r3
 800199e:	d12c      	bne.n	80019fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019aa:	3b01      	subs	r3, #1
 80019ac:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019ae:	429a      	cmp	r2, r3
 80019b0:	d123      	bne.n	80019fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019bc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80019be:	429a      	cmp	r2, r3
 80019c0:	d11b      	bne.n	80019fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019cc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80019ce:	429a      	cmp	r2, r3
 80019d0:	d113      	bne.n	80019fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019dc:	085b      	lsrs	r3, r3, #1
 80019de:	3b01      	subs	r3, #1
 80019e0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d109      	bne.n	80019fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019f0:	085b      	lsrs	r3, r3, #1
 80019f2:	3b01      	subs	r3, #1
 80019f4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019f6:	429a      	cmp	r2, r3
 80019f8:	d001      	beq.n	80019fe <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e000      	b.n	8001a00 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80019fe:	2300      	movs	r3, #0
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	3720      	adds	r7, #32
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	019f800c 	.word	0x019f800c
 8001a10:	feeefffc 	.word	0xfeeefffc

08001a14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d101      	bne.n	8001a2c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e11e      	b.n	8001c6a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a2c:	4b91      	ldr	r3, [pc, #580]	@ (8001c74 <HAL_RCC_ClockConfig+0x260>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f003 030f 	and.w	r3, r3, #15
 8001a34:	683a      	ldr	r2, [r7, #0]
 8001a36:	429a      	cmp	r2, r3
 8001a38:	d910      	bls.n	8001a5c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a3a:	4b8e      	ldr	r3, [pc, #568]	@ (8001c74 <HAL_RCC_ClockConfig+0x260>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f023 020f 	bic.w	r2, r3, #15
 8001a42:	498c      	ldr	r1, [pc, #560]	@ (8001c74 <HAL_RCC_ClockConfig+0x260>)
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a4a:	4b8a      	ldr	r3, [pc, #552]	@ (8001c74 <HAL_RCC_ClockConfig+0x260>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 030f 	and.w	r3, r3, #15
 8001a52:	683a      	ldr	r2, [r7, #0]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d001      	beq.n	8001a5c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	e106      	b.n	8001c6a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f003 0301 	and.w	r3, r3, #1
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d073      	beq.n	8001b50 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	2b03      	cmp	r3, #3
 8001a6e:	d129      	bne.n	8001ac4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a70:	4b81      	ldr	r3, [pc, #516]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d101      	bne.n	8001a80 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e0f4      	b.n	8001c6a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001a80:	f000 f99e 	bl	8001dc0 <RCC_GetSysClockFreqFromPLLSource>
 8001a84:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	4a7c      	ldr	r2, [pc, #496]	@ (8001c7c <HAL_RCC_ClockConfig+0x268>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d93f      	bls.n	8001b0e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001a8e:	4b7a      	ldr	r3, [pc, #488]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d009      	beq.n	8001aae <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d033      	beq.n	8001b0e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d12f      	bne.n	8001b0e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001aae:	4b72      	ldr	r3, [pc, #456]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001ab6:	4a70      	ldr	r2, [pc, #448]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001ab8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001abc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001abe:	2380      	movs	r3, #128	@ 0x80
 8001ac0:	617b      	str	r3, [r7, #20]
 8001ac2:	e024      	b.n	8001b0e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	2b02      	cmp	r3, #2
 8001aca:	d107      	bne.n	8001adc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001acc:	4b6a      	ldr	r3, [pc, #424]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d109      	bne.n	8001aec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e0c6      	b.n	8001c6a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001adc:	4b66      	ldr	r3, [pc, #408]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d101      	bne.n	8001aec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e0be      	b.n	8001c6a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001aec:	f000 f8ce 	bl	8001c8c <HAL_RCC_GetSysClockFreq>
 8001af0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	4a61      	ldr	r2, [pc, #388]	@ (8001c7c <HAL_RCC_ClockConfig+0x268>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d909      	bls.n	8001b0e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001afa:	4b5f      	ldr	r3, [pc, #380]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001b02:	4a5d      	ldr	r2, [pc, #372]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001b04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b08:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001b0a:	2380      	movs	r3, #128	@ 0x80
 8001b0c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b0e:	4b5a      	ldr	r3, [pc, #360]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	f023 0203 	bic.w	r2, r3, #3
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	4957      	ldr	r1, [pc, #348]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b20:	f7ff f884 	bl	8000c2c <HAL_GetTick>
 8001b24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b26:	e00a      	b.n	8001b3e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b28:	f7ff f880 	bl	8000c2c <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d901      	bls.n	8001b3e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	e095      	b.n	8001c6a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b3e:	4b4e      	ldr	r3, [pc, #312]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	f003 020c 	and.w	r2, r3, #12
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d1eb      	bne.n	8001b28 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0302 	and.w	r3, r3, #2
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d023      	beq.n	8001ba4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f003 0304 	and.w	r3, r3, #4
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d005      	beq.n	8001b74 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b68:	4b43      	ldr	r3, [pc, #268]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	4a42      	ldr	r2, [pc, #264]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001b6e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001b72:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f003 0308 	and.w	r3, r3, #8
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d007      	beq.n	8001b90 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001b80:	4b3d      	ldr	r3, [pc, #244]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001b88:	4a3b      	ldr	r2, [pc, #236]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001b8a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001b8e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b90:	4b39      	ldr	r3, [pc, #228]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	4936      	ldr	r1, [pc, #216]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	608b      	str	r3, [r1, #8]
 8001ba2:	e008      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	2b80      	cmp	r3, #128	@ 0x80
 8001ba8:	d105      	bne.n	8001bb6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001baa:	4b33      	ldr	r3, [pc, #204]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	4a32      	ldr	r2, [pc, #200]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001bb0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001bb4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001bb6:	4b2f      	ldr	r3, [pc, #188]	@ (8001c74 <HAL_RCC_ClockConfig+0x260>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 030f 	and.w	r3, r3, #15
 8001bbe:	683a      	ldr	r2, [r7, #0]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d21d      	bcs.n	8001c00 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bc4:	4b2b      	ldr	r3, [pc, #172]	@ (8001c74 <HAL_RCC_ClockConfig+0x260>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f023 020f 	bic.w	r2, r3, #15
 8001bcc:	4929      	ldr	r1, [pc, #164]	@ (8001c74 <HAL_RCC_ClockConfig+0x260>)
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001bd4:	f7ff f82a 	bl	8000c2c <HAL_GetTick>
 8001bd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bda:	e00a      	b.n	8001bf2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bdc:	f7ff f826 	bl	8000c2c <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d901      	bls.n	8001bf2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	e03b      	b.n	8001c6a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bf2:	4b20      	ldr	r3, [pc, #128]	@ (8001c74 <HAL_RCC_ClockConfig+0x260>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 030f 	and.w	r3, r3, #15
 8001bfa:	683a      	ldr	r2, [r7, #0]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d1ed      	bne.n	8001bdc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f003 0304 	and.w	r3, r3, #4
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d008      	beq.n	8001c1e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c0c:	4b1a      	ldr	r3, [pc, #104]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	4917      	ldr	r1, [pc, #92]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0308 	and.w	r3, r3, #8
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d009      	beq.n	8001c3e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c2a:	4b13      	ldr	r3, [pc, #76]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	691b      	ldr	r3, [r3, #16]
 8001c36:	00db      	lsls	r3, r3, #3
 8001c38:	490f      	ldr	r1, [pc, #60]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c3e:	f000 f825 	bl	8001c8c <HAL_RCC_GetSysClockFreq>
 8001c42:	4602      	mov	r2, r0
 8001c44:	4b0c      	ldr	r3, [pc, #48]	@ (8001c78 <HAL_RCC_ClockConfig+0x264>)
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	091b      	lsrs	r3, r3, #4
 8001c4a:	f003 030f 	and.w	r3, r3, #15
 8001c4e:	490c      	ldr	r1, [pc, #48]	@ (8001c80 <HAL_RCC_ClockConfig+0x26c>)
 8001c50:	5ccb      	ldrb	r3, [r1, r3]
 8001c52:	f003 031f 	and.w	r3, r3, #31
 8001c56:	fa22 f303 	lsr.w	r3, r2, r3
 8001c5a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c84 <HAL_RCC_ClockConfig+0x270>)
 8001c5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c88 <HAL_RCC_ClockConfig+0x274>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7fe ff96 	bl	8000b94 <HAL_InitTick>
 8001c68:	4603      	mov	r3, r0
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3718      	adds	r7, #24
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	40022000 	.word	0x40022000
 8001c78:	40021000 	.word	0x40021000
 8001c7c:	04c4b400 	.word	0x04c4b400
 8001c80:	080038a8 	.word	0x080038a8
 8001c84:	20000000 	.word	0x20000000
 8001c88:	20000004 	.word	0x20000004

08001c8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b087      	sub	sp, #28
 8001c90:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001c92:	4b2c      	ldr	r3, [pc, #176]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	f003 030c 	and.w	r3, r3, #12
 8001c9a:	2b04      	cmp	r3, #4
 8001c9c:	d102      	bne.n	8001ca4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001c9e:	4b2a      	ldr	r3, [pc, #168]	@ (8001d48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001ca0:	613b      	str	r3, [r7, #16]
 8001ca2:	e047      	b.n	8001d34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001ca4:	4b27      	ldr	r3, [pc, #156]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	f003 030c 	and.w	r3, r3, #12
 8001cac:	2b08      	cmp	r3, #8
 8001cae:	d102      	bne.n	8001cb6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001cb0:	4b26      	ldr	r3, [pc, #152]	@ (8001d4c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001cb2:	613b      	str	r3, [r7, #16]
 8001cb4:	e03e      	b.n	8001d34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001cb6:	4b23      	ldr	r3, [pc, #140]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	f003 030c 	and.w	r3, r3, #12
 8001cbe:	2b0c      	cmp	r3, #12
 8001cc0:	d136      	bne.n	8001d30 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001cc2:	4b20      	ldr	r3, [pc, #128]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cc4:	68db      	ldr	r3, [r3, #12]
 8001cc6:	f003 0303 	and.w	r3, r3, #3
 8001cca:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001ccc:	4b1d      	ldr	r3, [pc, #116]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	091b      	lsrs	r3, r3, #4
 8001cd2:	f003 030f 	and.w	r3, r3, #15
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	2b03      	cmp	r3, #3
 8001cde:	d10c      	bne.n	8001cfa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ce0:	4a1a      	ldr	r2, [pc, #104]	@ (8001d4c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ce8:	4a16      	ldr	r2, [pc, #88]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cea:	68d2      	ldr	r2, [r2, #12]
 8001cec:	0a12      	lsrs	r2, r2, #8
 8001cee:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001cf2:	fb02 f303 	mul.w	r3, r2, r3
 8001cf6:	617b      	str	r3, [r7, #20]
      break;
 8001cf8:	e00c      	b.n	8001d14 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001cfa:	4a13      	ldr	r2, [pc, #76]	@ (8001d48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d02:	4a10      	ldr	r2, [pc, #64]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d04:	68d2      	ldr	r2, [r2, #12]
 8001d06:	0a12      	lsrs	r2, r2, #8
 8001d08:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001d0c:	fb02 f303 	mul.w	r3, r2, r3
 8001d10:	617b      	str	r3, [r7, #20]
      break;
 8001d12:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d14:	4b0b      	ldr	r3, [pc, #44]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	0e5b      	lsrs	r3, r3, #25
 8001d1a:	f003 0303 	and.w	r3, r3, #3
 8001d1e:	3301      	adds	r3, #1
 8001d20:	005b      	lsls	r3, r3, #1
 8001d22:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001d24:	697a      	ldr	r2, [r7, #20]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d2c:	613b      	str	r3, [r7, #16]
 8001d2e:	e001      	b.n	8001d34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001d30:	2300      	movs	r3, #0
 8001d32:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001d34:	693b      	ldr	r3, [r7, #16]
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	371c      	adds	r7, #28
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	40021000 	.word	0x40021000
 8001d48:	00f42400 	.word	0x00f42400
 8001d4c:	007a1200 	.word	0x007a1200

08001d50 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d54:	4b03      	ldr	r3, [pc, #12]	@ (8001d64 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d56:	681b      	ldr	r3, [r3, #0]
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	20000000 	.word	0x20000000

08001d68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001d6c:	f7ff fff0 	bl	8001d50 <HAL_RCC_GetHCLKFreq>
 8001d70:	4602      	mov	r2, r0
 8001d72:	4b06      	ldr	r3, [pc, #24]	@ (8001d8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	0a1b      	lsrs	r3, r3, #8
 8001d78:	f003 0307 	and.w	r3, r3, #7
 8001d7c:	4904      	ldr	r1, [pc, #16]	@ (8001d90 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d7e:	5ccb      	ldrb	r3, [r1, r3]
 8001d80:	f003 031f 	and.w	r3, r3, #31
 8001d84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	080038b8 	.word	0x080038b8

08001d94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001d98:	f7ff ffda 	bl	8001d50 <HAL_RCC_GetHCLKFreq>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	4b06      	ldr	r3, [pc, #24]	@ (8001db8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	0adb      	lsrs	r3, r3, #11
 8001da4:	f003 0307 	and.w	r3, r3, #7
 8001da8:	4904      	ldr	r1, [pc, #16]	@ (8001dbc <HAL_RCC_GetPCLK2Freq+0x28>)
 8001daa:	5ccb      	ldrb	r3, [r1, r3]
 8001dac:	f003 031f 	and.w	r3, r3, #31
 8001db0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	40021000 	.word	0x40021000
 8001dbc:	080038b8 	.word	0x080038b8

08001dc0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b087      	sub	sp, #28
 8001dc4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001dc6:	4b1e      	ldr	r3, [pc, #120]	@ (8001e40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001dc8:	68db      	ldr	r3, [r3, #12]
 8001dca:	f003 0303 	and.w	r3, r3, #3
 8001dce:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001dd0:	4b1b      	ldr	r3, [pc, #108]	@ (8001e40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	091b      	lsrs	r3, r3, #4
 8001dd6:	f003 030f 	and.w	r3, r3, #15
 8001dda:	3301      	adds	r3, #1
 8001ddc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	2b03      	cmp	r3, #3
 8001de2:	d10c      	bne.n	8001dfe <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001de4:	4a17      	ldr	r2, [pc, #92]	@ (8001e44 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dec:	4a14      	ldr	r2, [pc, #80]	@ (8001e40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001dee:	68d2      	ldr	r2, [r2, #12]
 8001df0:	0a12      	lsrs	r2, r2, #8
 8001df2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001df6:	fb02 f303 	mul.w	r3, r2, r3
 8001dfa:	617b      	str	r3, [r7, #20]
    break;
 8001dfc:	e00c      	b.n	8001e18 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001dfe:	4a12      	ldr	r2, [pc, #72]	@ (8001e48 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e06:	4a0e      	ldr	r2, [pc, #56]	@ (8001e40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001e08:	68d2      	ldr	r2, [r2, #12]
 8001e0a:	0a12      	lsrs	r2, r2, #8
 8001e0c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001e10:	fb02 f303 	mul.w	r3, r2, r3
 8001e14:	617b      	str	r3, [r7, #20]
    break;
 8001e16:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001e18:	4b09      	ldr	r3, [pc, #36]	@ (8001e40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	0e5b      	lsrs	r3, r3, #25
 8001e1e:	f003 0303 	and.w	r3, r3, #3
 8001e22:	3301      	adds	r3, #1
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001e28:	697a      	ldr	r2, [r7, #20]
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e30:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001e32:	687b      	ldr	r3, [r7, #4]
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	371c      	adds	r7, #28
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr
 8001e40:	40021000 	.word	0x40021000
 8001e44:	007a1200 	.word	0x007a1200
 8001e48:	00f42400 	.word	0x00f42400

08001e4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001e54:	2300      	movs	r3, #0
 8001e56:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001e58:	2300      	movs	r3, #0
 8001e5a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	f000 8098 	beq.w	8001f9a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e6e:	4b43      	ldr	r3, [pc, #268]	@ (8001f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d10d      	bne.n	8001e96 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e7a:	4b40      	ldr	r3, [pc, #256]	@ (8001f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e7e:	4a3f      	ldr	r2, [pc, #252]	@ (8001f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001e80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e84:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e86:	4b3d      	ldr	r3, [pc, #244]	@ (8001f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001e88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e8e:	60bb      	str	r3, [r7, #8]
 8001e90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e92:	2301      	movs	r3, #1
 8001e94:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e96:	4b3a      	ldr	r3, [pc, #232]	@ (8001f80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a39      	ldr	r2, [pc, #228]	@ (8001f80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001e9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ea0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001ea2:	f7fe fec3 	bl	8000c2c <HAL_GetTick>
 8001ea6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ea8:	e009      	b.n	8001ebe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001eaa:	f7fe febf 	bl	8000c2c <HAL_GetTick>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d902      	bls.n	8001ebe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	74fb      	strb	r3, [r7, #19]
        break;
 8001ebc:	e005      	b.n	8001eca <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ebe:	4b30      	ldr	r3, [pc, #192]	@ (8001f80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d0ef      	beq.n	8001eaa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8001eca:	7cfb      	ldrb	r3, [r7, #19]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d159      	bne.n	8001f84 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001ed0:	4b2a      	ldr	r3, [pc, #168]	@ (8001f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ed6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001eda:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d01e      	beq.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee6:	697a      	ldr	r2, [r7, #20]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d019      	beq.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001eec:	4b23      	ldr	r3, [pc, #140]	@ (8001f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ef2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001ef6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001ef8:	4b20      	ldr	r3, [pc, #128]	@ (8001f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001efe:	4a1f      	ldr	r2, [pc, #124]	@ (8001f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001f08:	4b1c      	ldr	r3, [pc, #112]	@ (8001f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f0e:	4a1b      	ldr	r2, [pc, #108]	@ (8001f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001f18:	4a18      	ldr	r2, [pc, #96]	@ (8001f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d016      	beq.n	8001f58 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f2a:	f7fe fe7f 	bl	8000c2c <HAL_GetTick>
 8001f2e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f30:	e00b      	b.n	8001f4a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f32:	f7fe fe7b 	bl	8000c2c <HAL_GetTick>
 8001f36:	4602      	mov	r2, r0
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d902      	bls.n	8001f4a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8001f44:	2303      	movs	r3, #3
 8001f46:	74fb      	strb	r3, [r7, #19]
            break;
 8001f48:	e006      	b.n	8001f58 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f50:	f003 0302 	and.w	r3, r3, #2
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d0ec      	beq.n	8001f32 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8001f58:	7cfb      	ldrb	r3, [r7, #19]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d10b      	bne.n	8001f76 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f5e:	4b07      	ldr	r3, [pc, #28]	@ (8001f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6c:	4903      	ldr	r1, [pc, #12]	@ (8001f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8001f74:	e008      	b.n	8001f88 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001f76:	7cfb      	ldrb	r3, [r7, #19]
 8001f78:	74bb      	strb	r3, [r7, #18]
 8001f7a:	e005      	b.n	8001f88 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f84:	7cfb      	ldrb	r3, [r7, #19]
 8001f86:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f88:	7c7b      	ldrb	r3, [r7, #17]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d105      	bne.n	8001f9a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f8e:	4ba6      	ldr	r3, [pc, #664]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f92:	4aa5      	ldr	r2, [pc, #660]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f98:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 0301 	and.w	r3, r3, #1
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d00a      	beq.n	8001fbc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001fa6:	4ba0      	ldr	r3, [pc, #640]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fac:	f023 0203 	bic.w	r2, r3, #3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	499c      	ldr	r1, [pc, #624]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 0302 	and.w	r3, r3, #2
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d00a      	beq.n	8001fde <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001fc8:	4b97      	ldr	r3, [pc, #604]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fce:	f023 020c 	bic.w	r2, r3, #12
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	4994      	ldr	r1, [pc, #592]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 0304 	and.w	r3, r3, #4
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d00a      	beq.n	8002000 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001fea:	4b8f      	ldr	r3, [pc, #572]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ff0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	498b      	ldr	r1, [pc, #556]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0308 	and.w	r3, r3, #8
 8002008:	2b00      	cmp	r3, #0
 800200a:	d00a      	beq.n	8002022 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800200c:	4b86      	ldr	r3, [pc, #536]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800200e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002012:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	691b      	ldr	r3, [r3, #16]
 800201a:	4983      	ldr	r1, [pc, #524]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800201c:	4313      	orrs	r3, r2
 800201e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0320 	and.w	r3, r3, #32
 800202a:	2b00      	cmp	r3, #0
 800202c:	d00a      	beq.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800202e:	4b7e      	ldr	r3, [pc, #504]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002034:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	695b      	ldr	r3, [r3, #20]
 800203c:	497a      	ldr	r1, [pc, #488]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800203e:	4313      	orrs	r3, r2
 8002040:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800204c:	2b00      	cmp	r3, #0
 800204e:	d00a      	beq.n	8002066 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002050:	4b75      	ldr	r3, [pc, #468]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002052:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002056:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	699b      	ldr	r3, [r3, #24]
 800205e:	4972      	ldr	r1, [pc, #456]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002060:	4313      	orrs	r3, r2
 8002062:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800206e:	2b00      	cmp	r3, #0
 8002070:	d00a      	beq.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002072:	4b6d      	ldr	r3, [pc, #436]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002074:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002078:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	69db      	ldr	r3, [r3, #28]
 8002080:	4969      	ldr	r1, [pc, #420]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002082:	4313      	orrs	r3, r2
 8002084:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002090:	2b00      	cmp	r3, #0
 8002092:	d00a      	beq.n	80020aa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002094:	4b64      	ldr	r3, [pc, #400]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800209a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6a1b      	ldr	r3, [r3, #32]
 80020a2:	4961      	ldr	r1, [pc, #388]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020a4:	4313      	orrs	r3, r2
 80020a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d00a      	beq.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80020b6:	4b5c      	ldr	r3, [pc, #368]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020bc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c4:	4958      	ldr	r1, [pc, #352]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020c6:	4313      	orrs	r3, r2
 80020c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d015      	beq.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80020d8:	4b53      	ldr	r3, [pc, #332]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020e6:	4950      	ldr	r1, [pc, #320]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020e8:	4313      	orrs	r3, r2
 80020ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80020f6:	d105      	bne.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80020f8:	4b4b      	ldr	r3, [pc, #300]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	4a4a      	ldr	r2, [pc, #296]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002102:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800210c:	2b00      	cmp	r3, #0
 800210e:	d015      	beq.n	800213c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002110:	4b45      	ldr	r3, [pc, #276]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002112:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002116:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800211e:	4942      	ldr	r1, [pc, #264]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002120:	4313      	orrs	r3, r2
 8002122:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800212a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800212e:	d105      	bne.n	800213c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002130:	4b3d      	ldr	r3, [pc, #244]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	4a3c      	ldr	r2, [pc, #240]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002136:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800213a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d015      	beq.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002148:	4b37      	ldr	r3, [pc, #220]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800214a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800214e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002156:	4934      	ldr	r1, [pc, #208]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002158:	4313      	orrs	r3, r2
 800215a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002162:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002166:	d105      	bne.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002168:	4b2f      	ldr	r3, [pc, #188]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	4a2e      	ldr	r2, [pc, #184]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800216e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002172:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800217c:	2b00      	cmp	r3, #0
 800217e:	d015      	beq.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002180:	4b29      	ldr	r3, [pc, #164]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002182:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002186:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800218e:	4926      	ldr	r1, [pc, #152]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002190:	4313      	orrs	r3, r2
 8002192:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800219a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800219e:	d105      	bne.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80021a0:	4b21      	ldr	r3, [pc, #132]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	4a20      	ldr	r2, [pc, #128]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80021aa:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d015      	beq.n	80021e4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80021b8:	4b1b      	ldr	r3, [pc, #108]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021c6:	4918      	ldr	r1, [pc, #96]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021c8:	4313      	orrs	r3, r2
 80021ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80021d6:	d105      	bne.n	80021e4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80021d8:	4b13      	ldr	r3, [pc, #76]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	4a12      	ldr	r2, [pc, #72]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80021e2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d015      	beq.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80021f0:	4b0d      	ldr	r3, [pc, #52]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021f6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021fe:	490a      	ldr	r1, [pc, #40]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002200:	4313      	orrs	r3, r2
 8002202:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800220a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800220e:	d105      	bne.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002210:	4b05      	ldr	r3, [pc, #20]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	4a04      	ldr	r2, [pc, #16]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002216:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800221a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800221c:	7cbb      	ldrb	r3, [r7, #18]
}
 800221e:	4618      	mov	r0, r3
 8002220:	3718      	adds	r7, #24
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40021000 	.word	0x40021000

0800222c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d101      	bne.n	800223e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e042      	b.n	80022c4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002244:	2b00      	cmp	r3, #0
 8002246:	d106      	bne.n	8002256 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2200      	movs	r2, #0
 800224c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002250:	6878      	ldr	r0, [r7, #4]
 8002252:	f7fe fb17 	bl	8000884 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2224      	movs	r2, #36	@ 0x24
 800225a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f022 0201 	bic.w	r2, r2, #1
 800226c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002272:	2b00      	cmp	r3, #0
 8002274:	d002      	beq.n	800227c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f000 faf4 	bl	8002864 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f000 f825 	bl	80022cc <UART_SetConfig>
 8002282:	4603      	mov	r3, r0
 8002284:	2b01      	cmp	r3, #1
 8002286:	d101      	bne.n	800228c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e01b      	b.n	80022c4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	685a      	ldr	r2, [r3, #4]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800229a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	689a      	ldr	r2, [r3, #8]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80022aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f042 0201 	orr.w	r2, r2, #1
 80022ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80022bc:	6878      	ldr	r0, [r7, #4]
 80022be:	f000 fb73 	bl	80029a8 <UART_CheckIdleState>
 80022c2:	4603      	mov	r3, r0
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80022cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022d0:	b08c      	sub	sp, #48	@ 0x30
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80022d6:	2300      	movs	r3, #0
 80022d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	689a      	ldr	r2, [r3, #8]
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	691b      	ldr	r3, [r3, #16]
 80022e4:	431a      	orrs	r2, r3
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	695b      	ldr	r3, [r3, #20]
 80022ea:	431a      	orrs	r2, r3
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	69db      	ldr	r3, [r3, #28]
 80022f0:	4313      	orrs	r3, r2
 80022f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	4bab      	ldr	r3, [pc, #684]	@ (80025a8 <UART_SetConfig+0x2dc>)
 80022fc:	4013      	ands	r3, r2
 80022fe:	697a      	ldr	r2, [r7, #20]
 8002300:	6812      	ldr	r2, [r2, #0]
 8002302:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002304:	430b      	orrs	r3, r1
 8002306:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	68da      	ldr	r2, [r3, #12]
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	430a      	orrs	r2, r1
 800231c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	699b      	ldr	r3, [r3, #24]
 8002322:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4aa0      	ldr	r2, [pc, #640]	@ (80025ac <UART_SetConfig+0x2e0>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d004      	beq.n	8002338 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	6a1b      	ldr	r3, [r3, #32]
 8002332:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002334:	4313      	orrs	r3, r2
 8002336:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002342:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002346:	697a      	ldr	r2, [r7, #20]
 8002348:	6812      	ldr	r2, [r2, #0]
 800234a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800234c:	430b      	orrs	r3, r1
 800234e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002356:	f023 010f 	bic.w	r1, r3, #15
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	430a      	orrs	r2, r1
 8002364:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a91      	ldr	r2, [pc, #580]	@ (80025b0 <UART_SetConfig+0x2e4>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d125      	bne.n	80023bc <UART_SetConfig+0xf0>
 8002370:	4b90      	ldr	r3, [pc, #576]	@ (80025b4 <UART_SetConfig+0x2e8>)
 8002372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002376:	f003 0303 	and.w	r3, r3, #3
 800237a:	2b03      	cmp	r3, #3
 800237c:	d81a      	bhi.n	80023b4 <UART_SetConfig+0xe8>
 800237e:	a201      	add	r2, pc, #4	@ (adr r2, 8002384 <UART_SetConfig+0xb8>)
 8002380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002384:	08002395 	.word	0x08002395
 8002388:	080023a5 	.word	0x080023a5
 800238c:	0800239d 	.word	0x0800239d
 8002390:	080023ad 	.word	0x080023ad
 8002394:	2301      	movs	r3, #1
 8002396:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800239a:	e0d6      	b.n	800254a <UART_SetConfig+0x27e>
 800239c:	2302      	movs	r3, #2
 800239e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80023a2:	e0d2      	b.n	800254a <UART_SetConfig+0x27e>
 80023a4:	2304      	movs	r3, #4
 80023a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80023aa:	e0ce      	b.n	800254a <UART_SetConfig+0x27e>
 80023ac:	2308      	movs	r3, #8
 80023ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80023b2:	e0ca      	b.n	800254a <UART_SetConfig+0x27e>
 80023b4:	2310      	movs	r3, #16
 80023b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80023ba:	e0c6      	b.n	800254a <UART_SetConfig+0x27e>
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a7d      	ldr	r2, [pc, #500]	@ (80025b8 <UART_SetConfig+0x2ec>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d138      	bne.n	8002438 <UART_SetConfig+0x16c>
 80023c6:	4b7b      	ldr	r3, [pc, #492]	@ (80025b4 <UART_SetConfig+0x2e8>)
 80023c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023cc:	f003 030c 	and.w	r3, r3, #12
 80023d0:	2b0c      	cmp	r3, #12
 80023d2:	d82d      	bhi.n	8002430 <UART_SetConfig+0x164>
 80023d4:	a201      	add	r2, pc, #4	@ (adr r2, 80023dc <UART_SetConfig+0x110>)
 80023d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023da:	bf00      	nop
 80023dc:	08002411 	.word	0x08002411
 80023e0:	08002431 	.word	0x08002431
 80023e4:	08002431 	.word	0x08002431
 80023e8:	08002431 	.word	0x08002431
 80023ec:	08002421 	.word	0x08002421
 80023f0:	08002431 	.word	0x08002431
 80023f4:	08002431 	.word	0x08002431
 80023f8:	08002431 	.word	0x08002431
 80023fc:	08002419 	.word	0x08002419
 8002400:	08002431 	.word	0x08002431
 8002404:	08002431 	.word	0x08002431
 8002408:	08002431 	.word	0x08002431
 800240c:	08002429 	.word	0x08002429
 8002410:	2300      	movs	r3, #0
 8002412:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002416:	e098      	b.n	800254a <UART_SetConfig+0x27e>
 8002418:	2302      	movs	r3, #2
 800241a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800241e:	e094      	b.n	800254a <UART_SetConfig+0x27e>
 8002420:	2304      	movs	r3, #4
 8002422:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002426:	e090      	b.n	800254a <UART_SetConfig+0x27e>
 8002428:	2308      	movs	r3, #8
 800242a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800242e:	e08c      	b.n	800254a <UART_SetConfig+0x27e>
 8002430:	2310      	movs	r3, #16
 8002432:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002436:	e088      	b.n	800254a <UART_SetConfig+0x27e>
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a5f      	ldr	r2, [pc, #380]	@ (80025bc <UART_SetConfig+0x2f0>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d125      	bne.n	800248e <UART_SetConfig+0x1c2>
 8002442:	4b5c      	ldr	r3, [pc, #368]	@ (80025b4 <UART_SetConfig+0x2e8>)
 8002444:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002448:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800244c:	2b30      	cmp	r3, #48	@ 0x30
 800244e:	d016      	beq.n	800247e <UART_SetConfig+0x1b2>
 8002450:	2b30      	cmp	r3, #48	@ 0x30
 8002452:	d818      	bhi.n	8002486 <UART_SetConfig+0x1ba>
 8002454:	2b20      	cmp	r3, #32
 8002456:	d00a      	beq.n	800246e <UART_SetConfig+0x1a2>
 8002458:	2b20      	cmp	r3, #32
 800245a:	d814      	bhi.n	8002486 <UART_SetConfig+0x1ba>
 800245c:	2b00      	cmp	r3, #0
 800245e:	d002      	beq.n	8002466 <UART_SetConfig+0x19a>
 8002460:	2b10      	cmp	r3, #16
 8002462:	d008      	beq.n	8002476 <UART_SetConfig+0x1aa>
 8002464:	e00f      	b.n	8002486 <UART_SetConfig+0x1ba>
 8002466:	2300      	movs	r3, #0
 8002468:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800246c:	e06d      	b.n	800254a <UART_SetConfig+0x27e>
 800246e:	2302      	movs	r3, #2
 8002470:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002474:	e069      	b.n	800254a <UART_SetConfig+0x27e>
 8002476:	2304      	movs	r3, #4
 8002478:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800247c:	e065      	b.n	800254a <UART_SetConfig+0x27e>
 800247e:	2308      	movs	r3, #8
 8002480:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002484:	e061      	b.n	800254a <UART_SetConfig+0x27e>
 8002486:	2310      	movs	r3, #16
 8002488:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800248c:	e05d      	b.n	800254a <UART_SetConfig+0x27e>
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a4b      	ldr	r2, [pc, #300]	@ (80025c0 <UART_SetConfig+0x2f4>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d125      	bne.n	80024e4 <UART_SetConfig+0x218>
 8002498:	4b46      	ldr	r3, [pc, #280]	@ (80025b4 <UART_SetConfig+0x2e8>)
 800249a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800249e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80024a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80024a4:	d016      	beq.n	80024d4 <UART_SetConfig+0x208>
 80024a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80024a8:	d818      	bhi.n	80024dc <UART_SetConfig+0x210>
 80024aa:	2b80      	cmp	r3, #128	@ 0x80
 80024ac:	d00a      	beq.n	80024c4 <UART_SetConfig+0x1f8>
 80024ae:	2b80      	cmp	r3, #128	@ 0x80
 80024b0:	d814      	bhi.n	80024dc <UART_SetConfig+0x210>
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d002      	beq.n	80024bc <UART_SetConfig+0x1f0>
 80024b6:	2b40      	cmp	r3, #64	@ 0x40
 80024b8:	d008      	beq.n	80024cc <UART_SetConfig+0x200>
 80024ba:	e00f      	b.n	80024dc <UART_SetConfig+0x210>
 80024bc:	2300      	movs	r3, #0
 80024be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80024c2:	e042      	b.n	800254a <UART_SetConfig+0x27e>
 80024c4:	2302      	movs	r3, #2
 80024c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80024ca:	e03e      	b.n	800254a <UART_SetConfig+0x27e>
 80024cc:	2304      	movs	r3, #4
 80024ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80024d2:	e03a      	b.n	800254a <UART_SetConfig+0x27e>
 80024d4:	2308      	movs	r3, #8
 80024d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80024da:	e036      	b.n	800254a <UART_SetConfig+0x27e>
 80024dc:	2310      	movs	r3, #16
 80024de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80024e2:	e032      	b.n	800254a <UART_SetConfig+0x27e>
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a30      	ldr	r2, [pc, #192]	@ (80025ac <UART_SetConfig+0x2e0>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d12a      	bne.n	8002544 <UART_SetConfig+0x278>
 80024ee:	4b31      	ldr	r3, [pc, #196]	@ (80025b4 <UART_SetConfig+0x2e8>)
 80024f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024f4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80024f8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80024fc:	d01a      	beq.n	8002534 <UART_SetConfig+0x268>
 80024fe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002502:	d81b      	bhi.n	800253c <UART_SetConfig+0x270>
 8002504:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002508:	d00c      	beq.n	8002524 <UART_SetConfig+0x258>
 800250a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800250e:	d815      	bhi.n	800253c <UART_SetConfig+0x270>
 8002510:	2b00      	cmp	r3, #0
 8002512:	d003      	beq.n	800251c <UART_SetConfig+0x250>
 8002514:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002518:	d008      	beq.n	800252c <UART_SetConfig+0x260>
 800251a:	e00f      	b.n	800253c <UART_SetConfig+0x270>
 800251c:	2300      	movs	r3, #0
 800251e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002522:	e012      	b.n	800254a <UART_SetConfig+0x27e>
 8002524:	2302      	movs	r3, #2
 8002526:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800252a:	e00e      	b.n	800254a <UART_SetConfig+0x27e>
 800252c:	2304      	movs	r3, #4
 800252e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002532:	e00a      	b.n	800254a <UART_SetConfig+0x27e>
 8002534:	2308      	movs	r3, #8
 8002536:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800253a:	e006      	b.n	800254a <UART_SetConfig+0x27e>
 800253c:	2310      	movs	r3, #16
 800253e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002542:	e002      	b.n	800254a <UART_SetConfig+0x27e>
 8002544:	2310      	movs	r3, #16
 8002546:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a17      	ldr	r2, [pc, #92]	@ (80025ac <UART_SetConfig+0x2e0>)
 8002550:	4293      	cmp	r3, r2
 8002552:	f040 80a8 	bne.w	80026a6 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002556:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800255a:	2b08      	cmp	r3, #8
 800255c:	d834      	bhi.n	80025c8 <UART_SetConfig+0x2fc>
 800255e:	a201      	add	r2, pc, #4	@ (adr r2, 8002564 <UART_SetConfig+0x298>)
 8002560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002564:	08002589 	.word	0x08002589
 8002568:	080025c9 	.word	0x080025c9
 800256c:	08002591 	.word	0x08002591
 8002570:	080025c9 	.word	0x080025c9
 8002574:	08002597 	.word	0x08002597
 8002578:	080025c9 	.word	0x080025c9
 800257c:	080025c9 	.word	0x080025c9
 8002580:	080025c9 	.word	0x080025c9
 8002584:	0800259f 	.word	0x0800259f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002588:	f7ff fbee 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 800258c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800258e:	e021      	b.n	80025d4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002590:	4b0c      	ldr	r3, [pc, #48]	@ (80025c4 <UART_SetConfig+0x2f8>)
 8002592:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002594:	e01e      	b.n	80025d4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002596:	f7ff fb79 	bl	8001c8c <HAL_RCC_GetSysClockFreq>
 800259a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800259c:	e01a      	b.n	80025d4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800259e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80025a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80025a4:	e016      	b.n	80025d4 <UART_SetConfig+0x308>
 80025a6:	bf00      	nop
 80025a8:	cfff69f3 	.word	0xcfff69f3
 80025ac:	40008000 	.word	0x40008000
 80025b0:	40013800 	.word	0x40013800
 80025b4:	40021000 	.word	0x40021000
 80025b8:	40004400 	.word	0x40004400
 80025bc:	40004800 	.word	0x40004800
 80025c0:	40004c00 	.word	0x40004c00
 80025c4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80025c8:	2300      	movs	r3, #0
 80025ca:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80025d2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80025d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	f000 812a 	beq.w	8002830 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025e0:	4a9e      	ldr	r2, [pc, #632]	@ (800285c <UART_SetConfig+0x590>)
 80025e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025e6:	461a      	mov	r2, r3
 80025e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ea:	fbb3 f3f2 	udiv	r3, r3, r2
 80025ee:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	685a      	ldr	r2, [r3, #4]
 80025f4:	4613      	mov	r3, r2
 80025f6:	005b      	lsls	r3, r3, #1
 80025f8:	4413      	add	r3, r2
 80025fa:	69ba      	ldr	r2, [r7, #24]
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d305      	bcc.n	800260c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002606:	69ba      	ldr	r2, [r7, #24]
 8002608:	429a      	cmp	r2, r3
 800260a:	d903      	bls.n	8002614 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002612:	e10d      	b.n	8002830 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002616:	2200      	movs	r2, #0
 8002618:	60bb      	str	r3, [r7, #8]
 800261a:	60fa      	str	r2, [r7, #12]
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002620:	4a8e      	ldr	r2, [pc, #568]	@ (800285c <UART_SetConfig+0x590>)
 8002622:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002626:	b29b      	uxth	r3, r3
 8002628:	2200      	movs	r2, #0
 800262a:	603b      	str	r3, [r7, #0]
 800262c:	607a      	str	r2, [r7, #4]
 800262e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002632:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002636:	f7fd fdef 	bl	8000218 <__aeabi_uldivmod>
 800263a:	4602      	mov	r2, r0
 800263c:	460b      	mov	r3, r1
 800263e:	4610      	mov	r0, r2
 8002640:	4619      	mov	r1, r3
 8002642:	f04f 0200 	mov.w	r2, #0
 8002646:	f04f 0300 	mov.w	r3, #0
 800264a:	020b      	lsls	r3, r1, #8
 800264c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002650:	0202      	lsls	r2, r0, #8
 8002652:	6979      	ldr	r1, [r7, #20]
 8002654:	6849      	ldr	r1, [r1, #4]
 8002656:	0849      	lsrs	r1, r1, #1
 8002658:	2000      	movs	r0, #0
 800265a:	460c      	mov	r4, r1
 800265c:	4605      	mov	r5, r0
 800265e:	eb12 0804 	adds.w	r8, r2, r4
 8002662:	eb43 0905 	adc.w	r9, r3, r5
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	469a      	mov	sl, r3
 800266e:	4693      	mov	fp, r2
 8002670:	4652      	mov	r2, sl
 8002672:	465b      	mov	r3, fp
 8002674:	4640      	mov	r0, r8
 8002676:	4649      	mov	r1, r9
 8002678:	f7fd fdce 	bl	8000218 <__aeabi_uldivmod>
 800267c:	4602      	mov	r2, r0
 800267e:	460b      	mov	r3, r1
 8002680:	4613      	mov	r3, r2
 8002682:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002684:	6a3b      	ldr	r3, [r7, #32]
 8002686:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800268a:	d308      	bcc.n	800269e <UART_SetConfig+0x3d2>
 800268c:	6a3b      	ldr	r3, [r7, #32]
 800268e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002692:	d204      	bcs.n	800269e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	6a3a      	ldr	r2, [r7, #32]
 800269a:	60da      	str	r2, [r3, #12]
 800269c:	e0c8      	b.n	8002830 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80026a4:	e0c4      	b.n	8002830 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	69db      	ldr	r3, [r3, #28]
 80026aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026ae:	d167      	bne.n	8002780 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80026b0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80026b4:	2b08      	cmp	r3, #8
 80026b6:	d828      	bhi.n	800270a <UART_SetConfig+0x43e>
 80026b8:	a201      	add	r2, pc, #4	@ (adr r2, 80026c0 <UART_SetConfig+0x3f4>)
 80026ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026be:	bf00      	nop
 80026c0:	080026e5 	.word	0x080026e5
 80026c4:	080026ed 	.word	0x080026ed
 80026c8:	080026f5 	.word	0x080026f5
 80026cc:	0800270b 	.word	0x0800270b
 80026d0:	080026fb 	.word	0x080026fb
 80026d4:	0800270b 	.word	0x0800270b
 80026d8:	0800270b 	.word	0x0800270b
 80026dc:	0800270b 	.word	0x0800270b
 80026e0:	08002703 	.word	0x08002703
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80026e4:	f7ff fb40 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 80026e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80026ea:	e014      	b.n	8002716 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80026ec:	f7ff fb52 	bl	8001d94 <HAL_RCC_GetPCLK2Freq>
 80026f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80026f2:	e010      	b.n	8002716 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80026f4:	4b5a      	ldr	r3, [pc, #360]	@ (8002860 <UART_SetConfig+0x594>)
 80026f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80026f8:	e00d      	b.n	8002716 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80026fa:	f7ff fac7 	bl	8001c8c <HAL_RCC_GetSysClockFreq>
 80026fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002700:	e009      	b.n	8002716 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002702:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002706:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002708:	e005      	b.n	8002716 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800270a:	2300      	movs	r3, #0
 800270c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002714:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002718:	2b00      	cmp	r3, #0
 800271a:	f000 8089 	beq.w	8002830 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002722:	4a4e      	ldr	r2, [pc, #312]	@ (800285c <UART_SetConfig+0x590>)
 8002724:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002728:	461a      	mov	r2, r3
 800272a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800272c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002730:	005a      	lsls	r2, r3, #1
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	085b      	lsrs	r3, r3, #1
 8002738:	441a      	add	r2, r3
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002742:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002744:	6a3b      	ldr	r3, [r7, #32]
 8002746:	2b0f      	cmp	r3, #15
 8002748:	d916      	bls.n	8002778 <UART_SetConfig+0x4ac>
 800274a:	6a3b      	ldr	r3, [r7, #32]
 800274c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002750:	d212      	bcs.n	8002778 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002752:	6a3b      	ldr	r3, [r7, #32]
 8002754:	b29b      	uxth	r3, r3
 8002756:	f023 030f 	bic.w	r3, r3, #15
 800275a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800275c:	6a3b      	ldr	r3, [r7, #32]
 800275e:	085b      	lsrs	r3, r3, #1
 8002760:	b29b      	uxth	r3, r3
 8002762:	f003 0307 	and.w	r3, r3, #7
 8002766:	b29a      	uxth	r2, r3
 8002768:	8bfb      	ldrh	r3, [r7, #30]
 800276a:	4313      	orrs	r3, r2
 800276c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	8bfa      	ldrh	r2, [r7, #30]
 8002774:	60da      	str	r2, [r3, #12]
 8002776:	e05b      	b.n	8002830 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800277e:	e057      	b.n	8002830 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002780:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002784:	2b08      	cmp	r3, #8
 8002786:	d828      	bhi.n	80027da <UART_SetConfig+0x50e>
 8002788:	a201      	add	r2, pc, #4	@ (adr r2, 8002790 <UART_SetConfig+0x4c4>)
 800278a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800278e:	bf00      	nop
 8002790:	080027b5 	.word	0x080027b5
 8002794:	080027bd 	.word	0x080027bd
 8002798:	080027c5 	.word	0x080027c5
 800279c:	080027db 	.word	0x080027db
 80027a0:	080027cb 	.word	0x080027cb
 80027a4:	080027db 	.word	0x080027db
 80027a8:	080027db 	.word	0x080027db
 80027ac:	080027db 	.word	0x080027db
 80027b0:	080027d3 	.word	0x080027d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80027b4:	f7ff fad8 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 80027b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80027ba:	e014      	b.n	80027e6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80027bc:	f7ff faea 	bl	8001d94 <HAL_RCC_GetPCLK2Freq>
 80027c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80027c2:	e010      	b.n	80027e6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80027c4:	4b26      	ldr	r3, [pc, #152]	@ (8002860 <UART_SetConfig+0x594>)
 80027c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80027c8:	e00d      	b.n	80027e6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80027ca:	f7ff fa5f 	bl	8001c8c <HAL_RCC_GetSysClockFreq>
 80027ce:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80027d0:	e009      	b.n	80027e6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80027d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80027d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80027d8:	e005      	b.n	80027e6 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80027da:	2300      	movs	r3, #0
 80027dc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80027e4:	bf00      	nop
    }

    if (pclk != 0U)
 80027e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d021      	beq.n	8002830 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f0:	4a1a      	ldr	r2, [pc, #104]	@ (800285c <UART_SetConfig+0x590>)
 80027f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80027f6:	461a      	mov	r2, r3
 80027f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027fa:	fbb3 f2f2 	udiv	r2, r3, r2
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	085b      	lsrs	r3, r3, #1
 8002804:	441a      	add	r2, r3
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	fbb2 f3f3 	udiv	r3, r2, r3
 800280e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002810:	6a3b      	ldr	r3, [r7, #32]
 8002812:	2b0f      	cmp	r3, #15
 8002814:	d909      	bls.n	800282a <UART_SetConfig+0x55e>
 8002816:	6a3b      	ldr	r3, [r7, #32]
 8002818:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800281c:	d205      	bcs.n	800282a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800281e:	6a3b      	ldr	r3, [r7, #32]
 8002820:	b29a      	uxth	r2, r3
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	60da      	str	r2, [r3, #12]
 8002828:	e002      	b.n	8002830 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	2201      	movs	r2, #1
 8002834:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	2201      	movs	r2, #1
 800283c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	2200      	movs	r2, #0
 8002844:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	2200      	movs	r2, #0
 800284a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800284c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8002850:	4618      	mov	r0, r3
 8002852:	3730      	adds	r7, #48	@ 0x30
 8002854:	46bd      	mov	sp, r7
 8002856:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800285a:	bf00      	nop
 800285c:	080038c0 	.word	0x080038c0
 8002860:	00f42400 	.word	0x00f42400

08002864 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002870:	f003 0308 	and.w	r3, r3, #8
 8002874:	2b00      	cmp	r3, #0
 8002876:	d00a      	beq.n	800288e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	430a      	orrs	r2, r1
 800288c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002892:	f003 0301 	and.w	r3, r3, #1
 8002896:	2b00      	cmp	r3, #0
 8002898:	d00a      	beq.n	80028b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	430a      	orrs	r2, r1
 80028ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b4:	f003 0302 	and.w	r3, r3, #2
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d00a      	beq.n	80028d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	430a      	orrs	r2, r1
 80028d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d6:	f003 0304 	and.w	r3, r3, #4
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d00a      	beq.n	80028f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	430a      	orrs	r2, r1
 80028f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f8:	f003 0310 	and.w	r3, r3, #16
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d00a      	beq.n	8002916 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	430a      	orrs	r2, r1
 8002914:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800291a:	f003 0320 	and.w	r3, r3, #32
 800291e:	2b00      	cmp	r3, #0
 8002920:	d00a      	beq.n	8002938 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	430a      	orrs	r2, r1
 8002936:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800293c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002940:	2b00      	cmp	r3, #0
 8002942:	d01a      	beq.n	800297a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	430a      	orrs	r2, r1
 8002958:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800295e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002962:	d10a      	bne.n	800297a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	430a      	orrs	r2, r1
 8002978:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800297e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00a      	beq.n	800299c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	430a      	orrs	r2, r1
 800299a:	605a      	str	r2, [r3, #4]
  }
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b098      	sub	sp, #96	@ 0x60
 80029ac:	af02      	add	r7, sp, #8
 80029ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2200      	movs	r2, #0
 80029b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80029b8:	f7fe f938 	bl	8000c2c <HAL_GetTick>
 80029bc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0308 	and.w	r3, r3, #8
 80029c8:	2b08      	cmp	r3, #8
 80029ca:	d12f      	bne.n	8002a2c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80029cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80029d0:	9300      	str	r3, [sp, #0]
 80029d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029d4:	2200      	movs	r2, #0
 80029d6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80029da:	6878      	ldr	r0, [r7, #4]
 80029dc:	f000 f88e 	bl	8002afc <UART_WaitOnFlagUntilTimeout>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d022      	beq.n	8002a2c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029ee:	e853 3f00 	ldrex	r3, [r3]
 80029f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80029f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80029fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	461a      	mov	r2, r3
 8002a02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002a04:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a06:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a08:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002a0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a0c:	e841 2300 	strex	r3, r2, [r1]
 8002a10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002a12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d1e6      	bne.n	80029e6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2220      	movs	r2, #32
 8002a1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2200      	movs	r2, #0
 8002a24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	e063      	b.n	8002af4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 0304 	and.w	r3, r3, #4
 8002a36:	2b04      	cmp	r3, #4
 8002a38:	d149      	bne.n	8002ace <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002a3a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a42:	2200      	movs	r2, #0
 8002a44:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f000 f857 	bl	8002afc <UART_WaitOnFlagUntilTimeout>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d03c      	beq.n	8002ace <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a5c:	e853 3f00 	ldrex	r3, [r3]
 8002a60:	623b      	str	r3, [r7, #32]
   return(result);
 8002a62:	6a3b      	ldr	r3, [r7, #32]
 8002a64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002a68:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	461a      	mov	r2, r3
 8002a70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a72:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a74:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a76:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002a78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a7a:	e841 2300 	strex	r3, r2, [r1]
 8002a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d1e6      	bne.n	8002a54 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	3308      	adds	r3, #8
 8002a8c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	e853 3f00 	ldrex	r3, [r3]
 8002a94:	60fb      	str	r3, [r7, #12]
   return(result);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	f023 0301 	bic.w	r3, r3, #1
 8002a9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	3308      	adds	r3, #8
 8002aa4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002aa6:	61fa      	str	r2, [r7, #28]
 8002aa8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aaa:	69b9      	ldr	r1, [r7, #24]
 8002aac:	69fa      	ldr	r2, [r7, #28]
 8002aae:	e841 2300 	strex	r3, r2, [r1]
 8002ab2:	617b      	str	r3, [r7, #20]
   return(result);
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1e5      	bne.n	8002a86 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2220      	movs	r2, #32
 8002abe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e012      	b.n	8002af4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2220      	movs	r2, #32
 8002ad2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2220      	movs	r2, #32
 8002ada:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002af2:	2300      	movs	r3, #0
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3758      	adds	r7, #88	@ 0x58
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}

08002afc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	60b9      	str	r1, [r7, #8]
 8002b06:	603b      	str	r3, [r7, #0]
 8002b08:	4613      	mov	r3, r2
 8002b0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b0c:	e04f      	b.n	8002bae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b0e:	69bb      	ldr	r3, [r7, #24]
 8002b10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b14:	d04b      	beq.n	8002bae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b16:	f7fe f889 	bl	8000c2c <HAL_GetTick>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	69ba      	ldr	r2, [r7, #24]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d302      	bcc.n	8002b2c <UART_WaitOnFlagUntilTimeout+0x30>
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d101      	bne.n	8002b30 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	e04e      	b.n	8002bce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0304 	and.w	r3, r3, #4
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d037      	beq.n	8002bae <UART_WaitOnFlagUntilTimeout+0xb2>
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	2b80      	cmp	r3, #128	@ 0x80
 8002b42:	d034      	beq.n	8002bae <UART_WaitOnFlagUntilTimeout+0xb2>
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	2b40      	cmp	r3, #64	@ 0x40
 8002b48:	d031      	beq.n	8002bae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	69db      	ldr	r3, [r3, #28]
 8002b50:	f003 0308 	and.w	r3, r3, #8
 8002b54:	2b08      	cmp	r3, #8
 8002b56:	d110      	bne.n	8002b7a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2208      	movs	r2, #8
 8002b5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b60:	68f8      	ldr	r0, [r7, #12]
 8002b62:	f000 f838 	bl	8002bd6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2208      	movs	r2, #8
 8002b6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2200      	movs	r2, #0
 8002b72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e029      	b.n	8002bce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	69db      	ldr	r3, [r3, #28]
 8002b80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b88:	d111      	bne.n	8002bae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002b92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b94:	68f8      	ldr	r0, [r7, #12]
 8002b96:	f000 f81e 	bl	8002bd6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2220      	movs	r2, #32
 8002b9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8002baa:	2303      	movs	r3, #3
 8002bac:	e00f      	b.n	8002bce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	69da      	ldr	r2, [r3, #28]
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	68ba      	ldr	r2, [r7, #8]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	bf0c      	ite	eq
 8002bbe:	2301      	moveq	r3, #1
 8002bc0:	2300      	movne	r3, #0
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	79fb      	ldrb	r3, [r7, #7]
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d0a0      	beq.n	8002b0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3710      	adds	r7, #16
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002bd6:	b480      	push	{r7}
 8002bd8:	b095      	sub	sp, #84	@ 0x54
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002be4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002be6:	e853 3f00 	ldrex	r3, [r3]
 8002bea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002bf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002bfc:	643b      	str	r3, [r7, #64]	@ 0x40
 8002bfe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c00:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002c02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002c04:	e841 2300 	strex	r3, r2, [r1]
 8002c08:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d1e6      	bne.n	8002bde <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	3308      	adds	r3, #8
 8002c16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c18:	6a3b      	ldr	r3, [r7, #32]
 8002c1a:	e853 3f00 	ldrex	r3, [r3]
 8002c1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c26:	f023 0301 	bic.w	r3, r3, #1
 8002c2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	3308      	adds	r3, #8
 8002c32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c34:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c36:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c3c:	e841 2300 	strex	r3, r2, [r1]
 8002c40:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d1e3      	bne.n	8002c10 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d118      	bne.n	8002c82 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	e853 3f00 	ldrex	r3, [r3]
 8002c5c:	60bb      	str	r3, [r7, #8]
   return(result);
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	f023 0310 	bic.w	r3, r3, #16
 8002c64:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c6e:	61bb      	str	r3, [r7, #24]
 8002c70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c72:	6979      	ldr	r1, [r7, #20]
 8002c74:	69ba      	ldr	r2, [r7, #24]
 8002c76:	e841 2300 	strex	r3, r2, [r1]
 8002c7a:	613b      	str	r3, [r7, #16]
   return(result);
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d1e6      	bne.n	8002c50 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2220      	movs	r2, #32
 8002c86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8002c96:	bf00      	nop
 8002c98:	3754      	adds	r7, #84	@ 0x54
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr

08002ca2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002ca2:	b480      	push	{r7}
 8002ca4:	b085      	sub	sp, #20
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d101      	bne.n	8002cb8 <HAL_UARTEx_DisableFifoMode+0x16>
 8002cb4:	2302      	movs	r3, #2
 8002cb6:	e027      	b.n	8002d08 <HAL_UARTEx_DisableFifoMode+0x66>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2201      	movs	r2, #1
 8002cbc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2224      	movs	r2, #36	@ 0x24
 8002cc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f022 0201 	bic.w	r2, r2, #1
 8002cde:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8002ce6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2200      	movs	r2, #0
 8002cec:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	68fa      	ldr	r2, [r7, #12]
 8002cf4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2220      	movs	r2, #32
 8002cfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002d06:	2300      	movs	r3, #0
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3714      	adds	r7, #20
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b084      	sub	sp, #16
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d101      	bne.n	8002d2c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002d28:	2302      	movs	r3, #2
 8002d2a:	e02d      	b.n	8002d88 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2224      	movs	r2, #36	@ 0x24
 8002d38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f022 0201 	bic.w	r2, r2, #1
 8002d52:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	683a      	ldr	r2, [r7, #0]
 8002d64:	430a      	orrs	r2, r1
 8002d66:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f000 f84f 	bl	8002e0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	68fa      	ldr	r2, [r7, #12]
 8002d74:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2220      	movs	r2, #32
 8002d7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002d86:	2300      	movs	r3, #0
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3710      	adds	r7, #16
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d101      	bne.n	8002da8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002da4:	2302      	movs	r3, #2
 8002da6:	e02d      	b.n	8002e04 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2201      	movs	r2, #1
 8002dac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2224      	movs	r2, #36	@ 0x24
 8002db4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f022 0201 	bic.w	r2, r2, #1
 8002dce:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	683a      	ldr	r2, [r7, #0]
 8002de0:	430a      	orrs	r2, r1
 8002de2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f000 f811 	bl	8002e0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	68fa      	ldr	r2, [r7, #12]
 8002df0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2220      	movs	r2, #32
 8002df6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002e02:	2300      	movs	r3, #0
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	3710      	adds	r7, #16
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}

08002e0c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b085      	sub	sp, #20
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d108      	bne.n	8002e2e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2201      	movs	r2, #1
 8002e28:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002e2c:	e031      	b.n	8002e92 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002e2e:	2308      	movs	r3, #8
 8002e30:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8002e32:	2308      	movs	r3, #8
 8002e34:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	0e5b      	lsrs	r3, r3, #25
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	f003 0307 	and.w	r3, r3, #7
 8002e44:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	0f5b      	lsrs	r3, r3, #29
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	f003 0307 	and.w	r3, r3, #7
 8002e54:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002e56:	7bbb      	ldrb	r3, [r7, #14]
 8002e58:	7b3a      	ldrb	r2, [r7, #12]
 8002e5a:	4911      	ldr	r1, [pc, #68]	@ (8002ea0 <UARTEx_SetNbDataToProcess+0x94>)
 8002e5c:	5c8a      	ldrb	r2, [r1, r2]
 8002e5e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8002e62:	7b3a      	ldrb	r2, [r7, #12]
 8002e64:	490f      	ldr	r1, [pc, #60]	@ (8002ea4 <UARTEx_SetNbDataToProcess+0x98>)
 8002e66:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002e68:	fb93 f3f2 	sdiv	r3, r3, r2
 8002e6c:	b29a      	uxth	r2, r3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002e74:	7bfb      	ldrb	r3, [r7, #15]
 8002e76:	7b7a      	ldrb	r2, [r7, #13]
 8002e78:	4909      	ldr	r1, [pc, #36]	@ (8002ea0 <UARTEx_SetNbDataToProcess+0x94>)
 8002e7a:	5c8a      	ldrb	r2, [r1, r2]
 8002e7c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8002e80:	7b7a      	ldrb	r2, [r7, #13]
 8002e82:	4908      	ldr	r1, [pc, #32]	@ (8002ea4 <UARTEx_SetNbDataToProcess+0x98>)
 8002e84:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002e86:	fb93 f3f2 	sdiv	r3, r3, r2
 8002e8a:	b29a      	uxth	r2, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8002e92:	bf00      	nop
 8002e94:	3714      	adds	r7, #20
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr
 8002e9e:	bf00      	nop
 8002ea0:	080038d8 	.word	0x080038d8
 8002ea4:	080038e0 	.word	0x080038e0

08002ea8 <std>:
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	b510      	push	{r4, lr}
 8002eac:	4604      	mov	r4, r0
 8002eae:	e9c0 3300 	strd	r3, r3, [r0]
 8002eb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002eb6:	6083      	str	r3, [r0, #8]
 8002eb8:	8181      	strh	r1, [r0, #12]
 8002eba:	6643      	str	r3, [r0, #100]	@ 0x64
 8002ebc:	81c2      	strh	r2, [r0, #14]
 8002ebe:	6183      	str	r3, [r0, #24]
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	2208      	movs	r2, #8
 8002ec4:	305c      	adds	r0, #92	@ 0x5c
 8002ec6:	f000 f9e7 	bl	8003298 <memset>
 8002eca:	4b0d      	ldr	r3, [pc, #52]	@ (8002f00 <std+0x58>)
 8002ecc:	6263      	str	r3, [r4, #36]	@ 0x24
 8002ece:	4b0d      	ldr	r3, [pc, #52]	@ (8002f04 <std+0x5c>)
 8002ed0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8002f08 <std+0x60>)
 8002ed4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8002f0c <std+0x64>)
 8002ed8:	6323      	str	r3, [r4, #48]	@ 0x30
 8002eda:	4b0d      	ldr	r3, [pc, #52]	@ (8002f10 <std+0x68>)
 8002edc:	6224      	str	r4, [r4, #32]
 8002ede:	429c      	cmp	r4, r3
 8002ee0:	d006      	beq.n	8002ef0 <std+0x48>
 8002ee2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002ee6:	4294      	cmp	r4, r2
 8002ee8:	d002      	beq.n	8002ef0 <std+0x48>
 8002eea:	33d0      	adds	r3, #208	@ 0xd0
 8002eec:	429c      	cmp	r4, r3
 8002eee:	d105      	bne.n	8002efc <std+0x54>
 8002ef0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002ef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ef8:	f000 ba46 	b.w	8003388 <__retarget_lock_init_recursive>
 8002efc:	bd10      	pop	{r4, pc}
 8002efe:	bf00      	nop
 8002f00:	080030e9 	.word	0x080030e9
 8002f04:	0800310b 	.word	0x0800310b
 8002f08:	08003143 	.word	0x08003143
 8002f0c:	08003167 	.word	0x08003167
 8002f10:	20000120 	.word	0x20000120

08002f14 <stdio_exit_handler>:
 8002f14:	4a02      	ldr	r2, [pc, #8]	@ (8002f20 <stdio_exit_handler+0xc>)
 8002f16:	4903      	ldr	r1, [pc, #12]	@ (8002f24 <stdio_exit_handler+0x10>)
 8002f18:	4803      	ldr	r0, [pc, #12]	@ (8002f28 <stdio_exit_handler+0x14>)
 8002f1a:	f000 b869 	b.w	8002ff0 <_fwalk_sglue>
 8002f1e:	bf00      	nop
 8002f20:	2000000c 	.word	0x2000000c
 8002f24:	08003689 	.word	0x08003689
 8002f28:	2000001c 	.word	0x2000001c

08002f2c <cleanup_stdio>:
 8002f2c:	6841      	ldr	r1, [r0, #4]
 8002f2e:	4b0c      	ldr	r3, [pc, #48]	@ (8002f60 <cleanup_stdio+0x34>)
 8002f30:	4299      	cmp	r1, r3
 8002f32:	b510      	push	{r4, lr}
 8002f34:	4604      	mov	r4, r0
 8002f36:	d001      	beq.n	8002f3c <cleanup_stdio+0x10>
 8002f38:	f000 fba6 	bl	8003688 <_fflush_r>
 8002f3c:	68a1      	ldr	r1, [r4, #8]
 8002f3e:	4b09      	ldr	r3, [pc, #36]	@ (8002f64 <cleanup_stdio+0x38>)
 8002f40:	4299      	cmp	r1, r3
 8002f42:	d002      	beq.n	8002f4a <cleanup_stdio+0x1e>
 8002f44:	4620      	mov	r0, r4
 8002f46:	f000 fb9f 	bl	8003688 <_fflush_r>
 8002f4a:	68e1      	ldr	r1, [r4, #12]
 8002f4c:	4b06      	ldr	r3, [pc, #24]	@ (8002f68 <cleanup_stdio+0x3c>)
 8002f4e:	4299      	cmp	r1, r3
 8002f50:	d004      	beq.n	8002f5c <cleanup_stdio+0x30>
 8002f52:	4620      	mov	r0, r4
 8002f54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f58:	f000 bb96 	b.w	8003688 <_fflush_r>
 8002f5c:	bd10      	pop	{r4, pc}
 8002f5e:	bf00      	nop
 8002f60:	20000120 	.word	0x20000120
 8002f64:	20000188 	.word	0x20000188
 8002f68:	200001f0 	.word	0x200001f0

08002f6c <global_stdio_init.part.0>:
 8002f6c:	b510      	push	{r4, lr}
 8002f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8002f9c <global_stdio_init.part.0+0x30>)
 8002f70:	4c0b      	ldr	r4, [pc, #44]	@ (8002fa0 <global_stdio_init.part.0+0x34>)
 8002f72:	4a0c      	ldr	r2, [pc, #48]	@ (8002fa4 <global_stdio_init.part.0+0x38>)
 8002f74:	601a      	str	r2, [r3, #0]
 8002f76:	4620      	mov	r0, r4
 8002f78:	2200      	movs	r2, #0
 8002f7a:	2104      	movs	r1, #4
 8002f7c:	f7ff ff94 	bl	8002ea8 <std>
 8002f80:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002f84:	2201      	movs	r2, #1
 8002f86:	2109      	movs	r1, #9
 8002f88:	f7ff ff8e 	bl	8002ea8 <std>
 8002f8c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002f90:	2202      	movs	r2, #2
 8002f92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f96:	2112      	movs	r1, #18
 8002f98:	f7ff bf86 	b.w	8002ea8 <std>
 8002f9c:	20000258 	.word	0x20000258
 8002fa0:	20000120 	.word	0x20000120
 8002fa4:	08002f15 	.word	0x08002f15

08002fa8 <__sfp_lock_acquire>:
 8002fa8:	4801      	ldr	r0, [pc, #4]	@ (8002fb0 <__sfp_lock_acquire+0x8>)
 8002faa:	f000 b9ee 	b.w	800338a <__retarget_lock_acquire_recursive>
 8002fae:	bf00      	nop
 8002fb0:	20000261 	.word	0x20000261

08002fb4 <__sfp_lock_release>:
 8002fb4:	4801      	ldr	r0, [pc, #4]	@ (8002fbc <__sfp_lock_release+0x8>)
 8002fb6:	f000 b9e9 	b.w	800338c <__retarget_lock_release_recursive>
 8002fba:	bf00      	nop
 8002fbc:	20000261 	.word	0x20000261

08002fc0 <__sinit>:
 8002fc0:	b510      	push	{r4, lr}
 8002fc2:	4604      	mov	r4, r0
 8002fc4:	f7ff fff0 	bl	8002fa8 <__sfp_lock_acquire>
 8002fc8:	6a23      	ldr	r3, [r4, #32]
 8002fca:	b11b      	cbz	r3, 8002fd4 <__sinit+0x14>
 8002fcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002fd0:	f7ff bff0 	b.w	8002fb4 <__sfp_lock_release>
 8002fd4:	4b04      	ldr	r3, [pc, #16]	@ (8002fe8 <__sinit+0x28>)
 8002fd6:	6223      	str	r3, [r4, #32]
 8002fd8:	4b04      	ldr	r3, [pc, #16]	@ (8002fec <__sinit+0x2c>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d1f5      	bne.n	8002fcc <__sinit+0xc>
 8002fe0:	f7ff ffc4 	bl	8002f6c <global_stdio_init.part.0>
 8002fe4:	e7f2      	b.n	8002fcc <__sinit+0xc>
 8002fe6:	bf00      	nop
 8002fe8:	08002f2d 	.word	0x08002f2d
 8002fec:	20000258 	.word	0x20000258

08002ff0 <_fwalk_sglue>:
 8002ff0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ff4:	4607      	mov	r7, r0
 8002ff6:	4688      	mov	r8, r1
 8002ff8:	4614      	mov	r4, r2
 8002ffa:	2600      	movs	r6, #0
 8002ffc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003000:	f1b9 0901 	subs.w	r9, r9, #1
 8003004:	d505      	bpl.n	8003012 <_fwalk_sglue+0x22>
 8003006:	6824      	ldr	r4, [r4, #0]
 8003008:	2c00      	cmp	r4, #0
 800300a:	d1f7      	bne.n	8002ffc <_fwalk_sglue+0xc>
 800300c:	4630      	mov	r0, r6
 800300e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003012:	89ab      	ldrh	r3, [r5, #12]
 8003014:	2b01      	cmp	r3, #1
 8003016:	d907      	bls.n	8003028 <_fwalk_sglue+0x38>
 8003018:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800301c:	3301      	adds	r3, #1
 800301e:	d003      	beq.n	8003028 <_fwalk_sglue+0x38>
 8003020:	4629      	mov	r1, r5
 8003022:	4638      	mov	r0, r7
 8003024:	47c0      	blx	r8
 8003026:	4306      	orrs	r6, r0
 8003028:	3568      	adds	r5, #104	@ 0x68
 800302a:	e7e9      	b.n	8003000 <_fwalk_sglue+0x10>

0800302c <_puts_r>:
 800302c:	6a03      	ldr	r3, [r0, #32]
 800302e:	b570      	push	{r4, r5, r6, lr}
 8003030:	6884      	ldr	r4, [r0, #8]
 8003032:	4605      	mov	r5, r0
 8003034:	460e      	mov	r6, r1
 8003036:	b90b      	cbnz	r3, 800303c <_puts_r+0x10>
 8003038:	f7ff ffc2 	bl	8002fc0 <__sinit>
 800303c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800303e:	07db      	lsls	r3, r3, #31
 8003040:	d405      	bmi.n	800304e <_puts_r+0x22>
 8003042:	89a3      	ldrh	r3, [r4, #12]
 8003044:	0598      	lsls	r0, r3, #22
 8003046:	d402      	bmi.n	800304e <_puts_r+0x22>
 8003048:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800304a:	f000 f99e 	bl	800338a <__retarget_lock_acquire_recursive>
 800304e:	89a3      	ldrh	r3, [r4, #12]
 8003050:	0719      	lsls	r1, r3, #28
 8003052:	d502      	bpl.n	800305a <_puts_r+0x2e>
 8003054:	6923      	ldr	r3, [r4, #16]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d135      	bne.n	80030c6 <_puts_r+0x9a>
 800305a:	4621      	mov	r1, r4
 800305c:	4628      	mov	r0, r5
 800305e:	f000 f8c5 	bl	80031ec <__swsetup_r>
 8003062:	b380      	cbz	r0, 80030c6 <_puts_r+0x9a>
 8003064:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8003068:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800306a:	07da      	lsls	r2, r3, #31
 800306c:	d405      	bmi.n	800307a <_puts_r+0x4e>
 800306e:	89a3      	ldrh	r3, [r4, #12]
 8003070:	059b      	lsls	r3, r3, #22
 8003072:	d402      	bmi.n	800307a <_puts_r+0x4e>
 8003074:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003076:	f000 f989 	bl	800338c <__retarget_lock_release_recursive>
 800307a:	4628      	mov	r0, r5
 800307c:	bd70      	pop	{r4, r5, r6, pc}
 800307e:	2b00      	cmp	r3, #0
 8003080:	da04      	bge.n	800308c <_puts_r+0x60>
 8003082:	69a2      	ldr	r2, [r4, #24]
 8003084:	429a      	cmp	r2, r3
 8003086:	dc17      	bgt.n	80030b8 <_puts_r+0x8c>
 8003088:	290a      	cmp	r1, #10
 800308a:	d015      	beq.n	80030b8 <_puts_r+0x8c>
 800308c:	6823      	ldr	r3, [r4, #0]
 800308e:	1c5a      	adds	r2, r3, #1
 8003090:	6022      	str	r2, [r4, #0]
 8003092:	7019      	strb	r1, [r3, #0]
 8003094:	68a3      	ldr	r3, [r4, #8]
 8003096:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800309a:	3b01      	subs	r3, #1
 800309c:	60a3      	str	r3, [r4, #8]
 800309e:	2900      	cmp	r1, #0
 80030a0:	d1ed      	bne.n	800307e <_puts_r+0x52>
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	da11      	bge.n	80030ca <_puts_r+0x9e>
 80030a6:	4622      	mov	r2, r4
 80030a8:	210a      	movs	r1, #10
 80030aa:	4628      	mov	r0, r5
 80030ac:	f000 f85f 	bl	800316e <__swbuf_r>
 80030b0:	3001      	adds	r0, #1
 80030b2:	d0d7      	beq.n	8003064 <_puts_r+0x38>
 80030b4:	250a      	movs	r5, #10
 80030b6:	e7d7      	b.n	8003068 <_puts_r+0x3c>
 80030b8:	4622      	mov	r2, r4
 80030ba:	4628      	mov	r0, r5
 80030bc:	f000 f857 	bl	800316e <__swbuf_r>
 80030c0:	3001      	adds	r0, #1
 80030c2:	d1e7      	bne.n	8003094 <_puts_r+0x68>
 80030c4:	e7ce      	b.n	8003064 <_puts_r+0x38>
 80030c6:	3e01      	subs	r6, #1
 80030c8:	e7e4      	b.n	8003094 <_puts_r+0x68>
 80030ca:	6823      	ldr	r3, [r4, #0]
 80030cc:	1c5a      	adds	r2, r3, #1
 80030ce:	6022      	str	r2, [r4, #0]
 80030d0:	220a      	movs	r2, #10
 80030d2:	701a      	strb	r2, [r3, #0]
 80030d4:	e7ee      	b.n	80030b4 <_puts_r+0x88>
	...

080030d8 <puts>:
 80030d8:	4b02      	ldr	r3, [pc, #8]	@ (80030e4 <puts+0xc>)
 80030da:	4601      	mov	r1, r0
 80030dc:	6818      	ldr	r0, [r3, #0]
 80030de:	f7ff bfa5 	b.w	800302c <_puts_r>
 80030e2:	bf00      	nop
 80030e4:	20000018 	.word	0x20000018

080030e8 <__sread>:
 80030e8:	b510      	push	{r4, lr}
 80030ea:	460c      	mov	r4, r1
 80030ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80030f0:	f000 f8fc 	bl	80032ec <_read_r>
 80030f4:	2800      	cmp	r0, #0
 80030f6:	bfab      	itete	ge
 80030f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80030fa:	89a3      	ldrhlt	r3, [r4, #12]
 80030fc:	181b      	addge	r3, r3, r0
 80030fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003102:	bfac      	ite	ge
 8003104:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003106:	81a3      	strhlt	r3, [r4, #12]
 8003108:	bd10      	pop	{r4, pc}

0800310a <__swrite>:
 800310a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800310e:	461f      	mov	r7, r3
 8003110:	898b      	ldrh	r3, [r1, #12]
 8003112:	05db      	lsls	r3, r3, #23
 8003114:	4605      	mov	r5, r0
 8003116:	460c      	mov	r4, r1
 8003118:	4616      	mov	r6, r2
 800311a:	d505      	bpl.n	8003128 <__swrite+0x1e>
 800311c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003120:	2302      	movs	r3, #2
 8003122:	2200      	movs	r2, #0
 8003124:	f000 f8d0 	bl	80032c8 <_lseek_r>
 8003128:	89a3      	ldrh	r3, [r4, #12]
 800312a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800312e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003132:	81a3      	strh	r3, [r4, #12]
 8003134:	4632      	mov	r2, r6
 8003136:	463b      	mov	r3, r7
 8003138:	4628      	mov	r0, r5
 800313a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800313e:	f000 b8e7 	b.w	8003310 <_write_r>

08003142 <__sseek>:
 8003142:	b510      	push	{r4, lr}
 8003144:	460c      	mov	r4, r1
 8003146:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800314a:	f000 f8bd 	bl	80032c8 <_lseek_r>
 800314e:	1c43      	adds	r3, r0, #1
 8003150:	89a3      	ldrh	r3, [r4, #12]
 8003152:	bf15      	itete	ne
 8003154:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003156:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800315a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800315e:	81a3      	strheq	r3, [r4, #12]
 8003160:	bf18      	it	ne
 8003162:	81a3      	strhne	r3, [r4, #12]
 8003164:	bd10      	pop	{r4, pc}

08003166 <__sclose>:
 8003166:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800316a:	f000 b89d 	b.w	80032a8 <_close_r>

0800316e <__swbuf_r>:
 800316e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003170:	460e      	mov	r6, r1
 8003172:	4614      	mov	r4, r2
 8003174:	4605      	mov	r5, r0
 8003176:	b118      	cbz	r0, 8003180 <__swbuf_r+0x12>
 8003178:	6a03      	ldr	r3, [r0, #32]
 800317a:	b90b      	cbnz	r3, 8003180 <__swbuf_r+0x12>
 800317c:	f7ff ff20 	bl	8002fc0 <__sinit>
 8003180:	69a3      	ldr	r3, [r4, #24]
 8003182:	60a3      	str	r3, [r4, #8]
 8003184:	89a3      	ldrh	r3, [r4, #12]
 8003186:	071a      	lsls	r2, r3, #28
 8003188:	d501      	bpl.n	800318e <__swbuf_r+0x20>
 800318a:	6923      	ldr	r3, [r4, #16]
 800318c:	b943      	cbnz	r3, 80031a0 <__swbuf_r+0x32>
 800318e:	4621      	mov	r1, r4
 8003190:	4628      	mov	r0, r5
 8003192:	f000 f82b 	bl	80031ec <__swsetup_r>
 8003196:	b118      	cbz	r0, 80031a0 <__swbuf_r+0x32>
 8003198:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800319c:	4638      	mov	r0, r7
 800319e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031a0:	6823      	ldr	r3, [r4, #0]
 80031a2:	6922      	ldr	r2, [r4, #16]
 80031a4:	1a98      	subs	r0, r3, r2
 80031a6:	6963      	ldr	r3, [r4, #20]
 80031a8:	b2f6      	uxtb	r6, r6
 80031aa:	4283      	cmp	r3, r0
 80031ac:	4637      	mov	r7, r6
 80031ae:	dc05      	bgt.n	80031bc <__swbuf_r+0x4e>
 80031b0:	4621      	mov	r1, r4
 80031b2:	4628      	mov	r0, r5
 80031b4:	f000 fa68 	bl	8003688 <_fflush_r>
 80031b8:	2800      	cmp	r0, #0
 80031ba:	d1ed      	bne.n	8003198 <__swbuf_r+0x2a>
 80031bc:	68a3      	ldr	r3, [r4, #8]
 80031be:	3b01      	subs	r3, #1
 80031c0:	60a3      	str	r3, [r4, #8]
 80031c2:	6823      	ldr	r3, [r4, #0]
 80031c4:	1c5a      	adds	r2, r3, #1
 80031c6:	6022      	str	r2, [r4, #0]
 80031c8:	701e      	strb	r6, [r3, #0]
 80031ca:	6962      	ldr	r2, [r4, #20]
 80031cc:	1c43      	adds	r3, r0, #1
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d004      	beq.n	80031dc <__swbuf_r+0x6e>
 80031d2:	89a3      	ldrh	r3, [r4, #12]
 80031d4:	07db      	lsls	r3, r3, #31
 80031d6:	d5e1      	bpl.n	800319c <__swbuf_r+0x2e>
 80031d8:	2e0a      	cmp	r6, #10
 80031da:	d1df      	bne.n	800319c <__swbuf_r+0x2e>
 80031dc:	4621      	mov	r1, r4
 80031de:	4628      	mov	r0, r5
 80031e0:	f000 fa52 	bl	8003688 <_fflush_r>
 80031e4:	2800      	cmp	r0, #0
 80031e6:	d0d9      	beq.n	800319c <__swbuf_r+0x2e>
 80031e8:	e7d6      	b.n	8003198 <__swbuf_r+0x2a>
	...

080031ec <__swsetup_r>:
 80031ec:	b538      	push	{r3, r4, r5, lr}
 80031ee:	4b29      	ldr	r3, [pc, #164]	@ (8003294 <__swsetup_r+0xa8>)
 80031f0:	4605      	mov	r5, r0
 80031f2:	6818      	ldr	r0, [r3, #0]
 80031f4:	460c      	mov	r4, r1
 80031f6:	b118      	cbz	r0, 8003200 <__swsetup_r+0x14>
 80031f8:	6a03      	ldr	r3, [r0, #32]
 80031fa:	b90b      	cbnz	r3, 8003200 <__swsetup_r+0x14>
 80031fc:	f7ff fee0 	bl	8002fc0 <__sinit>
 8003200:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003204:	0719      	lsls	r1, r3, #28
 8003206:	d422      	bmi.n	800324e <__swsetup_r+0x62>
 8003208:	06da      	lsls	r2, r3, #27
 800320a:	d407      	bmi.n	800321c <__swsetup_r+0x30>
 800320c:	2209      	movs	r2, #9
 800320e:	602a      	str	r2, [r5, #0]
 8003210:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003214:	81a3      	strh	r3, [r4, #12]
 8003216:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800321a:	e033      	b.n	8003284 <__swsetup_r+0x98>
 800321c:	0758      	lsls	r0, r3, #29
 800321e:	d512      	bpl.n	8003246 <__swsetup_r+0x5a>
 8003220:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003222:	b141      	cbz	r1, 8003236 <__swsetup_r+0x4a>
 8003224:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003228:	4299      	cmp	r1, r3
 800322a:	d002      	beq.n	8003232 <__swsetup_r+0x46>
 800322c:	4628      	mov	r0, r5
 800322e:	f000 f8af 	bl	8003390 <_free_r>
 8003232:	2300      	movs	r3, #0
 8003234:	6363      	str	r3, [r4, #52]	@ 0x34
 8003236:	89a3      	ldrh	r3, [r4, #12]
 8003238:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800323c:	81a3      	strh	r3, [r4, #12]
 800323e:	2300      	movs	r3, #0
 8003240:	6063      	str	r3, [r4, #4]
 8003242:	6923      	ldr	r3, [r4, #16]
 8003244:	6023      	str	r3, [r4, #0]
 8003246:	89a3      	ldrh	r3, [r4, #12]
 8003248:	f043 0308 	orr.w	r3, r3, #8
 800324c:	81a3      	strh	r3, [r4, #12]
 800324e:	6923      	ldr	r3, [r4, #16]
 8003250:	b94b      	cbnz	r3, 8003266 <__swsetup_r+0x7a>
 8003252:	89a3      	ldrh	r3, [r4, #12]
 8003254:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003258:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800325c:	d003      	beq.n	8003266 <__swsetup_r+0x7a>
 800325e:	4621      	mov	r1, r4
 8003260:	4628      	mov	r0, r5
 8003262:	f000 fa5f 	bl	8003724 <__smakebuf_r>
 8003266:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800326a:	f013 0201 	ands.w	r2, r3, #1
 800326e:	d00a      	beq.n	8003286 <__swsetup_r+0x9a>
 8003270:	2200      	movs	r2, #0
 8003272:	60a2      	str	r2, [r4, #8]
 8003274:	6962      	ldr	r2, [r4, #20]
 8003276:	4252      	negs	r2, r2
 8003278:	61a2      	str	r2, [r4, #24]
 800327a:	6922      	ldr	r2, [r4, #16]
 800327c:	b942      	cbnz	r2, 8003290 <__swsetup_r+0xa4>
 800327e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003282:	d1c5      	bne.n	8003210 <__swsetup_r+0x24>
 8003284:	bd38      	pop	{r3, r4, r5, pc}
 8003286:	0799      	lsls	r1, r3, #30
 8003288:	bf58      	it	pl
 800328a:	6962      	ldrpl	r2, [r4, #20]
 800328c:	60a2      	str	r2, [r4, #8]
 800328e:	e7f4      	b.n	800327a <__swsetup_r+0x8e>
 8003290:	2000      	movs	r0, #0
 8003292:	e7f7      	b.n	8003284 <__swsetup_r+0x98>
 8003294:	20000018 	.word	0x20000018

08003298 <memset>:
 8003298:	4402      	add	r2, r0
 800329a:	4603      	mov	r3, r0
 800329c:	4293      	cmp	r3, r2
 800329e:	d100      	bne.n	80032a2 <memset+0xa>
 80032a0:	4770      	bx	lr
 80032a2:	f803 1b01 	strb.w	r1, [r3], #1
 80032a6:	e7f9      	b.n	800329c <memset+0x4>

080032a8 <_close_r>:
 80032a8:	b538      	push	{r3, r4, r5, lr}
 80032aa:	4d06      	ldr	r5, [pc, #24]	@ (80032c4 <_close_r+0x1c>)
 80032ac:	2300      	movs	r3, #0
 80032ae:	4604      	mov	r4, r0
 80032b0:	4608      	mov	r0, r1
 80032b2:	602b      	str	r3, [r5, #0]
 80032b4:	f7fd fbb0 	bl	8000a18 <_close>
 80032b8:	1c43      	adds	r3, r0, #1
 80032ba:	d102      	bne.n	80032c2 <_close_r+0x1a>
 80032bc:	682b      	ldr	r3, [r5, #0]
 80032be:	b103      	cbz	r3, 80032c2 <_close_r+0x1a>
 80032c0:	6023      	str	r3, [r4, #0]
 80032c2:	bd38      	pop	{r3, r4, r5, pc}
 80032c4:	2000025c 	.word	0x2000025c

080032c8 <_lseek_r>:
 80032c8:	b538      	push	{r3, r4, r5, lr}
 80032ca:	4d07      	ldr	r5, [pc, #28]	@ (80032e8 <_lseek_r+0x20>)
 80032cc:	4604      	mov	r4, r0
 80032ce:	4608      	mov	r0, r1
 80032d0:	4611      	mov	r1, r2
 80032d2:	2200      	movs	r2, #0
 80032d4:	602a      	str	r2, [r5, #0]
 80032d6:	461a      	mov	r2, r3
 80032d8:	f7fd fbc5 	bl	8000a66 <_lseek>
 80032dc:	1c43      	adds	r3, r0, #1
 80032de:	d102      	bne.n	80032e6 <_lseek_r+0x1e>
 80032e0:	682b      	ldr	r3, [r5, #0]
 80032e2:	b103      	cbz	r3, 80032e6 <_lseek_r+0x1e>
 80032e4:	6023      	str	r3, [r4, #0]
 80032e6:	bd38      	pop	{r3, r4, r5, pc}
 80032e8:	2000025c 	.word	0x2000025c

080032ec <_read_r>:
 80032ec:	b538      	push	{r3, r4, r5, lr}
 80032ee:	4d07      	ldr	r5, [pc, #28]	@ (800330c <_read_r+0x20>)
 80032f0:	4604      	mov	r4, r0
 80032f2:	4608      	mov	r0, r1
 80032f4:	4611      	mov	r1, r2
 80032f6:	2200      	movs	r2, #0
 80032f8:	602a      	str	r2, [r5, #0]
 80032fa:	461a      	mov	r2, r3
 80032fc:	f7fd fb6f 	bl	80009de <_read>
 8003300:	1c43      	adds	r3, r0, #1
 8003302:	d102      	bne.n	800330a <_read_r+0x1e>
 8003304:	682b      	ldr	r3, [r5, #0]
 8003306:	b103      	cbz	r3, 800330a <_read_r+0x1e>
 8003308:	6023      	str	r3, [r4, #0]
 800330a:	bd38      	pop	{r3, r4, r5, pc}
 800330c:	2000025c 	.word	0x2000025c

08003310 <_write_r>:
 8003310:	b538      	push	{r3, r4, r5, lr}
 8003312:	4d07      	ldr	r5, [pc, #28]	@ (8003330 <_write_r+0x20>)
 8003314:	4604      	mov	r4, r0
 8003316:	4608      	mov	r0, r1
 8003318:	4611      	mov	r1, r2
 800331a:	2200      	movs	r2, #0
 800331c:	602a      	str	r2, [r5, #0]
 800331e:	461a      	mov	r2, r3
 8003320:	f7fd f919 	bl	8000556 <_write>
 8003324:	1c43      	adds	r3, r0, #1
 8003326:	d102      	bne.n	800332e <_write_r+0x1e>
 8003328:	682b      	ldr	r3, [r5, #0]
 800332a:	b103      	cbz	r3, 800332e <_write_r+0x1e>
 800332c:	6023      	str	r3, [r4, #0]
 800332e:	bd38      	pop	{r3, r4, r5, pc}
 8003330:	2000025c 	.word	0x2000025c

08003334 <__errno>:
 8003334:	4b01      	ldr	r3, [pc, #4]	@ (800333c <__errno+0x8>)
 8003336:	6818      	ldr	r0, [r3, #0]
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	20000018 	.word	0x20000018

08003340 <__libc_init_array>:
 8003340:	b570      	push	{r4, r5, r6, lr}
 8003342:	4d0d      	ldr	r5, [pc, #52]	@ (8003378 <__libc_init_array+0x38>)
 8003344:	4c0d      	ldr	r4, [pc, #52]	@ (800337c <__libc_init_array+0x3c>)
 8003346:	1b64      	subs	r4, r4, r5
 8003348:	10a4      	asrs	r4, r4, #2
 800334a:	2600      	movs	r6, #0
 800334c:	42a6      	cmp	r6, r4
 800334e:	d109      	bne.n	8003364 <__libc_init_array+0x24>
 8003350:	4d0b      	ldr	r5, [pc, #44]	@ (8003380 <__libc_init_array+0x40>)
 8003352:	4c0c      	ldr	r4, [pc, #48]	@ (8003384 <__libc_init_array+0x44>)
 8003354:	f000 fa54 	bl	8003800 <_init>
 8003358:	1b64      	subs	r4, r4, r5
 800335a:	10a4      	asrs	r4, r4, #2
 800335c:	2600      	movs	r6, #0
 800335e:	42a6      	cmp	r6, r4
 8003360:	d105      	bne.n	800336e <__libc_init_array+0x2e>
 8003362:	bd70      	pop	{r4, r5, r6, pc}
 8003364:	f855 3b04 	ldr.w	r3, [r5], #4
 8003368:	4798      	blx	r3
 800336a:	3601      	adds	r6, #1
 800336c:	e7ee      	b.n	800334c <__libc_init_array+0xc>
 800336e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003372:	4798      	blx	r3
 8003374:	3601      	adds	r6, #1
 8003376:	e7f2      	b.n	800335e <__libc_init_array+0x1e>
 8003378:	080038f0 	.word	0x080038f0
 800337c:	080038f0 	.word	0x080038f0
 8003380:	080038f0 	.word	0x080038f0
 8003384:	080038f4 	.word	0x080038f4

08003388 <__retarget_lock_init_recursive>:
 8003388:	4770      	bx	lr

0800338a <__retarget_lock_acquire_recursive>:
 800338a:	4770      	bx	lr

0800338c <__retarget_lock_release_recursive>:
 800338c:	4770      	bx	lr
	...

08003390 <_free_r>:
 8003390:	b538      	push	{r3, r4, r5, lr}
 8003392:	4605      	mov	r5, r0
 8003394:	2900      	cmp	r1, #0
 8003396:	d041      	beq.n	800341c <_free_r+0x8c>
 8003398:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800339c:	1f0c      	subs	r4, r1, #4
 800339e:	2b00      	cmp	r3, #0
 80033a0:	bfb8      	it	lt
 80033a2:	18e4      	addlt	r4, r4, r3
 80033a4:	f000 f8e0 	bl	8003568 <__malloc_lock>
 80033a8:	4a1d      	ldr	r2, [pc, #116]	@ (8003420 <_free_r+0x90>)
 80033aa:	6813      	ldr	r3, [r2, #0]
 80033ac:	b933      	cbnz	r3, 80033bc <_free_r+0x2c>
 80033ae:	6063      	str	r3, [r4, #4]
 80033b0:	6014      	str	r4, [r2, #0]
 80033b2:	4628      	mov	r0, r5
 80033b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80033b8:	f000 b8dc 	b.w	8003574 <__malloc_unlock>
 80033bc:	42a3      	cmp	r3, r4
 80033be:	d908      	bls.n	80033d2 <_free_r+0x42>
 80033c0:	6820      	ldr	r0, [r4, #0]
 80033c2:	1821      	adds	r1, r4, r0
 80033c4:	428b      	cmp	r3, r1
 80033c6:	bf01      	itttt	eq
 80033c8:	6819      	ldreq	r1, [r3, #0]
 80033ca:	685b      	ldreq	r3, [r3, #4]
 80033cc:	1809      	addeq	r1, r1, r0
 80033ce:	6021      	streq	r1, [r4, #0]
 80033d0:	e7ed      	b.n	80033ae <_free_r+0x1e>
 80033d2:	461a      	mov	r2, r3
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	b10b      	cbz	r3, 80033dc <_free_r+0x4c>
 80033d8:	42a3      	cmp	r3, r4
 80033da:	d9fa      	bls.n	80033d2 <_free_r+0x42>
 80033dc:	6811      	ldr	r1, [r2, #0]
 80033de:	1850      	adds	r0, r2, r1
 80033e0:	42a0      	cmp	r0, r4
 80033e2:	d10b      	bne.n	80033fc <_free_r+0x6c>
 80033e4:	6820      	ldr	r0, [r4, #0]
 80033e6:	4401      	add	r1, r0
 80033e8:	1850      	adds	r0, r2, r1
 80033ea:	4283      	cmp	r3, r0
 80033ec:	6011      	str	r1, [r2, #0]
 80033ee:	d1e0      	bne.n	80033b2 <_free_r+0x22>
 80033f0:	6818      	ldr	r0, [r3, #0]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	6053      	str	r3, [r2, #4]
 80033f6:	4408      	add	r0, r1
 80033f8:	6010      	str	r0, [r2, #0]
 80033fa:	e7da      	b.n	80033b2 <_free_r+0x22>
 80033fc:	d902      	bls.n	8003404 <_free_r+0x74>
 80033fe:	230c      	movs	r3, #12
 8003400:	602b      	str	r3, [r5, #0]
 8003402:	e7d6      	b.n	80033b2 <_free_r+0x22>
 8003404:	6820      	ldr	r0, [r4, #0]
 8003406:	1821      	adds	r1, r4, r0
 8003408:	428b      	cmp	r3, r1
 800340a:	bf04      	itt	eq
 800340c:	6819      	ldreq	r1, [r3, #0]
 800340e:	685b      	ldreq	r3, [r3, #4]
 8003410:	6063      	str	r3, [r4, #4]
 8003412:	bf04      	itt	eq
 8003414:	1809      	addeq	r1, r1, r0
 8003416:	6021      	streq	r1, [r4, #0]
 8003418:	6054      	str	r4, [r2, #4]
 800341a:	e7ca      	b.n	80033b2 <_free_r+0x22>
 800341c:	bd38      	pop	{r3, r4, r5, pc}
 800341e:	bf00      	nop
 8003420:	20000268 	.word	0x20000268

08003424 <sbrk_aligned>:
 8003424:	b570      	push	{r4, r5, r6, lr}
 8003426:	4e0f      	ldr	r6, [pc, #60]	@ (8003464 <sbrk_aligned+0x40>)
 8003428:	460c      	mov	r4, r1
 800342a:	6831      	ldr	r1, [r6, #0]
 800342c:	4605      	mov	r5, r0
 800342e:	b911      	cbnz	r1, 8003436 <sbrk_aligned+0x12>
 8003430:	f000 f9d6 	bl	80037e0 <_sbrk_r>
 8003434:	6030      	str	r0, [r6, #0]
 8003436:	4621      	mov	r1, r4
 8003438:	4628      	mov	r0, r5
 800343a:	f000 f9d1 	bl	80037e0 <_sbrk_r>
 800343e:	1c43      	adds	r3, r0, #1
 8003440:	d103      	bne.n	800344a <sbrk_aligned+0x26>
 8003442:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003446:	4620      	mov	r0, r4
 8003448:	bd70      	pop	{r4, r5, r6, pc}
 800344a:	1cc4      	adds	r4, r0, #3
 800344c:	f024 0403 	bic.w	r4, r4, #3
 8003450:	42a0      	cmp	r0, r4
 8003452:	d0f8      	beq.n	8003446 <sbrk_aligned+0x22>
 8003454:	1a21      	subs	r1, r4, r0
 8003456:	4628      	mov	r0, r5
 8003458:	f000 f9c2 	bl	80037e0 <_sbrk_r>
 800345c:	3001      	adds	r0, #1
 800345e:	d1f2      	bne.n	8003446 <sbrk_aligned+0x22>
 8003460:	e7ef      	b.n	8003442 <sbrk_aligned+0x1e>
 8003462:	bf00      	nop
 8003464:	20000264 	.word	0x20000264

08003468 <_malloc_r>:
 8003468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800346c:	1ccd      	adds	r5, r1, #3
 800346e:	f025 0503 	bic.w	r5, r5, #3
 8003472:	3508      	adds	r5, #8
 8003474:	2d0c      	cmp	r5, #12
 8003476:	bf38      	it	cc
 8003478:	250c      	movcc	r5, #12
 800347a:	2d00      	cmp	r5, #0
 800347c:	4606      	mov	r6, r0
 800347e:	db01      	blt.n	8003484 <_malloc_r+0x1c>
 8003480:	42a9      	cmp	r1, r5
 8003482:	d904      	bls.n	800348e <_malloc_r+0x26>
 8003484:	230c      	movs	r3, #12
 8003486:	6033      	str	r3, [r6, #0]
 8003488:	2000      	movs	r0, #0
 800348a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800348e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003564 <_malloc_r+0xfc>
 8003492:	f000 f869 	bl	8003568 <__malloc_lock>
 8003496:	f8d8 3000 	ldr.w	r3, [r8]
 800349a:	461c      	mov	r4, r3
 800349c:	bb44      	cbnz	r4, 80034f0 <_malloc_r+0x88>
 800349e:	4629      	mov	r1, r5
 80034a0:	4630      	mov	r0, r6
 80034a2:	f7ff ffbf 	bl	8003424 <sbrk_aligned>
 80034a6:	1c43      	adds	r3, r0, #1
 80034a8:	4604      	mov	r4, r0
 80034aa:	d158      	bne.n	800355e <_malloc_r+0xf6>
 80034ac:	f8d8 4000 	ldr.w	r4, [r8]
 80034b0:	4627      	mov	r7, r4
 80034b2:	2f00      	cmp	r7, #0
 80034b4:	d143      	bne.n	800353e <_malloc_r+0xd6>
 80034b6:	2c00      	cmp	r4, #0
 80034b8:	d04b      	beq.n	8003552 <_malloc_r+0xea>
 80034ba:	6823      	ldr	r3, [r4, #0]
 80034bc:	4639      	mov	r1, r7
 80034be:	4630      	mov	r0, r6
 80034c0:	eb04 0903 	add.w	r9, r4, r3
 80034c4:	f000 f98c 	bl	80037e0 <_sbrk_r>
 80034c8:	4581      	cmp	r9, r0
 80034ca:	d142      	bne.n	8003552 <_malloc_r+0xea>
 80034cc:	6821      	ldr	r1, [r4, #0]
 80034ce:	1a6d      	subs	r5, r5, r1
 80034d0:	4629      	mov	r1, r5
 80034d2:	4630      	mov	r0, r6
 80034d4:	f7ff ffa6 	bl	8003424 <sbrk_aligned>
 80034d8:	3001      	adds	r0, #1
 80034da:	d03a      	beq.n	8003552 <_malloc_r+0xea>
 80034dc:	6823      	ldr	r3, [r4, #0]
 80034de:	442b      	add	r3, r5
 80034e0:	6023      	str	r3, [r4, #0]
 80034e2:	f8d8 3000 	ldr.w	r3, [r8]
 80034e6:	685a      	ldr	r2, [r3, #4]
 80034e8:	bb62      	cbnz	r2, 8003544 <_malloc_r+0xdc>
 80034ea:	f8c8 7000 	str.w	r7, [r8]
 80034ee:	e00f      	b.n	8003510 <_malloc_r+0xa8>
 80034f0:	6822      	ldr	r2, [r4, #0]
 80034f2:	1b52      	subs	r2, r2, r5
 80034f4:	d420      	bmi.n	8003538 <_malloc_r+0xd0>
 80034f6:	2a0b      	cmp	r2, #11
 80034f8:	d917      	bls.n	800352a <_malloc_r+0xc2>
 80034fa:	1961      	adds	r1, r4, r5
 80034fc:	42a3      	cmp	r3, r4
 80034fe:	6025      	str	r5, [r4, #0]
 8003500:	bf18      	it	ne
 8003502:	6059      	strne	r1, [r3, #4]
 8003504:	6863      	ldr	r3, [r4, #4]
 8003506:	bf08      	it	eq
 8003508:	f8c8 1000 	streq.w	r1, [r8]
 800350c:	5162      	str	r2, [r4, r5]
 800350e:	604b      	str	r3, [r1, #4]
 8003510:	4630      	mov	r0, r6
 8003512:	f000 f82f 	bl	8003574 <__malloc_unlock>
 8003516:	f104 000b 	add.w	r0, r4, #11
 800351a:	1d23      	adds	r3, r4, #4
 800351c:	f020 0007 	bic.w	r0, r0, #7
 8003520:	1ac2      	subs	r2, r0, r3
 8003522:	bf1c      	itt	ne
 8003524:	1a1b      	subne	r3, r3, r0
 8003526:	50a3      	strne	r3, [r4, r2]
 8003528:	e7af      	b.n	800348a <_malloc_r+0x22>
 800352a:	6862      	ldr	r2, [r4, #4]
 800352c:	42a3      	cmp	r3, r4
 800352e:	bf0c      	ite	eq
 8003530:	f8c8 2000 	streq.w	r2, [r8]
 8003534:	605a      	strne	r2, [r3, #4]
 8003536:	e7eb      	b.n	8003510 <_malloc_r+0xa8>
 8003538:	4623      	mov	r3, r4
 800353a:	6864      	ldr	r4, [r4, #4]
 800353c:	e7ae      	b.n	800349c <_malloc_r+0x34>
 800353e:	463c      	mov	r4, r7
 8003540:	687f      	ldr	r7, [r7, #4]
 8003542:	e7b6      	b.n	80034b2 <_malloc_r+0x4a>
 8003544:	461a      	mov	r2, r3
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	42a3      	cmp	r3, r4
 800354a:	d1fb      	bne.n	8003544 <_malloc_r+0xdc>
 800354c:	2300      	movs	r3, #0
 800354e:	6053      	str	r3, [r2, #4]
 8003550:	e7de      	b.n	8003510 <_malloc_r+0xa8>
 8003552:	230c      	movs	r3, #12
 8003554:	6033      	str	r3, [r6, #0]
 8003556:	4630      	mov	r0, r6
 8003558:	f000 f80c 	bl	8003574 <__malloc_unlock>
 800355c:	e794      	b.n	8003488 <_malloc_r+0x20>
 800355e:	6005      	str	r5, [r0, #0]
 8003560:	e7d6      	b.n	8003510 <_malloc_r+0xa8>
 8003562:	bf00      	nop
 8003564:	20000268 	.word	0x20000268

08003568 <__malloc_lock>:
 8003568:	4801      	ldr	r0, [pc, #4]	@ (8003570 <__malloc_lock+0x8>)
 800356a:	f7ff bf0e 	b.w	800338a <__retarget_lock_acquire_recursive>
 800356e:	bf00      	nop
 8003570:	20000260 	.word	0x20000260

08003574 <__malloc_unlock>:
 8003574:	4801      	ldr	r0, [pc, #4]	@ (800357c <__malloc_unlock+0x8>)
 8003576:	f7ff bf09 	b.w	800338c <__retarget_lock_release_recursive>
 800357a:	bf00      	nop
 800357c:	20000260 	.word	0x20000260

08003580 <__sflush_r>:
 8003580:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003584:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003588:	0716      	lsls	r6, r2, #28
 800358a:	4605      	mov	r5, r0
 800358c:	460c      	mov	r4, r1
 800358e:	d454      	bmi.n	800363a <__sflush_r+0xba>
 8003590:	684b      	ldr	r3, [r1, #4]
 8003592:	2b00      	cmp	r3, #0
 8003594:	dc02      	bgt.n	800359c <__sflush_r+0x1c>
 8003596:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003598:	2b00      	cmp	r3, #0
 800359a:	dd48      	ble.n	800362e <__sflush_r+0xae>
 800359c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800359e:	2e00      	cmp	r6, #0
 80035a0:	d045      	beq.n	800362e <__sflush_r+0xae>
 80035a2:	2300      	movs	r3, #0
 80035a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80035a8:	682f      	ldr	r7, [r5, #0]
 80035aa:	6a21      	ldr	r1, [r4, #32]
 80035ac:	602b      	str	r3, [r5, #0]
 80035ae:	d030      	beq.n	8003612 <__sflush_r+0x92>
 80035b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80035b2:	89a3      	ldrh	r3, [r4, #12]
 80035b4:	0759      	lsls	r1, r3, #29
 80035b6:	d505      	bpl.n	80035c4 <__sflush_r+0x44>
 80035b8:	6863      	ldr	r3, [r4, #4]
 80035ba:	1ad2      	subs	r2, r2, r3
 80035bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80035be:	b10b      	cbz	r3, 80035c4 <__sflush_r+0x44>
 80035c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80035c2:	1ad2      	subs	r2, r2, r3
 80035c4:	2300      	movs	r3, #0
 80035c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80035c8:	6a21      	ldr	r1, [r4, #32]
 80035ca:	4628      	mov	r0, r5
 80035cc:	47b0      	blx	r6
 80035ce:	1c43      	adds	r3, r0, #1
 80035d0:	89a3      	ldrh	r3, [r4, #12]
 80035d2:	d106      	bne.n	80035e2 <__sflush_r+0x62>
 80035d4:	6829      	ldr	r1, [r5, #0]
 80035d6:	291d      	cmp	r1, #29
 80035d8:	d82b      	bhi.n	8003632 <__sflush_r+0xb2>
 80035da:	4a2a      	ldr	r2, [pc, #168]	@ (8003684 <__sflush_r+0x104>)
 80035dc:	410a      	asrs	r2, r1
 80035de:	07d6      	lsls	r6, r2, #31
 80035e0:	d427      	bmi.n	8003632 <__sflush_r+0xb2>
 80035e2:	2200      	movs	r2, #0
 80035e4:	6062      	str	r2, [r4, #4]
 80035e6:	04d9      	lsls	r1, r3, #19
 80035e8:	6922      	ldr	r2, [r4, #16]
 80035ea:	6022      	str	r2, [r4, #0]
 80035ec:	d504      	bpl.n	80035f8 <__sflush_r+0x78>
 80035ee:	1c42      	adds	r2, r0, #1
 80035f0:	d101      	bne.n	80035f6 <__sflush_r+0x76>
 80035f2:	682b      	ldr	r3, [r5, #0]
 80035f4:	b903      	cbnz	r3, 80035f8 <__sflush_r+0x78>
 80035f6:	6560      	str	r0, [r4, #84]	@ 0x54
 80035f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80035fa:	602f      	str	r7, [r5, #0]
 80035fc:	b1b9      	cbz	r1, 800362e <__sflush_r+0xae>
 80035fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003602:	4299      	cmp	r1, r3
 8003604:	d002      	beq.n	800360c <__sflush_r+0x8c>
 8003606:	4628      	mov	r0, r5
 8003608:	f7ff fec2 	bl	8003390 <_free_r>
 800360c:	2300      	movs	r3, #0
 800360e:	6363      	str	r3, [r4, #52]	@ 0x34
 8003610:	e00d      	b.n	800362e <__sflush_r+0xae>
 8003612:	2301      	movs	r3, #1
 8003614:	4628      	mov	r0, r5
 8003616:	47b0      	blx	r6
 8003618:	4602      	mov	r2, r0
 800361a:	1c50      	adds	r0, r2, #1
 800361c:	d1c9      	bne.n	80035b2 <__sflush_r+0x32>
 800361e:	682b      	ldr	r3, [r5, #0]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d0c6      	beq.n	80035b2 <__sflush_r+0x32>
 8003624:	2b1d      	cmp	r3, #29
 8003626:	d001      	beq.n	800362c <__sflush_r+0xac>
 8003628:	2b16      	cmp	r3, #22
 800362a:	d11e      	bne.n	800366a <__sflush_r+0xea>
 800362c:	602f      	str	r7, [r5, #0]
 800362e:	2000      	movs	r0, #0
 8003630:	e022      	b.n	8003678 <__sflush_r+0xf8>
 8003632:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003636:	b21b      	sxth	r3, r3
 8003638:	e01b      	b.n	8003672 <__sflush_r+0xf2>
 800363a:	690f      	ldr	r7, [r1, #16]
 800363c:	2f00      	cmp	r7, #0
 800363e:	d0f6      	beq.n	800362e <__sflush_r+0xae>
 8003640:	0793      	lsls	r3, r2, #30
 8003642:	680e      	ldr	r6, [r1, #0]
 8003644:	bf08      	it	eq
 8003646:	694b      	ldreq	r3, [r1, #20]
 8003648:	600f      	str	r7, [r1, #0]
 800364a:	bf18      	it	ne
 800364c:	2300      	movne	r3, #0
 800364e:	eba6 0807 	sub.w	r8, r6, r7
 8003652:	608b      	str	r3, [r1, #8]
 8003654:	f1b8 0f00 	cmp.w	r8, #0
 8003658:	dde9      	ble.n	800362e <__sflush_r+0xae>
 800365a:	6a21      	ldr	r1, [r4, #32]
 800365c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800365e:	4643      	mov	r3, r8
 8003660:	463a      	mov	r2, r7
 8003662:	4628      	mov	r0, r5
 8003664:	47b0      	blx	r6
 8003666:	2800      	cmp	r0, #0
 8003668:	dc08      	bgt.n	800367c <__sflush_r+0xfc>
 800366a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800366e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003672:	81a3      	strh	r3, [r4, #12]
 8003674:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003678:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800367c:	4407      	add	r7, r0
 800367e:	eba8 0800 	sub.w	r8, r8, r0
 8003682:	e7e7      	b.n	8003654 <__sflush_r+0xd4>
 8003684:	dfbffffe 	.word	0xdfbffffe

08003688 <_fflush_r>:
 8003688:	b538      	push	{r3, r4, r5, lr}
 800368a:	690b      	ldr	r3, [r1, #16]
 800368c:	4605      	mov	r5, r0
 800368e:	460c      	mov	r4, r1
 8003690:	b913      	cbnz	r3, 8003698 <_fflush_r+0x10>
 8003692:	2500      	movs	r5, #0
 8003694:	4628      	mov	r0, r5
 8003696:	bd38      	pop	{r3, r4, r5, pc}
 8003698:	b118      	cbz	r0, 80036a2 <_fflush_r+0x1a>
 800369a:	6a03      	ldr	r3, [r0, #32]
 800369c:	b90b      	cbnz	r3, 80036a2 <_fflush_r+0x1a>
 800369e:	f7ff fc8f 	bl	8002fc0 <__sinit>
 80036a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d0f3      	beq.n	8003692 <_fflush_r+0xa>
 80036aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80036ac:	07d0      	lsls	r0, r2, #31
 80036ae:	d404      	bmi.n	80036ba <_fflush_r+0x32>
 80036b0:	0599      	lsls	r1, r3, #22
 80036b2:	d402      	bmi.n	80036ba <_fflush_r+0x32>
 80036b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80036b6:	f7ff fe68 	bl	800338a <__retarget_lock_acquire_recursive>
 80036ba:	4628      	mov	r0, r5
 80036bc:	4621      	mov	r1, r4
 80036be:	f7ff ff5f 	bl	8003580 <__sflush_r>
 80036c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80036c4:	07da      	lsls	r2, r3, #31
 80036c6:	4605      	mov	r5, r0
 80036c8:	d4e4      	bmi.n	8003694 <_fflush_r+0xc>
 80036ca:	89a3      	ldrh	r3, [r4, #12]
 80036cc:	059b      	lsls	r3, r3, #22
 80036ce:	d4e1      	bmi.n	8003694 <_fflush_r+0xc>
 80036d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80036d2:	f7ff fe5b 	bl	800338c <__retarget_lock_release_recursive>
 80036d6:	e7dd      	b.n	8003694 <_fflush_r+0xc>

080036d8 <__swhatbuf_r>:
 80036d8:	b570      	push	{r4, r5, r6, lr}
 80036da:	460c      	mov	r4, r1
 80036dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036e0:	2900      	cmp	r1, #0
 80036e2:	b096      	sub	sp, #88	@ 0x58
 80036e4:	4615      	mov	r5, r2
 80036e6:	461e      	mov	r6, r3
 80036e8:	da0d      	bge.n	8003706 <__swhatbuf_r+0x2e>
 80036ea:	89a3      	ldrh	r3, [r4, #12]
 80036ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80036f0:	f04f 0100 	mov.w	r1, #0
 80036f4:	bf14      	ite	ne
 80036f6:	2340      	movne	r3, #64	@ 0x40
 80036f8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80036fc:	2000      	movs	r0, #0
 80036fe:	6031      	str	r1, [r6, #0]
 8003700:	602b      	str	r3, [r5, #0]
 8003702:	b016      	add	sp, #88	@ 0x58
 8003704:	bd70      	pop	{r4, r5, r6, pc}
 8003706:	466a      	mov	r2, sp
 8003708:	f000 f848 	bl	800379c <_fstat_r>
 800370c:	2800      	cmp	r0, #0
 800370e:	dbec      	blt.n	80036ea <__swhatbuf_r+0x12>
 8003710:	9901      	ldr	r1, [sp, #4]
 8003712:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003716:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800371a:	4259      	negs	r1, r3
 800371c:	4159      	adcs	r1, r3
 800371e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003722:	e7eb      	b.n	80036fc <__swhatbuf_r+0x24>

08003724 <__smakebuf_r>:
 8003724:	898b      	ldrh	r3, [r1, #12]
 8003726:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003728:	079d      	lsls	r5, r3, #30
 800372a:	4606      	mov	r6, r0
 800372c:	460c      	mov	r4, r1
 800372e:	d507      	bpl.n	8003740 <__smakebuf_r+0x1c>
 8003730:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003734:	6023      	str	r3, [r4, #0]
 8003736:	6123      	str	r3, [r4, #16]
 8003738:	2301      	movs	r3, #1
 800373a:	6163      	str	r3, [r4, #20]
 800373c:	b003      	add	sp, #12
 800373e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003740:	ab01      	add	r3, sp, #4
 8003742:	466a      	mov	r2, sp
 8003744:	f7ff ffc8 	bl	80036d8 <__swhatbuf_r>
 8003748:	9f00      	ldr	r7, [sp, #0]
 800374a:	4605      	mov	r5, r0
 800374c:	4639      	mov	r1, r7
 800374e:	4630      	mov	r0, r6
 8003750:	f7ff fe8a 	bl	8003468 <_malloc_r>
 8003754:	b948      	cbnz	r0, 800376a <__smakebuf_r+0x46>
 8003756:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800375a:	059a      	lsls	r2, r3, #22
 800375c:	d4ee      	bmi.n	800373c <__smakebuf_r+0x18>
 800375e:	f023 0303 	bic.w	r3, r3, #3
 8003762:	f043 0302 	orr.w	r3, r3, #2
 8003766:	81a3      	strh	r3, [r4, #12]
 8003768:	e7e2      	b.n	8003730 <__smakebuf_r+0xc>
 800376a:	89a3      	ldrh	r3, [r4, #12]
 800376c:	6020      	str	r0, [r4, #0]
 800376e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003772:	81a3      	strh	r3, [r4, #12]
 8003774:	9b01      	ldr	r3, [sp, #4]
 8003776:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800377a:	b15b      	cbz	r3, 8003794 <__smakebuf_r+0x70>
 800377c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003780:	4630      	mov	r0, r6
 8003782:	f000 f81d 	bl	80037c0 <_isatty_r>
 8003786:	b128      	cbz	r0, 8003794 <__smakebuf_r+0x70>
 8003788:	89a3      	ldrh	r3, [r4, #12]
 800378a:	f023 0303 	bic.w	r3, r3, #3
 800378e:	f043 0301 	orr.w	r3, r3, #1
 8003792:	81a3      	strh	r3, [r4, #12]
 8003794:	89a3      	ldrh	r3, [r4, #12]
 8003796:	431d      	orrs	r5, r3
 8003798:	81a5      	strh	r5, [r4, #12]
 800379a:	e7cf      	b.n	800373c <__smakebuf_r+0x18>

0800379c <_fstat_r>:
 800379c:	b538      	push	{r3, r4, r5, lr}
 800379e:	4d07      	ldr	r5, [pc, #28]	@ (80037bc <_fstat_r+0x20>)
 80037a0:	2300      	movs	r3, #0
 80037a2:	4604      	mov	r4, r0
 80037a4:	4608      	mov	r0, r1
 80037a6:	4611      	mov	r1, r2
 80037a8:	602b      	str	r3, [r5, #0]
 80037aa:	f7fd f941 	bl	8000a30 <_fstat>
 80037ae:	1c43      	adds	r3, r0, #1
 80037b0:	d102      	bne.n	80037b8 <_fstat_r+0x1c>
 80037b2:	682b      	ldr	r3, [r5, #0]
 80037b4:	b103      	cbz	r3, 80037b8 <_fstat_r+0x1c>
 80037b6:	6023      	str	r3, [r4, #0]
 80037b8:	bd38      	pop	{r3, r4, r5, pc}
 80037ba:	bf00      	nop
 80037bc:	2000025c 	.word	0x2000025c

080037c0 <_isatty_r>:
 80037c0:	b538      	push	{r3, r4, r5, lr}
 80037c2:	4d06      	ldr	r5, [pc, #24]	@ (80037dc <_isatty_r+0x1c>)
 80037c4:	2300      	movs	r3, #0
 80037c6:	4604      	mov	r4, r0
 80037c8:	4608      	mov	r0, r1
 80037ca:	602b      	str	r3, [r5, #0]
 80037cc:	f7fd f940 	bl	8000a50 <_isatty>
 80037d0:	1c43      	adds	r3, r0, #1
 80037d2:	d102      	bne.n	80037da <_isatty_r+0x1a>
 80037d4:	682b      	ldr	r3, [r5, #0]
 80037d6:	b103      	cbz	r3, 80037da <_isatty_r+0x1a>
 80037d8:	6023      	str	r3, [r4, #0]
 80037da:	bd38      	pop	{r3, r4, r5, pc}
 80037dc:	2000025c 	.word	0x2000025c

080037e0 <_sbrk_r>:
 80037e0:	b538      	push	{r3, r4, r5, lr}
 80037e2:	4d06      	ldr	r5, [pc, #24]	@ (80037fc <_sbrk_r+0x1c>)
 80037e4:	2300      	movs	r3, #0
 80037e6:	4604      	mov	r4, r0
 80037e8:	4608      	mov	r0, r1
 80037ea:	602b      	str	r3, [r5, #0]
 80037ec:	f7fd f948 	bl	8000a80 <_sbrk>
 80037f0:	1c43      	adds	r3, r0, #1
 80037f2:	d102      	bne.n	80037fa <_sbrk_r+0x1a>
 80037f4:	682b      	ldr	r3, [r5, #0]
 80037f6:	b103      	cbz	r3, 80037fa <_sbrk_r+0x1a>
 80037f8:	6023      	str	r3, [r4, #0]
 80037fa:	bd38      	pop	{r3, r4, r5, pc}
 80037fc:	2000025c 	.word	0x2000025c

08003800 <_init>:
 8003800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003802:	bf00      	nop
 8003804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003806:	bc08      	pop	{r3}
 8003808:	469e      	mov	lr, r3
 800380a:	4770      	bx	lr

0800380c <_fini>:
 800380c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800380e:	bf00      	nop
 8003810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003812:	bc08      	pop	{r3}
 8003814:	469e      	mov	lr, r3
 8003816:	4770      	bx	lr
