# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:46:07 on Sep 18,2025
# vlog -reportprogress 300 RCA_FH.v "+acc" 
# -- Compiling module FA_FH
# -- Compiling module RCA_FH
# -- Compiling module RCA_FH_tb
# 
# Top level modules:
# 	RCA_FH_tb
# End time: 13:46:07 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim RCA_FH_tb 
# Start time: 13:46:07 on Sep 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.RCA_FH_tb(fast)
# Loading work.RCA_FH(fast)
# Loading work.FA_FH(fast)
# ** Warning: No matching channel descriptor '2' found.  Ignoring the write into the invalid channel.
#    Time: 0 ns  Iteration: 0  Instance: /RCA_FH_tb
# ** Warning: No matching channel descriptor '4' found.  Ignoring the write into the invalid channel.
#    Time: 0 ns  Iteration: 0  Instance: /RCA_FH_tb
# End time: 13:46:14 on Sep 18,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -debugDB RCA_FH_tb 
# Start time: 13:46:14 on Sep 18,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.RCA_FH_tb(fast)
# Loading work.RCA_FH(fast)
# Loading work.FA_FH(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:46:58 on Sep 18,2025
# vlog -reportprogress 300 RCA_FH.v "+acc" 
# -- Compiling module FA_FH
# -- Compiling module RCA_FH
# -- Compiling module RCA_FH_tb
# 
# Top level modules:
# 	RCA_FH_tb
# End time: 13:46:58 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:46:59 on Sep 18,2025, Elapsed time: 0:00:45
# Errors: 0, Warnings: 2
# vsim RCA_FH_tb 
# Start time: 13:46:59 on Sep 18,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RCA_FH_tb(fast)
# Loading work.RCA_FH(fast)
# Loading work.FA_FH(fast)
# ** Warning: No matching channel descriptor '2' found.  Ignoring the write into the invalid channel.
#    Time: 0 ns  Iteration: 0  Instance: /RCA_FH_tb
# ** Warning: No matching channel descriptor '4' found.  Ignoring the write into the invalid channel.
#    Time: 0 ns  Iteration: 0  Instance: /RCA_FH_tb
# End time: 13:47:03 on Sep 18,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# vsim -debugDB RCA_FH_tb 
# Start time: 13:47:03 on Sep 18,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.RCA_FH_tb(fast)
# Loading work.RCA_FH(fast)
# Loading work.FA_FH(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:50:40 on Sep 18,2025
# vlog -reportprogress 300 RCA_FH.v "+acc" 
# -- Compiling module FA_FH
# -- Compiling module RCA_FH
# -- Compiling module RCA_FH_tb
# 
# Top level modules:
# 	RCA_FH_tb
# End time: 13:50:40 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:50:42 on Sep 18,2025, Elapsed time: 0:03:39
# Errors: 0, Warnings: 0
# vsim RCA_FH_tb 
# Start time: 13:50:42 on Sep 18,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RCA_FH_tb(fast)
# Loading work.RCA_FH(fast)
# Loading work.FA_FH(fast)
# ** Warning: No matching channel descriptor '2' found.  Ignoring the write into the invalid channel.
#    Time: 0 ns  Iteration: 0  Instance: /RCA_FH_tb
# ** Warning: No matching channel descriptor '4' found.  Ignoring the write into the invalid channel.
#    Time: 0 ns  Iteration: 0  Instance: /RCA_FH_tb
# End time: 13:50:47 on Sep 18,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -debugDB RCA_FH_tb 
# Start time: 13:50:47 on Sep 18,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.RCA_FH_tb(fast)
# Loading work.RCA_FH(fast)
# Loading work.FA_FH(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:52:56 on Sep 18,2025
# vlog -reportprogress 300 RCA_FH.v "+acc" 
# -- Compiling module FA_FH
# -- Compiling module RCA_FH
# -- Compiling module RCA_FH_tb
# 
# Top level modules:
# 	RCA_FH_tb
# End time: 13:52:56 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:52:57 on Sep 18,2025, Elapsed time: 0:02:10
# Errors: 0, Warnings: 0
# vsim RCA_FH_tb 
# Start time: 13:52:57 on Sep 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RCA_FH_tb(fast)
# Loading work.RCA_FH(fast)
# Loading work.FA_FH(fast)
# End time: 13:53:03 on Sep 18,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim -debugDB RCA_FH_tb 
# Start time: 13:53:03 on Sep 18,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.RCA_FH_tb(fast)
# Loading work.RCA_FH(fast)
# Loading work.FA_FH(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:53:33 on Sep 18,2025
# vlog -reportprogress 300 RCA_FH.v "+acc" 
# -- Compiling module FA_FH
# -- Compiling module RCA_FH
# -- Compiling module RCA_FH_tb
# 
# Top level modules:
# 	RCA_FH_tb
# End time: 13:53:33 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:53:34 on Sep 18,2025, Elapsed time: 0:00:31
# Errors: 0, Warnings: 2
# vsim RCA_FH_tb 
# Start time: 13:53:34 on Sep 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RCA_FH_tb(fast)
# Loading work.RCA_FH(fast)
# Loading work.FA_FH(fast)
# End time: 13:53:39 on Sep 18,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim -debugDB RCA_FH_tb 
# Start time: 13:53:39 on Sep 18,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.RCA_FH_tb(fast)
# Loading work.RCA_FH(fast)
# Loading work.FA_FH(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:54:45 on Sep 18,2025
# vlog -reportprogress 300 RCA_FH.v "+acc" 
# -- Compiling module FA_FH
# -- Compiling module RCA_FH
# -- Compiling module RCA_FH_tb
# 
# Top level modules:
# 	RCA_FH_tb
# End time: 13:54:45 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:54:46 on Sep 18,2025, Elapsed time: 0:01:07
# Errors: 0, Warnings: 2
# vsim RCA_FH_tb 
# Start time: 13:54:46 on Sep 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RCA_FH_tb(fast)
# Loading work.RCA_FH(fast)
# Loading work.FA_FH(fast)
# End time: 13:54:51 on Sep 18,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim -debugDB RCA_FH_tb 
# Start time: 13:54:51 on Sep 18,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.RCA_FH_tb(fast)
# Loading work.RCA_FH(fast)
# Loading work.FA_FH(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
quit -sim
# End time: 13:56:03 on Sep 18,2025, Elapsed time: 0:01:12
# Errors: 0, Warnings: 2
