// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="synth_top,hls_ip_2015_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=9.395400,HLS_SYN_LAT=210077,HLS_SYN_TPT=210078,HLS_SYN_MEM=64,HLS_SYN_DSP=166,HLS_SYN_FF=14266,HLS_SYN_LUT=22741}" *)

module synth_top (
        s_axi_smo_io_AWVALID,
        s_axi_smo_io_AWREADY,
        s_axi_smo_io_AWADDR,
        s_axi_smo_io_WVALID,
        s_axi_smo_io_WREADY,
        s_axi_smo_io_WDATA,
        s_axi_smo_io_WSTRB,
        s_axi_smo_io_ARVALID,
        s_axi_smo_io_ARREADY,
        s_axi_smo_io_ARADDR,
        s_axi_smo_io_RVALID,
        s_axi_smo_io_RREADY,
        s_axi_smo_io_RDATA,
        s_axi_smo_io_RRESP,
        s_axi_smo_io_BVALID,
        s_axi_smo_io_BREADY,
        s_axi_smo_io_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt
);

parameter    C_S_AXI_SMO_IO_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_SMO_IO_ADDR_WIDTH = 17;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_true = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    C_S_AXI_SMO_IO_WSTRB_WIDTH = (C_S_AXI_SMO_IO_DATA_WIDTH / ap_const_int64_8);
parameter    C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   s_axi_smo_io_AWVALID;
output   s_axi_smo_io_AWREADY;
input  [C_S_AXI_SMO_IO_ADDR_WIDTH - 1 : 0] s_axi_smo_io_AWADDR;
input   s_axi_smo_io_WVALID;
output   s_axi_smo_io_WREADY;
input  [C_S_AXI_SMO_IO_DATA_WIDTH - 1 : 0] s_axi_smo_io_WDATA;
input  [C_S_AXI_SMO_IO_WSTRB_WIDTH - 1 : 0] s_axi_smo_io_WSTRB;
input   s_axi_smo_io_ARVALID;
output   s_axi_smo_io_ARREADY;
input  [C_S_AXI_SMO_IO_ADDR_WIDTH - 1 : 0] s_axi_smo_io_ARADDR;
output   s_axi_smo_io_RVALID;
input   s_axi_smo_io_RREADY;
output  [C_S_AXI_SMO_IO_DATA_WIDTH - 1 : 0] s_axi_smo_io_RDATA;
output  [1:0] s_axi_smo_io_RRESP;
output   s_axi_smo_io_BVALID;
input   s_axi_smo_io_BREADY;
output  [1:0] s_axi_smo_io_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;

reg    ap_rst_n_inv;
wire    synth_top_smo_io_s_axi_U_ap_dummy_ce;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
reg    ap_idle;
wire   [31:0] ap_return;
wire   [9:0] example_0_id_address0;
wire    example_0_id_ce0;
wire   [31:0] example_0_id_q0;
wire   [9:0] example_1_id_address0;
wire    example_1_id_ce0;
wire   [31:0] example_1_id_q0;
wire   [9:0] example_2_id_address0;
wire    example_2_id_ce0;
wire   [31:0] example_2_id_q0;
wire   [9:0] example_3_id_address0;
wire    example_3_id_ce0;
wire   [31:0] example_3_id_q0;
wire   [9:0] example_0_value_address0;
wire    example_0_value_ce0;
wire   [63:0] example_0_value_q0;
wire   [9:0] example_1_value_address0;
wire    example_1_value_ce0;
wire   [63:0] example_1_value_q0;
wire   [9:0] example_2_value_address0;
wire    example_2_value_ce0;
wire   [63:0] example_2_value_q0;
wire   [9:0] example_3_value_address0;
wire    example_3_value_ce0;
wire   [63:0] example_3_value_q0;
wire   [7:0] sv_0_id_address0;
wire    sv_0_id_ce0;
wire   [31:0] sv_0_id_q0;
wire   [7:0] sv_1_id_address0;
wire    sv_1_id_ce0;
wire   [31:0] sv_1_id_q0;
wire   [7:0] sv_2_id_address0;
wire    sv_2_id_ce0;
wire   [31:0] sv_2_id_q0;
wire   [7:0] sv_3_id_address0;
wire    sv_3_id_ce0;
wire   [31:0] sv_3_id_q0;
wire   [7:0] sv_0_value_address0;
wire    sv_0_value_ce0;
wire   [63:0] sv_0_value_q0;
wire   [7:0] sv_1_value_address0;
wire    sv_1_value_ce0;
wire   [63:0] sv_1_value_q0;
wire   [7:0] sv_2_value_address0;
wire    sv_2_value_ce0;
wire   [63:0] sv_2_value_q0;
wire   [7:0] sv_3_value_address0;
wire    sv_3_value_ce0;
wire   [63:0] sv_3_value_q0;
wire   [4:0] lambda_address0;
wire    lambda_ce0;
wire   [63:0] lambda_q0;
wire   [4:0] svNonZeroFeature_address0;
wire    svNonZeroFeature_ce0;
wire   [31:0] svNonZeroFeature_q0;
wire   [5:0] nonZeroFeature_address0;
wire    nonZeroFeature_ce0;
wire   [31:0] nonZeroFeature_q0;
wire   [5:0] weight_address0;
wire    weight_ce0;
wire   [63:0] weight_q0;
wire   [5:0] output_r_address0;
wire    output_r_ce0;
wire    output_r_we0;
wire   [63:0] output_r_d0;
wire   [63:0] output_r_q0;
wire   [31:0] kernelType;
wire    synth_top_writeResult_U0_ap_start;
wire    synth_top_writeResult_U0_ap_done;
wire    synth_top_writeResult_U0_ap_continue;
wire    synth_top_writeResult_U0_ap_idle;
wire    synth_top_writeResult_U0_ap_ready;
wire   [9:0] synth_top_writeResult_U0_example_0_id_address0;
wire    synth_top_writeResult_U0_example_0_id_ce0;
wire   [31:0] synth_top_writeResult_U0_example_0_id_q0;
wire   [9:0] synth_top_writeResult_U0_example_1_id_address0;
wire    synth_top_writeResult_U0_example_1_id_ce0;
wire   [31:0] synth_top_writeResult_U0_example_1_id_q0;
wire   [9:0] synth_top_writeResult_U0_example_2_id_address0;
wire    synth_top_writeResult_U0_example_2_id_ce0;
wire   [31:0] synth_top_writeResult_U0_example_2_id_q0;
wire   [9:0] synth_top_writeResult_U0_example_3_id_address0;
wire    synth_top_writeResult_U0_example_3_id_ce0;
wire   [31:0] synth_top_writeResult_U0_example_3_id_q0;
wire   [9:0] synth_top_writeResult_U0_example_0_value_address0;
wire    synth_top_writeResult_U0_example_0_value_ce0;
wire   [63:0] synth_top_writeResult_U0_example_0_value_q0;
wire   [9:0] synth_top_writeResult_U0_example_1_value_address0;
wire    synth_top_writeResult_U0_example_1_value_ce0;
wire   [63:0] synth_top_writeResult_U0_example_1_value_q0;
wire   [9:0] synth_top_writeResult_U0_example_2_value_address0;
wire    synth_top_writeResult_U0_example_2_value_ce0;
wire   [63:0] synth_top_writeResult_U0_example_2_value_q0;
wire   [9:0] synth_top_writeResult_U0_example_3_value_address0;
wire    synth_top_writeResult_U0_example_3_value_ce0;
wire   [63:0] synth_top_writeResult_U0_example_3_value_q0;
wire   [7:0] synth_top_writeResult_U0_sv_0_id_address0;
wire    synth_top_writeResult_U0_sv_0_id_ce0;
wire   [31:0] synth_top_writeResult_U0_sv_0_id_q0;
wire   [7:0] synth_top_writeResult_U0_sv_1_id_address0;
wire    synth_top_writeResult_U0_sv_1_id_ce0;
wire   [31:0] synth_top_writeResult_U0_sv_1_id_q0;
wire   [7:0] synth_top_writeResult_U0_sv_2_id_address0;
wire    synth_top_writeResult_U0_sv_2_id_ce0;
wire   [31:0] synth_top_writeResult_U0_sv_2_id_q0;
wire   [7:0] synth_top_writeResult_U0_sv_3_id_address0;
wire    synth_top_writeResult_U0_sv_3_id_ce0;
wire   [31:0] synth_top_writeResult_U0_sv_3_id_q0;
wire   [7:0] synth_top_writeResult_U0_sv_0_value_address0;
wire    synth_top_writeResult_U0_sv_0_value_ce0;
wire   [63:0] synth_top_writeResult_U0_sv_0_value_q0;
wire   [7:0] synth_top_writeResult_U0_sv_1_value_address0;
wire    synth_top_writeResult_U0_sv_1_value_ce0;
wire   [63:0] synth_top_writeResult_U0_sv_1_value_q0;
wire   [7:0] synth_top_writeResult_U0_sv_2_value_address0;
wire    synth_top_writeResult_U0_sv_2_value_ce0;
wire   [63:0] synth_top_writeResult_U0_sv_2_value_q0;
wire   [7:0] synth_top_writeResult_U0_sv_3_value_address0;
wire    synth_top_writeResult_U0_sv_3_value_ce0;
wire   [63:0] synth_top_writeResult_U0_sv_3_value_q0;
wire   [4:0] synth_top_writeResult_U0_lambda_address0;
wire    synth_top_writeResult_U0_lambda_ce0;
wire   [63:0] synth_top_writeResult_U0_lambda_q0;
wire   [4:0] synth_top_writeResult_U0_svNonZeroFeature_address0;
wire    synth_top_writeResult_U0_svNonZeroFeature_ce0;
wire   [31:0] synth_top_writeResult_U0_svNonZeroFeature_q0;
wire   [5:0] synth_top_writeResult_U0_nonZeroFeature_address0;
wire    synth_top_writeResult_U0_nonZeroFeature_ce0;
wire   [31:0] synth_top_writeResult_U0_nonZeroFeature_q0;
wire   [5:0] synth_top_writeResult_U0_weight_address0;
wire    synth_top_writeResult_U0_weight_ce0;
wire   [63:0] synth_top_writeResult_U0_weight_q0;
wire   [5:0] synth_top_writeResult_U0_output_r_address0;
wire    synth_top_writeResult_U0_output_r_ce0;
wire    synth_top_writeResult_U0_output_r_we0;
wire   [63:0] synth_top_writeResult_U0_output_r_d0;
wire   [63:0] synth_top_writeResult_U0_output_r_q0;
wire   [31:0] synth_top_writeResult_U0_kernelType;
reg    ap_reg_procdone_synth_top_writeResult_U0 = 1'b0;
reg    ap_sig_hs_done;
reg    ap_CS;
wire    ap_sig_top_allready;
wire    ap_sig_hs_continue;


synth_top_smo_io_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_SMO_IO_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_SMO_IO_DATA_WIDTH ))
synth_top_smo_io_s_axi_U(
    .AWVALID( s_axi_smo_io_AWVALID ),
    .AWREADY( s_axi_smo_io_AWREADY ),
    .AWADDR( s_axi_smo_io_AWADDR ),
    .WVALID( s_axi_smo_io_WVALID ),
    .WREADY( s_axi_smo_io_WREADY ),
    .WDATA( s_axi_smo_io_WDATA ),
    .WSTRB( s_axi_smo_io_WSTRB ),
    .ARVALID( s_axi_smo_io_ARVALID ),
    .ARREADY( s_axi_smo_io_ARREADY ),
    .ARADDR( s_axi_smo_io_ARADDR ),
    .RVALID( s_axi_smo_io_RVALID ),
    .RREADY( s_axi_smo_io_RREADY ),
    .RDATA( s_axi_smo_io_RDATA ),
    .RRESP( s_axi_smo_io_RRESP ),
    .BVALID( s_axi_smo_io_BVALID ),
    .BREADY( s_axi_smo_io_BREADY ),
    .BRESP( s_axi_smo_io_BRESP ),
    .ACLK( ap_clk ),
    .ARESET( ap_rst_n_inv ),
    .ACLK_EN( synth_top_smo_io_s_axi_U_ap_dummy_ce ),
    .ap_start( ap_start ),
    .interrupt( interrupt ),
    .ap_ready( ap_ready ),
    .ap_done( ap_done ),
    .ap_idle( ap_idle ),
    .ap_return( ap_return ),
    .example_0_id_address0( example_0_id_address0 ),
    .example_0_id_ce0( example_0_id_ce0 ),
    .example_0_id_q0( example_0_id_q0 ),
    .example_1_id_address0( example_1_id_address0 ),
    .example_1_id_ce0( example_1_id_ce0 ),
    .example_1_id_q0( example_1_id_q0 ),
    .example_2_id_address0( example_2_id_address0 ),
    .example_2_id_ce0( example_2_id_ce0 ),
    .example_2_id_q0( example_2_id_q0 ),
    .example_3_id_address0( example_3_id_address0 ),
    .example_3_id_ce0( example_3_id_ce0 ),
    .example_3_id_q0( example_3_id_q0 ),
    .example_0_value_address0( example_0_value_address0 ),
    .example_0_value_ce0( example_0_value_ce0 ),
    .example_0_value_q0( example_0_value_q0 ),
    .example_1_value_address0( example_1_value_address0 ),
    .example_1_value_ce0( example_1_value_ce0 ),
    .example_1_value_q0( example_1_value_q0 ),
    .example_2_value_address0( example_2_value_address0 ),
    .example_2_value_ce0( example_2_value_ce0 ),
    .example_2_value_q0( example_2_value_q0 ),
    .example_3_value_address0( example_3_value_address0 ),
    .example_3_value_ce0( example_3_value_ce0 ),
    .example_3_value_q0( example_3_value_q0 ),
    .sv_0_id_address0( sv_0_id_address0 ),
    .sv_0_id_ce0( sv_0_id_ce0 ),
    .sv_0_id_q0( sv_0_id_q0 ),
    .sv_1_id_address0( sv_1_id_address0 ),
    .sv_1_id_ce0( sv_1_id_ce0 ),
    .sv_1_id_q0( sv_1_id_q0 ),
    .sv_2_id_address0( sv_2_id_address0 ),
    .sv_2_id_ce0( sv_2_id_ce0 ),
    .sv_2_id_q0( sv_2_id_q0 ),
    .sv_3_id_address0( sv_3_id_address0 ),
    .sv_3_id_ce0( sv_3_id_ce0 ),
    .sv_3_id_q0( sv_3_id_q0 ),
    .sv_0_value_address0( sv_0_value_address0 ),
    .sv_0_value_ce0( sv_0_value_ce0 ),
    .sv_0_value_q0( sv_0_value_q0 ),
    .sv_1_value_address0( sv_1_value_address0 ),
    .sv_1_value_ce0( sv_1_value_ce0 ),
    .sv_1_value_q0( sv_1_value_q0 ),
    .sv_2_value_address0( sv_2_value_address0 ),
    .sv_2_value_ce0( sv_2_value_ce0 ),
    .sv_2_value_q0( sv_2_value_q0 ),
    .sv_3_value_address0( sv_3_value_address0 ),
    .sv_3_value_ce0( sv_3_value_ce0 ),
    .sv_3_value_q0( sv_3_value_q0 ),
    .lambda_address0( lambda_address0 ),
    .lambda_ce0( lambda_ce0 ),
    .lambda_q0( lambda_q0 ),
    .svNonZeroFeature_address0( svNonZeroFeature_address0 ),
    .svNonZeroFeature_ce0( svNonZeroFeature_ce0 ),
    .svNonZeroFeature_q0( svNonZeroFeature_q0 ),
    .nonZeroFeature_address0( nonZeroFeature_address0 ),
    .nonZeroFeature_ce0( nonZeroFeature_ce0 ),
    .nonZeroFeature_q0( nonZeroFeature_q0 ),
    .weight_address0( weight_address0 ),
    .weight_ce0( weight_ce0 ),
    .weight_q0( weight_q0 ),
    .output_r_address0( output_r_address0 ),
    .output_r_ce0( output_r_ce0 ),
    .output_r_we0( output_r_we0 ),
    .output_r_d0( output_r_d0 ),
    .output_r_q0( output_r_q0 ),
    .kernelType( kernelType )
);

synth_top_writeResult synth_top_writeResult_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( synth_top_writeResult_U0_ap_start ),
    .ap_done( synth_top_writeResult_U0_ap_done ),
    .ap_continue( synth_top_writeResult_U0_ap_continue ),
    .ap_idle( synth_top_writeResult_U0_ap_idle ),
    .ap_ready( synth_top_writeResult_U0_ap_ready ),
    .example_0_id_address0( synth_top_writeResult_U0_example_0_id_address0 ),
    .example_0_id_ce0( synth_top_writeResult_U0_example_0_id_ce0 ),
    .example_0_id_q0( synth_top_writeResult_U0_example_0_id_q0 ),
    .example_1_id_address0( synth_top_writeResult_U0_example_1_id_address0 ),
    .example_1_id_ce0( synth_top_writeResult_U0_example_1_id_ce0 ),
    .example_1_id_q0( synth_top_writeResult_U0_example_1_id_q0 ),
    .example_2_id_address0( synth_top_writeResult_U0_example_2_id_address0 ),
    .example_2_id_ce0( synth_top_writeResult_U0_example_2_id_ce0 ),
    .example_2_id_q0( synth_top_writeResult_U0_example_2_id_q0 ),
    .example_3_id_address0( synth_top_writeResult_U0_example_3_id_address0 ),
    .example_3_id_ce0( synth_top_writeResult_U0_example_3_id_ce0 ),
    .example_3_id_q0( synth_top_writeResult_U0_example_3_id_q0 ),
    .example_0_value_address0( synth_top_writeResult_U0_example_0_value_address0 ),
    .example_0_value_ce0( synth_top_writeResult_U0_example_0_value_ce0 ),
    .example_0_value_q0( synth_top_writeResult_U0_example_0_value_q0 ),
    .example_1_value_address0( synth_top_writeResult_U0_example_1_value_address0 ),
    .example_1_value_ce0( synth_top_writeResult_U0_example_1_value_ce0 ),
    .example_1_value_q0( synth_top_writeResult_U0_example_1_value_q0 ),
    .example_2_value_address0( synth_top_writeResult_U0_example_2_value_address0 ),
    .example_2_value_ce0( synth_top_writeResult_U0_example_2_value_ce0 ),
    .example_2_value_q0( synth_top_writeResult_U0_example_2_value_q0 ),
    .example_3_value_address0( synth_top_writeResult_U0_example_3_value_address0 ),
    .example_3_value_ce0( synth_top_writeResult_U0_example_3_value_ce0 ),
    .example_3_value_q0( synth_top_writeResult_U0_example_3_value_q0 ),
    .sv_0_id_address0( synth_top_writeResult_U0_sv_0_id_address0 ),
    .sv_0_id_ce0( synth_top_writeResult_U0_sv_0_id_ce0 ),
    .sv_0_id_q0( synth_top_writeResult_U0_sv_0_id_q0 ),
    .sv_1_id_address0( synth_top_writeResult_U0_sv_1_id_address0 ),
    .sv_1_id_ce0( synth_top_writeResult_U0_sv_1_id_ce0 ),
    .sv_1_id_q0( synth_top_writeResult_U0_sv_1_id_q0 ),
    .sv_2_id_address0( synth_top_writeResult_U0_sv_2_id_address0 ),
    .sv_2_id_ce0( synth_top_writeResult_U0_sv_2_id_ce0 ),
    .sv_2_id_q0( synth_top_writeResult_U0_sv_2_id_q0 ),
    .sv_3_id_address0( synth_top_writeResult_U0_sv_3_id_address0 ),
    .sv_3_id_ce0( synth_top_writeResult_U0_sv_3_id_ce0 ),
    .sv_3_id_q0( synth_top_writeResult_U0_sv_3_id_q0 ),
    .sv_0_value_address0( synth_top_writeResult_U0_sv_0_value_address0 ),
    .sv_0_value_ce0( synth_top_writeResult_U0_sv_0_value_ce0 ),
    .sv_0_value_q0( synth_top_writeResult_U0_sv_0_value_q0 ),
    .sv_1_value_address0( synth_top_writeResult_U0_sv_1_value_address0 ),
    .sv_1_value_ce0( synth_top_writeResult_U0_sv_1_value_ce0 ),
    .sv_1_value_q0( synth_top_writeResult_U0_sv_1_value_q0 ),
    .sv_2_value_address0( synth_top_writeResult_U0_sv_2_value_address0 ),
    .sv_2_value_ce0( synth_top_writeResult_U0_sv_2_value_ce0 ),
    .sv_2_value_q0( synth_top_writeResult_U0_sv_2_value_q0 ),
    .sv_3_value_address0( synth_top_writeResult_U0_sv_3_value_address0 ),
    .sv_3_value_ce0( synth_top_writeResult_U0_sv_3_value_ce0 ),
    .sv_3_value_q0( synth_top_writeResult_U0_sv_3_value_q0 ),
    .lambda_address0( synth_top_writeResult_U0_lambda_address0 ),
    .lambda_ce0( synth_top_writeResult_U0_lambda_ce0 ),
    .lambda_q0( synth_top_writeResult_U0_lambda_q0 ),
    .svNonZeroFeature_address0( synth_top_writeResult_U0_svNonZeroFeature_address0 ),
    .svNonZeroFeature_ce0( synth_top_writeResult_U0_svNonZeroFeature_ce0 ),
    .svNonZeroFeature_q0( synth_top_writeResult_U0_svNonZeroFeature_q0 ),
    .nonZeroFeature_address0( synth_top_writeResult_U0_nonZeroFeature_address0 ),
    .nonZeroFeature_ce0( synth_top_writeResult_U0_nonZeroFeature_ce0 ),
    .nonZeroFeature_q0( synth_top_writeResult_U0_nonZeroFeature_q0 ),
    .weight_address0( synth_top_writeResult_U0_weight_address0 ),
    .weight_ce0( synth_top_writeResult_U0_weight_ce0 ),
    .weight_q0( synth_top_writeResult_U0_weight_q0 ),
    .output_r_address0( synth_top_writeResult_U0_output_r_address0 ),
    .output_r_ce0( synth_top_writeResult_U0_output_r_ce0 ),
    .output_r_we0( synth_top_writeResult_U0_output_r_we0 ),
    .output_r_d0( synth_top_writeResult_U0_output_r_d0 ),
    .output_r_q0( synth_top_writeResult_U0_output_r_q0 ),
    .kernelType( synth_top_writeResult_U0_kernelType )
);



/// ap_reg_procdone_synth_top_writeResult_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_synth_top_writeResult_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_synth_top_writeResult_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_synth_top_writeResult_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == synth_top_writeResult_U0_ap_done)) begin
            ap_reg_procdone_synth_top_writeResult_U0 <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    ap_CS <= ap_const_logic_0;
end

/// ap_idle assign process. ///
always @ (synth_top_writeResult_U0_ap_idle)
begin
    if ((ap_const_logic_1 == synth_top_writeResult_U0_ap_idle)) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_sig_hs_done assign process. ///
always @ (synth_top_writeResult_U0_ap_done)
begin
    if ((ap_const_logic_1 == synth_top_writeResult_U0_ap_done)) begin
        ap_sig_hs_done = ap_const_logic_1;
    end else begin
        ap_sig_hs_done = ap_const_logic_0;
    end
end
assign ap_done = ap_sig_hs_done;
assign ap_ready = ap_sig_top_allready;
assign ap_return = ap_const_lv32_0;

/// ap_rst_n_inv assign process. ///
always @ (ap_rst_n)
begin
    ap_rst_n_inv = ~ap_rst_n;
end
assign ap_sig_hs_continue = ap_const_logic_1;
assign ap_sig_top_allready = synth_top_writeResult_U0_ap_ready;
assign example_0_id_address0 = synth_top_writeResult_U0_example_0_id_address0;
assign example_0_id_ce0 = synth_top_writeResult_U0_example_0_id_ce0;
assign example_0_value_address0 = synth_top_writeResult_U0_example_0_value_address0;
assign example_0_value_ce0 = synth_top_writeResult_U0_example_0_value_ce0;
assign example_1_id_address0 = synth_top_writeResult_U0_example_1_id_address0;
assign example_1_id_ce0 = synth_top_writeResult_U0_example_1_id_ce0;
assign example_1_value_address0 = synth_top_writeResult_U0_example_1_value_address0;
assign example_1_value_ce0 = synth_top_writeResult_U0_example_1_value_ce0;
assign example_2_id_address0 = synth_top_writeResult_U0_example_2_id_address0;
assign example_2_id_ce0 = synth_top_writeResult_U0_example_2_id_ce0;
assign example_2_value_address0 = synth_top_writeResult_U0_example_2_value_address0;
assign example_2_value_ce0 = synth_top_writeResult_U0_example_2_value_ce0;
assign example_3_id_address0 = synth_top_writeResult_U0_example_3_id_address0;
assign example_3_id_ce0 = synth_top_writeResult_U0_example_3_id_ce0;
assign example_3_value_address0 = synth_top_writeResult_U0_example_3_value_address0;
assign example_3_value_ce0 = synth_top_writeResult_U0_example_3_value_ce0;
assign lambda_address0 = synth_top_writeResult_U0_lambda_address0;
assign lambda_ce0 = synth_top_writeResult_U0_lambda_ce0;
assign nonZeroFeature_address0 = synth_top_writeResult_U0_nonZeroFeature_address0;
assign nonZeroFeature_ce0 = synth_top_writeResult_U0_nonZeroFeature_ce0;
assign output_r_address0 = synth_top_writeResult_U0_output_r_address0;
assign output_r_ce0 = synth_top_writeResult_U0_output_r_ce0;
assign output_r_d0 = synth_top_writeResult_U0_output_r_d0;
assign output_r_we0 = synth_top_writeResult_U0_output_r_we0;
assign svNonZeroFeature_address0 = synth_top_writeResult_U0_svNonZeroFeature_address0;
assign svNonZeroFeature_ce0 = synth_top_writeResult_U0_svNonZeroFeature_ce0;
assign sv_0_id_address0 = synth_top_writeResult_U0_sv_0_id_address0;
assign sv_0_id_ce0 = synth_top_writeResult_U0_sv_0_id_ce0;
assign sv_0_value_address0 = synth_top_writeResult_U0_sv_0_value_address0;
assign sv_0_value_ce0 = synth_top_writeResult_U0_sv_0_value_ce0;
assign sv_1_id_address0 = synth_top_writeResult_U0_sv_1_id_address0;
assign sv_1_id_ce0 = synth_top_writeResult_U0_sv_1_id_ce0;
assign sv_1_value_address0 = synth_top_writeResult_U0_sv_1_value_address0;
assign sv_1_value_ce0 = synth_top_writeResult_U0_sv_1_value_ce0;
assign sv_2_id_address0 = synth_top_writeResult_U0_sv_2_id_address0;
assign sv_2_id_ce0 = synth_top_writeResult_U0_sv_2_id_ce0;
assign sv_2_value_address0 = synth_top_writeResult_U0_sv_2_value_address0;
assign sv_2_value_ce0 = synth_top_writeResult_U0_sv_2_value_ce0;
assign sv_3_id_address0 = synth_top_writeResult_U0_sv_3_id_address0;
assign sv_3_id_ce0 = synth_top_writeResult_U0_sv_3_id_ce0;
assign sv_3_value_address0 = synth_top_writeResult_U0_sv_3_value_address0;
assign sv_3_value_ce0 = synth_top_writeResult_U0_sv_3_value_ce0;
assign synth_top_smo_io_s_axi_U_ap_dummy_ce = ap_const_logic_1;
assign synth_top_writeResult_U0_ap_continue = ap_const_logic_1;
assign synth_top_writeResult_U0_ap_start = ap_start;
assign synth_top_writeResult_U0_example_0_id_q0 = example_0_id_q0;
assign synth_top_writeResult_U0_example_0_value_q0 = example_0_value_q0;
assign synth_top_writeResult_U0_example_1_id_q0 = example_1_id_q0;
assign synth_top_writeResult_U0_example_1_value_q0 = example_1_value_q0;
assign synth_top_writeResult_U0_example_2_id_q0 = example_2_id_q0;
assign synth_top_writeResult_U0_example_2_value_q0 = example_2_value_q0;
assign synth_top_writeResult_U0_example_3_id_q0 = example_3_id_q0;
assign synth_top_writeResult_U0_example_3_value_q0 = example_3_value_q0;
assign synth_top_writeResult_U0_kernelType = kernelType;
assign synth_top_writeResult_U0_lambda_q0 = lambda_q0;
assign synth_top_writeResult_U0_nonZeroFeature_q0 = nonZeroFeature_q0;
assign synth_top_writeResult_U0_output_r_q0 = output_r_q0;
assign synth_top_writeResult_U0_svNonZeroFeature_q0 = svNonZeroFeature_q0;
assign synth_top_writeResult_U0_sv_0_id_q0 = sv_0_id_q0;
assign synth_top_writeResult_U0_sv_0_value_q0 = sv_0_value_q0;
assign synth_top_writeResult_U0_sv_1_id_q0 = sv_1_id_q0;
assign synth_top_writeResult_U0_sv_1_value_q0 = sv_1_value_q0;
assign synth_top_writeResult_U0_sv_2_id_q0 = sv_2_id_q0;
assign synth_top_writeResult_U0_sv_2_value_q0 = sv_2_value_q0;
assign synth_top_writeResult_U0_sv_3_id_q0 = sv_3_id_q0;
assign synth_top_writeResult_U0_sv_3_value_q0 = sv_3_value_q0;
assign synth_top_writeResult_U0_weight_q0 = weight_q0;
assign weight_address0 = synth_top_writeResult_U0_weight_address0;
assign weight_ce0 = synth_top_writeResult_U0_weight_ce0;


endmodule //synth_top

