# Chap6. Error Detection and Correction


## Serial communication 
: one bit after another over a single channel,

##  `Asynchronous` transmission 


## `Synchronous` transmission 
 
  (1) sending a separate clock signal -> good for short distance, but impairments for long distance. <br/>
  (2) Embed the clocking info in data signal : *Manchester encoding <br/>


*Manchester encoding : ë””ì§€í„¸ ì¸ì½”ë”©ì˜ í•œ í˜•íƒœë¡œ, ì†¡ì‹ ì¸¡ì€ ë¹„íŠ¸ ì¤‘ê°„ì— ì „ì••ë³€ì´ë¥¼ ë§Œë“¤ì–´ ì „ì†¡í•˜ê³  ìˆ˜ì‹ ì¸¡ì€ ì „ì••ë³€ì´ ê°ì§€ë¡œ ì „ë‹¬ëœ ì‹ í˜¸ë¥¼ íŒŒì•…í•˜ì—¬ ì „ì†¡ ì†ë„ë¥¼ ì•Œì•„ë‚¼ ìˆ˜ ìˆê²Œ ëœë‹¤. 
ì•„ë˜ ë‘ê°€ì§€ ë°©ì‹ì´ ìˆìœ¼ë©°, ì†¡/ìˆ˜ì‹  ì‚¬ì´ ë™ê¸°í™”ê°€ ê°„ë‹¨í•˜ê³  ì˜¤ë¥˜ìœ¨ì´ ì ìœ¼ë‚˜ ëŒ€ì‹  ë™ì¼í•œ ë°ì´í„° ì „ì†¡ì‹œ ì¶”ê°€ ëŒ€ì—­í­ì´ í•„ìš”í•˜ë‹¤.
  - G.E. Thomas Convention (ìˆ˜ì—…ì‹œê°„ì— ë³´ì—¬ì¤€ ë°©ì‹) : a bit value of â€œ1â€ is a transition from high to low (í•˜í–¥ì²œì´) and a bit value of â€œ0â€ is a transition from low to high (ìƒí–¥ì²œì´) 

  - IEEE 802.3 Convention : a bit value of â€œ1â€ is a transition from low to high (ìƒí–¥ì²œì´) and a bit value of â€œ0â€ is a transition from high to low (í•˜í–¥ì²œì´).  The encoding of the data can be done using XOR between the data and the clock signal.

  (3) framing : bit(byte)- use preamble(ë¨¸ë¦¿ë§) and postamble(ëë§) bit patterns <br/>
  
## Synchronous Transmisstion Efficiency

- Block of data is trasmitted in a steady stream without start and stop bits ex) HDLC,LAN
- Higher efficient & lower overhead than asynchronous for large blocks of data ex) HDLC scheme uses a total of 48 bits for per frame 
 - overhead 48/(8000+48) =0.6
 - efficiency = 8000/(8000+48) =99.4
 
 
## Asynchronous transmission 
: 1 start-bit, 1or2 stop bits, 1 parity bit (option) for sending upto a 8bit-character
, Data are transmitted one char at a time. not sending long and uninterrrupted streams of bits.

  - each char ì˜ ì‹œì‘ì—ì„œ start bit(binary 0) ì¡´ì¬
  - each char ëŠ” 5~8 bits
  - ë§ˆì§€ë§‰ì—ëŠ” even or odd parity bit 
  - last bit is stop bit(binary 1) with the length og 1,1.5 or 2 ordinary bits
-> Receiver samples each bit in the char and wait in idle state (binary 1) -> Receuver has a new opportunity to reynchronizes at the beginging of each char

ğŸ“ŒHow to compute overhead (additional bits except data payload that is a layer 3 PDU) and efficiency


ğŸ“ŒCan you tell pros and Cons of asynchronous and synchronous communication?

**asynchronous**

- slower transmission, due to the extra bits and the gaps
- overhead of 2 or 3 bits per char (20% or more) ex. lower bandwidth efficiency
- cheap and easy (no clock sharing)
- simpler
-  good for data with large gaps (keyboard) ex. when data is sent sporadically via RS232C or modems (computer - to - telephone line) for many dial-up internet access application
- timing errors do not accmulate from char to char

**synchronous**

- Fast transmission
- Higher bandwidth efficiency & lower overhead 
- Hardware is more costly; needs a common clock signal, or some way of sharing it
- slightly more complicated
- cumulative timing error due to large block of bits.
- used in most data network protocols such as Ethernet, ATM




ğŸ“ŒWhat is principle of error detection in data communication system?
: additional bits (error -detecting code or check bits) are added by transmitter. the code is recalclated and checked by receiver.

There are parity check and CRC at L2 and Internet checksum at L3 (IPv4) and L4(TCP/UDP);
TCP/UDP checksum perform the end-to-end error detection since an intermediate node in the network may not implement error detection algorithm at L2 or L3.
