<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p76" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_76{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_76{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_76{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_76{left:79px;bottom:998px;letter-spacing:-0.15px;}
#t5_76{left:92px;bottom:976px;}
#t6_76{left:78px;bottom:955px;letter-spacing:-0.18px;}
#t7_76{left:136px;bottom:998px;letter-spacing:-0.12px;}
#t8_76{left:150px;bottom:976px;}
#t9_76{left:136px;bottom:955px;letter-spacing:-0.15px;}
#ta_76{left:189px;bottom:998px;letter-spacing:-0.12px;word-spacing:-0.14px;}
#tb_76{left:189px;bottom:981px;letter-spacing:-0.12px;}
#tc_76{left:424px;bottom:998px;letter-spacing:-0.11px;}
#td_76{left:424px;bottom:981px;letter-spacing:-0.11px;}
#te_76{left:424px;bottom:964px;letter-spacing:-0.11px;}
#tf_76{left:79px;bottom:930px;letter-spacing:-0.16px;}
#tg_76{left:136px;bottom:930px;letter-spacing:-0.16px;}
#th_76{left:189px;bottom:930px;letter-spacing:-0.14px;}
#ti_76{left:424px;bottom:930px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tj_76{left:689px;bottom:930px;letter-spacing:-0.12px;}
#tk_76{left:689px;bottom:914px;letter-spacing:-0.12px;}
#tl_76{left:189px;bottom:868px;letter-spacing:-0.1px;}
#tm_76{left:424px;bottom:868px;letter-spacing:-0.12px;}
#tn_76{left:189px;bottom:822px;letter-spacing:-0.14px;}
#to_76{left:424px;bottom:822px;letter-spacing:-0.12px;}
#tp_76{left:73px;bottom:797px;letter-spacing:-0.16px;}
#tq_76{left:73px;bottom:781px;}
#tr_76{left:128px;bottom:797px;letter-spacing:-0.17px;}
#ts_76{left:189px;bottom:797px;letter-spacing:-0.15px;}
#tt_76{left:424px;bottom:797px;letter-spacing:-0.12px;}
#tu_76{left:689px;bottom:797px;letter-spacing:-0.12px;}
#tv_76{left:689px;bottom:781px;letter-spacing:-0.13px;}
#tw_76{left:189px;bottom:756px;letter-spacing:-0.1px;}
#tx_76{left:424px;bottom:756px;letter-spacing:-0.12px;}
#ty_76{left:189px;bottom:710px;letter-spacing:-0.14px;}
#tz_76{left:424px;bottom:710px;letter-spacing:-0.12px;}
#t10_76{left:78px;bottom:686px;letter-spacing:-0.13px;}
#t11_76{left:92px;bottom:664px;}
#t12_76{left:78px;bottom:643px;letter-spacing:-0.18px;}
#t13_76{left:136px;bottom:686px;letter-spacing:-0.15px;}
#t14_76{left:150px;bottom:664px;}
#t15_76{left:136px;bottom:643px;letter-spacing:-0.15px;}
#t16_76{left:189px;bottom:686px;letter-spacing:-0.12px;}
#t17_76{left:189px;bottom:669px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_76{left:424px;bottom:686px;letter-spacing:-0.11px;}
#t19_76{left:424px;bottom:669px;letter-spacing:-0.11px;}
#t1a_76{left:424px;bottom:652px;letter-spacing:-0.11px;}
#t1b_76{left:73px;bottom:619px;letter-spacing:-0.16px;}
#t1c_76{left:128px;bottom:619px;letter-spacing:-0.16px;}
#t1d_76{left:189px;bottom:619px;letter-spacing:-0.14px;}
#t1e_76{left:424px;bottom:619px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1f_76{left:689px;bottom:619px;letter-spacing:-0.12px;}
#t1g_76{left:689px;bottom:602px;letter-spacing:-0.12px;}
#t1h_76{left:189px;bottom:556px;letter-spacing:-0.1px;}
#t1i_76{left:424px;bottom:556px;letter-spacing:-0.12px;}
#t1j_76{left:189px;bottom:510px;letter-spacing:-0.14px;}
#t1k_76{left:424px;bottom:510px;letter-spacing:-0.12px;}
#t1l_76{left:74px;bottom:486px;letter-spacing:-0.16px;}
#t1m_76{left:91px;bottom:469px;}
#t1n_76{left:129px;bottom:486px;letter-spacing:-0.17px;}
#t1o_76{left:189px;bottom:486px;letter-spacing:-0.15px;}
#t1p_76{left:424px;bottom:486px;letter-spacing:-0.12px;}
#t1q_76{left:689px;bottom:486px;letter-spacing:-0.12px;}
#t1r_76{left:689px;bottom:469px;letter-spacing:-0.13px;}
#t1s_76{left:189px;bottom:444px;letter-spacing:-0.1px;}
#t1t_76{left:424px;bottom:444px;letter-spacing:-0.12px;}
#t1u_76{left:189px;bottom:399px;letter-spacing:-0.14px;}
#t1v_76{left:424px;bottom:399px;letter-spacing:-0.12px;}
#t1w_76{left:78px;bottom:374px;letter-spacing:-0.14px;}
#t1x_76{left:137px;bottom:374px;letter-spacing:-0.16px;}
#t1y_76{left:189px;bottom:374px;letter-spacing:-0.13px;}
#t1z_76{left:424px;bottom:374px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t20_76{left:424px;bottom:357px;letter-spacing:-0.11px;}
#t21_76{left:689px;bottom:374px;letter-spacing:-0.11px;}
#t22_76{left:689px;bottom:357px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_76{left:189px;bottom:333px;}
#t24_76{left:424px;bottom:333px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t25_76{left:189px;bottom:309px;}
#t26_76{left:424px;bottom:309px;letter-spacing:-0.12px;}
#t27_76{left:424px;bottom:292px;letter-spacing:-0.1px;word-spacing:-0.66px;}
#t28_76{left:424px;bottom:275px;letter-spacing:-0.11px;}
#t29_76{left:189px;bottom:250px;letter-spacing:-0.12px;}
#t2a_76{left:424px;bottom:250px;letter-spacing:-0.12px;}
#t2b_76{left:189px;bottom:226px;letter-spacing:-0.15px;}
#t2c_76{left:424px;bottom:226px;letter-spacing:-0.12px;}
#t2d_76{left:78px;bottom:202px;letter-spacing:-0.14px;}
#t2e_76{left:137px;bottom:202px;letter-spacing:-0.16px;}
#t2f_76{left:189px;bottom:202px;letter-spacing:-0.15px;}
#t2g_76{left:396px;bottom:208px;}
#t2h_76{left:424px;bottom:202px;letter-spacing:-0.11px;}
#t2i_76{left:689px;bottom:202px;letter-spacing:-0.11px;}
#t2j_76{left:689px;bottom:185px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2k_76{left:689px;bottom:168px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2l_76{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2m_76{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2n_76{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2o_76{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2p_76{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2q_76{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2r_76{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2s_76{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2t_76{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2u_76{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_76{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_76{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_76{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_76{font-size:11px;font-family:Verdana_156;color:#000;}
.s5_76{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_76{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts76" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg76Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg76" style="-webkit-user-select: none;"><object width="935" height="1210" data="76/76.svg" type="image/svg+xml" id="pdf76" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_76" class="t s1_76">2-60 </span><span id="t2_76" class="t s1_76">Vol. 4 </span>
<span id="t3_76" class="t s2_76">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_76" class="t s3_76">C90H </span>
<span id="t5_76" class="t s3_76">- </span>
<span id="t6_76" class="t s3_76">D8FH </span>
<span id="t7_76" class="t s3_76">3216 </span>
<span id="t8_76" class="t s3_76">- </span>
<span id="t9_76" class="t s3_76">3471 </span>
<span id="ta_76" class="t s3_76">Reserved MSR Address Space for CAT </span>
<span id="tb_76" class="t s3_76">Mask Registers </span>
<span id="tc_76" class="t s3_76">See Section 18.19.4.1, “Enumeration and </span>
<span id="td_76" class="t s3_76">Detection Support of Cache Allocation </span>
<span id="te_76" class="t s3_76">Technology.” </span>
<span id="tf_76" class="t s3_76">C90H </span><span id="tg_76" class="t s3_76">3216 </span><span id="th_76" class="t s3_76">IA32_L3_MASK_0 </span><span id="ti_76" class="t s3_76">L3 CAT Mask for COS0 (R/W) </span><span id="tj_76" class="t s3_76">If (CPUID.(EAX=10H, </span>
<span id="tk_76" class="t s3_76">ECX=0H):EBX[1] != 0) </span>
<span id="tl_76" class="t s3_76">31:0 </span><span id="tm_76" class="t s3_76">Capacity Bit Mask (R/W) </span>
<span id="tn_76" class="t s3_76">63:32 </span><span id="to_76" class="t s3_76">Reserved </span>
<span id="tp_76" class="t s3_76">C90H+ </span>
<span id="tq_76" class="t s3_76">n </span>
<span id="tr_76" class="t s3_76">3216+n </span><span id="ts_76" class="t s3_76">IA32_L3_MASK_n </span><span id="tt_76" class="t s3_76">L3 CAT Mask for COSn (R/W) </span><span id="tu_76" class="t s3_76">n = CPUID.(EAX=10H, </span>
<span id="tv_76" class="t s3_76">ECX=1H):EDX[15:0] </span>
<span id="tw_76" class="t s3_76">31:0 </span><span id="tx_76" class="t s3_76">Capacity Bit Mask (R/W) </span>
<span id="ty_76" class="t s3_76">63:32 </span><span id="tz_76" class="t s3_76">Reserved </span>
<span id="t10_76" class="t s3_76">D10H </span>
<span id="t11_76" class="t s3_76">- </span>
<span id="t12_76" class="t s3_76">D4FH </span>
<span id="t13_76" class="t s3_76">3344 </span>
<span id="t14_76" class="t s3_76">- </span>
<span id="t15_76" class="t s3_76">3407 </span>
<span id="t16_76" class="t s3_76">Reserved MSR Address Space for L2 </span>
<span id="t17_76" class="t s3_76">CAT Mask Registers </span>
<span id="t18_76" class="t s3_76">See Section 18.19.4.1, “Enumeration and </span>
<span id="t19_76" class="t s3_76">Detection Support of Cache Allocation </span>
<span id="t1a_76" class="t s3_76">Technology.” </span>
<span id="t1b_76" class="t s3_76">D10H </span><span id="t1c_76" class="t s3_76">3344 </span><span id="t1d_76" class="t s3_76">IA32_L2_MASK_0 </span><span id="t1e_76" class="t s3_76">L2 CAT Mask for COS0 (R/W) </span><span id="t1f_76" class="t s3_76">If (CPUID.(EAX=10H, </span>
<span id="t1g_76" class="t s3_76">ECX=0H):EBX[2] != 0) </span>
<span id="t1h_76" class="t s3_76">31:0 </span><span id="t1i_76" class="t s3_76">Capacity Bit Mask (R/W) </span>
<span id="t1j_76" class="t s3_76">63:32 </span><span id="t1k_76" class="t s3_76">Reserved </span>
<span id="t1l_76" class="t s3_76">D10H+ </span>
<span id="t1m_76" class="t s3_76">n </span>
<span id="t1n_76" class="t s3_76">3344+n </span><span id="t1o_76" class="t s3_76">IA32_L2_MASK_n </span><span id="t1p_76" class="t s3_76">L2 CAT Mask for COSn (R/W) </span><span id="t1q_76" class="t s3_76">n = CPUID.(EAX=10H, </span>
<span id="t1r_76" class="t s3_76">ECX=2H):EDX[15:0] </span>
<span id="t1s_76" class="t s3_76">31:0 </span><span id="t1t_76" class="t s3_76">Capacity Bit Mask (R/W) </span>
<span id="t1u_76" class="t s3_76">63:32 </span><span id="t1v_76" class="t s3_76">Reserved </span>
<span id="t1w_76" class="t s3_76">D90H </span><span id="t1x_76" class="t s3_76">3472 </span><span id="t1y_76" class="t s3_76">IA32_BNDCFGS </span><span id="t1z_76" class="t s3_76">Supervisor State of MPX Configuration </span>
<span id="t20_76" class="t s3_76">(R/W) </span>
<span id="t21_76" class="t s3_76">If (CPUID.(EAX=07H, </span>
<span id="t22_76" class="t s3_76">ECX=0H):EBX[14] = 1) </span>
<span id="t23_76" class="t s3_76">0 </span><span id="t24_76" class="t s3_76">EN: Enable Intel MPX in supervisor mode. </span>
<span id="t25_76" class="t s3_76">1 </span><span id="t26_76" class="t s3_76">BNDPRESERVE: Preserve the bounds </span>
<span id="t27_76" class="t s3_76">registers for near branch instructions in the </span>
<span id="t28_76" class="t s3_76">absence of the BND prefix. </span>
<span id="t29_76" class="t s3_76">11:2 </span><span id="t2a_76" class="t s3_76">Reserved, must be zero. </span>
<span id="t2b_76" class="t s3_76">63:12 </span><span id="t2c_76" class="t s3_76">Base Address of Bound Directory. </span>
<span id="t2d_76" class="t s3_76">D91H </span><span id="t2e_76" class="t s3_76">3473 </span><span id="t2f_76" class="t s3_76">IA32_COPY_LOCAL_TO_PLATFORM </span>
<span id="t2g_76" class="t s4_76">5 </span>
<span id="t2h_76" class="t s3_76">Copy Local State to Platform State (W) </span><span id="t2i_76" class="t s3_76">IF ((CPUID.19H:EBX[4] = 1) </span>
<span id="t2j_76" class="t s3_76">&amp;&amp; (CPUID.(EAX=07H, </span>
<span id="t2k_76" class="t s3_76">ECX=0H).ECX[23] = 1)) </span>
<span id="t2l_76" class="t s5_76">Table 2-2. </span><span id="t2m_76" class="t s5_76">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2n_76" class="t s6_76">Register </span>
<span id="t2o_76" class="t s6_76">Address </span>
<span id="t2p_76" class="t s6_76">Architectural MSR Name / Bit Fields </span>
<span id="t2q_76" class="t s6_76">(Former MSR Name) </span><span id="t2r_76" class="t s6_76">MSR/Bit Description </span><span id="t2s_76" class="t s6_76">Comment </span>
<span id="t2t_76" class="t s6_76">Hex </span><span id="t2u_76" class="t s6_76">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
