Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar  4 00:44:24 2020
| Host         : LAPTOP-STEFAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_led_timing_summary_routed.rpt -pb uart_led_timing_summary_routed.pb -rpx uart_led_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_led
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.105        0.000                      0                  112        0.147        0.000                      0                  112        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk_pin        {0.000 5.000}      10.000          100.000         
virtual_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             6.235        0.000                      0                  103        0.147        0.000                      0                  103        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk_pin              7.857        0.000                      0                    1        0.198        0.000                      0                    1  
clk_pin        virtual_clock        0.105        0.000                      0                    8        1.357        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 1.070ns (30.573%)  route 2.430ns (69.427%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.720     5.323    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X1Y86          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.419     5.742 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=15, routed)          1.311     7.053    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]
    SLICE_X1Y87          LUT3 (Prop_lut3_I2_O)        0.325     7.378 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.587     7.964    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.326     8.290 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.532     8.822    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600    15.023    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X1Y85          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.057    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 1.070ns (30.573%)  route 2.430ns (69.427%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.720     5.323    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X1Y86          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.419     5.742 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=15, routed)          1.311     7.053    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]
    SLICE_X1Y87          LUT3 (Prop_lut3_I2_O)        0.325     7.378 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.587     7.964    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.326     8.290 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.532     8.822    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600    15.023    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X1Y85          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.057    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 rxd_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 1.490ns (17.280%)  route 7.131ns (82.720%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    C4                                                0.000     0.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.000    rxd_pin
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rxd_pin_IBUF_inst/O
                         net (fo=1, routed)           7.131     8.621    uart_rx_i0/meta_harden_rxd_i0/rxd_pin_IBUF
    SLICE_X1Y88          FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.602    15.025    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X1Y88          FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.000    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)       -0.062    14.927    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 1.070ns (32.321%)  route 2.241ns (67.679%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.720     5.323    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X1Y86          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.419     5.742 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=15, routed)          1.311     7.053    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]
    SLICE_X1Y87          LUT3 (Prop_lut3_I2_O)        0.325     7.378 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.587     7.964    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.326     8.290 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.343     8.633    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.601    15.024    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X1Y87          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_CE)      -0.205    15.058    uart_rx_i0/uart_rx_ctl_i0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 1.070ns (32.321%)  route 2.241ns (67.679%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.720     5.323    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X1Y86          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.419     5.742 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=15, routed)          1.311     7.053    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]
    SLICE_X1Y87          LUT3 (Prop_lut3_I2_O)        0.325     7.378 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.587     7.964    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.326     8.290 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.343     8.633    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.601    15.024    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X1Y87          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_CE)      -0.205    15.058    uart_rx_i0/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.116ns (32.761%)  route 2.291ns (67.239%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.721     5.324    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X2Y87          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 f  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.695     6.537    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[1]
    SLICE_X2Y87          LUT4 (Prop_lut4_I2_O)        0.146     6.683 f  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2/O
                         net (fo=4, routed)           0.840     7.523    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.328     7.851 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.415     8.266    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     8.390 r  uart_rx_i0/uart_rx_ctl_i0/state[1]_i_1/O
                         net (fo=1, routed)           0.340     8.730    uart_rx_i0/uart_rx_ctl_i0/state[1]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.601    15.024    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X1Y87          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)       -0.067    15.196    uart_rx_i0/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.828ns (26.199%)  route 2.332ns (73.801%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.722     5.325    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X1Y88          FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/Q
                         net (fo=6, routed)           0.862     6.642    uart_rx_i0/uart_rx_ctl_i0/baud_x16_en
    SLICE_X2Y87          LUT5 (Prop_lut5_I4_O)        0.124     6.766 f  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.736     7.502    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4_n_0
    SLICE_X1Y85          LUT3 (Prop_lut3_I2_O)        0.124     7.626 r  uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_2/O
                         net (fo=8, routed)           0.735     8.361    uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_2_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I4_O)        0.124     8.485 r  uart_rx_i0/uart_rx_ctl_i0/rx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     8.485    uart_rx_i0/uart_rx_ctl_i0/rx_data[5]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600    15.023    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X0Y85          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.031    15.293    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  6.808    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.828ns (26.654%)  route 2.278ns (73.346%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.722     5.325    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X1Y88          FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/Q
                         net (fo=6, routed)           0.862     6.642    uart_rx_i0/uart_rx_ctl_i0/baud_x16_en
    SLICE_X2Y87          LUT5 (Prop_lut5_I4_O)        0.124     6.766 f  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.736     7.502    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4_n_0
    SLICE_X1Y85          LUT3 (Prop_lut3_I2_O)        0.124     7.626 r  uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_2/O
                         net (fo=8, routed)           0.681     8.307    uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_2_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I4_O)        0.124     8.431 r  uart_rx_i0/uart_rx_ctl_i0/rx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     8.431    uart_rx_i0/uart_rx_ctl_i0/rx_data[1]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600    15.023    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X0Y85          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.029    15.291    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 1.116ns (36.334%)  route 1.955ns (63.666%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.721     5.324    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X2Y87          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 f  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.695     6.537    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[1]
    SLICE_X2Y87          LUT4 (Prop_lut4_I2_O)        0.146     6.683 f  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2/O
                         net (fo=4, routed)           0.840     7.523    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.328     7.851 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.420     8.271    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     8.395 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000     8.395    uart_rx_i0/uart_rx_ctl_i0/state__1[1]
    SLICE_X1Y85          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600    15.023    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X1Y85          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y85          FDRE (Setup_fdre_C_D)        0.031    15.293    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.919ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.700ns (25.249%)  route 2.072ns (74.751%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.722     5.325    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X1Y88          FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/Q
                         net (fo=6, routed)           0.862     6.642    uart_rx_i0/uart_rx_ctl_i0/baud_x16_en
    SLICE_X2Y87          LUT5 (Prop_lut5_I4_O)        0.124     6.766 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.736     7.502    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I4_O)        0.120     7.622 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.475     8.097    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600    15.023    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X1Y86          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDRE (Setup_fdre_C_D)       -0.246    15.016    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  6.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/char_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.427%)  route 0.065ns (31.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X0Y84          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=2, routed)           0.065     1.725    led_ctl_i0/D[0]
    SLICE_X1Y84          FDRE                                         r  led_ctl_i0/char_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.871     2.036    led_ctl_i0/CLK
    SLICE_X1Y84          FDRE                                         r  led_ctl_i0/char_data_reg[0]/C
                         clock pessimism             -0.503     1.532    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.046     1.578    led_ctl_i0/char_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.602     1.521    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X0Y88          FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/Q
                         net (fo=5, routed)           0.088     1.751    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[3]
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.796 r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg0/O
                         net (fo=1, routed)           0.000     1.796    uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg0_n_0
    SLICE_X1Y88          FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.875     2.040    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X1Y88          FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                         clock pessimism             -0.505     1.534    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.091     1.625    uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/char_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.021%)  route 0.125ns (46.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X0Y86          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/Q
                         net (fo=2, routed)           0.125     1.785    led_ctl_i0/D[4]
    SLICE_X0Y87          FDRE                                         r  led_ctl_i0/char_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.873     2.038    led_ctl_i0/CLK
    SLICE_X0Y87          FDRE                                         r  led_ctl_i0/char_data_reg[4]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.066     1.601    led_ctl_i0/char_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.601     1.520    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X3Y87          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/Q
                         net (fo=6, routed)           0.136     1.797    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[0]
    SLICE_X2Y87          LUT6 (Prop_lut6_I2_O)        0.045     1.842 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[1]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.873     2.038    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X2Y87          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.121     1.654    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/char_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.546%)  route 0.133ns (48.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X0Y86          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/Q
                         net (fo=2, routed)           0.133     1.793    led_ctl_i0/D[2]
    SLICE_X0Y87          FDRE                                         r  led_ctl_i0/char_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.873     2.038    led_ctl_i0/CLK
    SLICE_X0Y87          FDRE                                         r  led_ctl_i0/char_data_reg[2]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.070     1.605    led_ctl_i0/char_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.031%)  route 0.114ns (37.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.602     1.521    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X1Y88          FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDSE (Prop_fdse_C_Q)         0.141     1.662 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/Q
                         net (fo=7, routed)           0.114     1.776    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[0]
    SLICE_X0Y88          LUT6 (Prop_lut6_I4_O)        0.045     1.821 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.821    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[3]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.875     2.040    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X0Y88          FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.092     1.626    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.793%)  route 0.115ns (38.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.602     1.521    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X1Y88          FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDSE (Prop_fdse_C_Q)         0.141     1.662 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/Q
                         net (fo=7, routed)           0.115     1.777    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[0]
    SLICE_X0Y88          LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.822    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_1_n_0
    SLICE_X0Y88          FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.875     2.040    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X0Y88          FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X0Y88          FDSE (Hold_fdse_C_D)         0.092     1.626    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    meta_harden_rst_i0/CLK
    SLICE_X1Y86          FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.128     1.647 f  meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=48, routed)          0.070     1.718    uart_rx_i0/uart_rx_ctl_i0/rst_clk_rx
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.099     1.817 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.872     2.037    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X1Y86          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.091     1.610    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.660%)  route 0.154ns (45.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X1Y85          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.154     1.815    uart_rx_i0/uart_rx_ctl_i0/state__0[1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.045     1.860 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_i_1/O
                         net (fo=1, routed)           0.000     1.860    uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.872     2.037    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X1Y86          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.092     1.626    uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/char_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.354%)  route 0.184ns (56.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X0Y85          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/Q
                         net (fo=2, routed)           0.184     1.845    led_ctl_i0/D[7]
    SLICE_X1Y84          FDRE                                         r  led_ctl_i0/char_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.871     2.036    led_ctl_i0/CLK
    SLICE_X1Y84          FDRE                                         r  led_ctl_i0/char_data_reg[7]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.075     1.608    led_ctl_i0/char_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_pin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     led_ctl_i0/char_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     led_ctl_i0/char_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     led_ctl_i0/char_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     led_ctl_i0/char_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     led_ctl_i0/char_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     led_ctl_i0/char_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     led_ctl_i0/char_data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     led_ctl_i0/char_data_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     led_ctl_i0/led_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     led_ctl_i0/led_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     led_ctl_i0/led_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y72     led_ctl_i0/led_o_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     led_ctl_i0/led_o_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     led_ctl_i0/led_o_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y72     led_ctl_i0/led_o_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     led_ctl_i0/char_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.857ns  (required time - arrival time)
  Source:                 btn_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            meta_harden_btn_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 1.486ns (20.927%)  route 5.614ns (79.073%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    M18                                               0.000     0.000 r  btn_pin (IN)
                         net (fo=0)                   0.000     0.000    btn_pin
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_pin_IBUF_inst/O
                         net (fo=1, routed)           5.614     7.100    meta_harden_btn_i0/btn_pin_IBUF
    SLICE_X0Y88          FDRE                                         r  meta_harden_btn_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.602    15.025    meta_harden_btn_i0/CLK
    SLICE_X0Y88          FDRE                                         r  meta_harden_btn_i0/signal_meta_reg/C
                         clock pessimism              0.000    15.025    
                         clock uncertainty           -0.025    15.000    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)       -0.043    14.957    meta_harden_btn_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                  7.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 btn_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            meta_harden_btn_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.254ns (8.933%)  route 2.585ns (91.067%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.500    -0.500    
    M18                                               0.000    -0.500 r  btn_pin (IN)
                         net (fo=0)                   0.000    -0.500    btn_pin
    M18                  IBUF (Prop_ibuf_I_O)         0.254    -0.246 r  btn_pin_IBUF_inst/O
                         net (fo=1, routed)           2.585     2.339    meta_harden_btn_i0/btn_pin_IBUF
    SLICE_X0Y88          FDRE                                         r  meta_harden_btn_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.875     2.040    meta_harden_btn_i0/CLK
    SLICE_X0Y88          FDRE                                         r  meta_harden_btn_i0/signal_meta_reg/C
                         clock pessimism              0.000     2.040    
                         clock uncertainty            0.025     2.065    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.076     2.141    meta_harden_btn_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 4.147ns (63.368%)  route 2.397ns (36.632%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.723     5.326    led_ctl_i0/CLK
    SLICE_X3Y90          FDRE                                         r  led_ctl_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  led_ctl_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           2.397     8.142    led_pins_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.728    11.870 r  led_pins_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.870    led_pins[6]
    U17                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                 2.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -11.870    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 4.009ns (61.596%)  route 2.499ns (38.404%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.723     5.326    led_ctl_i0/CLK
    SLICE_X3Y90          FDRE                                         r  led_ctl_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  led_ctl_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           2.499     8.281    led_pins_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    11.834 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.834    led_pins[2]
    J13                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                 2.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 4.146ns (65.876%)  route 2.148ns (34.124%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.711     5.314    led_ctl_i0/CLK
    SLICE_X5Y79          FDRE                                         r  led_ctl_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  led_ctl_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           2.148     7.880    led_pins_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.727    11.607 r  led_pins_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.607    led_pins[5]
    V17                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                 2.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -11.607    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 3.991ns (64.402%)  route 2.206ns (35.598%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.711     5.314    led_ctl_i0/CLK
    SLICE_X5Y79          FDRE                                         r  led_ctl_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  led_ctl_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           2.206     7.976    led_pins_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.511 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.511    led_pins[1]
    K15                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                 2.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -11.511    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 3.976ns (65.238%)  route 2.119ns (34.762%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.725     5.328    led_ctl_i0/CLK
    SLICE_X1Y96          FDRE                                         r  led_ctl_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  led_ctl_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           2.119     7.902    led_pins_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.423 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.423    led_pins[0]
    H17                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                 2.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -11.423    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 4.007ns (65.770%)  route 2.085ns (34.230%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.708     5.311    led_ctl_i0/CLK
    SLICE_X1Y72          FDRE                                         r  led_ctl_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  led_ctl_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           2.085     7.852    led_pins_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.402 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.402    led_pins[3]
    N14                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                 2.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 4.143ns (68.252%)  route 1.927ns (31.748%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.725     5.328    led_ctl_i0/CLK
    SLICE_X1Y96          FDRE                                         r  led_ctl_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  led_ctl_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           1.927     7.674    led_pins_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.724    11.397 r  led_pins_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.397    led_pins[4]
    R18                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                 2.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -11.397    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 4.147ns (68.792%)  route 1.881ns (31.208%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.708     5.311    led_ctl_i0/CLK
    SLICE_X1Y72          FDRE                                         r  led_ctl_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.419     5.730 r  led_ctl_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           1.881     7.611    led_pins_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.728    11.339 r  led_pins_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.339    led_pins[7]
    U16                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                 2.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                  0.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.357ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 1.437ns (76.909%)  route 0.431ns (23.091%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.594     1.513    led_ctl_i0/CLK
    SLICE_X1Y72          FDRE                                         r  led_ctl_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  led_ctl_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           0.431     2.073    led_pins_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.309     3.382 r  led_pins_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.382    led_pins[7]
    U16                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.384ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 1.433ns (76.026%)  route 0.452ns (23.974%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.604     1.523    led_ctl_i0/CLK
    SLICE_X1Y96          FDRE                                         r  led_ctl_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.128     1.651 r  led_ctl_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.452     2.103    led_pins_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.305     3.409 r  led_pins_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.409    led_pins[4]
    R18                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.409    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.393ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 1.362ns (71.888%)  route 0.533ns (28.112%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.604     1.523    led_ctl_i0/CLK
    SLICE_X1Y96          FDRE                                         r  led_ctl_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  led_ctl_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.533     2.197    led_pins_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.418 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.418    led_pins[0]
    H17                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.418    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.405ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 1.377ns (71.866%)  route 0.539ns (28.134%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.594     1.513    led_ctl_i0/CLK
    SLICE_X5Y79          FDRE                                         r  led_ctl_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  led_ctl_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.539     2.193    led_pins_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.430 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.430    led_pins[1]
    K15                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.430    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.408ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 1.392ns (72.533%)  route 0.527ns (27.467%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.594     1.513    led_ctl_i0/CLK
    SLICE_X1Y72          FDRE                                         r  led_ctl_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  led_ctl_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.527     2.182    led_pins_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.433 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.433    led_pins[3]
    N14                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.433    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.484ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 1.433ns (71.816%)  route 0.563ns (28.184%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.594     1.513    led_ctl_i0/CLK
    SLICE_X5Y79          FDRE                                         r  led_ctl_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  led_ctl_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.563     2.204    led_pins_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.305     3.509 r  led_pins_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.509    led_pins[5]
    V17                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.509    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.541ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 1.437ns (70.286%)  route 0.607ns (29.714%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.603     1.522    led_ctl_i0/CLK
    SLICE_X3Y90          FDRE                                         r  led_ctl_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  led_ctl_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           0.607     2.258    led_pins_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.309     3.566 r  led_pins_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.566    led_pins[6]
    U17                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.566    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.577ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 1.394ns (67.045%)  route 0.685ns (32.955%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.603     1.522    led_ctl_i0/CLK
    SLICE_X3Y90          FDRE                                         r  led_ctl_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  led_ctl_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.685     2.349    led_pins_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.602 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.602    led_pins[2]
    J13                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.602    
  -------------------------------------------------------------------
                         slack                                  1.577    





