read_verilog Modulos/transmisor/transmisor.v
hierarchy -check -top transmisor
proc;
opt;
fsm;
opt;
memory;
opt;
techmap;
opt;
write_verilog Sintesis/tx_rtlil.v
dfflibmap -liberty libs/cmos_cells.lib;
abc -liberty libs/cmos_cells.lib;
clean
write_verilog Sintesis/tx_sintetizado.v
