<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2002" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2002{left:594px;top:1124px;}
#t2_2002{left:69px;top:49px;letter-spacing:-0.3px;word-spacing:0.3px;}
#t3_2002{left:69px;top:1124px;letter-spacing:0.1px;}
#t4_2002{left:103px;top:1124px;letter-spacing:0.1px;}
#t5_2002{left:69px;top:95px;}
#t6_2002{left:95px;top:102px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t7_2002{left:69px;top:118px;}
#t8_2002{left:95px;top:125px;word-spacing:-1.9px;}
#t9_2002{left:331px;top:123px;}
#ta_2002{left:346px;top:125px;letter-spacing:-0.2px;word-spacing:-1.7px;}
#tb_2002{left:69px;top:141px;}
#tc_2002{left:95px;top:148px;letter-spacing:-0.1px;word-spacing:-1.7px;}
#td_2002{left:69px;top:164px;}
#te_2002{left:95px;top:171px;word-spacing:-1.9px;}
#tf_2002{left:69px;top:186px;}
#tg_2002{left:95px;top:194px;word-spacing:-1.9px;}
#th_2002{left:69px;top:209px;}
#ti_2002{left:95px;top:217px;word-spacing:-2px;}
#tj_2002{left:69px;top:232px;}
#tk_2002{left:95px;top:240px;word-spacing:-1.9px;}
#tl_2002{left:69px;top:255px;}
#tm_2002{left:95px;top:263px;letter-spacing:-0.1px;word-spacing:-1.7px;}
#tn_2002{left:69px;top:278px;}
#to_2002{left:95px;top:286px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tp_2002{left:69px;top:301px;}
#tq_2002{left:95px;top:309px;word-spacing:-1.9px;}
#tr_2002{left:204px;top:306px;}
#ts_2002{left:219px;top:309px;letter-spacing:-0.1px;word-spacing:-1.7px;}
#tt_2002{left:69px;top:324px;}
#tu_2002{left:95px;top:332px;word-spacing:-1.9px;}
#tv_2002{left:69px;top:356px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tw_2002{left:69px;top:373px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tx_2002{left:69px;top:390px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#ty_2002{left:69px;top:406px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tz_2002{left:69px;top:423px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t10_2002{left:69px;top:440px;word-spacing:-4.7px;}
#t11_2002{left:69px;top:457px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t12_2002{left:69px;top:474px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t13_2002{left:69px;top:490px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t14_2002{left:69px;top:507px;letter-spacing:-0.1px;word-spacing:-3.4px;}
#t15_2002{left:69px;top:524px;letter-spacing:-0.1px;word-spacing:-1.6px;}
#t16_2002{left:69px;top:549px;word-spacing:-1.9px;}
#t17_2002{left:69px;top:565px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t18_2002{left:69px;top:582px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t19_2002{left:69px;top:599px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t1a_2002{left:69px;top:616px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t1b_2002{left:69px;top:633px;letter-spacing:-0.2px;word-spacing:-1.7px;}
#t1c_2002{left:69px;top:649px;letter-spacing:-0.3px;word-spacing:-1.9px;}
#t1d_2002{left:69px;top:674px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t1e_2002{left:69px;top:691px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t1f_2002{left:69px;top:707px;letter-spacing:-0.1px;word-spacing:-4.7px;}
#t1g_2002{left:69px;top:724px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t1h_2002{left:69px;top:741px;letter-spacing:-0.1px;word-spacing:-4.2px;}
#t1i_2002{left:69px;top:758px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t1j_2002{left:69px;top:775px;letter-spacing:-0.2px;word-spacing:-1.8px;}
#t1k_2002{left:440px;top:810px;letter-spacing:-1.2px;}
#t1l_2002{left:122px;top:836px;letter-spacing:-0.2px;word-spacing:-1.7px;}
#t1m_2002{left:122px;top:852px;letter-spacing:-0.1px;word-spacing:-4.4px;}
#t1n_2002{left:122px;top:869px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t1o_2002{left:69px;top:918px;word-spacing:-1.9px;}
#t1p_2002{left:69px;top:935px;word-spacing:-4.7px;}
#t1q_2002{left:69px;top:952px;letter-spacing:-0.1px;word-spacing:-2.2px;}
#t1r_2002{left:69px;top:969px;letter-spacing:-0.1px;word-spacing:-2px;}
#t1s_2002{left:69px;top:985px;letter-spacing:-0.1px;word-spacing:-2.8px;}
#t1t_2002{left:667px;top:985px;letter-spacing:-0.1px;word-spacing:-2.8px;}
#t1u_2002{left:69px;top:1002px;word-spacing:-1.9px;}
#t1v_2002{left:417px;top:1002px;word-spacing:-1.9px;}
#t1w_2002{left:69px;top:1019px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t1x_2002{left:69px;top:1036px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t1y_2002{left:69px;top:1053px;letter-spacing:-0.1px;word-spacing:-3.4px;}
#t1z_2002{left:69px;top:1069px;letter-spacing:-0.1px;word-spacing:-1.8px;}

.s1_2002{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s2_2002{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s3_2002{
	FONT-SIZE: 85.4px;
	FONT-FAMILY: TimesNewRoman_9zw;
	color: rgb(0,0,0);
}

.s4_2002{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

.s5_2002{
	FONT-SIZE: 44px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

.s6_2002{
	FONT-SIZE: 67.1px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s7_2002{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana, Geneva, sans-serif;
	color: rgb(0,0,0);
	FONT-STYLE: italic;
}

#form1_2002{	z-index: 2;	cursor: pointer;	border-style: none;	padding: 0px;	position: absolute;	left: 668px;	top: 986px;	width: 185px;	height: 17px;	text-align: left;	background: transparent;	font: normal 12px Arial, Helvetica, sans-serif;}
#form2_2002{	z-index: 2;	cursor: pointer;	border-style: none;	padding: 0px;	position: absolute;	left: 69px;	top: 1002px;	width: 344px;	height: 17px;	text-align: left;	background: transparent;	font: normal 12px Arial, Helvetica, sans-serif;}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2002" type="text/css" >

@font-face {
	font-family: Verdana_9zn;
	src: url("fonts/Verdana_9zn.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_2kog;
	src: url("fonts/NeoSansIntelMedium_2kog.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_9zw;
	src: url("fonts/TimesNewRoman_9zw.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2002Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2002" style="-webkit-user-select: none;"><object width="935" height="1210" data="2002/2002.svg" type="image/svg+xml" id="pdf2002" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_2002" class="t s1_2002">GETSEC[SENTER]—Enter a Measured Environment</div>
<div id="t2_2002" class="t s2_2002">SAFER MODE EXTENSIONS REFERENCE</div>
<div id="t3_2002" class="t s1_2002">6-22</div>
<div id="t4_2002" class="t s1_2002">Vol. 2D</div>
<div id="t5_2002" class="t s3_2002">•</div>
<div id="t6_2002" class="t s4_2002">Establish and check the location and size of the authenticated code module to be executed by the ILP. </div>
<div id="t7_2002" class="t s3_2002">•</div>
<div id="t8_2002" class="t s4_2002">Check for the existence of an Intel</div>
<div id="t9_2002" class="t s5_2002">®</div>
<div id="ta_2002" class="t s4_2002">TXT-capable chipset. </div>
<div id="tb_2002" class="t s3_2002">•</div>
<div id="tc_2002" class="t s4_2002">Verify the current power management configuration is acceptable. </div>
<div id="td_2002" class="t s3_2002">•</div>
<div id="te_2002" class="t s4_2002">Broadcast a message to enable protection of memory and I/O from activities from other processor agents. </div>
<div id="tf_2002" class="t s3_2002">•</div>
<div id="tg_2002" class="t s4_2002">Load the designated AC module into authenticated code execution area. </div>
<div id="th_2002" class="t s3_2002">•</div>
<div id="ti_2002" class="t s4_2002">Isolate the content of authenticated code execution area from further state modification by external agents.</div>
<div id="tj_2002" class="t s3_2002">•</div>
<div id="tk_2002" class="t s4_2002">Authenticate the AC module.</div>
<div id="tl_2002" class="t s3_2002">•</div>
<div id="tm_2002" class="t s4_2002">Updated the Trusted Platform Module (TPM) with the authenticated code module's hash. </div>
<div id="tn_2002" class="t s3_2002">•</div>
<div id="to_2002" class="t s4_2002">Initialize processor state based on the authenticated code module header information. </div>
<div id="tp_2002" class="t s3_2002">•</div>
<div id="tq_2002" class="t s4_2002">Unlock the Intel</div>
<div id="tr_2002" class="t s5_2002">®</div>
<div id="ts_2002" class="t s4_2002">TXT-capable chipset private configuration register space and TPM locality 3 space. </div>
<div id="tt_2002" class="t s3_2002">•</div>
<div id="tu_2002" class="t s4_2002">Begin execution in the authenticated code module at the defined entry point.</div>
<div id="tv_2002" class="t s4_2002">As an integrity check for proper processor hardware operation, execution of GETSEC[SENTER] will also check the </div>
<div id="tw_2002" class="t s4_2002">contents of all the machine check status registers (as reported by the MSRs IA32_MCi_STATUS) for any valid </div>
<div id="tx_2002" class="t s4_2002">uncorrectable error condition. In addition, the global machine check status register IA32_MCG_STATUS MCIP bit </div>
<div id="ty_2002" class="t s4_2002">must be cleared and the IERR processor package pin (or its equivalent) must be not asserted, indicating that no </div>
<div id="tz_2002" class="t s4_2002">machine check exception processing is currently in-progress. These checks are performed twice: once by the ILP </div>
<div id="t10_2002" class="t s4_2002">prior to the broadcast of the rendezvous message to RLPs, and later in response to RLPs acknowledging the rendez-</div>
<div id="t11_2002" class="t s4_2002">vous message. Any outstanding valid uncorrectable machine check error condition present in the machine check </div>
<div id="t12_2002" class="t s4_2002">status registers at the first check point will result in the ILP signaling a general protection violation. If an </div>
<div id="t13_2002" class="t s4_2002">outstanding valid uncorrectable machine check error condition is present at the second check point, then this will </div>
<div id="t14_2002" class="t s4_2002">result in the corresponding logical processor signaling the more severe TXT-shutdown condition with an error code </div>
<div id="t15_2002" class="t s4_2002">of 12.</div>
<div id="t16_2002" class="t s4_2002">Before loading and authentication of the target code module is performed, the processor also checks that the </div>
<div id="t17_2002" class="t s4_2002">current voltage and bus ratio encodings correspond to known good values supportable by the processor. The MSR </div>
<div id="t18_2002" class="t s4_2002">IA32_PERF_STATUS values are compared against either the processor supported maximum operating target </div>
<div id="t19_2002" class="t s4_2002">setting, system reset setting, or the thermal monitor operating target. If the current settings do not meet any of </div>
<div id="t1a_2002" class="t s4_2002">these criteria then the SENTER function will attempt to change the voltage and bus ratio select controls in a </div>
<div id="t1b_2002" class="t s4_2002">processor-specific manner. This adjustment may be to the thermal monitor, minimum (if different), or maximum </div>
<div id="t1c_2002" class="t s4_2002">operating target depending on the processor.</div>
<div id="t1d_2002" class="t s4_2002">This implies that some thermal operating target parameters configured by BIOS may be overridden by SENTER. </div>
<div id="t1e_2002" class="t s4_2002">The measured environment software may need to take responsibility for restoring such settings that are deemed </div>
<div id="t1f_2002" class="t s4_2002">to be safe, but not necessarily recognized by SENTER. If an adjustment is not possible when an out of range setting </div>
<div id="t1g_2002" class="t s4_2002">is discovered, then the processor will abort the measured launch. This may be the case for chipset controlled </div>
<div id="t1h_2002" class="t s4_2002">settings of these values or if the controllability is not enabled on the processor. In this case it is the responsibility of </div>
<div id="t1i_2002" class="t s4_2002">the external software to program the chipset voltage ID and/or bus ratio select settings to known good values </div>
<div id="t1j_2002" class="t s4_2002">recognized by the processor, prior to executing SENTER.</div>
<div id="t1k_2002" class="t s6_2002">NOTE</div>
<div id="t1l_2002" class="t s4_2002">For a mobile processor, an adjustment can be made according to the thermal monitor operating </div>
<div id="t1m_2002" class="t s4_2002">target. For a quad-core processor the SENTER adjustment mechanism may result in a more conser-</div>
<div id="t1n_2002" class="t s4_2002">vative but non-uniform voltage setting, depending on the pre-SENTER settings per core.</div>
<div id="t1o_2002" class="t s4_2002">The ILP and RLPs mask the response to the assertion of the external signals INIT#, A20M, NMI#, and SMI#. The </div>
<div id="t1p_2002" class="t s4_2002">purpose of this masking control is to prevent exposure to existing external event handlers until a protected handler </div>
<div id="t1q_2002" class="t s4_2002">has been put in place to directly handle these events. Masked external pin events may be unmasked conditionally </div>
<div id="t1r_2002" class="t s4_2002">or unconditionally via the GETSEC[EXITAC], GETSEC[SEXIT], GETSEC[SMCTRL] or for specific VMX related opera-</div>
<div id="t1s_2002" class="t s4_2002">tions such as a VM entry or the VMXOFF instruction (see respective GETSEC leaves and </div>
<div id="t1t_2002" class="t s7_2002">Intel® 64 and IA-32 Archi-</div>
<div id="t1u_2002" class="t s7_2002">tectures Software Developer’s Manual, Volume 3C</div>
<div id="t1v_2002" class="t s4_2002">for more details). The state of the A20M pin is masked and </div>
<div id="t1w_2002" class="t s4_2002">forced internally to a de-asserted state so that external assertion is not recognized. A20M masking as set by </div>
<div id="t1x_2002" class="t s4_2002">GETSEC[SENTER] is undone only after taking down the measured environment with the GETSEC[SEXIT] instruc-</div>
<div id="t1y_2002" class="t s4_2002">tion or processor reset. INTR is masked by simply clearing the EFLAGS.IF bit. It is the responsibility of system soft-</div>
<div id="t1z_2002" class="t s4_2002">ware to control the processor response to INTR through appropriate management of EFLAGS.</div>

<!-- End text definitions -->


<!-- Begin Form Data -->
<form>
<input id="form1_2002" type="button" tabindex="2535" data-objref="12429 0 R" onclick="window.location.href='../0_CROSS_REFERENCE_MASTER/index.html';"/>
<input id="form2_2002" type="button" tabindex="2536" data-objref="12430 0 R" onclick="window.location.href='../0_CROSS_REFERENCE_MASTER/index.html';"/>

</form>
<!-- End Form Data -->

</div>
</body>
</html>
