
---------- Begin Simulation Statistics ----------
final_tick                               866593942000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95411                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740324                       # Number of bytes of host memory used
host_op_rate                                    95718                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10674.85                       # Real time elapsed on the host
host_tick_rate                               81180933                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018497639                       # Number of instructions simulated
sim_ops                                    1021779258                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.866594                       # Number of seconds simulated
sim_ticks                                866593942000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.493269                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              116372309                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           133007157                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8060288                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185890651                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15569637                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15688056                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          118419                       # Number of indirect misses.
system.cpu0.branchPred.lookups              236426455                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1665158                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819877                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5569049                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221014044                       # Number of branches committed
system.cpu0.commit.bw_lim_events             21698303                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466143                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       51453602                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892401676                       # Number of instructions committed
system.cpu0.commit.committedOps             893223756                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1587800028                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.562554                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.277862                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1137475145     71.64%     71.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    269927953     17.00%     88.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     67698666      4.26%     92.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     66914860      4.21%     97.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14954668      0.94%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4538629      0.29%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1086978      0.07%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3504826      0.22%     98.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     21698303      1.37%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1587800028                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341024                       # Number of function calls committed.
system.cpu0.commit.int_insts                863511899                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280411761                       # Number of loads committed
system.cpu0.commit.membars                    1641834                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641840      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491115807     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281231630     31.49%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109760700     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893223756                       # Class of committed instruction
system.cpu0.commit.refs                     390992358                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892401676                       # Number of Instructions Simulated
system.cpu0.committedOps                    893223756                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.912098                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.912098                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            183464653                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2499974                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           115126644                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             959333647                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               736730523                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                670219547                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5578032                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7507084                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2324580                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  236426455                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                170497081                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    867127947                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2477559                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     976999349                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           91                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               16138568                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138556                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         723119909                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         131941946                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.572564                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1598317335                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.613044                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.905959                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               909806646     56.92%     56.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               513255867     32.11%     89.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                91563360      5.73%     94.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                66854813      4.18%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8915749      0.56%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3661481      0.23%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  922511      0.06%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3309429      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   27479      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1598317335                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      108042254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5604056                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               225990948                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.541352                       # Inst execution rate
system.cpu0.iew.exec_refs                   408261946                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 112651072                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              163195345                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            300621617                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1929767                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1462868                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           116689308                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          944668156                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            295610874                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5044990                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            923741083                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                981872                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2172669                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5578032                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3953857                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        32926                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        12942532                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        14197                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9265                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3628442                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20209856                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6108711                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9265                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       873813                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4730243                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                370570552                       # num instructions consuming a value
system.cpu0.iew.wb_count                    915962917                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.906517                       # average fanout of values written-back
system.cpu0.iew.wb_producers                335928389                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.536794                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     915993928                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1126562846                       # number of integer regfile reads
system.cpu0.int_regfile_writes              584931808                       # number of integer regfile writes
system.cpu0.ipc                              0.522986                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.522986                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643333      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            505983971     54.48%     54.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7838260      0.84%     55.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639151      0.18%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           298393949     32.13%     87.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113287359     12.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             928786074                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     897501                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000966                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 115609     12.88%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                704250     78.47%     91.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                77640      8.65%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             928040189                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3456832132                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    915962866                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        996120857                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 938885872                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                928786074                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5782284                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       51444396                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            45253                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3316141                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29567131                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1598317335                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.581102                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.795410                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          916483135     57.34%     57.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          486707377     30.45%     87.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          152818853      9.56%     97.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           34474049      2.16%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6919215      0.43%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             431640      0.03%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             242875      0.02%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             194994      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              45197      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1598317335                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.544309                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16068561                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2622415                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           300621617                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          116689308                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1512                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1706359589                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    26828318                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              170957199                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569158298                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3017681                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               742747355                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5356370                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10413                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1161689576                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             952599577                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          610600833                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                665978085                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4314543                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5578032                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12938208                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                41442530                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1161689532                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        118456                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4596                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7234343                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4549                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2510759986                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1899876674                       # The number of ROB writes
system.cpu0.timesIdled                       24899780                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1479                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.548111                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10686981                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12640118                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2836226                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17190797                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            234097                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         314757                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           80660                       # Number of indirect misses.
system.cpu1.branchPred.lookups               19587593                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24607                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819636                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1965126                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10300971                       # Number of branches committed
system.cpu1.commit.bw_lim_events               696859                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459632                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       28593693                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41848573                       # Number of instructions committed
system.cpu1.commit.committedOps              42668419                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    230048123                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.185476                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.773550                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    210144208     91.35%     91.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9830876      4.27%     95.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4016175      1.75%     97.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3798887      1.65%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       695061      0.30%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       222255      0.10%     99.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       564473      0.25%     99.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        79329      0.03%     99.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       696859      0.30%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    230048123                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317290                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40182740                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11553189                       # Number of loads committed
system.cpu1.commit.membars                    1639372                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639372      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24990401     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372825     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665680      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42668419                       # Class of committed instruction
system.cpu1.commit.refs                      16038517                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41848573                       # Number of Instructions Simulated
system.cpu1.committedOps                     42668419                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.639544                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.639544                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            174961161                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               875629                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9553808                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              79461101                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16940329                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 38741177                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1966117                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               925854                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2190955                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   19587593                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13369933                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    216353180                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               476360                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      88563327                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5674434                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.082996                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15609341                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10921078                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.375257                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         234799739                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.388900                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.882875                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               180945812     77.06%     77.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31388928     13.37%     90.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14443507      6.15%     96.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4418399      1.88%     98.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  930100      0.40%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2062088      0.88%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  551706      0.23%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   32103      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   27096      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           234799739                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1207145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2004068                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13283983                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.219346                       # Inst execution rate
system.cpu1.iew.exec_refs                    18010639                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5268143                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              159720292                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19702163                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1999752                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1280180                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8052973                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           71255060                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12742496                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1696981                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             51767271                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                695098                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1327498                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1966117                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2878309                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        23441                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          191972                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12264                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1866                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2110                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8148974                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3567645                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1866                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       627473                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1376595                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25411464                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51005447                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.796955                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20251804                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.216118                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51028676                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                66786011                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31847731                       # number of integer regfile writes
system.cpu1.ipc                              0.177319                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.177319                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639578      3.07%      3.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33229492     62.15%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  56      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14001593     26.19%     91.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4593433      8.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53464252                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     836126                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.015639                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 107723     12.88%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                660211     78.96%     91.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                68190      8.16%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              52660786                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         342611650                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51005435                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         99842695                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  65257827                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53464252                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5997233                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       28586640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            47307                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3537601                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20156511                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    234799739                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.227701                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.652145                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          199835673     85.11%     85.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23287871      9.92%     95.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7397677      3.15%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2603817      1.11%     99.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1185551      0.50%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             240720      0.10%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             144233      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              75202      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28995      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      234799739                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.226537                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12585325                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2264398                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19702163                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8052973                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    206                       # number of misc regfile reads
system.cpu1.numCycles                       236006884                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1497175247                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              167024017                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27217046                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3656344                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19508123                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1137420                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                15017                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             95058839                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              75161967                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           47960686                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 37574028                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3262920                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1966117                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8702020                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20743640                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        95058827                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25434                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               833                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8391130                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           832                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   300612323                       # The number of ROB reads
system.cpu1.rob.rob_writes                  147280439                       # The number of ROB writes
system.cpu1.timesIdled                          25540                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.898937                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9212786                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10481112                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2037397                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14131755                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            263414                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         333512                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           70098                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16499068                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        25267                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819650                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1597511                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10229723                       # Number of branches committed
system.cpu2.commit.bw_lim_events               547068                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459660                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17083790                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41655097                       # Number of instructions committed
system.cpu2.commit.committedOps              42474953                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    230532930                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.184247                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.766946                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    210782188     91.43%     91.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9680891      4.20%     95.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3973996      1.72%     97.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3769045      1.63%     98.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       680744      0.30%     99.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       234921      0.10%     99.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       783729      0.34%     99.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        80348      0.03%     99.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       547068      0.24%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    230532930                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318225                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39998492                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11489882                       # Number of loads committed
system.cpu2.commit.membars                    1639377                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639377      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24872431     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309532     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3653472      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42474953                       # Class of committed instruction
system.cpu2.commit.refs                      15963016                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41655097                       # Number of Instructions Simulated
system.cpu2.committedOps                     42474953                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.640497                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.640497                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            185293554                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               444015                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8569829                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              65758124                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                13523613                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 30956108                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1598490                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               757033                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2240640                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16499068                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10610286                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    219408389                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               364552                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      71705687                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4076752                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.070222                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12165627                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9476200                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.305188                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         233612405                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.314203                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.783264                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               188839288     80.83%     80.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                27006751     11.56%     92.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11397232      4.88%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3900134      1.67%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  816538      0.35%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1366342      0.58%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  227490      0.10%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   31822      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26808      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           233612405                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1343059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1636693                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12065373                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.211568                       # Inst execution rate
system.cpu2.iew.exec_refs                    17976232                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5240682                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              166520082                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             16054580                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1268586                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1154747                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6648643                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           59550741                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12735550                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1717005                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             49709100                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                680846                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1372039                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1598490                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2959528                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        22993                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          184487                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        11714                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1929                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1587                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4564698                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2175509                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1929                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       530211                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1106482                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 24460182                       # num instructions consuming a value
system.cpu2.iew.wb_count                     48941587                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.802090                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19619272                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.208302                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      48965137                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                63644716                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31033692                       # number of integer regfile writes
system.cpu2.ipc                              0.177289                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.177289                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639585      3.19%      3.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31225991     60.72%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  49      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.91% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            13992317     27.21%     91.12% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4568063      8.88%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51426105                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     825451                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.016051                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  99630     12.07%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     12.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                657665     79.67%     91.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                68154      8.26%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              50611957                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         337336924                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     48941575                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         76627499                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  55746477                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51426105                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3804264                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17075787                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            46884                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1344604                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10789630                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    233612405                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.220134                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.644188                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          200132662     85.67%     85.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22183623      9.50%     95.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7114202      3.05%     98.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2542062      1.09%     99.30% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1178827      0.50%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             223594      0.10%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             135922      0.06%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              73022      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              28491      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      233612405                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.218876                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8852472                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1611852                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            16054580                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6648643                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    208                       # number of misc regfile reads
system.cpu2.numCycles                       234955464                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1498226908                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              175880935                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27107620                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5156855                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                15425681                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               1147544                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 9690                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             80155866                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              62867568                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40138486                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30553593                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               3373037                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1598490                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10128369                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13030866                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        80155854                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         25337                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               790                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10492253                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           784                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   289543604                       # The number of ROB reads
system.cpu2.rob.rob_writes                  122202764                       # The number of ROB writes
system.cpu2.timesIdled                          26325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.244909                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10074073                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            10467123                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2232670                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14672567                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            249209                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         307285                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           58076                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17268118                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        22708                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819648                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1745919                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10569864                       # Number of branches committed
system.cpu3.commit.bw_lim_events               523114                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459628                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       19164341                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42592293                       # Number of instructions committed
system.cpu3.commit.committedOps              43412130                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    232948047                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.186360                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.765492                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    212606817     91.27%     91.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9999054      4.29%     95.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4082983      1.75%     97.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3939882      1.69%     99.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       687533      0.30%     99.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       242747      0.10%     99.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       782734      0.34%     99.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        83183      0.04%     99.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       523114      0.22%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    232948047                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292062                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40877871                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11835265                       # Number of loads committed
system.cpu3.commit.membars                    1639350                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639350      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25379626     58.46%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12654913     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3738100      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43412130                       # Class of committed instruction
system.cpu3.commit.refs                      16393025                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42592293                       # Number of Instructions Simulated
system.cpu3.committedOps                     43412130                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.574125                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.574125                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            184518014                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               490356                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9302226                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              69077988                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                14775155                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 33120144                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1746845                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               684071                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2259475                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17268118                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11583845                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    221015822                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               403819                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      74885138                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4467192                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.072734                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13170214                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10323282                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.315419                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         236419633                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.324320                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.795458                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               189502022     80.15%     80.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                28416239     12.02%     92.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12147806      5.14%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3796871      1.61%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  727528      0.31%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1397151      0.59%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  373576      0.16%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   31650      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26790      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           236419633                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         995153                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1787140                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                12630207                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.215939                       # Inst execution rate
system.cpu3.iew.exec_refs                    18554323                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5383309                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              165924332                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             16988133                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1370175                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1050217                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7003145                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           62566276                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13171014                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1831312                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             51267006                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                748456                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1644693                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1746845                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3238902                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        24569                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          191300                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14936                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1756                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1303                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5152868                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2445385                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1756                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       565635                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1221505                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25054493                       # num instructions consuming a value
system.cpu3.iew.wb_count                     50461097                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.800642                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20059682                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.212544                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      50489312                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                65694944                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31833268                       # number of integer regfile writes
system.cpu3.ipc                              0.179400                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.179400                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639569      3.09%      3.09% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             32258687     60.75%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.84% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14486069     27.28%     91.12% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4713849      8.88%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53098318                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     829658                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.015625                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 100574     12.12%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     12.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                661119     79.69%     91.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                67963      8.19%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              52288393                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         343496689                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     50461085                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         81721293                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  58457334                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53098318                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4108942                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       19154145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            50788                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1649314                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     12218919                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    236419633                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.224594                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.647255                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          201691000     85.31%     85.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23131170      9.78%     95.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7286286      3.08%     98.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2652187      1.12%     99.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1226769      0.52%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             194101      0.08%     99.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             136126      0.06%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              72274      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              29720      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      236419633                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.223652                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9397558                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1799067                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            16988133                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7003145                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu3.numCycles                       237414786                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1495768334                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              175062350                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27607492                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5257641                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                16883456                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               1133456                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                11415                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             84006212                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              66038901                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           42087644                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 32648595                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               3406897                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1746845                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             10052036                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14480152                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        84006200                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         26351                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               813                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10039494                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           813                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   295000195                       # The number of ROB reads
system.cpu3.rob.rob_writes                  128629972                       # The number of ROB writes
system.cpu3.timesIdled                          19286                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          5895479                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2515801                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9062554                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             267982                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                459880                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8442662                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16792833                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       632618                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       159639                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52964856                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4846453                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    106301897                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5006092                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5804159                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3028857                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5321206                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1029                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            527                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2635542                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2635516                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5804160                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1506                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25232502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25232502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    733986048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               733986048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1435                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8442764                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8442764    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8442764                       # Request fanout histogram
system.membus.respLayer1.occupancy        43768424436                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31095621183                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                261                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5716163938.931297                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   32814205277.718304                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          127     96.95%     96.95% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.71% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.47% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 266021491000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   117776466000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 748817476000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10559936                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10559936                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10559936                       # number of overall hits
system.cpu2.icache.overall_hits::total       10559936                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        50350                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         50350                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        50350                       # number of overall misses
system.cpu2.icache.overall_misses::total        50350                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1817198499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1817198499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1817198499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1817198499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10610286                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10610286                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10610286                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10610286                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004745                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004745                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004745                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004745                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 36091.330665                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 36091.330665                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 36091.330665                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 36091.330665                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          505                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    63.125000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        38255                       # number of writebacks
system.cpu2.icache.writebacks::total            38255                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        12063                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        12063                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        12063                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        12063                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        38287                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        38287                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        38287                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        38287                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1330245499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1330245499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1330245499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1330245499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003608                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003608                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003608                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003608                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 34744.051480                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 34744.051480                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 34744.051480                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 34744.051480                       # average overall mshr miss latency
system.cpu2.icache.replacements                 38255                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10559936                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10559936                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        50350                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        50350                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1817198499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1817198499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10610286                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10610286                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004745                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004745                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 36091.330665                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 36091.330665                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        12063                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        12063                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        38287                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        38287                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1330245499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1330245499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 34744.051480                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 34744.051480                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.988735                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10483348                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            38255                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           274.038635                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        298814000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.988735                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999648                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999648                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         21258859                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        21258859                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13902091                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13902091                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13902091                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13902091                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2204905                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2204905                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2204905                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2204905                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 194512330479                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 194512330479                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 194512330479                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 194512330479                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16106996                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16106996                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16106996                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16106996                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.136891                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.136891                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.136891                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.136891                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 88218.009610                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 88218.009610                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 88218.009610                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 88218.009610                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1477294                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        75987                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            25990                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            658                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    56.840862                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   115.481763                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1013059                       # number of writebacks
system.cpu2.dcache.writebacks::total          1013059                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1598853                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1598853                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1598853                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1598853                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       606052                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       606052                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       606052                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       606052                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  57590382128                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  57590382128                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  57590382128                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  57590382128                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037627                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037627                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037627                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037627                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 95025.479873                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95025.479873                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 95025.479873                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95025.479873                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1013059                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11232167                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11232167                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1221770                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1221770                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  99650649500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  99650649500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12453937                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12453937                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.098103                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.098103                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 81562.527726                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 81562.527726                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       924839                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       924839                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       296931                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       296931                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  23035672500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  23035672500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023842                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023842                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 77579.210322                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 77579.210322                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2669924                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2669924                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       983135                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       983135                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  94861680979                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  94861680979                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3653059                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3653059                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.269127                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.269127                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 96488.967414                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 96488.967414                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       674014                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       674014                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       309121                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       309121                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  34554709628                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  34554709628                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084620                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084620                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 111783.766318                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 111783.766318                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          362                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          362                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          193                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          193                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5898000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5898000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.347748                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.347748                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 30559.585492                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 30559.585492                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          129                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          129                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           64                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       324500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       324500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.115315                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.115315                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5070.312500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5070.312500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          208                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1088000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1088000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          393                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          393                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.470738                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.470738                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5881.081081                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5881.081081                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          179                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          179                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       947000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       947000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.455471                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.455471                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5290.502793                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5290.502793                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       423500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       423500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       385500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       385500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400549                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400549                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419101                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419101                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  47076578000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  47076578000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819650                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819650                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511317                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511317                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112327.524869                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112327.524869                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419101                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419101                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46657477000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46657477000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511317                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511317                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111327.524869                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111327.524869                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.785793                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15328249                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1024967                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.954871                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        298825500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.785793                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.899556                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.899556                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34880183                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34880183                       # Number of data accesses
system.cpu3.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5933190214.285714                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   33450529542.995743                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          122     96.83%     96.83% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.62% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 266021223500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   119011975000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 747581967000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11544101                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11544101                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11544101                       # number of overall hits
system.cpu3.icache.overall_hits::total       11544101                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        39744                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         39744                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        39744                       # number of overall misses
system.cpu3.icache.overall_misses::total        39744                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1335767500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1335767500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1335767500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1335767500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11583845                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11583845                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11583845                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11583845                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003431                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003431                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003431                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003431                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 33609.286936                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 33609.286936                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 33609.286936                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 33609.286936                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          836                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   167.200000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        30079                       # number of writebacks
system.cpu3.icache.writebacks::total            30079                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         9633                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         9633                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         9633                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         9633                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        30111                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        30111                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        30111                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        30111                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1004377000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1004377000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1004377000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1004377000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002599                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002599                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002599                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002599                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 33355.816811                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 33355.816811                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 33355.816811                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 33355.816811                       # average overall mshr miss latency
system.cpu3.icache.replacements                 30079                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11544101                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11544101                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        39744                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        39744                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1335767500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1335767500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11583845                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11583845                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003431                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003431                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 33609.286936                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 33609.286936                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         9633                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         9633                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        30111                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        30111                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1004377000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1004377000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002599                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002599                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 33355.816811                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 33355.816811                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.988653                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11460244                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            30079                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           381.004821                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        304659000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.988653                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999645                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999645                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         23197801                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        23197801                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14347841                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14347841                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14347841                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14347841                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2263386                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2263386                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2263386                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2263386                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 196127648762                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 196127648762                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 196127648762                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 196127648762                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16611227                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16611227                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16611227                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16611227                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.136256                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.136256                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.136256                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.136256                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86652.320356                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86652.320356                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86652.320356                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86652.320356                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1522675                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        74846                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            27428                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            767                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    55.515349                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    97.582790                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1025082                       # number of writebacks
system.cpu3.dcache.writebacks::total          1025082                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1649086                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1649086                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1649086                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1649086                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       614300                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       614300                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       614300                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       614300                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  57769152655                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  57769152655                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  57769152655                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  57769152655                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036981                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036981                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036981                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036981                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 94040.619657                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 94040.619657                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 94040.619657                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94040.619657                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1025082                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11602621                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11602621                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1270905                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1270905                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 101078622000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 101078622000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12873526                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12873526                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.098722                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.098722                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 79532.791200                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 79532.791200                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       970013                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       970013                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       300892                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       300892                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  22964877000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  22964877000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023373                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023373                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 76322.657299                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 76322.657299                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2745220                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2745220                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       992481                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       992481                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  95049026762                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  95049026762                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3737701                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3737701                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.265532                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.265532                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 95769.114736                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 95769.114736                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       679073                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       679073                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       313408                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       313408                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  34804275655                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  34804275655                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083850                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083850                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 111051.012275                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 111051.012275                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          365                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          365                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          169                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          169                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5760500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5760500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.316479                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.316479                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 34085.798817                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 34085.798817                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          119                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          119                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           50                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       294500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       294500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.093633                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.093633                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         5890                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5890                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          200                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          189                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          189                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1364500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1364500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          389                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          389                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.485861                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.485861                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7219.576720                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7219.576720                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          182                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          182                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1217500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1217500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.467866                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.467866                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6689.560440                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6689.560440                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       382000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       382000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       347000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       347000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396751                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396751                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422897                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422897                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  47212219000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  47212219000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819648                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819648                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515950                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515950                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 111639.995082                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 111639.995082                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422896                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422896                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  46789322000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  46789322000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515948                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515948                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 110640.256706                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 110640.256706                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.171945                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15782339                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1036970                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.219668                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        304670500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.171945                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.880373                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.880373                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         35900593                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        35900593                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1219469500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3458052558.300286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       136500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11594816000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   853179777500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13414164500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    141891588                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       141891588                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    141891588                       # number of overall hits
system.cpu0.icache.overall_hits::total      141891588                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28605493                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28605493                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28605493                       # number of overall misses
system.cpu0.icache.overall_misses::total     28605493                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 372495060998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 372495060998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 372495060998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 372495060998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    170497081                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    170497081                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    170497081                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    170497081                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.167777                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.167777                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.167777                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.167777                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13021.801827                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13021.801827                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13021.801827                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13021.801827                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1799                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    36.714286                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26969715                       # number of writebacks
system.cpu0.icache.writebacks::total         26969715                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1635744                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1635744                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1635744                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1635744                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26969749                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26969749                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26969749                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26969749                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 329730110499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 329730110499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 329730110499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 329730110499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.158183                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.158183                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.158183                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.158183                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12225.924331                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12225.924331                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12225.924331                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12225.924331                       # average overall mshr miss latency
system.cpu0.icache.replacements              26969715                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    141891588                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      141891588                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28605493                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28605493                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 372495060998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 372495060998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    170497081                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    170497081                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.167777                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.167777                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13021.801827                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13021.801827                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1635744                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1635744                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26969749                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26969749                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 329730110499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 329730110499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.158183                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.158183                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12225.924331                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12225.924331                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999941                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          168861077                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26969715                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.261137                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999941                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        367963909                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       367963909                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    360081445                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       360081445                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    360081445                       # number of overall hits
system.cpu0.dcache.overall_hits::total      360081445                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28596665                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28596665                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28596665                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28596665                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 580330595944                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 580330595944                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 580330595944                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 580330595944                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    388678110                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    388678110                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    388678110                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    388678110                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.073574                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.073574                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.073574                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.073574                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20293.645988                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20293.645988                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20293.645988                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20293.645988                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1891122                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        73519                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            36829                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            749                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.348720                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    98.156208                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22985877                       # number of writebacks
system.cpu0.dcache.writebacks::total         22985877                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6018499                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6018499                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6018499                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6018499                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     22578166                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     22578166                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     22578166                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     22578166                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 345812815568                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 345812815568                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 345812815568                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 345812815568                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058090                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058090                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058090                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058090                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15316.249139                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15316.249139                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15316.249139                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15316.249139                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22985877                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    255574173                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      255574173                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23346164                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23346164                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 413247302000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 413247302000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278920337                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278920337                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.083702                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.083702                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17700.865204                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17700.865204                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3973468                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3973468                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19372696                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19372696                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 270460363500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 270460363500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069456                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069456                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13960.904744                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13960.904744                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104507272                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104507272                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5250501                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5250501                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 167083293944                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 167083293944                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109757773                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109757773                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047837                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047837                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31822.352561                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31822.352561                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2045031                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2045031                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3205470                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3205470                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  75352452068                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  75352452068                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029205                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029205                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23507.458210                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23507.458210                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2293                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2293                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          760                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          760                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8786500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8786500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3053                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3053                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.248935                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.248935                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 11561.184211                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11561.184211                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          734                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          734                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1395000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1395000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008516                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008516                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 53653.846154                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53653.846154                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2767                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2767                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          180                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          180                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1039000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1039000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2947                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2947                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.061079                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.061079                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5772.222222                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5772.222222                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          179                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          179                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       860000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       860000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.060740                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.060740                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4804.469274                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4804.469274                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402468                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402468                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417409                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417409                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  47398132500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  47398132500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819877                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819877                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509112                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509112                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113553.211598                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113553.211598                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417409                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417409                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  46980723500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  46980723500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509112                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509112                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112553.211598                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112553.211598                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.959642                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          383484315                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22995287                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.676648                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.959642                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998739                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998739                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        802003293                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       802003293                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26928197                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            21946057                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               28320                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              197672                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               29814                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              200242                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               23732                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              206716                       # number of demand (read+write) hits
system.l2.demand_hits::total                 49560750                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26928197                       # number of overall hits
system.l2.overall_hits::.cpu0.data           21946057                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              28320                       # number of overall hits
system.l2.overall_hits::.cpu1.data             197672                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              29814                       # number of overall hits
system.l2.overall_hits::.cpu2.data             200242                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              23732                       # number of overall hits
system.l2.overall_hits::.cpu3.data             206716                       # number of overall hits
system.l2.overall_hits::total                49560750                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             41551                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1038878                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7082                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            814912                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              8473                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            812208                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              6379                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            817426                       # number of demand (read+write) misses
system.l2.demand_misses::total                3546909                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            41551                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1038878                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7082                       # number of overall misses
system.l2.overall_misses::.cpu1.data           814912                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             8473                       # number of overall misses
system.l2.overall_misses::.cpu2.data           812208                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             6379                       # number of overall misses
system.l2.overall_misses::.cpu3.data           817426                       # number of overall misses
system.l2.overall_misses::total               3546909                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3978610894                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 117624060554                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    772120860                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  99804429725                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    909700368                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  99766902831                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    676287405                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 100021586981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     423553699618                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3978610894                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 117624060554                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    772120860                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  99804429725                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    909700368                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  99766902831                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    676287405                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 100021586981                       # number of overall miss cycles
system.l2.overall_miss_latency::total    423553699618                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26969748                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22984935                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35402                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1012584                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           38287                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1012450                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           30111                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1024142                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             53107659                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26969748                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22984935                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35402                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1012584                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          38287                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1012450                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          30111                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1024142                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            53107659                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001541                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.045198                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.200045                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.804785                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.221302                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.802220                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.211849                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.798157                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.066787                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001541                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.045198                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.200045                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.804785                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.221302                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.802220                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.211849                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.798157                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.066787                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 95752.470314                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 113222.207568                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 109025.820390                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 122472.647016                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 107364.613242                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 122834.178968                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 106017.777865                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 122361.641275                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119414.876338                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 95752.470314                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 113222.207568                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 109025.820390                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 122472.647016                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 107364.613242                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 122834.178968                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 106017.777865                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 122361.641275                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119414.876338                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1826231                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     57798                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.596785                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4338562                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3028857                       # number of writebacks
system.l2.writebacks::total                   3028857                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            811                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          48962                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1228                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          31916                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1307                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          31101                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           1034                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          32986                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              149345                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           811                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         48962                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1228                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         31916                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1307                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         31101                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          1034                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         32986                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             149345                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        40740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       989916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       782996                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       781107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         5345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       784440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3397564                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        40740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       989916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       782996                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       781107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         5345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       784440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5158451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8556015                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3491424940                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 103753683056                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    604404907                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  89053354295                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    712003910                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  89041875418                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    529391439                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  89145977566                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 376332115531                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3491424940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 103753683056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    604404907                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  89053354295                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    712003910                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  89041875418                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    529391439                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  89145977566                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 520809484559                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 897141600090                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.043068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.165358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.773265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.187165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.771502                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.177510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.765948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063975                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.043068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.165358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.773265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.187165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.771502                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.177510                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.765948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.161107                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 85700.170349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 104810.593077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 103246.482234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113734.111407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 99358.625454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 113994.466082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 99044.235547                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 113642.824902                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110765.276395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 85700.170349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 104810.593077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 103246.482234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113734.111407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 99358.625454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 113994.466082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 99044.235547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 113642.824902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 100962.378931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104855.075650                       # average overall mshr miss latency
system.l2.replacements                       13214090                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6140785                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6140785                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6140785                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6140785                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46707900                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46707900                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46707900                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46707900                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5158451                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5158451                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 520809484559                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 520809484559                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 100962.378931                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 100962.378931                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   82                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                104                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1447000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1447000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              186                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.976190                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.205128                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.275862                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.176471                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.559140                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 17646.341463                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13913.461538                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           104                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1652000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       160000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       163000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       121500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2096500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.976190                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.205128                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.275862                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.176471                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.559140                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20146.341463                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20158.653846                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 80                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               42                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            122                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.238095                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.233333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.354839                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.475000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.344262                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           42                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       101500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       143500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       221000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       387500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       853500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.238095                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.233333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.354839                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.475000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.344262                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20090.909091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20394.736842                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20321.428571                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2879160                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            63614                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            65446                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            69341                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3077561                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         738787                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         651782                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         650655                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         654558                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2695782                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  85642742526                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  79063817481                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  79018502502                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  79351616502                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  323076679011                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3617947                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       715396                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       716101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       723899                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5773343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.204201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.911079                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.908608                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.904212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.466936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115923.456322                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 121304.082471                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 121444.548189                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 121229.312761                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119845.254183                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        22355                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        12987                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        12561                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        13394                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            61297                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       716432                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       638795                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       638094                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       641164                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2634485                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  76472850707                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  71394328148                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  71352585200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  71611982197                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 290831746252                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.198022                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.892925                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.891067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.885709                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.456319                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106741.254867                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 111764.068517                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 111821.432579                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 111690.584931                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110394.155310                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26928197                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         28320                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         29814                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         23732                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           27010063                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        41551                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7082                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         8473                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         6379                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            63485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3978610894                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    772120860                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    909700368                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    676287405                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6336719527                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26969748                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        38287                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        30111                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27073548                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001541                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.200045                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.221302                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.211849                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002345                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 95752.470314                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 109025.820390                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 107364.613242                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 106017.777865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99814.436906                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          811                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1228                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1307                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         1034                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          4380                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        40740                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5854                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7166                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         5345                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        59105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3491424940                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    604404907                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    712003910                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    529391439                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5337225196                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001511                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.165358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.187165                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.177510                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002183                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 85700.170349                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 103246.482234                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 99358.625454                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 99044.235547                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90300.739294                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     19066897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       134058                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       134796                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       137375                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19473126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       300091                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       163130                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       161553                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       162868                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          787642                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  31981318028                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20740612244                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  20748400329                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  20669970479                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  94140301080                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19366988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       297188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       296349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       300243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20260768                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.015495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.548912                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.545144                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.542454                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.038875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106572.066566                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 127141.618611                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 128430.919444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 126912.410535                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119521.687620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        26607                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        18929                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        18540                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        19592                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        83668                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       273484                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       144201                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       143013                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       143276                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       703974                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27280832349                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  17659026147                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  17689290218                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  17533995369                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  80163144083                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.014121                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.485218                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.482583                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.477200                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034746                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99752.937463                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 122461.190609                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 123690.085643                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 122379.151910                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 113872.307902                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          301                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          301                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          292                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          314                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1208                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          499                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          511                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          569                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          458                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2037                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10495929                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      9792926                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     13880403                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      9813434                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     43982692                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          800                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          812                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          861                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          772                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3245                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.623750                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.629310                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.660859                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.593264                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.627735                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21033.925852                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 19164.238748                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 24394.381371                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 21426.711790                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21591.895925                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          137                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          118                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          161                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          116                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          532                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          362                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          393                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          408                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          342                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1505                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7427435                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      8060434                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      8397926                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      7037930                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     30923725                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.452500                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.483990                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.473868                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.443005                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.463790                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20517.776243                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20510.010178                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20583.151961                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20578.742690                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20547.325581                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999887                       # Cycle average of tags in use
system.l2.tags.total_refs                   110850409                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13215829                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.387700                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.410278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.017997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.803644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.027186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.599108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.032984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.596836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.028165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.700288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.783399                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.443911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.153182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.009361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.009326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.010942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.309116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 860895109                       # Number of tag accesses
system.l2.tags.data_accesses                860895109                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2607296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      63385856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        374656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      50136000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        458624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      50009280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        342080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      50227456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    322597952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          540139200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2607296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       374656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       458624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       342080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3782656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    193846848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       193846848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          40739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         990404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         783375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         781395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           5345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         784804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5040593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8439675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3028857                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3028857                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3008671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         73143664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           432332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         57854085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           529226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         57707858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           394741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         57959620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    372259644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             623289841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3008671                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       432332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       529226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       394741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4364969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      223688210                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            223688210                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      223688210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3008671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        73143664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          432332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        57854085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          529226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        57707858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          394741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        57959620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    372259644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            846978051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2994623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     40739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    950155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    778394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    776371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      5345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    778377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5029713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002439174250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       185154                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       185154                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13578733                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2825109                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8439676                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3028857                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8439676                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3028857                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  67562                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 34234                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            503925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            466290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            449540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            493584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            605848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            541309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            516958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            533211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            517081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            623857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           585848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           585389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           452466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           475518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           469162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           552128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            191320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            171479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            159042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            168688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            166623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            172753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            184632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            196809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            195395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            208532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           228145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           227679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           164459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           173592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           212974                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 438348658012                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                41860570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            595325795512                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52358.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71108.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5804573                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1605742                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8439676                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3028857                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  691441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  880978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1037003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1033159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  877299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  696139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  508292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  383988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  293395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  287375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 344189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 536868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 341210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 149538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 109655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  81390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  61210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  38634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  13544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  51913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  96842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 140197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 170714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 188380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 197959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 203853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 207950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 211842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 208089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 205279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 200745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 195111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 193199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 191032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  32562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  13068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  14586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  15638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  16113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  16291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  16300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  16225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  16075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  16141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  17726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     15                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3956381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    183.871747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.715090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   201.415081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1458092     36.85%     36.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1722320     43.53%     80.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       262178      6.63%     87.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       217185      5.49%     92.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       104672      2.65%     95.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        37431      0.95%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24335      0.62%     96.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19865      0.50%     97.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       110303      2.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3956381                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       185154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.216290                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     40.603065                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    241.028135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       185153    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        185154                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       185154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.173553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.159864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.710644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172591     93.21%     93.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              518      0.28%     93.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7868      4.25%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2376      1.28%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              979      0.53%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              442      0.24%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              212      0.11%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               86      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               40      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               20      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        185154                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              535815296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4323968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191654272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               540139264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            193846848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       618.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       221.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    623.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    223.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  866593930500                       # Total gap between requests
system.mem_ctrls.avgGap                      75562.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2607296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     60809920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       374656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49817216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       458624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     49687744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       342080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     49816128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    321901632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191654272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3008670.928373510484                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 70171180.587366729975                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 432331.662895469461                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 57486226.923104897141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 529225.947439175681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57336823.616983011365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 394740.816224168811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 57484971.433137483895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 371456130.026812493801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 221158102.672266334295                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        40739                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       990404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       783375                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7166                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       781395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         5345                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       784804                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5040594                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3028857                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1796575978                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  62736067783                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    355444371                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  56244632602                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    407515612                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  56320132459                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    302806911                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  56302161060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 360860458736                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20831849831682                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     44099.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     63343.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     60718.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71797.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     56867.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     72076.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     56652.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     71740.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71590.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6877792.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14833292880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7884051780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30426745860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8264575440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68407588080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     115345621230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     235638919200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       480800794470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        554.816704                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 611415302551                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  28937220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 226241419449                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          13415381700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7130414115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         29350148100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7367226120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68407588080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     197061341070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     166825681440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       489557780625                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.921767                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 431631865405                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  28937220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 406024856595                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      5986384564                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33574923601.417068                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          121     96.80%     96.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     97.60% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        43500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 266021533500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   118295871500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 748298070500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13326919                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13326919                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13326919                       # number of overall hits
system.cpu1.icache.overall_hits::total       13326919                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        43014                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         43014                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        43014                       # number of overall misses
system.cpu1.icache.overall_misses::total        43014                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1444626500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1444626500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1444626500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1444626500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13369933                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13369933                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13369933                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13369933                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003217                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003217                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003217                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003217                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 33585.030455                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33585.030455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 33585.030455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33585.030455                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          895                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    89.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35370                       # number of writebacks
system.cpu1.icache.writebacks::total            35370                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7612                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7612                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7612                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7612                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35402                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35402                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35402                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35402                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1170602500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1170602500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1170602500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1170602500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002648                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002648                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002648                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002648                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33065.999096                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33065.999096                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33065.999096                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33065.999096                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35370                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13326919                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13326919                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        43014                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        43014                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1444626500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1444626500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13369933                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13369933                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003217                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003217                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 33585.030455                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33585.030455                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7612                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7612                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35402                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35402                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1170602500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1170602500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002648                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002648                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33065.999096                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33065.999096                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.988985                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13264169                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35370                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           375.011846                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        292506000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.988985                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999656                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999656                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26775268                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26775268                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13913552                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13913552                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13913552                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13913552                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2203597                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2203597                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2203597                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2203597                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 190751408735                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 190751408735                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 190751408735                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 190751408735                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16117149                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16117149                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16117149                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16117149                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.136724                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.136724                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.136724                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.136724                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86563.654214                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86563.654214                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86563.654214                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86563.654214                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1501992                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        60701                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            26513                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            548                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.651152                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   110.768248                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1013288                       # number of writebacks
system.cpu1.dcache.writebacks::total          1013288                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1596549                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1596549                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1596549                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1596549                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       607048                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       607048                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       607048                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       607048                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  57530229181                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  57530229181                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  57530229181                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  57530229181                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037665                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037665                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037665                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037665                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94770.478086                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94770.478086                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94770.478086                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94770.478086                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1013288                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11238722                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11238722                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1213153                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1213153                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  97232727000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  97232727000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12451875                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12451875                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.097427                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.097427                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80148.775134                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80148.775134                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       915331                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       915331                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297822                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297822                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  23027804500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  23027804500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023918                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023918                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 77320.696591                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 77320.696591                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2674830                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2674830                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       990444                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       990444                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  93518681735                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  93518681735                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665274                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665274                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.270224                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.270224                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 94420.968510                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94420.968510                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       681218                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       681218                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       309226                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       309226                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  34502424681                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  34502424681                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084366                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084366                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 111576.726022                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 111576.726022                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          351                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          351                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          198                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          198                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6740000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6740000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.360656                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.360656                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34040.404040                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34040.404040                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           73                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           73                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       448500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       448500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.132969                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.132969                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6143.835616                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6143.835616                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          174                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          174                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1008000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1008000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.456693                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.456693                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5793.103448                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5793.103448                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          169                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       868000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       868000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.443570                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.443570                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5136.094675                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5136.094675                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       334500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       334500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       305500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       305500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       402375                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         402375                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417261                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417261                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  47137099000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  47137099000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819636                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819636                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509081                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509081                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 112967.900187                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 112967.900187                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417261                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417261                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  46719838000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  46719838000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509081                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509081                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 111967.900187                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 111967.900187                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.863962                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15340889                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1024124                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.979523                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        292517500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.863962                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.901999                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901999                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34899582                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34899582                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 866593942000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47336851                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9169642                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46969935                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10185233                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8151509                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1110                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           607                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1717                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          102                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5814811                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5814811                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27073548                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20263305                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3245                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3245                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     80909210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     68967501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       106174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3051317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       114829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3051830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        90301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3087509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             159378671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3452125568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2942132032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4529408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    129655936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4898688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129632640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3852160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    131150528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6797976960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21411127                       # Total snoops (count)
system.tol2bus.snoopTraffic                 196670464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         74541456                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.082877                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.325226                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               69064056     92.65%     92.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5109662      6.85%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 111342      0.15%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 180139      0.24%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  76257      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           74541456                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       106278059060                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1538881241                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          58166289                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1556931386                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          45739614                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34494554613                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40455551495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1537706176                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          53827311                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            18001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               982902234500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 379480                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748516                       # Number of bytes of host memory used
host_op_rate                                   381099                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3031.08                       # Real time elapsed on the host
host_tick_rate                               38371861                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1150236492                       # Number of instructions simulated
sim_ops                                    1155141328                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.116308                       # Number of seconds simulated
sim_ticks                                116308292500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.276465                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               10582226                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            12265484                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1361997                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18568637                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1213288                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1418889                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          205601                       # Number of indirect misses.
system.cpu0.branchPred.lookups               23669975                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6242                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3576                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1093109                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8986594                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1004354                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         895037                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       34394382                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            37969929                       # Number of instructions committed
system.cpu0.commit.committedOps              38413623                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    222236691                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.172850                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.793307                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    205062978     92.27%     92.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9013886      4.06%     96.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3029629      1.36%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2481614      1.12%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       725931      0.33%     99.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       633660      0.29%     99.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       203692      0.09%     99.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        80947      0.04%     99.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1004354      0.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    222236691                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1031                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1050561                       # Number of function calls committed.
system.cpu0.commit.int_insts                 36655730                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8225827                       # Number of loads committed
system.cpu0.commit.membars                     666140                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       666447      1.73%      1.73% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        28186442     73.38%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28087      0.07%     75.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           69932      0.18%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            32      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           130      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           375      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          147      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        8229171     21.42%     96.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1232513      3.21%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          232      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         38413623                       # Class of committed instruction
system.cpu0.commit.refs                       9461982                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   37969929                       # Number of Instructions Simulated
system.cpu0.committedOps                     38413623                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.101827                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.101827                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            173115030                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               269310                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7992289                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              78739628                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                15589004                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 36151158                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1094162                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               135865                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1610773                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   23669975                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13159970                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    207890021                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               176141                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      94294536                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                2726100                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.102164                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          18306970                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          11795514                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.406993                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         227560127                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.429822                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.955991                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               171392588     75.32%     75.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31364821     13.78%     89.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17670141      7.77%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2795254      1.23%     98.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1025665      0.45%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1731508      0.76%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1105140      0.49%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  471604      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3406      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           227560127                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1008                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     731                       # number of floating regfile writes
system.cpu0.idleCycles                        4125796                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1121455                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13133863                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.252124                       # Inst execution rate
system.cpu0.iew.exec_refs                    13925713                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1497706                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               53845229                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15191547                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            455816                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1090281                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2078957                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           72759263                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             12428007                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           713300                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             58413673                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                438524                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4387721                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1094162                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5168179                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       114941                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           28217                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          225                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          471                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1783                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6965720                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       842802                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           471                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       483675                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        637780                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 44879822                       # num instructions consuming a value
system.cpu0.iew.wb_count                     57400531                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.723704                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32479709                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.247751                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      57447346                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                76960294                       # number of integer regfile reads
system.cpu0.int_regfile_writes               43294043                       # number of integer regfile writes
system.cpu0.ipc                              0.163885                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.163885                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           667170      1.13%      1.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             44198030     74.75%     75.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28202      0.05%     75.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                70260      0.12%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 41      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                130      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                400      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                37      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               148      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12662151     21.42%     97.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1499989      2.54%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            328      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            68      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              59126972                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1214                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               2384                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1127                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1435                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                      93976                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001589                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  42739     45.48%     45.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    17      0.02%     45.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     10      0.01%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     45.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 44832     47.71%     93.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6334      6.74%     99.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               28      0.03%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              58552564                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         345925123                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     57399404                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        107103879                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  71260264                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 59126972                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1498999                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       34345643                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            19459                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        603962                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21350658                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    227560127                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.259830                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.708975                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          191558390     84.18%     84.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           20786066      9.13%     93.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           10170824      4.47%     97.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3081887      1.35%     99.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1423595      0.63%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             295802      0.13%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             151243      0.07%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              65811      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              26509      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      227560127                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.255203                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1210577                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          616223                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15191547                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2078957                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1927                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   733                       # number of misc regfile writes
system.cpu0.numCycles                       231685923                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      930722                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               65719357                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             28279481                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3184603                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16754797                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4095213                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               128255                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            101944607                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              75483620                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           56098500                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 36051158                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                541120                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1094162                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              8177176                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                27819024                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1167                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       101943440                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      99763477                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            513862                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8266015                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        512761                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   294031892                       # The number of ROB reads
system.cpu0.rob.rob_writes                  150953089                       # The number of ROB writes
system.cpu0.timesIdled                         158599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  713                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.853803                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9633882                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10965811                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1194727                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17095596                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1144337                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1178494                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           34157                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21517052                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1387                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           929                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           989598                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8011835                       # Number of branches committed
system.cpu1.commit.bw_lim_events               869834                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         858191                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       31712412                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32881414                       # Number of instructions committed
system.cpu1.commit.committedOps              33309661                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    199906425                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.166626                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.777034                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    184936886     92.51%     92.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7863371      3.93%     96.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2677245      1.34%     97.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2150785      1.08%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       642691      0.32%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       547022      0.27%     99.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       155238      0.08%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        63353      0.03%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       869834      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    199906425                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              835942                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31656965                       # Number of committed integer instructions.
system.cpu1.commit.loads                      7074524                       # Number of loads committed
system.cpu1.commit.membars                     642330                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       642330      1.93%      1.93% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24824922     74.53%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             56      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        7075453     21.24%     97.70% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        766804      2.30%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33309661                       # Class of committed instruction
system.cpu1.commit.refs                       7842257                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32881414                       # Number of Instructions Simulated
system.cpu1.committedOps                     33309661                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.241797                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.241797                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            159861551                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               205412                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7162306                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              70992551                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10847191                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31606819                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                990088                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14983                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1510149                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21517052                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11893855                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    190821169                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               156534                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      85592579                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2390434                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.104839                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12799395                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10778219                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.417038                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         204815798                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.432802                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.956211                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               153859448     75.12%     75.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                28405353     13.87%     88.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16163738      7.89%     96.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2423514      1.18%     98.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  925742      0.45%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1674752      0.82%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  978540      0.48%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  384307      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     404      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           204815798                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         423313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1013195                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11671291                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.249624                       # Inst execution rate
system.cpu1.iew.exec_refs                    11676499                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    842774                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               53048273                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13538859                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            401169                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1262459                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1357993                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           64977532                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10833725                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           610718                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             51232546                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                435633                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3605190                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                990088                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4375358                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        91407                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             204                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6464335                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       590260                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            30                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       481201                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        531994                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 40599626                       # num instructions consuming a value
system.cpu1.iew.wb_count                     50369326                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.714635                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 29013907                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.245418                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      50410453                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67764430                       # number of integer regfile reads
system.cpu1.int_regfile_writes               38221170                       # number of integer regfile writes
system.cpu1.ipc                              0.160210                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.160210                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           642798      1.24%      1.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39329918     75.86%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 105      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11027396     21.27%     98.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             842951      1.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51843264                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      52472                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.001012                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  33994     64.79%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     64.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 18444     35.15%     99.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   34      0.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              51252938                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         308563902                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     50369326                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         96645433                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  63559114                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 51843264                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1418418                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       31667871                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             9104                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        560227                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20399515                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    204815798                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.253121                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.702086                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          173451586     84.69%     84.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           17900857      8.74%     93.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8944636      4.37%     97.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2747036      1.34%     99.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1331486      0.65%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             251468      0.12%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             112898      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              55293      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              20538      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      204815798                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.252599                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1145187                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          595125                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13538859                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1357993                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    468                       # number of misc regfile reads
system.cpu1.numCycles                       205239111                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    27286024                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               63849845                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24521223                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3071200                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11899375                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3595546                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               127934                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             91891223                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              67755381                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           50475664                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31546733                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                469071                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                990088                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7475182                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                25954441                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        91891223                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      89054575                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            444760                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7775811                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        444777                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   264056077                       # The number of ROB reads
system.cpu1.rob.rob_writes                  134969451                       # The number of ROB writes
system.cpu1.timesIdled                           4725                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.450424                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                8779434                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10039327                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1155353                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         15657900                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           1061545                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        1220125                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          158580                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20129409                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1284                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1005                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           988680                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7736729                       # Number of branches committed
system.cpu2.commit.bw_lim_events               860843                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         821779                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       30936944                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            31768489                       # Number of instructions committed
system.cpu2.commit.committedOps              32178504                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    189067996                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.170195                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.786620                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    174644830     92.37%     92.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7528600      3.98%     96.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2623359      1.39%     97.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2112644      1.12%     98.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       588175      0.31%     99.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       495591      0.26%     99.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       149823      0.08%     99.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        64131      0.03%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       860843      0.46%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    189067996                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              765806                       # Number of function calls committed.
system.cpu2.commit.int_insts                 30553962                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6800697                       # Number of loads committed
system.cpu2.commit.membars                     614930                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       614930      1.91%      1.91% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24004481     74.60%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             50      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.51% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6801702     21.14%     97.65% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        757245      2.35%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         32178504                       # Class of committed instruction
system.cpu2.commit.refs                       7558947                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   31768489                       # Number of Instructions Simulated
system.cpu2.committedOps                     32178504                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.115117                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.115117                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            150678476                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               166888                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6867325                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              68658235                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                10293807                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 30440575                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                989217                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                12706                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1485269                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20129409                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 11531927                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    180320690                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               110732                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      82431988                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2311780                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.103617                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12410737                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9840979                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.424321                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         193887344                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.435743                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.930627                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               143969272     74.25%     74.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                28194878     14.54%     88.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                16020921      8.26%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2356067      1.22%     98.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  904803      0.47%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1509863      0.78%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  509622      0.26%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  421514      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     404      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           193887344                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         380687                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1011029                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11363812                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.256022                       # Inst execution rate
system.cpu2.iew.exec_refs                    11247821                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    838536                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               52183863                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             13091081                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            373656                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           981997                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1357333                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           63073016                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10409285                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           638760                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             49736953                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                429739                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3366466                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                989217                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4121235                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        78533                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             180                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      6290384                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       599083                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            37                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       526542                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        484487                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 39068050                       # num instructions consuming a value
system.cpu2.iew.wb_count                     48862614                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.717282                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 28022811                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.251522                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      48907211                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                65775091                       # number of integer regfile reads
system.cpu2.int_regfile_writes               37016545                       # number of integer regfile writes
system.cpu2.ipc                              0.163529                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.163529                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           615442      1.22%      1.22% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             38317890     76.06%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  73      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10603454     21.05%     98.33% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             838758      1.67%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              50375713                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      49367                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.000980                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  32853     66.55%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 16486     33.39%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   28      0.06%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              49809638                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         294696397                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     48862614                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         93967562                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  61747907                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 50375713                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1325109                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       30894512                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued             8260                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        503330                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     19764497                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    193887344                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.259820                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.713129                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          163485050     84.32%     84.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           17383704      8.97%     93.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            8618679      4.45%     97.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2614720      1.35%     99.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1308426      0.67%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             275484      0.14%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             129530      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              51821      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              19930      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      193887344                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.259310                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1123290                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          612784                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            13091081                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1357333                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    512                       # number of misc regfile reads
system.cpu2.numCycles                       194268031                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    38256978                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               62618523                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             23657939                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2910676                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11308128                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3392045                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               130194                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             88994281                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              65621243                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           49009983                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30405575                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                474118                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                989217                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              7156563                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                25352044                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        88994281                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      81409338                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            433821                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  7428248                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        433833                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   251320001                       # The number of ROB reads
system.cpu2.rob.rob_writes                  131072705                       # The number of ROB writes
system.cpu2.timesIdled                           4622                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.513592                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8702680                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             9614777                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1094684                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13973187                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            822425                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         870047                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           47622                       # Number of indirect misses.
system.cpu3.branchPred.lookups               18106509                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1445                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1015                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           943217                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7074365                       # Number of branches committed
system.cpu3.commit.bw_lim_events               866687                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         684304                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       27596126                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            29119021                       # Number of instructions committed
system.cpu3.commit.committedOps              29460282                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    161956415                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.181903                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.817318                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    148692357     91.81%     91.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      7035602      4.34%     96.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2391482      1.48%     97.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1941911      1.20%     98.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       500822      0.31%     99.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       357553      0.22%     99.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        98573      0.06%     99.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        71428      0.04%     99.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       866687      0.54%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    161956415                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              639004                       # Number of function calls committed.
system.cpu3.commit.int_insts                 27936093                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6236614                       # Number of loads committed
system.cpu3.commit.membars                     511857                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       511857      1.74%      1.74% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        21986548     74.63%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             70      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6237629     21.17%     97.54% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        724082      2.46%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         29460282                       # Class of committed instruction
system.cpu3.commit.refs                       6961711                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   29119021                       # Number of Instructions Simulated
system.cpu3.committedOps                     29460282                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.723465                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.723465                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            125928180                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               151804                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6842577                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              62489689                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 9314346                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28725089                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                943715                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                17720                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1352591                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   18106509                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10850823                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    153571144                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               150208                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      74499915                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                2190364                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.108642                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11597595                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           9525105                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.447013                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         166263921                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.455786                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.900041                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               119932308     72.13%     72.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25952332     15.61%     87.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15928916      9.58%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2257194      1.36%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  597445      0.36%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1092092      0.66%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  177159      0.11%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  326031      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     444      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           166263921                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         397765                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              966815                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10490468                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.273513                       # Inst execution rate
system.cpu3.iew.exec_refs                    10239723                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    818517                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               45284164                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11768727                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            288957                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1267224                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1322869                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           57015124                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9421206                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           664776                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             45584206                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                379347                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3892343                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                943715                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4546237                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        70020                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             285                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5532113                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       597772                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            30                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       498136                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        468679                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 34378758                       # num instructions consuming a value
system.cpu3.iew.wb_count                     44670273                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.733971                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 25233018                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.268030                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      44709087                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                60191156                       # number of integer regfile reads
system.cpu3.int_regfile_writes               33651325                       # number of integer regfile writes
system.cpu3.ipc                              0.174719                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.174719                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           512335      1.11%      1.11% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             35319340     76.37%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  89      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     77.48% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9597728     20.75%     98.23% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             819394      1.77%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              46248982                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      71130                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.001538                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  40272     56.62%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     56.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 30827     43.34%     99.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   31      0.04%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              45807777                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         258849986                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     44670273                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         84569993                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  55928967                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 46248982                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1086157                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       27554842                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            16971                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        401853                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16911209                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    166263921                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.278166                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.738280                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          138396736     83.24%     83.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           15982096      9.61%     92.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7894602      4.75%     97.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2333577      1.40%     99.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1088126      0.65%     99.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             373049      0.22%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             131204      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              44270      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              20261      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      166263921                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.277502                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1097967                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          625748                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11768727                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1322869                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    478                       # number of misc regfile reads
system.cpu3.numCycles                       166661686                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    65862461                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               55509088                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             21640553                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2485561                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                10306426                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               3604709                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               133528                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             80561986                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              59716526                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           44286271                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 28638527                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                493937                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                943715                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6935666                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22645718                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        80561986                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      63930499                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            312076                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6341848                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        311877                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   218143809                       # The number of ROB reads
system.cpu3.rob.rob_writes                  118442198                       # The number of ROB writes
system.cpu3.timesIdled                           4809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          5984886                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               545297                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6626583                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               1610                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                221287                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10002174                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19378295                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1444596                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       806333                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5653621                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4575337                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12335030                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5381670                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9966366                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       652670                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8728968                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             6027                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           7742                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16472                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16371                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9966368                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            38                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29361022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29361022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    680666048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               680666048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5421                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9996647                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9996647    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9996647                       # Request fanout histogram
system.membus.respLayer1.occupancy        51886721013                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         24418882560                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              21.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                624                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          313                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    61260170.926518                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   138692730.064296                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          313    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        30000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    585746500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            313                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    97133859000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  19174433500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     11526170                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11526170                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     11526170                       # number of overall hits
system.cpu2.icache.overall_hits::total       11526170                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5757                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5757                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5757                       # number of overall misses
system.cpu2.icache.overall_misses::total         5757                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    358142500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    358142500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    358142500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    358142500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     11531927                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11531927                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     11531927                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11531927                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000499                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000499                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000499                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000499                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 62209.918360                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62209.918360                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 62209.918360                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62209.918360                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          959                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    47.950000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5489                       # number of writebacks
system.cpu2.icache.writebacks::total             5489                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          268                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          268                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          268                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          268                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5489                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5489                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5489                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5489                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    337534500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    337534500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    337534500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    337534500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000476                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000476                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000476                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000476                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 61492.894881                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61492.894881                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 61492.894881                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61492.894881                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5489                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     11526170                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11526170                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5757                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5757                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    358142500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    358142500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     11531927                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11531927                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000499                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000499                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 62209.918360                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62209.918360                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          268                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          268                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5489                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5489                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    337534500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    337534500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000476                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000476                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 61492.894881                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61492.894881                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11646534                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5521                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2109.497193                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         23069343                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        23069343                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8551051                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8551051                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8551051                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8551051                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2009460                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2009460                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2009460                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2009460                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 175496034993                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 175496034993                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 175496034993                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 175496034993                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10560511                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10560511                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10560511                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10560511                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.190281                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.190281                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.190281                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.190281                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 87334.923309                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 87334.923309                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 87334.923309                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 87334.923309                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      8075512                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         1146                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           119065                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    67.824398                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   163.714286                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1429906                       # number of writebacks
system.cpu2.dcache.writebacks::total          1429906                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       573367                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       573367                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       573367                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       573367                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1436093                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1436093                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1436093                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1436093                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 136551269998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 136551269998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 136551269998                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 136551269998                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.135987                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.135987                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.135987                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.135987                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 95085.255619                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95085.255619                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 95085.255619                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95085.255619                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1429906                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8128823                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8128823                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1879775                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1879775                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 165206256000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 165206256000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10008598                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10008598                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.187816                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.187816                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 87886.186379                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 87886.186379                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       458157                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       458157                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1421618                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1421618                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 135537872500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 135537872500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.142040                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.142040                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 95340.571447                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95340.571447                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       422228                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        422228                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       129685                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       129685                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10289778993                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10289778993                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       551913                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       551913                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.234974                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.234974                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 79344.403694                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 79344.403694                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       115210                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       115210                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        14475                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        14475                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1013397498                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1013397498                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.026227                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026227                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 70010.189845                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 70010.189845                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       204747                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       204747                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          975                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          975                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     24171000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     24171000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       205722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       205722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.004739                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.004739                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24790.769231                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24790.769231                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          160                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          160                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          815                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          815                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     12843500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     12843500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.003962                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.003962                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15758.895706                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15758.895706                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       203260                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       203260                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1994                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1994                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     32517500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     32517500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       205254                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       205254                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.009715                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.009715                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 16307.673019                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 16307.673019                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1978                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1978                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     30638500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     30638500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.009637                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.009637                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 15489.635996                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 15489.635996                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1184500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1184500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1085500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1085500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          290                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            290                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          715                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          715                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      9770000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      9770000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1005                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1005                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.711443                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.711443                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 13664.335664                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 13664.335664                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          714                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          714                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      9055000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      9055000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.710448                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.710448                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 12682.072829                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 12682.072829                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.513120                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           10400691                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1436055                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.242544                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.513120                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.984785                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.984785                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23381011                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23381011                       # Number of data accesses
system.cpu3.numPwrStateTransitions                598                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          300                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean       109925330                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   274643249.964594                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          300    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1154719000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            300                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    83330693500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  32977599000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10844870                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10844870                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10844870                       # number of overall hits
system.cpu3.icache.overall_hits::total       10844870                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5953                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5953                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5953                       # number of overall misses
system.cpu3.icache.overall_misses::total         5953                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    360322500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    360322500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    360322500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    360322500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10850823                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10850823                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10850823                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10850823                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000549                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000549                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000549                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000549                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 60527.885100                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 60527.885100                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 60527.885100                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 60527.885100                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          824                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    82.400000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5681                       # number of writebacks
system.cpu3.icache.writebacks::total             5681                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          272                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          272                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          272                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          272                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5681                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5681                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5681                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5681                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    340319500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    340319500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    340319500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    340319500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000524                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000524                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000524                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000524                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 59904.858300                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 59904.858300                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 59904.858300                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 59904.858300                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5681                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10844870                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10844870                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5953                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5953                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    360322500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    360322500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10850823                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10850823                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000549                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000549                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 60527.885100                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 60527.885100                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          272                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          272                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5681                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5681                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    340319500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    340319500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000524                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000524                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 59904.858300                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 59904.858300                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10964519                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5713                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1919.222650                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21707327                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21707327                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7758522                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7758522                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7758522                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7758522                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1802789                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1802789                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1802789                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1802789                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 159742488487                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 159742488487                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 159742488487                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 159742488487                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9561311                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9561311                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9561311                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9561311                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.188550                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.188550                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.188550                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.188550                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 88608.532938                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 88608.532938                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 88608.532938                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 88608.532938                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      6785000                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         4420                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            98260                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             62                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    69.051496                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    71.290323                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1195633                       # number of writebacks
system.cpu3.dcache.writebacks::total          1195633                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       601254                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       601254                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       601254                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       601254                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1201535                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1201535                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1201535                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1201535                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 116141508989                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 116141508989                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 116141508989                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 116141508989                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.125666                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.125666                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.125666                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.125666                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 96660.945365                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 96660.945365                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 96660.945365                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 96660.945365                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1195633                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7335262                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7335262                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1672921                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1672921                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 149153639000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 149153639000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9008183                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9008183                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.185711                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.185711                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 89157.610551                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 89157.610551                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       485561                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       485561                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      1187360                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1187360                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 115108134000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 115108134000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.131809                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.131809                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 96944.594731                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 96944.594731                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       423260                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        423260                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       129868                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       129868                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10588849487                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10588849487                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       553128                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       553128                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.234788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.234788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 81535.478232                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81535.478232                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       115693                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       115693                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        14175                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        14175                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1033374989                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1033374989                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.025627                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025627                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 72901.233792                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 72901.233792                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       170376                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       170376                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          934                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          934                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     28033000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     28033000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       171310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       171310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.005452                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.005452                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 30013.918630                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30013.918630                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          176                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          176                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          758                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          758                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     12501000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     12501000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.004425                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.004425                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16492.084433                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16492.084433                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       169477                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       169477                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1417                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1417                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     23537000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     23537000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       170894                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       170894                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.008292                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.008292                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 16610.444601                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 16610.444601                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1406                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1406                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     22201000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     22201000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.008227                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.008227                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 15790.184922                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 15790.184922                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       827500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       827500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       757500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       757500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          354                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            354                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          661                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          661                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      7650000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      7650000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1015                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1015                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.651232                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.651232                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 11573.373676                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 11573.373676                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          660                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          660                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      6989000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      6989000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.650246                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.650246                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 10589.393939                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 10589.393939                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.810358                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9304148                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1201801                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.741837                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.810358                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.962824                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.962824                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         21010834                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        21010834                       # Number of data accesses
system.cpu0.numPwrStateTransitions                124                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           62                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    7506322.580645                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   6811723.158954                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           62    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       144000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     26549000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             62                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   115842900500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    465392000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     12913424                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12913424                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     12913424                       # number of overall hits
system.cpu0.icache.overall_hits::total       12913424                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       246545                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        246545                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       246545                       # number of overall misses
system.cpu0.icache.overall_misses::total       246545                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5460477999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5460477999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5460477999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5460477999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13159969                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13159969                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13159969                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13159969                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.018734                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.018734                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.018734                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.018734                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22147.997319                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22147.997319                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22147.997319                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22147.997319                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2434                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.566667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       211960                       # number of writebacks
system.cpu0.icache.writebacks::total           211960                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        34581                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        34581                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        34581                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        34581                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       211964                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       211964                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       211964                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       211964                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4699407999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4699407999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4699407999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4699407999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.016107                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.016107                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.016107                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.016107                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22170.783713                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22170.783713                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22170.783713                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22170.783713                       # average overall mshr miss latency
system.cpu0.icache.replacements                211960                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     12913424                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12913424                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       246545                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       246545                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5460477999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5460477999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13159969                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13159969                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.018734                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.018734                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22147.997319                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22147.997319                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        34581                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        34581                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       211964                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       211964                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4699407999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4699407999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.016107                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.016107                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22170.783713                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22170.783713                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999613                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13125646                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           211996                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            61.914593                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999613                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999988                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         26531902                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        26531902                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10387693                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10387693                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10387693                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10387693                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2431619                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2431619                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2431619                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2431619                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 200852825961                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 200852825961                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 200852825961                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 200852825961                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12819312                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12819312                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12819312                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12819312                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.189684                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.189684                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.189684                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.189684                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82600.450959                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82600.450959                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82600.450959                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82600.450959                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10254272                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          714                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           156370                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    65.576978                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.909091                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1724177                       # number of writebacks
system.cpu0.dcache.writebacks::total          1724177                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       701846                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       701846                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       701846                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       701846                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1729773                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1729773                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1729773                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1729773                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 156785590171                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 156785590171                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 156785590171                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 156785590171                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.134935                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.134935                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.134935                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.134935                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90639.401916                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90639.401916                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90639.401916                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90639.401916                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1724177                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9561573                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9561573                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2249461                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2249461                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 188233567000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 188233567000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11811034                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11811034                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190454                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.190454                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83679.408978                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83679.408978                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       550397                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       550397                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1699064                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1699064                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 155065535500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 155065535500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.143854                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.143854                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 91265.270467                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91265.270467                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       826120                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        826120                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       182158                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       182158                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  12619258961                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  12619258961                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1008278                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1008278                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.180662                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.180662                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69276.446607                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69276.446607                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       151449                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       151449                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        30709                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        30709                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1720054671                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1720054671                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030457                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030457                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 56011.419161                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 56011.419161                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       232780                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       232780                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         6903                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         6903                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     63291500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     63291500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       239683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       239683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.028801                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.028801                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9168.694770                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9168.694770                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6129                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6129                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          774                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          774                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     19048500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     19048500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003229                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003229                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24610.465116                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24610.465116                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       220806                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       220806                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3479                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3479                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     82872500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     82872500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       224285                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       224285                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.015512                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.015512                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 23820.781834                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 23820.781834                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3471                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3471                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     79411500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     79411500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.015476                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015476                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 22878.565255                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 22878.565255                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       135500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       135500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       125500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       125500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3086                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3086                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          490                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          490                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10856499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10856499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3576                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3576                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.137025                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.137025                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 22156.120408                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 22156.120408                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          490                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          490                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     10366499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     10366499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.137025                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.137025                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 21156.120408                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 21156.120408                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.975464                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12585560                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1727305                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.286241                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.975464                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999233                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999233                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         28300985                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        28300985                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              188761                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              340916                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2126                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              273465                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2397                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              247968                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2499                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              191617                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1249749                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             188761                       # number of overall hits
system.l2.overall_hits::.cpu0.data             340916                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2126                       # number of overall hits
system.l2.overall_hits::.cpu1.data             273465                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2397                       # number of overall hits
system.l2.overall_hits::.cpu2.data             247968                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2499                       # number of overall hits
system.l2.overall_hits::.cpu3.data             191617                       # number of overall hits
system.l2.overall_hits::total                 1249749                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             23202                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1382060                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3361                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1257941                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3092                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1180281                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3182                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1002681                       # number of demand (read+write) misses
system.l2.demand_misses::total                4855800                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            23202                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1382060                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3361                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1257941                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3092                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1180281                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3182                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1002681                       # number of overall misses
system.l2.overall_misses::total               4855800                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2030263996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 149402671608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    322378491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 138029337403                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    300053987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 130847484737                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    302010988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 111586224105                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     532820425315                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2030263996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 149402671608                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    322378491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 138029337403                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    300053987                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 130847484737                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    302010988                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 111586224105                       # number of overall miss cycles
system.l2.overall_miss_latency::total    532820425315                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          211963                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1722976                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5487                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1531406                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5489                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1428249                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5681                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1194298                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6105549                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         211963                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1722976                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5487                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1531406                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5489                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1428249                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5681                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1194298                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6105549                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.109463                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.802135                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.612539                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.821429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.563308                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.826383                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.560113                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.839557                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.795309                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.109463                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.802135                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.612539                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.821429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.563308                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.826383                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.560113                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.839557                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.795309                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87503.835704                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108101.436702                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95917.432609                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109726.400048                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 97042.039780                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 110861.298908                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 94912.315525                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 111287.861349                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109728.659606                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87503.835704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108101.436702                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95917.432609                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109726.400048                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 97042.039780                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 110861.298908                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 94912.315525                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 111287.861349                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109728.659606                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2783924                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    154977                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      17.963466                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4841577                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              652670                       # number of writebacks
system.l2.writebacks::total                    652670                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             98                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          31159                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            506                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          27677                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            639                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          23863                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            486                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          18477                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              102905                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            98                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         31159                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           506                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         27677                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           639                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         23863                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           486                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         18477                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             102905                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        23104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1350901                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1230264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1156418                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2696                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       984204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4752895                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        23104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1350901                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1230264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1156418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2696                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       984204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5615829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10368724                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1793647997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 133694779522                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    256263491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 123774390292                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    231601488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 117582531595                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    243098488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 100355340895                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 477931653768                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1793647997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 133694779522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    256263491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 123774390292                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    231601488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 117582531595                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    243098488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 100355340895                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 475890253765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 953821907533                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.109000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.784051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.520321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.803356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.446894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.809675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.474564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.824086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.778455                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.109000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.784051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.520321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.803356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.446894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.809675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.474564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.824086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.698246                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77633.656380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98967.118628                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89759.541506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100607.991693                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 94415.608642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 101678.226727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 90170.062315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 101965.995764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100555.904090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77633.656380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98967.118628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89759.541506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100607.991693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 94415.608642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 101678.226727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 90170.062315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 101965.995764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84740.873300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91990.288056                       # average overall mshr miss latency
system.l2.replacements                       14292556                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       701180                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           701180                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       701180                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       701180                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4522331                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4522331                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4522331                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4522331                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5615829                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5615829                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 475890253765                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 475890253765                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84740.873300                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84740.873300                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1310                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             378                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             382                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             177                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2247                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1871                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           659                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           737                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           370                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3637                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     49142500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     12455500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     12903500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      6138000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     80639500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3181                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1037                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1119                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          547                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5884                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.588180                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.635487                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.658624                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.676417                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.618117                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 26265.366114                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 18900.606980                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 17508.141113                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 16589.189189                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 22171.982403                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1871                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          658                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          735                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          370                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3634                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     37438499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     13217500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     14936499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      7463998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     73056496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.588180                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.634523                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.656836                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.676417                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.617607                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20009.887226                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20087.386018                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20321.767347                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20172.967568                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20103.603742                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           457                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           411                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           258                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           202                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1328                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         2215                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1255                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          785                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          556                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             4811                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     47758496                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     29580498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     17222999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     11746000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    106307993                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2672                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1666                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1043                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          758                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6139                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.828967                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.753301                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.752637                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.733509                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.783678                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 21561.397743                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 23570.117928                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 21940.126115                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 21125.899281                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 22096.859904                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           15                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            35                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         2200                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1245                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          781                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          550                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         4776                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     45099500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     25614499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     15662998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     11356500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     97733497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.823353                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.747299                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.748802                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.725594                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.777977                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20499.772727                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20573.894779                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20055.055058                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20648.181818                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20463.462521                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            12642                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5846                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             5829                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             5914                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 30231                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          14462                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7362                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           7353                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data           7425                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               36602                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1448458447                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    899649420                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data    899568438                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data    931236444                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4178912749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        27104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        13208                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        13182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        13339                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.533574                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.557389                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.557806                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.556638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.547664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100156.164223                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 122201.768541                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 122340.328845                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 125419.049697                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114171.705071                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         5954                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         4765                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         4767                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         4858                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            20344                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data         8508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         2597                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         2586                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data         2567                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16258                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    785341970                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    384062451                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    379652456                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data    385585466                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1934642343                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.313902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.196623                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.196177                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.192443                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.243263                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92306.296427                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 147886.966115                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 146810.694509                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 150208.596026                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118996.330606                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        188761                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2126                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2397                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2499                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             195783                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        23202                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3361                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3092                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3182                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            32837                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2030263996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    322378491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    300053987                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    302010988                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2954707462                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       211963                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5487                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5489                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         228620                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.109463                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.612539                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.563308                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.560113                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.143631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87503.835704                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95917.432609                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 97042.039780                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 94912.315525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89981.041569                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           98                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          506                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          639                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          486                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1729                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        23104                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2855                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2696                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        31108                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1793647997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    256263491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    231601488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    243098488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2524611464                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.109000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.520321                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.446894                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.474564                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.136069                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77633.656380                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89759.541506                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 94415.608642                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 90170.062315                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81156.341263                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       328274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       267619                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       242139                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       185703                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1023735                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1367598                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1250579                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1172928                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       995256                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4786361                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 147954213161                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 137129687983                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 129947916299                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 110654987661                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 525686805104                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1695872                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1518198                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1415067                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      1180959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5810096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.806428                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.823726                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.828885                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.842752                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.823801                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108185.455931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109652.959136                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 110789.337708                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 111182.437143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109830.162226                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        25205                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        22912                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        19096                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        13619                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        80832                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1342393                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1227667                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1153832                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       981637                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4705529                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 132909437552                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 123390327841                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 117202879139                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  99969755429                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 473472399961                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.791565                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.808634                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.815390                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.831220                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.809888                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99009.334488                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100507.978011                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 101577.074599                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 101839.840419                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100620.440329                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           17                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           11                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           21                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                61                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              66                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       771492                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       312997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       472496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       446495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2003480                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data           34                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           45                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           127                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.541667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.533333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.519685                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 45381.882353                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 24076.692308                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 19687.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 37207.916667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 30355.757576                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           28                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           38                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       141000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       168999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       352497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       122500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       784996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.205882                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.377778                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.250000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.299213                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20142.857143                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21124.875000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20735.117647                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20416.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20657.789474                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999989                       # Cycle average of tags in use
system.l2.tags.total_refs                    16465901                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14292709                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.152049                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.579502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.507175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.003692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.068018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.017173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        4.552989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.020927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        3.728636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.500742                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.305930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.007925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.109433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.079188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.071140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.058260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.367199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.250000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 105023973                       # Number of tag accesses
system.l2.tags.data_accesses                105023973                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1478592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      86465024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        182720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      78742720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        156992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      74014208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        172544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      62992320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    334690048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          638895168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1478592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       182720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       156992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       172544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1990848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41770880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41770880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          23103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1351016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1230355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1156472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         984255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5229532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9982737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       652670                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             652670                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         12712696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        743412375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1570997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        677017247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1349792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        636362261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1483506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        541597840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2877611224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5493117939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     12712696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1570997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1349792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1483506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17116991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      359139311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            359139311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      359139311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        12712696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       743412375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1570997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       677017247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1349792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       636362261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1483506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       541597840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2877611224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5852257250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    647351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     23104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1333446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1220944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1147742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    974528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5196842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000450928500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        40222                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        40222                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14414306                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             610524                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9982739                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     652670                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9982739                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   652670                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  78129                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5319                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            442093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            405650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            385177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            369661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            346180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1401899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1081448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            838015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            687284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            746387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           939835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           715073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           380745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           384323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           359065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           421775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             54065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            77589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            62943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37259                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 406914300780                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                49523050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            592625738280                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41083.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59833.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7553536                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  558244                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9982739                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               652670                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  597185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  926774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  989972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  986582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  873030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  774688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  659224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  579566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  507482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  469674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 536864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 774694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 611915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 238890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 164007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 108278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  62999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  30479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   8786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  32160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  38498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  38890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  39283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  38833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  38600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  38625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  38503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  38579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  38619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     15                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2440176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.752051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   200.954235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.840014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       276130     11.32%     11.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1171186     48.00%     59.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       379671     15.56%     74.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       212511      8.71%     83.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       149436      6.12%     89.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        47995      1.97%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        32705      1.34%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26552      1.09%     94.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       143990      5.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2440176                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        40222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     246.248993                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    371.876701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         32701     81.30%     81.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         3205      7.97%     89.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1980      4.92%     94.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          505      1.26%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          472      1.17%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          425      1.06%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791          357      0.89%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047          215      0.53%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          106      0.26%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           69      0.17%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           66      0.16%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           58      0.14%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           34      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           17      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            7      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40222                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.094277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.086075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.562817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38602     95.97%     95.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              415      1.03%     97.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              771      1.92%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              230      0.57%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               90      0.22%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               42      0.10%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               24      0.06%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               18      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40222                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              633895040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5000256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41430016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               638895296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41770880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5450.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       356.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5493.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    359.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        45.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    42.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  116308288500                       # Total gap between requests
system.mem_ctrls.avgGap                      10935.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1478656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     85340544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       182720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     78140416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       156992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     73455488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       172544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     62369792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    332597888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41430016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 12713246.564083125442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 733744277.090131044388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1570997.184057190083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 671838734.112617135048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1349791.976354566636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 631558476.365732908249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1483505.572055406170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 536245444.408015906811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2859623169.173427581787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 356208616.853351235390                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        23104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1351016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1230355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1156472                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2696                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       984255                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5229533                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       652670                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    835468811                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  77585244989                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    136022285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  72578657486                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    128203028                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  69446588458                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    129597279                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  59400061092                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 312385894852                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2909294192676                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36161.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57427.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47643.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58990.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52263.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     60050.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48070.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     60350.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59734.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4457527.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9457472640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5026773510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         33090237180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1888726500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9181492320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      52636272090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        337102560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       111618076800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        959.674279                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    446842748                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3883880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 111977569752                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7965369720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4233694410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         37628656800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1490409180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9181492320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      52588001640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        377751360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       113465375430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        975.557056                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    558473999                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3883880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 111865938501                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                538                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          270                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    50699524.074074                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   103969022.077766                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          270    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    382710000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            270                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   102619421000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  13688871500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11887992                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11887992                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11887992                       # number of overall hits
system.cpu1.icache.overall_hits::total       11887992                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5863                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5863                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5863                       # number of overall misses
system.cpu1.icache.overall_misses::total         5863                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    380450500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    380450500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    380450500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    380450500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11893855                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11893855                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11893855                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11893855                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000493                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000493                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000493                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000493                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64890.073341                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64890.073341                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64890.073341                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64890.073341                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1006                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    77.384615                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5487                       # number of writebacks
system.cpu1.icache.writebacks::total             5487                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          376                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          376                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          376                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          376                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5487                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5487                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5487                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5487                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    356266000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    356266000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    356266000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    356266000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000461                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000461                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000461                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000461                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64929.105158                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64929.105158                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64929.105158                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64929.105158                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5487                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11887992                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11887992                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5863                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5863                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    380450500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    380450500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11893855                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11893855                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000493                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000493                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64890.073341                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64890.073341                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          376                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          376                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5487                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5487                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    356266000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    356266000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000461                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000461                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64929.105158                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64929.105158                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11991631                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5519                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2172.790542                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         23793197                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        23793197                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8823337                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8823337                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8823337                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8823337                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2122486                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2122486                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2122486                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2122486                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 183409718494                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 183409718494                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 183409718494                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 183409718494                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     10945823                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     10945823                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     10945823                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     10945823                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193908                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193908                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193908                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193908                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86412.687054                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86412.687054                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86412.687054                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86412.687054                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8871779                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          677                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           133905                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.254277                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.700000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1532560                       # number of writebacks
system.cpu1.dcache.writebacks::total          1532560                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       583825                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       583825                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       583825                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       583825                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1538661                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1538661                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1538661                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1538661                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 144210335497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 144210335497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 144210335497                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 144210335497                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.140571                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.140571                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.140571                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.140571                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93724.566683                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93724.566683                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93724.566683                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93724.566683                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1532560                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8401285                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8401285                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1992198                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1992198                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 173160908500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 173160908500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10393483                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10393483                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.191678                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.191678                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86919.527326                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86919.527326                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       467951                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       467951                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1524247                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1524247                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 143197330000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 143197330000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.146654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.146654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93946.276424                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93946.276424                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       422052                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        422052                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       130288                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       130288                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  10248809994                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  10248809994                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       552340                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       552340                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.235884                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.235884                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78662.731748                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78662.731748                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       115874                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       115874                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        14414                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        14414                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1013005497                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1013005497                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.026096                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026096                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 70279.276884                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70279.276884                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       213838                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       213838                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          971                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          971                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     29912000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     29912000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       214809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       214809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.004520                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.004520                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30805.355304                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30805.355304                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          211                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          211                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          760                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          760                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     13271500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     13271500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003538                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003538                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 17462.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17462.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       211941                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       211941                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2466                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2466                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     50315500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     50315500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       214407                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       214407                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.011501                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.011501                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 20403.690187                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 20403.690187                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2457                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2457                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     47919500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     47919500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.011460                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.011460                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 19503.256003                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 19503.256003                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       741000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       741000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       680000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       680000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          335                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            335                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          594                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          594                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      7394000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      7394000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          929                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          929                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.639397                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.639397                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 12447.811448                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 12447.811448                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          594                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          594                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      6800000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      6800000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.639397                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.639397                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 11447.811448                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 11447.811448                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.648256                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10793353                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1538620                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.014957                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.648256                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.989008                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989008                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24290528                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24290528                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 116308292500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6063835                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1353850                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5409701                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13639886                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7948194                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8271                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9072                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17343                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          240                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          240                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            68084                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           68084                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        228622                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5835215                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          127                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          127                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       635887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5187582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4609171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16467                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4299975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3595629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18378215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     27131008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    220617728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       702336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    196093696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       702592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    182921856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       727168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    152955392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              781851776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22272687                       # Total snoops (count)
system.tol2bus.snoopTraffic                  43474368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28433217                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.304939                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.682954                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               22104299     77.74%     77.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5004039     17.60%     95.34% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 567977      2.00%     97.34% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 497206      1.75%     99.09% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 259695      0.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28433217                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12314208724                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2163569602                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8550723                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1810529030                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8779849                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2602475328                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         318018840                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2317709411                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8490868                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
