// Seed: 447671455
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  id_3(
      .id_0(id_4), .id_1(1)
  ); specify
    (id_5[1] => id_6) = 1;
    if (id_6 && 1 && 1) (negedge id_7 => (id_8 +: 1)) = (1, 1  : 1'b0 : id_7 * id_8);
    (id_9 => id_10) = (1'd0 : id_6  : 1, id_7);
    (id_11 => id_12) = 1;
  endspecify
  wire id_13;
endmodule
module module_1;
  wor id_1 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
