
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F4)
	S7= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F6)
	S9= FU.OutID1=>A_EX.In                                      Premise(F7)
	S10= A_MEM.Out=>A_WB.In                                     Premise(F8)
	S11= LIMMEXT.Out=>B_EX.In                                   Premise(F9)
	S12= B_MEM.Out=>B_WB.In                                     Premise(F10)
	S13= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F11)
	S14= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F12)
	S15= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F13)
	S16= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F14)
	S17= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F15)
	S18= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F16)
	S19= FU.Bub_ID=>CU_ID.Bub                                   Premise(F17)
	S20= FU.Halt_ID=>CU_ID.Halt                                 Premise(F18)
	S21= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F19)
	S22= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F20)
	S23= FU.Bub_IF=>CU_IF.Bub                                   Premise(F21)
	S24= FU.Halt_IF=>CU_IF.Halt                                 Premise(F22)
	S25= ICache.Hit=>CU_IF.ICacheHit                            Premise(F23)
	S26= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F24)
	S27= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F25)
	S28= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F26)
	S29= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F27)
	S30= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F28)
	S31= ICache.Hit=>FU.ICacheHit                               Premise(F29)
	S32= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F30)
	S33= IR_ID.Out=>FU.IR_ID                                    Premise(F31)
	S34= IR_MEM.Out=>FU.IR_MEM                                  Premise(F32)
	S35= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F33)
	S36= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F34)
	S37= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F35)
	S38= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F36)
	S39= GPR.Rdata1=>FU.InID1                                   Premise(F37)
	S40= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F38)
	S41= ALUOut_MEM.Out=>FU.InMEM                               Premise(F39)
	S42= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F40)
	S43= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F41)
	S44= IR_ID.Out25_21=>GPR.RReg1                              Premise(F42)
	S45= IR_WB.Out20_16=>GPR.WReg                               Premise(F43)
	S46= IMMU.Addr=>IAddrReg.In                                 Premise(F44)
	S47= PC.Out=>ICache.IEA                                     Premise(F45)
	S48= ICache.IEA=addr                                        Path(S5,S47)
	S49= ICache.Hit=ICacheHit(addr)                             ICache-Search(S48)
	S50= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S48,S3)
	S51= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S49,S25)
	S52= FU.ICacheHit=ICacheHit(addr)                           Path(S49,S31)
	S53= ICache.Out=>ICacheReg.In                               Premise(F46)
	S54= ICacheReg.In={12,rS,rD,UIMM}                           Path(S50,S53)
	S55= PC.Out=>IMMU.IEA                                       Premise(F47)
	S56= IMMU.IEA=addr                                          Path(S5,S55)
	S57= CP0.ASID=>IMMU.PID                                     Premise(F48)
	S58= IMMU.PID=pid                                           Path(S4,S57)
	S59= IMMU.Addr={pid,addr}                                   IMMU-Search(S58,S56)
	S60= IAddrReg.In={pid,addr}                                 Path(S59,S46)
	S61= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S58,S56)
	S62= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S61,S26)
	S63= IR_MEM.Out=>IR_DMMU1.In                                Premise(F49)
	S64= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F50)
	S65= IR_ID.Out=>IR_EX.In                                    Premise(F51)
	S66= ICache.Out=>IR_ID.In                                   Premise(F52)
	S67= IR_ID.In={12,rS,rD,UIMM}                               Path(S50,S66)
	S68= ICache.Out=>IR_IMMU.In                                 Premise(F53)
	S69= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S50,S68)
	S70= IR_MEM.Out=>IR_WB.In                                   Premise(F54)
	S71= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F55)
	S72= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F56)
	S73= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F57)
	S74= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F58)
	S75= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F59)
	S76= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F60)
	S77= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F61)
	S78= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F62)
	S79= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F63)
	S80= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F64)
	S81= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F65)
	S82= IR_EX.Out31_26=>CU_EX.Op                               Premise(F66)
	S83= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F67)
	S84= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F68)
	S85= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F69)
	S86= IR_ID.Out31_26=>CU_ID.Op                               Premise(F70)
	S87= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F71)
	S88= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F72)
	S89= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F73)
	S90= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F74)
	S91= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F75)
	S92= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F76)
	S93= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F77)
	S94= IR_WB.Out31_26=>CU_WB.Op                               Premise(F78)
	S95= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F79)
	S96= CtrlA_EX=0                                             Premise(F80)
	S97= CtrlB_EX=0                                             Premise(F81)
	S98= CtrlALUOut_MEM=0                                       Premise(F82)
	S99= CtrlALUOut_DMMU1=0                                     Premise(F83)
	S100= CtrlALUOut_DMMU2=0                                    Premise(F84)
	S101= CtrlALUOut_WB=0                                       Premise(F85)
	S102= CtrlA_MEM=0                                           Premise(F86)
	S103= CtrlA_WB=0                                            Premise(F87)
	S104= CtrlB_MEM=0                                           Premise(F88)
	S105= CtrlB_WB=0                                            Premise(F89)
	S106= CtrlICache=0                                          Premise(F90)
	S107= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S3,S106)
	S108= CtrlIMMU=0                                            Premise(F91)
	S109= CtrlIR_DMMU1=0                                        Premise(F92)
	S110= CtrlIR_DMMU2=0                                        Premise(F93)
	S111= CtrlIR_EX=0                                           Premise(F94)
	S112= CtrlIR_ID=1                                           Premise(F95)
	S113= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S67,S112)
	S114= CtrlIR_IMMU=0                                         Premise(F96)
	S115= CtrlIR_MEM=0                                          Premise(F97)
	S116= CtrlIR_WB=0                                           Premise(F98)
	S117= CtrlGPR=0                                             Premise(F99)
	S118= CtrlIAddrReg=0                                        Premise(F100)
	S119= CtrlPC=0                                              Premise(F101)
	S120= CtrlPCInc=1                                           Premise(F102)
	S121= PC[Out]=addr+4                                        PC-Inc(S1,S119,S120)
	S122= PC[CIA]=addr                                          PC-Inc(S1,S119,S120)
	S123= CtrlIMem=0                                            Premise(F103)
	S124= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S123)
	S125= CtrlICacheReg=0                                       Premise(F104)
	S126= CtrlASIDIn=0                                          Premise(F105)
	S127= CtrlCP0=0                                             Premise(F106)
	S128= CP0[ASID]=pid                                         CP0-Hold(S0,S127)
	S129= CtrlEPCIn=0                                           Premise(F107)
	S130= CtrlExCodeIn=0                                        Premise(F108)
	S131= CtrlIRMux=0                                           Premise(F109)
	S132= GPR[rS]=a                                             Premise(F110)

ID	S133= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S113)
	S134= IR_ID.Out31_26=12                                     IR-Out(S113)
	S135= IR_ID.Out25_21=rS                                     IR-Out(S113)
	S136= IR_ID.Out20_16=rD                                     IR-Out(S113)
	S137= IR_ID.Out15_0=UIMM                                    IR-Out(S113)
	S138= PC.Out=addr+4                                         PC-Out(S121)
	S139= PC.CIA=addr                                           PC-Out(S122)
	S140= PC.CIA31_28=addr[31:28]                               PC-Out(S122)
	S141= CP0.ASID=pid                                          CP0-Read-ASID(S128)
	S142= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F217)
	S143= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F218)
	S144= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F219)
	S145= FU.OutID1=>A_EX.In                                    Premise(F220)
	S146= A_MEM.Out=>A_WB.In                                    Premise(F221)
	S147= LIMMEXT.Out=>B_EX.In                                  Premise(F222)
	S148= B_MEM.Out=>B_WB.In                                    Premise(F223)
	S149= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F224)
	S150= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F225)
	S151= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F226)
	S152= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F227)
	S153= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F228)
	S154= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F229)
	S155= FU.Bub_ID=>CU_ID.Bub                                  Premise(F230)
	S156= FU.Halt_ID=>CU_ID.Halt                                Premise(F231)
	S157= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F232)
	S158= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F233)
	S159= FU.Bub_IF=>CU_IF.Bub                                  Premise(F234)
	S160= FU.Halt_IF=>CU_IF.Halt                                Premise(F235)
	S161= ICache.Hit=>CU_IF.ICacheHit                           Premise(F236)
	S162= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F237)
	S163= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F238)
	S164= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F239)
	S165= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F240)
	S166= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F241)
	S167= ICache.Hit=>FU.ICacheHit                              Premise(F242)
	S168= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F243)
	S169= IR_ID.Out=>FU.IR_ID                                   Premise(F244)
	S170= FU.IR_ID={12,rS,rD,UIMM}                              Path(S133,S169)
	S171= IR_MEM.Out=>FU.IR_MEM                                 Premise(F245)
	S172= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F246)
	S173= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F247)
	S174= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F248)
	S175= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F249)
	S176= GPR.Rdata1=>FU.InID1                                  Premise(F250)
	S177= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F251)
	S178= FU.InID1_RReg=rS                                      Path(S135,S177)
	S179= FU.InID2_RReg=5'b00000                                Premise(F252)
	S180= ALUOut_MEM.Out=>FU.InMEM                              Premise(F253)
	S181= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F254)
	S182= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F255)
	S183= IR_ID.Out25_21=>GPR.RReg1                             Premise(F256)
	S184= GPR.RReg1=rS                                          Path(S135,S183)
	S185= GPR.Rdata1=a                                          GPR-Read(S184,S132)
	S186= FU.InID1=a                                            Path(S185,S176)
	S187= FU.OutID1=FU(a)                                       FU-Forward(S186)
	S188= A_EX.In=FU(a)                                         Path(S187,S145)
	S189= IR_WB.Out20_16=>GPR.WReg                              Premise(F257)
	S190= IMMU.Addr=>IAddrReg.In                                Premise(F258)
	S191= PC.Out=>ICache.IEA                                    Premise(F259)
	S192= ICache.IEA=addr+4                                     Path(S138,S191)
	S193= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S192)
	S194= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S193,S161)
	S195= FU.ICacheHit=ICacheHit(addr+4)                        Path(S193,S167)
	S196= ICache.Out=>ICacheReg.In                              Premise(F260)
	S197= PC.Out=>IMMU.IEA                                      Premise(F261)
	S198= IMMU.IEA=addr+4                                       Path(S138,S197)
	S199= CP0.ASID=>IMMU.PID                                    Premise(F262)
	S200= IMMU.PID=pid                                          Path(S141,S199)
	S201= IMMU.Addr={pid,addr+4}                                IMMU-Search(S200,S198)
	S202= IAddrReg.In={pid,addr+4}                              Path(S201,S190)
	S203= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S200,S198)
	S204= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S203,S162)
	S205= IR_MEM.Out=>IR_DMMU1.In                               Premise(F263)
	S206= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F264)
	S207= IR_ID.Out=>IR_EX.In                                   Premise(F265)
	S208= IR_EX.In={12,rS,rD,UIMM}                              Path(S133,S207)
	S209= ICache.Out=>IR_ID.In                                  Premise(F266)
	S210= ICache.Out=>IR_IMMU.In                                Premise(F267)
	S211= IR_MEM.Out=>IR_WB.In                                  Premise(F268)
	S212= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F269)
	S213= LIMMEXT.In=UIMM                                       Path(S137,S212)
	S214= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S213)
	S215= B_EX.In={16{0},UIMM}                                  Path(S214,S147)
	S216= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F270)
	S217= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F271)
	S218= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F272)
	S219= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F273)
	S220= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F274)
	S221= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F275)
	S222= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F276)
	S223= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F277)
	S224= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F278)
	S225= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F279)
	S226= IR_EX.Out31_26=>CU_EX.Op                              Premise(F280)
	S227= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F281)
	S228= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F282)
	S229= CU_ID.IRFunc1=rD                                      Path(S136,S228)
	S230= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F283)
	S231= CU_ID.IRFunc2=rS                                      Path(S135,S230)
	S232= IR_ID.Out31_26=>CU_ID.Op                              Premise(F284)
	S233= CU_ID.Op=12                                           Path(S134,S232)
	S234= CU_ID.Func=alu_add                                    CU_ID(S233)
	S235= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F285)
	S236= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F286)
	S237= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F287)
	S238= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F288)
	S239= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F289)
	S240= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F290)
	S241= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F291)
	S242= IR_WB.Out31_26=>CU_WB.Op                              Premise(F292)
	S243= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F293)
	S244= CtrlA_EX=1                                            Premise(F294)
	S245= [A_EX]=FU(a)                                          A_EX-Write(S188,S244)
	S246= CtrlB_EX=1                                            Premise(F295)
	S247= [B_EX]={16{0},UIMM}                                   B_EX-Write(S215,S246)
	S248= CtrlALUOut_MEM=0                                      Premise(F296)
	S249= CtrlALUOut_DMMU1=0                                    Premise(F297)
	S250= CtrlALUOut_DMMU2=0                                    Premise(F298)
	S251= CtrlALUOut_WB=0                                       Premise(F299)
	S252= CtrlA_MEM=0                                           Premise(F300)
	S253= CtrlA_WB=0                                            Premise(F301)
	S254= CtrlB_MEM=0                                           Premise(F302)
	S255= CtrlB_WB=0                                            Premise(F303)
	S256= CtrlICache=0                                          Premise(F304)
	S257= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S107,S256)
	S258= CtrlIMMU=0                                            Premise(F305)
	S259= CtrlIR_DMMU1=0                                        Premise(F306)
	S260= CtrlIR_DMMU2=0                                        Premise(F307)
	S261= CtrlIR_EX=1                                           Premise(F308)
	S262= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S208,S261)
	S263= CtrlIR_ID=0                                           Premise(F309)
	S264= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S113,S263)
	S265= CtrlIR_IMMU=0                                         Premise(F310)
	S266= CtrlIR_MEM=0                                          Premise(F311)
	S267= CtrlIR_WB=0                                           Premise(F312)
	S268= CtrlGPR=0                                             Premise(F313)
	S269= GPR[rS]=a                                             GPR-Hold(S132,S268)
	S270= CtrlIAddrReg=0                                        Premise(F314)
	S271= CtrlPC=0                                              Premise(F315)
	S272= CtrlPCInc=0                                           Premise(F316)
	S273= PC[CIA]=addr                                          PC-Hold(S122,S272)
	S274= PC[Out]=addr+4                                        PC-Hold(S121,S271,S272)
	S275= CtrlIMem=0                                            Premise(F317)
	S276= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S124,S275)
	S277= CtrlICacheReg=0                                       Premise(F318)
	S278= CtrlASIDIn=0                                          Premise(F319)
	S279= CtrlCP0=0                                             Premise(F320)
	S280= CP0[ASID]=pid                                         CP0-Hold(S128,S279)
	S281= CtrlEPCIn=0                                           Premise(F321)
	S282= CtrlExCodeIn=0                                        Premise(F322)
	S283= CtrlIRMux=0                                           Premise(F323)

EX	S284= A_EX.Out=FU(a)                                        A_EX-Out(S245)
	S285= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S245)
	S286= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S245)
	S287= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S247)
	S288= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S247)
	S289= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S247)
	S290= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S262)
	S291= IR_EX.Out31_26=12                                     IR_EX-Out(S262)
	S292= IR_EX.Out25_21=rS                                     IR_EX-Out(S262)
	S293= IR_EX.Out20_16=rD                                     IR_EX-Out(S262)
	S294= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S262)
	S295= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S264)
	S296= IR_ID.Out31_26=12                                     IR-Out(S264)
	S297= IR_ID.Out25_21=rS                                     IR-Out(S264)
	S298= IR_ID.Out20_16=rD                                     IR-Out(S264)
	S299= IR_ID.Out15_0=UIMM                                    IR-Out(S264)
	S300= PC.CIA=addr                                           PC-Out(S273)
	S301= PC.CIA31_28=addr[31:28]                               PC-Out(S273)
	S302= PC.Out=addr+4                                         PC-Out(S274)
	S303= CP0.ASID=pid                                          CP0-Read-ASID(S280)
	S304= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F324)
	S305= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F325)
	S306= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F326)
	S307= FU.OutID1=>A_EX.In                                    Premise(F327)
	S308= A_MEM.Out=>A_WB.In                                    Premise(F328)
	S309= LIMMEXT.Out=>B_EX.In                                  Premise(F329)
	S310= B_MEM.Out=>B_WB.In                                    Premise(F330)
	S311= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F331)
	S312= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F332)
	S313= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F333)
	S314= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F334)
	S315= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F335)
	S316= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F336)
	S317= FU.Bub_ID=>CU_ID.Bub                                  Premise(F337)
	S318= FU.Halt_ID=>CU_ID.Halt                                Premise(F338)
	S319= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F339)
	S320= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F340)
	S321= FU.Bub_IF=>CU_IF.Bub                                  Premise(F341)
	S322= FU.Halt_IF=>CU_IF.Halt                                Premise(F342)
	S323= ICache.Hit=>CU_IF.ICacheHit                           Premise(F343)
	S324= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F344)
	S325= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F345)
	S326= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F346)
	S327= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F347)
	S328= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F348)
	S329= ICache.Hit=>FU.ICacheHit                              Premise(F349)
	S330= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F350)
	S331= IR_ID.Out=>FU.IR_ID                                   Premise(F351)
	S332= FU.IR_ID={12,rS,rD,UIMM}                              Path(S295,S331)
	S333= IR_MEM.Out=>FU.IR_MEM                                 Premise(F352)
	S334= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F353)
	S335= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F354)
	S336= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F355)
	S337= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F356)
	S338= FU.InEX_WReg=rD                                       Path(S293,S337)
	S339= GPR.Rdata1=>FU.InID1                                  Premise(F357)
	S340= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F358)
	S341= FU.InID1_RReg=rS                                      Path(S297,S340)
	S342= ALUOut_MEM.Out=>FU.InMEM                              Premise(F359)
	S343= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F360)
	S344= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F361)
	S345= IR_ID.Out25_21=>GPR.RReg1                             Premise(F362)
	S346= GPR.RReg1=rS                                          Path(S297,S345)
	S347= GPR.Rdata1=a                                          GPR-Read(S346,S269)
	S348= FU.InID1=a                                            Path(S347,S339)
	S349= FU.OutID1=FU(a)                                       FU-Forward(S348)
	S350= A_EX.In=FU(a)                                         Path(S349,S307)
	S351= IR_WB.Out20_16=>GPR.WReg                              Premise(F363)
	S352= IMMU.Addr=>IAddrReg.In                                Premise(F364)
	S353= PC.Out=>ICache.IEA                                    Premise(F365)
	S354= ICache.IEA=addr+4                                     Path(S302,S353)
	S355= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S354)
	S356= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S355,S323)
	S357= FU.ICacheHit=ICacheHit(addr+4)                        Path(S355,S329)
	S358= ICache.Out=>ICacheReg.In                              Premise(F366)
	S359= PC.Out=>IMMU.IEA                                      Premise(F367)
	S360= IMMU.IEA=addr+4                                       Path(S302,S359)
	S361= CP0.ASID=>IMMU.PID                                    Premise(F368)
	S362= IMMU.PID=pid                                          Path(S303,S361)
	S363= IMMU.Addr={pid,addr+4}                                IMMU-Search(S362,S360)
	S364= IAddrReg.In={pid,addr+4}                              Path(S363,S352)
	S365= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S362,S360)
	S366= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S365,S324)
	S367= IR_MEM.Out=>IR_DMMU1.In                               Premise(F369)
	S368= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F370)
	S369= IR_ID.Out=>IR_EX.In                                   Premise(F371)
	S370= IR_EX.In={12,rS,rD,UIMM}                              Path(S295,S369)
	S371= ICache.Out=>IR_ID.In                                  Premise(F372)
	S372= ICache.Out=>IR_IMMU.In                                Premise(F373)
	S373= IR_MEM.Out=>IR_WB.In                                  Premise(F374)
	S374= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F375)
	S375= LIMMEXT.In=UIMM                                       Path(S299,S374)
	S376= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S375)
	S377= B_EX.In={16{0},UIMM}                                  Path(S376,S309)
	S378= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F376)
	S379= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F377)
	S380= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F378)
	S381= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F379)
	S382= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F380)
	S383= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F381)
	S384= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F382)
	S385= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F383)
	S386= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F384)
	S387= CU_EX.IRFunc1=rD                                      Path(S293,S386)
	S388= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F385)
	S389= CU_EX.IRFunc2=rS                                      Path(S292,S388)
	S390= IR_EX.Out31_26=>CU_EX.Op                              Premise(F386)
	S391= CU_EX.Op=12                                           Path(S291,S390)
	S392= CU_EX.Func=alu_add                                    CU_EX(S391)
	S393= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F387)
	S394= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F388)
	S395= CU_ID.IRFunc1=rD                                      Path(S298,S394)
	S396= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F389)
	S397= CU_ID.IRFunc2=rS                                      Path(S297,S396)
	S398= IR_ID.Out31_26=>CU_ID.Op                              Premise(F390)
	S399= CU_ID.Op=12                                           Path(S296,S398)
	S400= CU_ID.Func=alu_add                                    CU_ID(S399)
	S401= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F391)
	S402= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F392)
	S403= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F393)
	S404= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F394)
	S405= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F395)
	S406= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F396)
	S407= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F397)
	S408= IR_WB.Out31_26=>CU_WB.Op                              Premise(F398)
	S409= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F399)
	S410= CtrlA_EX=0                                            Premise(F400)
	S411= [A_EX]=FU(a)                                          A_EX-Hold(S245,S410)
	S412= CtrlB_EX=0                                            Premise(F401)
	S413= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S247,S412)
	S414= CtrlALUOut_MEM=1                                      Premise(F402)
	S415= CtrlALUOut_DMMU1=0                                    Premise(F403)
	S416= CtrlALUOut_DMMU2=0                                    Premise(F404)
	S417= CtrlALUOut_WB=0                                       Premise(F405)
	S418= CtrlA_MEM=0                                           Premise(F406)
	S419= CtrlA_WB=0                                            Premise(F407)
	S420= CtrlB_MEM=0                                           Premise(F408)
	S421= CtrlB_WB=0                                            Premise(F409)
	S422= CtrlICache=0                                          Premise(F410)
	S423= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S257,S422)
	S424= CtrlIMMU=0                                            Premise(F411)
	S425= CtrlIR_DMMU1=0                                        Premise(F412)
	S426= CtrlIR_DMMU2=0                                        Premise(F413)
	S427= CtrlIR_EX=0                                           Premise(F414)
	S428= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S262,S427)
	S429= CtrlIR_ID=0                                           Premise(F415)
	S430= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S264,S429)
	S431= CtrlIR_IMMU=0                                         Premise(F416)
	S432= CtrlIR_MEM=1                                          Premise(F417)
	S433= CtrlIR_WB=0                                           Premise(F418)
	S434= CtrlGPR=0                                             Premise(F419)
	S435= GPR[rS]=a                                             GPR-Hold(S269,S434)
	S436= CtrlIAddrReg=0                                        Premise(F420)
	S437= CtrlPC=0                                              Premise(F421)
	S438= CtrlPCInc=0                                           Premise(F422)
	S439= PC[CIA]=addr                                          PC-Hold(S273,S438)
	S440= PC[Out]=addr+4                                        PC-Hold(S274,S437,S438)
	S441= CtrlIMem=0                                            Premise(F423)
	S442= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S276,S441)
	S443= CtrlICacheReg=0                                       Premise(F424)
	S444= CtrlASIDIn=0                                          Premise(F425)
	S445= CtrlCP0=0                                             Premise(F426)
	S446= CP0[ASID]=pid                                         CP0-Hold(S280,S445)
	S447= CtrlEPCIn=0                                           Premise(F427)
	S448= CtrlExCodeIn=0                                        Premise(F428)
	S449= CtrlIRMux=0                                           Premise(F429)

MEM	S450= A_EX.Out=FU(a)                                        A_EX-Out(S411)
	S451= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S411)
	S452= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S411)
	S453= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S413)
	S454= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S413)
	S455= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S413)
	S456= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S428)
	S457= IR_EX.Out31_26=12                                     IR_EX-Out(S428)
	S458= IR_EX.Out25_21=rS                                     IR_EX-Out(S428)
	S459= IR_EX.Out20_16=rD                                     IR_EX-Out(S428)
	S460= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S428)
	S461= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S430)
	S462= IR_ID.Out31_26=12                                     IR-Out(S430)
	S463= IR_ID.Out25_21=rS                                     IR-Out(S430)
	S464= IR_ID.Out20_16=rD                                     IR-Out(S430)
	S465= IR_ID.Out15_0=UIMM                                    IR-Out(S430)
	S466= PC.CIA=addr                                           PC-Out(S439)
	S467= PC.CIA31_28=addr[31:28]                               PC-Out(S439)
	S468= PC.Out=addr+4                                         PC-Out(S440)
	S469= CP0.ASID=pid                                          CP0-Read-ASID(S446)
	S470= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F430)
	S471= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F431)
	S472= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F432)
	S473= FU.OutID1=>A_EX.In                                    Premise(F433)
	S474= A_MEM.Out=>A_WB.In                                    Premise(F434)
	S475= LIMMEXT.Out=>B_EX.In                                  Premise(F435)
	S476= B_MEM.Out=>B_WB.In                                    Premise(F436)
	S477= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F437)
	S478= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F438)
	S479= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F439)
	S480= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F440)
	S481= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F441)
	S482= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F442)
	S483= FU.Bub_ID=>CU_ID.Bub                                  Premise(F443)
	S484= FU.Halt_ID=>CU_ID.Halt                                Premise(F444)
	S485= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F445)
	S486= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F446)
	S487= FU.Bub_IF=>CU_IF.Bub                                  Premise(F447)
	S488= FU.Halt_IF=>CU_IF.Halt                                Premise(F448)
	S489= ICache.Hit=>CU_IF.ICacheHit                           Premise(F449)
	S490= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F450)
	S491= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F451)
	S492= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F452)
	S493= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F453)
	S494= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F454)
	S495= ICache.Hit=>FU.ICacheHit                              Premise(F455)
	S496= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F456)
	S497= IR_ID.Out=>FU.IR_ID                                   Premise(F457)
	S498= FU.IR_ID={12,rS,rD,UIMM}                              Path(S461,S497)
	S499= IR_MEM.Out=>FU.IR_MEM                                 Premise(F458)
	S500= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F459)
	S501= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F460)
	S502= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F461)
	S503= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F462)
	S504= FU.InEX_WReg=rD                                       Path(S459,S503)
	S505= GPR.Rdata1=>FU.InID1                                  Premise(F463)
	S506= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F464)
	S507= FU.InID1_RReg=rS                                      Path(S463,S506)
	S508= ALUOut_MEM.Out=>FU.InMEM                              Premise(F465)
	S509= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F466)
	S510= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F467)
	S511= IR_ID.Out25_21=>GPR.RReg1                             Premise(F468)
	S512= GPR.RReg1=rS                                          Path(S463,S511)
	S513= GPR.Rdata1=a                                          GPR-Read(S512,S435)
	S514= FU.InID1=a                                            Path(S513,S505)
	S515= FU.OutID1=FU(a)                                       FU-Forward(S514)
	S516= A_EX.In=FU(a)                                         Path(S515,S473)
	S517= IR_WB.Out20_16=>GPR.WReg                              Premise(F469)
	S518= IMMU.Addr=>IAddrReg.In                                Premise(F470)
	S519= PC.Out=>ICache.IEA                                    Premise(F471)
	S520= ICache.IEA=addr+4                                     Path(S468,S519)
	S521= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S520)
	S522= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S521,S489)
	S523= FU.ICacheHit=ICacheHit(addr+4)                        Path(S521,S495)
	S524= ICache.Out=>ICacheReg.In                              Premise(F472)
	S525= PC.Out=>IMMU.IEA                                      Premise(F473)
	S526= IMMU.IEA=addr+4                                       Path(S468,S525)
	S527= CP0.ASID=>IMMU.PID                                    Premise(F474)
	S528= IMMU.PID=pid                                          Path(S469,S527)
	S529= IMMU.Addr={pid,addr+4}                                IMMU-Search(S528,S526)
	S530= IAddrReg.In={pid,addr+4}                              Path(S529,S518)
	S531= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S528,S526)
	S532= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S531,S490)
	S533= IR_MEM.Out=>IR_DMMU1.In                               Premise(F475)
	S534= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F476)
	S535= IR_ID.Out=>IR_EX.In                                   Premise(F477)
	S536= IR_EX.In={12,rS,rD,UIMM}                              Path(S461,S535)
	S537= ICache.Out=>IR_ID.In                                  Premise(F478)
	S538= ICache.Out=>IR_IMMU.In                                Premise(F479)
	S539= IR_MEM.Out=>IR_WB.In                                  Premise(F480)
	S540= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F481)
	S541= LIMMEXT.In=UIMM                                       Path(S465,S540)
	S542= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S541)
	S543= B_EX.In={16{0},UIMM}                                  Path(S542,S475)
	S544= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F482)
	S545= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F483)
	S546= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F484)
	S547= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F485)
	S548= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F486)
	S549= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F487)
	S550= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F488)
	S551= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F489)
	S552= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F490)
	S553= CU_EX.IRFunc1=rD                                      Path(S459,S552)
	S554= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F491)
	S555= CU_EX.IRFunc2=rS                                      Path(S458,S554)
	S556= IR_EX.Out31_26=>CU_EX.Op                              Premise(F492)
	S557= CU_EX.Op=12                                           Path(S457,S556)
	S558= CU_EX.Func=alu_add                                    CU_EX(S557)
	S559= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F493)
	S560= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F494)
	S561= CU_ID.IRFunc1=rD                                      Path(S464,S560)
	S562= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F495)
	S563= CU_ID.IRFunc2=rS                                      Path(S463,S562)
	S564= IR_ID.Out31_26=>CU_ID.Op                              Premise(F496)
	S565= CU_ID.Op=12                                           Path(S462,S564)
	S566= CU_ID.Func=alu_add                                    CU_ID(S565)
	S567= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F497)
	S568= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F498)
	S569= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F499)
	S570= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F500)
	S571= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F501)
	S572= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F502)
	S573= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F503)
	S574= IR_WB.Out31_26=>CU_WB.Op                              Premise(F504)
	S575= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F505)
	S576= CtrlA_EX=0                                            Premise(F506)
	S577= [A_EX]=FU(a)                                          A_EX-Hold(S411,S576)
	S578= CtrlB_EX=0                                            Premise(F507)
	S579= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S413,S578)
	S580= CtrlALUOut_MEM=0                                      Premise(F508)
	S581= CtrlALUOut_DMMU1=1                                    Premise(F509)
	S582= CtrlALUOut_DMMU2=0                                    Premise(F510)
	S583= CtrlALUOut_WB=1                                       Premise(F511)
	S584= CtrlA_MEM=0                                           Premise(F512)
	S585= CtrlA_WB=1                                            Premise(F513)
	S586= CtrlB_MEM=0                                           Premise(F514)
	S587= CtrlB_WB=1                                            Premise(F515)
	S588= CtrlICache=0                                          Premise(F516)
	S589= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S423,S588)
	S590= CtrlIMMU=0                                            Premise(F517)
	S591= CtrlIR_DMMU1=1                                        Premise(F518)
	S592= CtrlIR_DMMU2=0                                        Premise(F519)
	S593= CtrlIR_EX=0                                           Premise(F520)
	S594= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S428,S593)
	S595= CtrlIR_ID=0                                           Premise(F521)
	S596= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S430,S595)
	S597= CtrlIR_IMMU=0                                         Premise(F522)
	S598= CtrlIR_MEM=0                                          Premise(F523)
	S599= CtrlIR_WB=1                                           Premise(F524)
	S600= CtrlGPR=0                                             Premise(F525)
	S601= GPR[rS]=a                                             GPR-Hold(S435,S600)
	S602= CtrlIAddrReg=0                                        Premise(F526)
	S603= CtrlPC=0                                              Premise(F527)
	S604= CtrlPCInc=0                                           Premise(F528)
	S605= PC[CIA]=addr                                          PC-Hold(S439,S604)
	S606= PC[Out]=addr+4                                        PC-Hold(S440,S603,S604)
	S607= CtrlIMem=0                                            Premise(F529)
	S608= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S442,S607)
	S609= CtrlICacheReg=0                                       Premise(F530)
	S610= CtrlASIDIn=0                                          Premise(F531)
	S611= CtrlCP0=0                                             Premise(F532)
	S612= CP0[ASID]=pid                                         CP0-Hold(S446,S611)
	S613= CtrlEPCIn=0                                           Premise(F533)
	S614= CtrlExCodeIn=0                                        Premise(F534)
	S615= CtrlIRMux=0                                           Premise(F535)

WB	S616= A_EX.Out=FU(a)                                        A_EX-Out(S577)
	S617= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S577)
	S618= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S577)
	S619= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S579)
	S620= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S579)
	S621= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S579)
	S622= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S594)
	S623= IR_EX.Out31_26=12                                     IR_EX-Out(S594)
	S624= IR_EX.Out25_21=rS                                     IR_EX-Out(S594)
	S625= IR_EX.Out20_16=rD                                     IR_EX-Out(S594)
	S626= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S594)
	S627= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S596)
	S628= IR_ID.Out31_26=12                                     IR-Out(S596)
	S629= IR_ID.Out25_21=rS                                     IR-Out(S596)
	S630= IR_ID.Out20_16=rD                                     IR-Out(S596)
	S631= IR_ID.Out15_0=UIMM                                    IR-Out(S596)
	S632= PC.CIA=addr                                           PC-Out(S605)
	S633= PC.CIA31_28=addr[31:28]                               PC-Out(S605)
	S634= PC.Out=addr+4                                         PC-Out(S606)
	S635= CP0.ASID=pid                                          CP0-Read-ASID(S612)
	S636= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F748)
	S637= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F749)
	S638= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F750)
	S639= FU.OutID1=>A_EX.In                                    Premise(F751)
	S640= A_MEM.Out=>A_WB.In                                    Premise(F752)
	S641= LIMMEXT.Out=>B_EX.In                                  Premise(F753)
	S642= B_MEM.Out=>B_WB.In                                    Premise(F754)
	S643= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F755)
	S644= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F756)
	S645= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F757)
	S646= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F758)
	S647= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F759)
	S648= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F760)
	S649= FU.Bub_ID=>CU_ID.Bub                                  Premise(F761)
	S650= FU.Halt_ID=>CU_ID.Halt                                Premise(F762)
	S651= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F763)
	S652= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F764)
	S653= FU.Bub_IF=>CU_IF.Bub                                  Premise(F765)
	S654= FU.Halt_IF=>CU_IF.Halt                                Premise(F766)
	S655= ICache.Hit=>CU_IF.ICacheHit                           Premise(F767)
	S656= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F768)
	S657= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F769)
	S658= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F770)
	S659= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F771)
	S660= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F772)
	S661= ICache.Hit=>FU.ICacheHit                              Premise(F773)
	S662= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F774)
	S663= IR_ID.Out=>FU.IR_ID                                   Premise(F775)
	S664= FU.IR_ID={12,rS,rD,UIMM}                              Path(S627,S663)
	S665= IR_MEM.Out=>FU.IR_MEM                                 Premise(F776)
	S666= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F777)
	S667= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F778)
	S668= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F779)
	S669= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F780)
	S670= FU.InEX_WReg=rD                                       Path(S625,S669)
	S671= GPR.Rdata1=>FU.InID1                                  Premise(F781)
	S672= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F782)
	S673= FU.InID1_RReg=rS                                      Path(S629,S672)
	S674= ALUOut_MEM.Out=>FU.InMEM                              Premise(F783)
	S675= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F784)
	S676= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F785)
	S677= IR_ID.Out25_21=>GPR.RReg1                             Premise(F786)
	S678= GPR.RReg1=rS                                          Path(S629,S677)
	S679= GPR.Rdata1=a                                          GPR-Read(S678,S601)
	S680= FU.InID1=a                                            Path(S679,S671)
	S681= FU.OutID1=FU(a)                                       FU-Forward(S680)
	S682= A_EX.In=FU(a)                                         Path(S681,S639)
	S683= IR_WB.Out20_16=>GPR.WReg                              Premise(F787)
	S684= IMMU.Addr=>IAddrReg.In                                Premise(F788)
	S685= PC.Out=>ICache.IEA                                    Premise(F789)
	S686= ICache.IEA=addr+4                                     Path(S634,S685)
	S687= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S686)
	S688= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S687,S655)
	S689= FU.ICacheHit=ICacheHit(addr+4)                        Path(S687,S661)
	S690= ICache.Out=>ICacheReg.In                              Premise(F790)
	S691= PC.Out=>IMMU.IEA                                      Premise(F791)
	S692= IMMU.IEA=addr+4                                       Path(S634,S691)
	S693= CP0.ASID=>IMMU.PID                                    Premise(F792)
	S694= IMMU.PID=pid                                          Path(S635,S693)
	S695= IMMU.Addr={pid,addr+4}                                IMMU-Search(S694,S692)
	S696= IAddrReg.In={pid,addr+4}                              Path(S695,S684)
	S697= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S694,S692)
	S698= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S697,S656)
	S699= IR_MEM.Out=>IR_DMMU1.In                               Premise(F793)
	S700= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F794)
	S701= IR_ID.Out=>IR_EX.In                                   Premise(F795)
	S702= IR_EX.In={12,rS,rD,UIMM}                              Path(S627,S701)
	S703= ICache.Out=>IR_ID.In                                  Premise(F796)
	S704= ICache.Out=>IR_IMMU.In                                Premise(F797)
	S705= IR_MEM.Out=>IR_WB.In                                  Premise(F798)
	S706= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F799)
	S707= LIMMEXT.In=UIMM                                       Path(S631,S706)
	S708= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S707)
	S709= B_EX.In={16{0},UIMM}                                  Path(S708,S641)
	S710= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F800)
	S711= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F801)
	S712= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F802)
	S713= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F803)
	S714= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F804)
	S715= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F805)
	S716= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F806)
	S717= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F807)
	S718= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F808)
	S719= CU_EX.IRFunc1=rD                                      Path(S625,S718)
	S720= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F809)
	S721= CU_EX.IRFunc2=rS                                      Path(S624,S720)
	S722= IR_EX.Out31_26=>CU_EX.Op                              Premise(F810)
	S723= CU_EX.Op=12                                           Path(S623,S722)
	S724= CU_EX.Func=alu_add                                    CU_EX(S723)
	S725= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F811)
	S726= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F812)
	S727= CU_ID.IRFunc1=rD                                      Path(S630,S726)
	S728= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F813)
	S729= CU_ID.IRFunc2=rS                                      Path(S629,S728)
	S730= IR_ID.Out31_26=>CU_ID.Op                              Premise(F814)
	S731= CU_ID.Op=12                                           Path(S628,S730)
	S732= CU_ID.Func=alu_add                                    CU_ID(S731)
	S733= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F815)
	S734= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F816)
	S735= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F817)
	S736= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F818)
	S737= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F819)
	S738= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F820)
	S739= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F821)
	S740= IR_WB.Out31_26=>CU_WB.Op                              Premise(F822)
	S741= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F823)
	S742= CtrlA_EX=0                                            Premise(F824)
	S743= [A_EX]=FU(a)                                          A_EX-Hold(S577,S742)
	S744= CtrlB_EX=0                                            Premise(F825)
	S745= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S579,S744)
	S746= CtrlALUOut_MEM=0                                      Premise(F826)
	S747= CtrlALUOut_DMMU1=0                                    Premise(F827)
	S748= CtrlALUOut_DMMU2=0                                    Premise(F828)
	S749= CtrlALUOut_WB=0                                       Premise(F829)
	S750= CtrlA_MEM=0                                           Premise(F830)
	S751= CtrlA_WB=0                                            Premise(F831)
	S752= CtrlB_MEM=0                                           Premise(F832)
	S753= CtrlB_WB=0                                            Premise(F833)
	S754= CtrlICache=0                                          Premise(F834)
	S755= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S589,S754)
	S756= CtrlIMMU=0                                            Premise(F835)
	S757= CtrlIR_DMMU1=0                                        Premise(F836)
	S758= CtrlIR_DMMU2=0                                        Premise(F837)
	S759= CtrlIR_EX=0                                           Premise(F838)
	S760= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S594,S759)
	S761= CtrlIR_ID=0                                           Premise(F839)
	S762= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S596,S761)
	S763= CtrlIR_IMMU=0                                         Premise(F840)
	S764= CtrlIR_MEM=0                                          Premise(F841)
	S765= CtrlIR_WB=0                                           Premise(F842)
	S766= CtrlGPR=1                                             Premise(F843)
	S767= CtrlIAddrReg=0                                        Premise(F844)
	S768= CtrlPC=0                                              Premise(F845)
	S769= CtrlPCInc=0                                           Premise(F846)
	S770= PC[CIA]=addr                                          PC-Hold(S605,S769)
	S771= PC[Out]=addr+4                                        PC-Hold(S606,S768,S769)
	S772= CtrlIMem=0                                            Premise(F847)
	S773= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S608,S772)
	S774= CtrlICacheReg=0                                       Premise(F848)
	S775= CtrlASIDIn=0                                          Premise(F849)
	S776= CtrlCP0=0                                             Premise(F850)
	S777= CP0[ASID]=pid                                         CP0-Hold(S612,S776)
	S778= CtrlEPCIn=0                                           Premise(F851)
	S779= CtrlExCodeIn=0                                        Premise(F852)
	S780= CtrlIRMux=0                                           Premise(F853)

POST	S743= [A_EX]=FU(a)                                          A_EX-Hold(S577,S742)
	S745= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S579,S744)
	S755= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S589,S754)
	S760= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S594,S759)
	S762= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S596,S761)
	S770= PC[CIA]=addr                                          PC-Hold(S605,S769)
	S771= PC[Out]=addr+4                                        PC-Hold(S606,S768,S769)
	S773= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S608,S772)
	S777= CP0[ASID]=pid                                         CP0-Hold(S612,S776)

