{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653729328696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653729328697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 28 21:15:28 2022 " "Processing started: Sat May 28 21:15:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653729328697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653729328697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off miniproject -c miniproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off miniproject -c miniproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653729328697 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1653729329111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/collision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/collision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision-behavior " "Found design unit 1: collision-behavior" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329603 ""} { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/statemachinet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/statemachinet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-Mealy " "Found design unit 1: fsm-Mealy" {  } { { "../miniproject files/MiniprojectResources/statemachinet.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/statemachinet.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329607 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "../miniproject files/MiniprojectResources/statemachinet.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/statemachinet.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/texttodisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/texttodisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 textToDisplay-a " "Found design unit 1: textToDisplay-a" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329610 ""} { "Info" "ISGN_ENTITY_NAME" "1 textToDisplay " "Found entity 1: textToDisplay" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouseinterface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mouseinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mouseInterface " "Found entity 1: mouseInterface" {  } { { "mouseInterface.bdf" "" { Schematic "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/mouseInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "../miniproject files/MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329615 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "../miniproject files/MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329618 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "../miniproject files/MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329620 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "../miniproject files/MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "../miniproject files/MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/bouncy_ball.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329623 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "../miniproject files/MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "../miniproject files/MiniprojectResources/ball.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329627 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "../miniproject files/MiniprojectResources/ball.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "textdisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file textdisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TextDisplay " "Found entity 1: TextDisplay" {  } { { "TextDisplay.bdf" "" { Schematic "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/TextDisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-arc2 " "Found design unit 1: seven_seg-arc2" {  } { { "../miniproject files/MiniprojectResources/seven_seg.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/seven_seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329632 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "../miniproject files/MiniprojectResources/seven_seg.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/seven_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movingball.bdf 1 1 " "Found 1 design units, including 1 entities, in source file movingball.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 movingball " "Found entity 1: movingball" {  } { { "movingball.bdf" "" { Schematic "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/movingball.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgadisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vgadisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGAdisplay " "Found entity 1: VGAdisplay" {  } { { "VGAdisplay.bdf" "" { Schematic "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/VGAdisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/altpll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329639 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ballwmouse.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/ballwmouse.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ballWMouse " "Found entity 1: ballWMouse" {  } { { "output_files/ballWMouse.bdf" "" { Schematic "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/output_files/ballWMouse.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/priority.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/priority.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Priority-a " "Found design unit 1: Priority-a" {  } { { "../miniproject files/MiniprojectResources/priority.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/priority.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329645 ""} { "Info" "ISGN_ENTITY_NAME" "1 Priority " "Found entity 1: Priority" {  } { { "../miniproject files/MiniprojectResources/priority.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/priority.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/background.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/background.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Background-a " "Found design unit 1: Background-a" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329649 ""} { "Info" "ISGN_ENTITY_NAME" "1 Background " "Found entity 1: Background" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmandbackground.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fsmandbackground.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FSMandBackground " "Found entity 1: FSMandBackground" {  } { { "FSMandBackground.bdf" "" { Schematic "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/FSMandBackground.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybirdfinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flappybirdfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flappyBirdFinal " "Found entity 1: flappyBirdFinal" {  } { { "flappyBirdFinal.bdf" "" { Schematic "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/pipes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/pipes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-behavior " "Found design unit 1: pipes-behavior" {  } { { "../miniproject files/MiniprojectResources/pipes.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/pipes.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329656 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "../miniproject files/MiniprojectResources/pipes.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/pipes.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/randomnums.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/randomnums.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randomNums-behaviour " "Found design unit 1: randomNums-behaviour" {  } { { "../miniproject files/MiniprojectResources/randomNums.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/randomNums.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329660 ""} { "Info" "ISGN_ENTITY_NAME" "1 randomNums " "Found entity 1: randomNums" {  } { { "../miniproject files/MiniprojectResources/randomNums.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/randomNums.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/powerup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/shoum/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/powerup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 powerup-behavior " "Found design unit 1: powerup-behavior" {  } { { "../miniproject files/MiniprojectResources/powerup.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/powerup.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329664 ""} { "Info" "ISGN_ENTITY_NAME" "1 powerup " "Found entity 1: powerup" {  } { { "../miniproject files/MiniprojectResources/powerup.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/powerup.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329664 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flappyBirdFinal " "Elaborating entity \"flappyBirdFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1653729329752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst8 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst8\"" {  } { { "flappyBirdFinal.bdf" "inst8" { Schematic "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 272 576 800 448 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst1 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst1\"" {  } { { "flappyBirdFinal.bdf" "inst1" { Schematic "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 104 -616 -304 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst1\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/altpll0.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst1\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/altpll0.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653729329810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst1\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329812 ""}  } { { "altpll0.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/altpll0.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653729329812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729329885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729329885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority Priority:inst5 " "Elaborating entity \"Priority\" for hierarchy \"Priority:inst5\"" {  } { { "flappyBirdFinal.bdf" "inst5" { Schematic "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 392 -328 -88 664 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:inst7 " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:inst7\"" {  } { { "flappyBirdFinal.bdf" "inst7" { Schematic "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 368 256 472 544 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst2 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst2\"" {  } { { "flappyBirdFinal.bdf" "inst2" { Schematic "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 80 296 560 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329900 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653729329902 "|flappyBirdFinal|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329902 "|flappyBirdFinal|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329902 "|flappyBirdFinal|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329902 "|flappyBirdFinal|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329902 "|flappyBirdFinal|MOUSE:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst24 " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst24\"" {  } { { "flappyBirdFinal.bdf" "inst24" { Schematic "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 640 184 384 784 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329904 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset statemachinet.vhd(73) " "VHDL Process Statement warning at statemachinet.vhd(73): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/statemachinet.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/statemachinet.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329905 "|flappyBirdFinal|fsm:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset statemachinet.vhd(82) " "VHDL Process Statement warning at statemachinet.vhd(82): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/statemachinet.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/statemachinet.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329905 "|flappyBirdFinal|fsm:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset statemachinet.vhd(89) " "VHDL Process Statement warning at statemachinet.vhd(89): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/statemachinet.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/statemachinet.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329906 "|flappyBirdFinal|fsm:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision collision:inst6 " "Elaborating entity \"collision\" for hierarchy \"collision:inst6\"" {  } { { "flappyBirdFinal.bdf" "inst6" { Schematic "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 720 -584 -384 960 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329909 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode collision.vhd(28) " "VHDL Process Statement warning at collision.vhd(28): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329911 "|flappyBirdFinal|collision:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_lives collision.vhd(31) " "VHDL Process Statement warning at collision.vhd(31): signal \"temp_lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329911 "|flappyBirdFinal|collision:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_score collision.vhd(32) " "VHDL Process Statement warning at collision.vhd(32): signal \"temp_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329911 "|flappyBirdFinal|collision:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_lives collision.vhd(35) " "VHDL Process Statement warning at collision.vhd(35): signal \"temp_lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329912 "|flappyBirdFinal|collision:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_lives collision.vhd(36) " "VHDL Process Statement warning at collision.vhd(36): signal \"temp_lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329912 "|flappyBirdFinal|collision:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ballOn collision.vhd(39) " "VHDL Process Statement warning at collision.vhd(39): signal \"ballOn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329912 "|flappyBirdFinal|collision:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe1On collision.vhd(39) " "VHDL Process Statement warning at collision.vhd(39): signal \"Pipe1On\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329912 "|flappyBirdFinal|collision:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe2On collision.vhd(39) " "VHDL Process Statement warning at collision.vhd(39): signal \"Pipe2On\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329912 "|flappyBirdFinal|collision:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter collision.vhd(41) " "VHDL Process Statement warning at collision.vhd(41): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329912 "|flappyBirdFinal|collision:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_lives collision.vhd(42) " "VHDL Process Statement warning at collision.vhd(42): signal \"temp_lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329912 "|flappyBirdFinal|collision:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_x collision.vhd(47) " "VHDL Process Statement warning at collision.vhd(47): signal \"ball_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329913 "|flappyBirdFinal|collision:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe1_x collision.vhd(47) " "VHDL Process Statement warning at collision.vhd(47): signal \"pipe1_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329913 "|flappyBirdFinal|collision:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ballOn collision.vhd(47) " "VHDL Process Statement warning at collision.vhd(47): signal \"ballOn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329913 "|flappyBirdFinal|collision:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe1On collision.vhd(47) " "VHDL Process Statement warning at collision.vhd(47): signal \"Pipe1On\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329913 "|flappyBirdFinal|collision:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_score collision.vhd(48) " "VHDL Process Statement warning at collision.vhd(48): signal \"temp_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329913 "|flappyBirdFinal|collision:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_lives collision.vhd(52) " "VHDL Process Statement warning at collision.vhd(52): signal \"temp_lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329913 "|flappyBirdFinal|collision:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_score collision.vhd(53) " "VHDL Process Statement warning at collision.vhd(53): signal \"temp_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329913 "|flappyBirdFinal|collision:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter collision.vhd(54) " "VHDL Process Statement warning at collision.vhd(54): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329914 "|flappyBirdFinal|collision:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_lives collision.vhd(26) " "VHDL Process Statement warning at collision.vhd(26): inferring latch(es) for signal or variable \"temp_lives\", which holds its previous value in one or more paths through the process" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653729329914 "|flappyBirdFinal|collision:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_score collision.vhd(26) " "VHDL Process Statement warning at collision.vhd(26): inferring latch(es) for signal or variable \"temp_score\", which holds its previous value in one or more paths through the process" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653729329914 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[0\] collision.vhd(26) " "Inferred latch for \"temp_score\[0\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329916 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[1\] collision.vhd(26) " "Inferred latch for \"temp_score\[1\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329916 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[2\] collision.vhd(26) " "Inferred latch for \"temp_score\[2\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329916 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[3\] collision.vhd(26) " "Inferred latch for \"temp_score\[3\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329916 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[4\] collision.vhd(26) " "Inferred latch for \"temp_score\[4\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329916 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[5\] collision.vhd(26) " "Inferred latch for \"temp_score\[5\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329916 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[6\] collision.vhd(26) " "Inferred latch for \"temp_score\[6\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329916 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[7\] collision.vhd(26) " "Inferred latch for \"temp_score\[7\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329916 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[8\] collision.vhd(26) " "Inferred latch for \"temp_score\[8\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329916 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[9\] collision.vhd(26) " "Inferred latch for \"temp_score\[9\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329917 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[10\] collision.vhd(26) " "Inferred latch for \"temp_score\[10\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329917 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[11\] collision.vhd(26) " "Inferred latch for \"temp_score\[11\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329917 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[12\] collision.vhd(26) " "Inferred latch for \"temp_score\[12\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329917 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[13\] collision.vhd(26) " "Inferred latch for \"temp_score\[13\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329917 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[14\] collision.vhd(26) " "Inferred latch for \"temp_score\[14\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329917 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[15\] collision.vhd(26) " "Inferred latch for \"temp_score\[15\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329917 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[16\] collision.vhd(26) " "Inferred latch for \"temp_score\[16\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329917 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[17\] collision.vhd(26) " "Inferred latch for \"temp_score\[17\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329917 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[18\] collision.vhd(26) " "Inferred latch for \"temp_score\[18\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329917 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[19\] collision.vhd(26) " "Inferred latch for \"temp_score\[19\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329918 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[20\] collision.vhd(26) " "Inferred latch for \"temp_score\[20\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329918 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[21\] collision.vhd(26) " "Inferred latch for \"temp_score\[21\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329918 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[22\] collision.vhd(26) " "Inferred latch for \"temp_score\[22\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329918 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[23\] collision.vhd(26) " "Inferred latch for \"temp_score\[23\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329918 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[24\] collision.vhd(26) " "Inferred latch for \"temp_score\[24\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329918 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[25\] collision.vhd(26) " "Inferred latch for \"temp_score\[25\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329918 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[26\] collision.vhd(26) " "Inferred latch for \"temp_score\[26\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329918 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[27\] collision.vhd(26) " "Inferred latch for \"temp_score\[27\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329918 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[28\] collision.vhd(26) " "Inferred latch for \"temp_score\[28\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329918 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[29\] collision.vhd(26) " "Inferred latch for \"temp_score\[29\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329919 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[30\] collision.vhd(26) " "Inferred latch for \"temp_score\[30\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329919 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_score\[31\] collision.vhd(26) " "Inferred latch for \"temp_score\[31\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329919 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[0\] collision.vhd(26) " "Inferred latch for \"temp_lives\[0\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329919 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[1\] collision.vhd(26) " "Inferred latch for \"temp_lives\[1\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329919 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[2\] collision.vhd(26) " "Inferred latch for \"temp_lives\[2\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329919 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[3\] collision.vhd(26) " "Inferred latch for \"temp_lives\[3\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329919 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[4\] collision.vhd(26) " "Inferred latch for \"temp_lives\[4\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329919 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[5\] collision.vhd(26) " "Inferred latch for \"temp_lives\[5\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329919 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[6\] collision.vhd(26) " "Inferred latch for \"temp_lives\[6\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329919 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[7\] collision.vhd(26) " "Inferred latch for \"temp_lives\[7\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329919 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[8\] collision.vhd(26) " "Inferred latch for \"temp_lives\[8\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329919 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[9\] collision.vhd(26) " "Inferred latch for \"temp_lives\[9\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329920 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[10\] collision.vhd(26) " "Inferred latch for \"temp_lives\[10\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329920 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[11\] collision.vhd(26) " "Inferred latch for \"temp_lives\[11\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329920 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[12\] collision.vhd(26) " "Inferred latch for \"temp_lives\[12\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329920 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[13\] collision.vhd(26) " "Inferred latch for \"temp_lives\[13\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329920 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[14\] collision.vhd(26) " "Inferred latch for \"temp_lives\[14\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329920 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[15\] collision.vhd(26) " "Inferred latch for \"temp_lives\[15\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329920 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[16\] collision.vhd(26) " "Inferred latch for \"temp_lives\[16\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329920 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[17\] collision.vhd(26) " "Inferred latch for \"temp_lives\[17\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329920 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[18\] collision.vhd(26) " "Inferred latch for \"temp_lives\[18\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329921 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[19\] collision.vhd(26) " "Inferred latch for \"temp_lives\[19\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329921 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[20\] collision.vhd(26) " "Inferred latch for \"temp_lives\[20\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329921 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[21\] collision.vhd(26) " "Inferred latch for \"temp_lives\[21\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329921 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[22\] collision.vhd(26) " "Inferred latch for \"temp_lives\[22\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329921 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[23\] collision.vhd(26) " "Inferred latch for \"temp_lives\[23\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329921 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[24\] collision.vhd(26) " "Inferred latch for \"temp_lives\[24\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329921 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[25\] collision.vhd(26) " "Inferred latch for \"temp_lives\[25\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329922 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[26\] collision.vhd(26) " "Inferred latch for \"temp_lives\[26\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329922 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[27\] collision.vhd(26) " "Inferred latch for \"temp_lives\[27\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329922 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[28\] collision.vhd(26) " "Inferred latch for \"temp_lives\[28\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329922 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[29\] collision.vhd(26) " "Inferred latch for \"temp_lives\[29\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329922 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[30\] collision.vhd(26) " "Inferred latch for \"temp_lives\[30\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329922 "|flappyBirdFinal|collision:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_lives\[31\] collision.vhd(26) " "Inferred latch for \"temp_lives\[31\]\" at collision.vhd(26)" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329922 "|flappyBirdFinal|collision:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:inst32 " "Elaborating entity \"pipes\" for hierarchy \"pipes:inst32\"" {  } { { "flappyBirdFinal.bdf" "inst32" { Schematic "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { -280 -56 184 -136 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329953 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gap pipes.vhd(28) " "VHDL Signal Declaration warning at pipes.vhd(28): used explicit default value for signal \"gap\" because signal was never assigned a value" {  } { { "../miniproject files/MiniprojectResources/pipes.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/pipes.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653729329954 "|flappyBirdFinal|pipes:inst32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomNums randomNums:inst10 " "Elaborating entity \"randomNums\" for hierarchy \"randomNums:inst10\"" {  } { { "flappyBirdFinal.bdf" "inst10" { Schematic "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { -232 -328 -168 -152 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Background Background:inst23 " "Elaborating entity \"Background\" for hierarchy \"Background:inst23\"" {  } { { "flappyBirdFinal.bdf" "inst23" { Schematic "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 208 -136 80 320 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329961 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red_out background.vhd(17) " "VHDL Process Statement warning at background.vhd(17): inferring latch(es) for signal or variable \"red_out\", which holds its previous value in one or more paths through the process" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653729329962 "|flappyBirdFinal|Background:inst23"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green_out background.vhd(17) " "VHDL Process Statement warning at background.vhd(17): inferring latch(es) for signal or variable \"green_out\", which holds its previous value in one or more paths through the process" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653729329962 "|flappyBirdFinal|Background:inst23"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue_out background.vhd(17) " "VHDL Process Statement warning at background.vhd(17): inferring latch(es) for signal or variable \"blue_out\", which holds its previous value in one or more paths through the process" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653729329962 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[0\] background.vhd(17) " "Inferred latch for \"blue_out\[0\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329962 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[1\] background.vhd(17) " "Inferred latch for \"blue_out\[1\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329962 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[2\] background.vhd(17) " "Inferred latch for \"blue_out\[2\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329963 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[3\] background.vhd(17) " "Inferred latch for \"blue_out\[3\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329963 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[0\] background.vhd(17) " "Inferred latch for \"green_out\[0\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329963 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[1\] background.vhd(17) " "Inferred latch for \"green_out\[1\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329963 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[2\] background.vhd(17) " "Inferred latch for \"green_out\[2\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329963 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[3\] background.vhd(17) " "Inferred latch for \"green_out\[3\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329963 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[0\] background.vhd(17) " "Inferred latch for \"red_out\[0\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329963 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[1\] background.vhd(17) " "Inferred latch for \"red_out\[1\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329963 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[2\] background.vhd(17) " "Inferred latch for \"red_out\[2\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329963 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[3\] background.vhd(17) " "Inferred latch for \"red_out\[3\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329963 "|flappyBirdFinal|Background:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "textToDisplay textToDisplay:inst3 " "Elaborating entity \"textToDisplay\" for hierarchy \"textToDisplay:inst3\"" {  } { { "flappyBirdFinal.bdf" "inst3" { Schematic "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 784 -72 176 928 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329966 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sig_title textToDisplay.vhd(23) " "VHDL Signal Declaration warning at textToDisplay.vhd(23): used explicit default value for signal \"sig_title\" because signal was never assigned a value" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653729329972 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sig_trainT textToDisplay.vhd(27) " "VHDL Signal Declaration warning at textToDisplay.vhd(27): used explicit default value for signal \"sig_trainT\" because signal was never assigned a value" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653729329972 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sig_normT textToDisplay.vhd(33) " "VHDL Signal Declaration warning at textToDisplay.vhd(33): used explicit default value for signal \"sig_normT\" because signal was never assigned a value" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653729329972 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sig_lifeT textToDisplay.vhd(39) " "VHDL Signal Declaration warning at textToDisplay.vhd(39): used explicit default value for signal \"sig_lifeT\" because signal was never assigned a value" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653729329972 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sig_scoreT textToDisplay.vhd(41) " "VHDL Signal Declaration warning at textToDisplay.vhd(41): used explicit default value for signal \"sig_scoreT\" because signal was never assigned a value" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653729329972 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sigNumScore textToDisplay.vhd(44) " "VHDL Signal Declaration warning at textToDisplay.vhd(44): used explicit default value for signal \"sigNumScore\" because signal was never assigned a value" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653729329972 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "siggameOver textToDisplay.vhd(48) " "VHDL Signal Declaration warning at textToDisplay.vhd(48): used explicit default value for signal \"siggameOver\" because signal was never assigned a value" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653729329972 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hundredsOn textToDisplay.vhd(50) " "Verilog HDL or VHDL warning at textToDisplay.vhd(50): object \"hundredsOn\" assigned a value but never read" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653729329972 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hundereds textToDisplay.vhd(58) " "Verilog HDL or VHDL warning at textToDisplay.vhd(58): object \"hundereds\" assigned a value but never read" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653729329972 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value textToDisplay.vhd(70) " "VHDL Process Statement warning at textToDisplay.vhd(70): signal \"value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329973 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value textToDisplay.vhd(84) " "VHDL Process Statement warning at textToDisplay.vhd(84): signal \"value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329973 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value textToDisplay.vhd(95) " "VHDL Process Statement warning at textToDisplay.vhd(95): signal \"value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329973 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_lifeT textToDisplay.vhd(111) " "VHDL Process Statement warning at textToDisplay.vhd(111): signal \"sig_lifeT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329973 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value textToDisplay.vhd(113) " "VHDL Process Statement warning at textToDisplay.vhd(113): signal \"value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329973 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigNumScore textToDisplay.vhd(109) " "VHDL Process Statement warning at textToDisplay.vhd(109): signal \"sigNumScore\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329973 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives textToDisplay.vhd(109) " "VHDL Process Statement warning at textToDisplay.vhd(109): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329973 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_scoreT textToDisplay.vhd(122) " "VHDL Process Statement warning at textToDisplay.vhd(122): signal \"sig_scoreT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329974 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value textToDisplay.vhd(123) " "VHDL Process Statement warning at textToDisplay.vhd(123): signal \"value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329974 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_lifeT textToDisplay.vhd(145) " "VHDL Process Statement warning at textToDisplay.vhd(145): signal \"sig_lifeT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329974 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value textToDisplay.vhd(147) " "VHDL Process Statement warning at textToDisplay.vhd(147): signal \"value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329974 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigNumScore textToDisplay.vhd(143) " "VHDL Process Statement warning at textToDisplay.vhd(143): signal \"sigNumScore\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329974 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives textToDisplay.vhd(143) " "VHDL Process Statement warning at textToDisplay.vhd(143): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329974 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score textToDisplay.vhd(154) " "VHDL Process Statement warning at textToDisplay.vhd(154): signal \"score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329974 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score textToDisplay.vhd(156) " "VHDL Process Statement warning at textToDisplay.vhd(156): signal \"score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329975 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score textToDisplay.vhd(157) " "VHDL Process Statement warning at textToDisplay.vhd(157): signal \"score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329975 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score textToDisplay.vhd(159) " "VHDL Process Statement warning at textToDisplay.vhd(159): signal \"score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329975 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score textToDisplay.vhd(160) " "VHDL Process Statement warning at textToDisplay.vhd(160): signal \"score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329975 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score textToDisplay.vhd(161) " "VHDL Process Statement warning at textToDisplay.vhd(161): signal \"score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329975 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score textToDisplay.vhd(163) " "VHDL Process Statement warning at textToDisplay.vhd(163): signal \"score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329975 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score textToDisplay.vhd(164) " "VHDL Process Statement warning at textToDisplay.vhd(164): signal \"score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329975 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score textToDisplay.vhd(165) " "VHDL Process Statement warning at textToDisplay.vhd(165): signal \"score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329976 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "onesOn textToDisplay.vhd(172) " "VHDL Process Statement warning at textToDisplay.vhd(172): signal \"onesOn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329976 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tensOn textToDisplay.vhd(175) " "VHDL Process Statement warning at textToDisplay.vhd(175): signal \"tensOn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329976 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tensOn textToDisplay.vhd(177) " "VHDL Process Statement warning at textToDisplay.vhd(177): signal \"tensOn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329976 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_scoreT textToDisplay.vhd(181) " "VHDL Process Statement warning at textToDisplay.vhd(181): signal \"sig_scoreT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329976 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value textToDisplay.vhd(183) " "VHDL Process Statement warning at textToDisplay.vhd(183): signal \"value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329976 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigNumScore textToDisplay.vhd(176) " "VHDL Process Statement warning at textToDisplay.vhd(176): signal \"sigNumScore\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329976 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigNumScore textToDisplay.vhd(173) " "VHDL Process Statement warning at textToDisplay.vhd(173): signal \"sigNumScore\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329977 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigNumScore textToDisplay.vhd(178) " "VHDL Process Statement warning at textToDisplay.vhd(178): signal \"sigNumScore\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329977 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "siggameOver textToDisplay.vhd(195) " "VHDL Process Statement warning at textToDisplay.vhd(195): signal \"siggameOver\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329977 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value textToDisplay.vhd(196) " "VHDL Process Statement warning at textToDisplay.vhd(196): signal \"value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653729329977 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "value textToDisplay.vhd(57) " "VHDL Process Statement warning at textToDisplay.vhd(57): inferring latch(es) for signal or variable \"value\", which holds its previous value in one or more paths through the process" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653729329977 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "character_address textToDisplay.vhd(57) " "VHDL Process Statement warning at textToDisplay.vhd(57): inferring latch(es) for signal or variable \"character_address\", which holds its previous value in one or more paths through the process" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653729329977 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "font_row textToDisplay.vhd(57) " "VHDL Process Statement warning at textToDisplay.vhd(57): inferring latch(es) for signal or variable \"font_row\", which holds its previous value in one or more paths through the process" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653729329977 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "font_col textToDisplay.vhd(57) " "VHDL Process Statement warning at textToDisplay.vhd(57): inferring latch(es) for signal or variable \"font_col\", which holds its previous value in one or more paths through the process" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653729329977 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "onesOn textToDisplay.vhd(57) " "VHDL Process Statement warning at textToDisplay.vhd(57): inferring latch(es) for signal or variable \"onesOn\", which holds its previous value in one or more paths through the process" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653729329977 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ones textToDisplay.vhd(57) " "VHDL Process Statement warning at textToDisplay.vhd(57): inferring latch(es) for signal or variable \"ones\", which holds its previous value in one or more paths through the process" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653729329978 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tensOn textToDisplay.vhd(57) " "VHDL Process Statement warning at textToDisplay.vhd(57): inferring latch(es) for signal or variable \"tensOn\", which holds its previous value in one or more paths through the process" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653729329978 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tens textToDisplay.vhd(57) " "VHDL Process Statement warning at textToDisplay.vhd(57): inferring latch(es) for signal or variable \"tens\", which holds its previous value in one or more paths through the process" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653729329978 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tensOn textToDisplay.vhd(57) " "Inferred latch for \"tensOn\" at textToDisplay.vhd(57)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329978 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "onesOn textToDisplay.vhd(57) " "Inferred latch for \"onesOn\" at textToDisplay.vhd(57)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329978 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[0\] textToDisplay.vhd(57) " "Inferred latch for \"font_col\[0\]\" at textToDisplay.vhd(57)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329978 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[1\] textToDisplay.vhd(57) " "Inferred latch for \"font_col\[1\]\" at textToDisplay.vhd(57)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329978 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[2\] textToDisplay.vhd(57) " "Inferred latch for \"font_col\[2\]\" at textToDisplay.vhd(57)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329978 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[0\] textToDisplay.vhd(57) " "Inferred latch for \"font_row\[0\]\" at textToDisplay.vhd(57)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329978 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[1\] textToDisplay.vhd(57) " "Inferred latch for \"font_row\[1\]\" at textToDisplay.vhd(57)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329978 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[2\] textToDisplay.vhd(57) " "Inferred latch for \"font_row\[2\]\" at textToDisplay.vhd(57)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329978 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[0\] textToDisplay.vhd(57) " "Inferred latch for \"character_address\[0\]\" at textToDisplay.vhd(57)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329978 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[1\] textToDisplay.vhd(57) " "Inferred latch for \"character_address\[1\]\" at textToDisplay.vhd(57)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329979 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[2\] textToDisplay.vhd(57) " "Inferred latch for \"character_address\[2\]\" at textToDisplay.vhd(57)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329979 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[3\] textToDisplay.vhd(57) " "Inferred latch for \"character_address\[3\]\" at textToDisplay.vhd(57)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329979 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[4\] textToDisplay.vhd(57) " "Inferred latch for \"character_address\[4\]\" at textToDisplay.vhd(57)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329979 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[5\] textToDisplay.vhd(57) " "Inferred latch for \"character_address\[5\]\" at textToDisplay.vhd(57)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329979 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[0\] textToDisplay.vhd(57) " "Inferred latch for \"value\[0\]\" at textToDisplay.vhd(57)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329979 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[1\] textToDisplay.vhd(57) " "Inferred latch for \"value\[1\]\" at textToDisplay.vhd(57)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329979 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[2\] textToDisplay.vhd(57) " "Inferred latch for \"value\[2\]\" at textToDisplay.vhd(57)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329979 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[3\] textToDisplay.vhd(57) " "Inferred latch for \"value\[3\]\" at textToDisplay.vhd(57)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329979 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[4\] textToDisplay.vhd(57) " "Inferred latch for \"value\[4\]\" at textToDisplay.vhd(57)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329979 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[5\] textToDisplay.vhd(57) " "Inferred latch for \"value\[5\]\" at textToDisplay.vhd(57)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329979 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens\[0\] textToDisplay.vhd(64) " "Inferred latch for \"tens\[0\]\" at textToDisplay.vhd(64)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329979 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens\[1\] textToDisplay.vhd(64) " "Inferred latch for \"tens\[1\]\" at textToDisplay.vhd(64)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329979 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens\[2\] textToDisplay.vhd(64) " "Inferred latch for \"tens\[2\]\" at textToDisplay.vhd(64)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329979 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens\[3\] textToDisplay.vhd(64) " "Inferred latch for \"tens\[3\]\" at textToDisplay.vhd(64)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329979 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ones\[0\] textToDisplay.vhd(64) " "Inferred latch for \"ones\[0\]\" at textToDisplay.vhd(64)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329979 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ones\[1\] textToDisplay.vhd(64) " "Inferred latch for \"ones\[1\]\" at textToDisplay.vhd(64)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329979 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ones\[2\] textToDisplay.vhd(64) " "Inferred latch for \"ones\[2\]\" at textToDisplay.vhd(64)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329979 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ones\[3\] textToDisplay.vhd(64) " "Inferred latch for \"ones\[3\]\" at textToDisplay.vhd(64)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653729329980 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:inst " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:inst\"" {  } { { "flappyBirdFinal.bdf" "inst" { Schematic "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 776 448 712 888 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729329982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:inst\|altsyncram:altsyncram_component\"" {  } { { "../miniproject files/MiniprojectResources/char_rom.vhd" "altsyncram_component" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729330024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:inst\|altsyncram:altsyncram_component\"" {  } { { "../miniproject files/MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653729330026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729330026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729330026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729330026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729330026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729330026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729330026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729330026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729330026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729330026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729330026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729330026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729330026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729330026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729330026 ""}  } { { "../miniproject files/MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653729330026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729330099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729330099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 char_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"char_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729330100 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textToDisplay:inst3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textToDisplay:inst3\|Mod1\"" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "Mod1" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 164 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653729335343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textToDisplay:inst3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textToDisplay:inst3\|Mod0\"" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "Mod0" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653729335343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textToDisplay:inst3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textToDisplay:inst3\|Div0\"" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "Div0" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653729335343 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1653729335343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textToDisplay:inst3\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"textToDisplay:inst3\|lpm_divide:Mod1\"" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 164 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653729335386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textToDisplay:inst3\|lpm_divide:Mod1 " "Instantiated megafunction \"textToDisplay:inst3\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729335386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729335386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729335386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729335386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729335386 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 164 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653729335386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3po.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3po.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3po " "Found entity 1: lpm_divide_3po" {  } { { "db/lpm_divide_3po.tdf" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/lpm_divide_3po.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729335459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729335459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729335479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729335479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729335573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729335573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729335670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729335670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729335743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729335743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_9v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9v9 " "Found entity 1: lpm_abs_9v9" {  } { { "db/lpm_abs_9v9.tdf" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/lpm_abs_9v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729335758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729335758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textToDisplay:inst3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"textToDisplay:inst3\|lpm_divide:Mod0\"" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 163 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653729335772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textToDisplay:inst3\|lpm_divide:Mod0 " "Instantiated megafunction \"textToDisplay:inst3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729335772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729335772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729335772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729335772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729335772 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 163 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653729335772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textToDisplay:inst3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"textToDisplay:inst3\|lpm_divide:Div0\"" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653729335807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textToDisplay:inst3\|lpm_divide:Div0 " "Instantiated megafunction \"textToDisplay:inst3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729335807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729335807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729335807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729335807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653729335807 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653729335807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gvo " "Found entity 1: lpm_divide_gvo" {  } { { "db/lpm_divide_gvo.tdf" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/lpm_divide_gvo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729335869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729335869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729335888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729335888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t5f " "Found entity 1: alt_u_div_t5f" {  } { { "db/alt_u_div_t5f.tdf" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/alt_u_div_t5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729335948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729335948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_pt9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_pt9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_pt9 " "Found entity 1: lpm_abs_pt9" {  } { { "db/lpm_abs_pt9.tdf" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/lpm_abs_pt9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653729335979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653729335979 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "93 " "Ignored 93 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "93 " "Ignored 93 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1653729336886 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1653729336886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|font_col\[1\] " "Latch textToDisplay:inst3\|font_col\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:inst24\|state.S1 " "Ports D and ENA on the latch are fed by the same signal fsm:inst24\|state.S1" {  } { { "../miniproject files/MiniprojectResources/statemachinet.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/statemachinet.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336964 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|font_col\[0\] " "Latch textToDisplay:inst3\|font_col\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:inst24\|state.S1 " "Ports D and ENA on the latch are fed by the same signal fsm:inst24\|state.S1" {  } { { "../miniproject files/MiniprojectResources/statemachinet.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/statemachinet.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336964 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|font_col\[2\] " "Latch textToDisplay:inst3\|font_col\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:inst24\|state.S1 " "Ports D and ENA on the latch are fed by the same signal fsm:inst24\|state.S1" {  } { { "../miniproject files/MiniprojectResources/statemachinet.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/statemachinet.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336964 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[0\] " "Latch collision:inst6\|temp_lives\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336964 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[1\] " "Latch collision:inst6\|temp_lives\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336964 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[2\] " "Latch collision:inst6\|temp_lives\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336965 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[3\] " "Latch collision:inst6\|temp_lives\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336965 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[4\] " "Latch collision:inst6\|temp_lives\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336965 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[5\] " "Latch collision:inst6\|temp_lives\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336965 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[6\] " "Latch collision:inst6\|temp_lives\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336966 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[7\] " "Latch collision:inst6\|temp_lives\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336966 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[8\] " "Latch collision:inst6\|temp_lives\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336966 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[9\] " "Latch collision:inst6\|temp_lives\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336966 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[10\] " "Latch collision:inst6\|temp_lives\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336966 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[11\] " "Latch collision:inst6\|temp_lives\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336967 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[12\] " "Latch collision:inst6\|temp_lives\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336967 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[13\] " "Latch collision:inst6\|temp_lives\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336967 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[14\] " "Latch collision:inst6\|temp_lives\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336967 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[15\] " "Latch collision:inst6\|temp_lives\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336968 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[16\] " "Latch collision:inst6\|temp_lives\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336968 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[17\] " "Latch collision:inst6\|temp_lives\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336968 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[18\] " "Latch collision:inst6\|temp_lives\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336968 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[19\] " "Latch collision:inst6\|temp_lives\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336968 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[20\] " "Latch collision:inst6\|temp_lives\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336968 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[21\] " "Latch collision:inst6\|temp_lives\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336969 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[22\] " "Latch collision:inst6\|temp_lives\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336969 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[23\] " "Latch collision:inst6\|temp_lives\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336969 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[24\] " "Latch collision:inst6\|temp_lives\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336969 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[25\] " "Latch collision:inst6\|temp_lives\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336969 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[26\] " "Latch collision:inst6\|temp_lives\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336969 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[27\] " "Latch collision:inst6\|temp_lives\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336969 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[28\] " "Latch collision:inst6\|temp_lives\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336970 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[29\] " "Latch collision:inst6\|temp_lives\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336970 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[30\] " "Latch collision:inst6\|temp_lives\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336970 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_lives\[31\] " "Latch collision:inst6\|temp_lives\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|LessThan0~0 " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|LessThan0~0" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336970 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|font_row\[0\] " "Latch textToDisplay:inst3\|font_row\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst8\|pixel_row\[1\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst8\|pixel_row\[1\]" {  } { { "../miniproject files/MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/vga_sync.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336970 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|font_row\[1\] " "Latch textToDisplay:inst3\|font_row\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst8\|pixel_row\[2\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst8\|pixel_row\[2\]" {  } { { "../miniproject files/MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/vga_sync.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336970 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|font_row\[2\] " "Latch textToDisplay:inst3\|font_row\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst8\|pixel_row\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst8\|pixel_row\[3\]" {  } { { "../miniproject files/MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/vga_sync.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336971 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|character_address\[0\] " "Latch textToDisplay:inst3\|character_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst8\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst8\|pixel_column\[9\]" {  } { { "../miniproject files/MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/vga_sync.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336971 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|character_address\[1\] " "Latch textToDisplay:inst3\|character_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst8\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst8\|pixel_column\[9\]" {  } { { "../miniproject files/MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/vga_sync.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336971 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|character_address\[2\] " "Latch textToDisplay:inst3\|character_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst8\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst8\|pixel_column\[9\]" {  } { { "../miniproject files/MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/vga_sync.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336972 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|character_address\[3\] " "Latch textToDisplay:inst3\|character_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst8\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst8\|pixel_column\[9\]" {  } { { "../miniproject files/MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/vga_sync.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336972 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|character_address\[4\] " "Latch textToDisplay:inst3\|character_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst8\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst8\|pixel_column\[9\]" {  } { { "../miniproject files/MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/vga_sync.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336972 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|character_address\[5\] " "Latch textToDisplay:inst3\|character_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst8\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst8\|pixel_column\[9\]" {  } { { "../miniproject files/MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/vga_sync.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336972 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|value\[0\] " "Latch textToDisplay:inst3\|value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:inst24\|state.S1 " "Ports D and ENA on the latch are fed by the same signal fsm:inst24\|state.S1" {  } { { "../miniproject files/MiniprojectResources/statemachinet.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/statemachinet.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336973 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|value\[1\] " "Latch textToDisplay:inst3\|value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:inst24\|state.S1 " "Ports D and ENA on the latch are fed by the same signal fsm:inst24\|state.S1" {  } { { "../miniproject files/MiniprojectResources/statemachinet.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/statemachinet.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336973 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|value\[2\] " "Latch textToDisplay:inst3\|value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:inst24\|state.S1 " "Ports D and ENA on the latch are fed by the same signal fsm:inst24\|state.S1" {  } { { "../miniproject files/MiniprojectResources/statemachinet.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/statemachinet.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336973 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|value\[3\] " "Latch textToDisplay:inst3\|value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:inst24\|state.S1 " "Ports D and ENA on the latch are fed by the same signal fsm:inst24\|state.S1" {  } { { "../miniproject files/MiniprojectResources/statemachinet.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/statemachinet.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336973 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|value\[4\] " "Latch textToDisplay:inst3\|value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:inst24\|state.S2 " "Ports D and ENA on the latch are fed by the same signal fsm:inst24\|state.S2" {  } { { "../miniproject files/MiniprojectResources/statemachinet.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/statemachinet.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336973 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|value\[5\] " "Latch textToDisplay:inst3\|value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:inst24\|state.S2 " "Ports D and ENA on the latch are fed by the same signal fsm:inst24\|state.S2" {  } { { "../miniproject files/MiniprojectResources/statemachinet.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/statemachinet.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336974 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[0\] " "Latch collision:inst6\|temp_score\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336974 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[31\] " "Latch collision:inst6\|temp_score\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336974 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|ones\[0\] " "Latch textToDisplay:inst3\|ones\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_score\[31\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_score\[31\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336974 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[25\] " "Latch collision:inst6\|temp_score\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336974 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[24\] " "Latch collision:inst6\|temp_score\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336975 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[23\] " "Latch collision:inst6\|temp_score\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336975 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[22\] " "Latch collision:inst6\|temp_score\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336975 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[21\] " "Latch collision:inst6\|temp_score\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336975 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[20\] " "Latch collision:inst6\|temp_score\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336975 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[19\] " "Latch collision:inst6\|temp_score\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336975 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[18\] " "Latch collision:inst6\|temp_score\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336976 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[17\] " "Latch collision:inst6\|temp_score\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336976 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[16\] " "Latch collision:inst6\|temp_score\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336976 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[15\] " "Latch collision:inst6\|temp_score\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336976 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[14\] " "Latch collision:inst6\|temp_score\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336976 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[13\] " "Latch collision:inst6\|temp_score\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336976 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[12\] " "Latch collision:inst6\|temp_score\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336976 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[11\] " "Latch collision:inst6\|temp_score\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336977 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[10\] " "Latch collision:inst6\|temp_score\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336977 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[9\] " "Latch collision:inst6\|temp_score\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336977 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[8\] " "Latch collision:inst6\|temp_score\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336977 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[7\] " "Latch collision:inst6\|temp_score\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336977 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[27\] " "Latch collision:inst6\|temp_score\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336978 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[28\] " "Latch collision:inst6\|temp_score\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336978 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[29\] " "Latch collision:inst6\|temp_score\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336978 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[30\] " "Latch collision:inst6\|temp_score\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336978 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[26\] " "Latch collision:inst6\|temp_score\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336978 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[6\] " "Latch collision:inst6\|temp_score\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336978 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[5\] " "Latch collision:inst6\|temp_score\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336979 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[4\] " "Latch collision:inst6\|temp_score\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336979 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[3\] " "Latch collision:inst6\|temp_score\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336979 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[2\] " "Latch collision:inst6\|temp_score\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336979 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "collision:inst6\|temp_score\[1\] " "Latch collision:inst6\|temp_score\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_lives\[0\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_lives\[0\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336979 ""}  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|tens\[0\] " "Latch textToDisplay:inst3\|tens\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_score\[31\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_score\[31\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336979 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|ones\[1\] " "Latch textToDisplay:inst3\|ones\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_score\[1\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_score\[1\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336979 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|tens\[1\] " "Latch textToDisplay:inst3\|tens\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_score\[31\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_score\[31\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336979 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|ones\[2\] " "Latch textToDisplay:inst3\|ones\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_score\[2\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_score\[2\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336979 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|tens\[2\] " "Latch textToDisplay:inst3\|tens\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_score\[31\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_score\[31\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336980 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|ones\[3\] " "Latch textToDisplay:inst3\|ones\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_score\[3\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_score\[3\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336980 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textToDisplay:inst3\|tens\[3\] " "Latch textToDisplay:inst3\|tens\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA collision:inst6\|temp_score\[31\] " "Ports D and ENA on the latch are fed by the same signal collision:inst6\|temp_score\[31\]" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653729336980 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653729336980 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 37 -1 0 } } { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "C:/Users/shoum/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1653729336995 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1653729336995 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1653729339815 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1653729341279 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1653729341690 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653729341690 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3247 " "Implemented 3247 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1653729341915 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1653729341915 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1653729341915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3218 " "Implemented 3218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1653729341915 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1653729341915 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1653729341915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1653729341915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 262 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 262 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653729341964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 28 21:15:41 2022 " "Processing ended: Sat May 28 21:15:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653729341964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653729341964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653729341964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653729341964 ""}
