Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 22:56:40 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_37/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.006        0.000                      0                 2642        0.009        0.000                      0                 2642        2.098        0.000                       0                  2643  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.373}        4.746           210.704         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.006        0.000                      0                 2642        0.009        0.000                      0                 2642        2.098        0.000                       0                  2643  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 genblk1[15].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.373ns period=4.746ns})
  Destination:            reg_out/reg_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.373ns period=4.746ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.746ns  (vclock rise@4.746ns - vclock rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 2.114ns (45.287%)  route 2.554ns (54.713%))
  Logic Levels:           19  (CARRY8=12 LUT2=7)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 6.548 - 4.746 ) 
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.263ns (routing 0.171ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.155ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2642, routed)        1.263     2.224    genblk1[15].reg_in/CLK
    SLICE_X128Y502       FDRE                                         r  genblk1[15].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y502       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.303 r  genblk1[15].reg_in/reg_out_reg[0]/Q
                         net (fo=4, routed)           0.111     2.414    conv/mul07/reg_out_reg[0]_i_28_0[0]
    SLICE_X128Y502       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     2.538 r  conv/mul07/reg_out[0]_i_64/O
                         net (fo=1, routed)           0.009     2.547    conv/mul07/reg_out[0]_i_64_n_0
    SLICE_X128Y502       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.053     2.600 r  conv/mul07/reg_out_reg[0]_i_28/O[1]
                         net (fo=1, routed)           0.385     2.985    conv/add000160/z[1]
    SLICE_X129Y502       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     3.050 r  conv/add000160/reg_out_reg[0]_i_107/O[0]
                         net (fo=1, routed)           0.325     3.375    conv/add000160/reg_out_reg[0]_i_107_n_15
    SLICE_X126Y503       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     3.426 r  conv/add000160/reg_out[0]_i_53/O
                         net (fo=1, routed)           0.009     3.435    conv/add000160/reg_out[0]_i_53_n_0
    SLICE_X126Y503       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     3.549 r  conv/add000160/reg_out_reg[0]_i_27/O[2]
                         net (fo=1, routed)           0.177     3.726    conv/add000160/reg_out_reg[0]_i_27_n_13
    SLICE_X126Y507       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     3.825 r  conv/add000160/reg_out[0]_i_16/O
                         net (fo=1, routed)           0.009     3.834    conv/add000160/reg_out[0]_i_16_n_0
    SLICE_X126Y507       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     4.014 r  conv/add000160/reg_out_reg[0]_i_2/O[5]
                         net (fo=2, routed)           0.215     4.229    conv/add000160/reg_out_reg[0]_i_2_n_10
    SLICE_X126Y511       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.377 r  conv/add000160/reg_out[0]_i_5/O
                         net (fo=1, routed)           0.011     4.388    conv/add000160/reg_out[0]_i_5_n_0
    SLICE_X126Y511       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.543 r  conv/add000160/reg_out_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.569    conv/add000160/reg_out_reg[0]_i_1_n_0
    SLICE_X126Y512       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.625 r  conv/add000160/reg_out_reg[16]_i_39/O[0]
                         net (fo=2, routed)           0.355     4.980    conv/add000160/reg_out_reg[16]_i_39_n_15
    SLICE_X125Y500       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.033 r  conv/add000160/reg_out[8]_i_30/O
                         net (fo=1, routed)           0.015     5.048    conv/add000160/reg_out[8]_i_30_n_0
    SLICE_X125Y500       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.165 r  conv/add000160/reg_out_reg[8]_i_21/CO[7]
                         net (fo=1, routed)           0.026     5.191    conv/add000160/reg_out_reg[8]_i_21_n_0
    SLICE_X125Y501       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.247 r  conv/add000160/reg_out_reg[16]_i_21/O[0]
                         net (fo=2, routed)           0.421     5.668    conv/add000160/reg_out_reg[16]_i_21_n_15
    SLICE_X126Y498       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.108     5.776 r  conv/add000160/reg_out_reg[16]_i_11/O[2]
                         net (fo=2, routed)           0.191     5.967    conv/add000160/reg_out_reg[16]_i_11_n_13
    SLICE_X126Y494       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     6.063 r  conv/add000160/reg_out[16]_i_17/O
                         net (fo=1, routed)           0.010     6.073    conv/add000160/reg_out[16]_i_17_n_0
    SLICE_X126Y494       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.196     6.269 r  conv/add000160/reg_out_reg[16]_i_2/O[5]
                         net (fo=2, routed)           0.185     6.454    conv/add000161/in0[13]
    SLICE_X125Y494       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     6.577 r  conv/add000161/reg_out[16]_i_5/O
                         net (fo=1, routed)           0.022     6.599    conv/add000161/reg_out[16]_i_5_n_0
    SLICE_X125Y494       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.758 r  conv/add000161/reg_out_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.784    conv/add000161/reg_out_reg[16]_i_1_n_0
    SLICE_X125Y495       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     6.866 r  conv/add000161/reg_out_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.026     6.892    reg_out/D[20]
    SLICE_X125Y495       FDRE                                         r  reg_out/reg_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.746     4.746 r  
    AR14                                              0.000     4.746 r  clk (IN)
                         net (fo=0)                   0.000     4.746    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.105 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.105    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.105 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.392    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.416 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2642, routed)        1.132     6.548    reg_out/CLK
    SLICE_X125Y495       FDRE                                         r  reg_out/reg_out_reg[20]/C
                         clock pessimism              0.360     6.908    
                         clock uncertainty           -0.035     6.873    
    SLICE_X125Y495       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.898    reg_out/reg_out_reg[20]
  -------------------------------------------------------------------
                         required time                          6.898    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  0.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 demux/genblk1[310].z_reg[310][7]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.373ns period=4.746ns})
  Destination:            genblk1[310].reg_in/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.373ns period=4.746ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.060ns (36.364%)  route 0.105ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Net Delay (Source):      1.093ns (routing 0.155ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.171ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2642, routed)        1.093     1.763    demux/CLK
    SLICE_X132Y495       FDRE                                         r  demux/genblk1[310].z_reg[310][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y495       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.823 r  demux/genblk1[310].z_reg[310][7]/Q
                         net (fo=1, routed)           0.105     1.928    genblk1[310].reg_in/D[7]
    SLICE_X130Y496       FDRE                                         r  genblk1[310].reg_in/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2642, routed)        1.256     2.217    genblk1[310].reg_in/CLK
    SLICE_X130Y496       FDRE                                         r  genblk1[310].reg_in/reg_out_reg[7]/C
                         clock pessimism             -0.360     1.857    
    SLICE_X130Y496       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.919    genblk1[310].reg_in/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.009    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.373 }
Period(ns):         4.746
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.746       3.456      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.373       2.098      SLICE_X121Y484  genblk1[101].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.373       2.098      SLICE_X136Y509  demux/genblk1[304].z_reg[304][6]/C



