qsys_file --synthesis=VERILOG --family=Cyclone V --part=5CSXFC6D6F31C8ES --quartus-project=test_quartus_0
