

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1'
================================================================
* Date:           Thu May  9 15:38:20 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_47 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.548 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     204|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     8|       0|     218|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     129|    -|
|Register         |        -|     -|     583|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     8|     583|     551|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_63_1_1_U13  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U14  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_8_3_32_1_1_U17        |mux_8_3_32_1_1        |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U16        |mux_8_3_64_1_1        |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U18        |mux_8_3_64_1_1        |        0|   0|  0|  43|    0|
    |mux_9_4_32_1_1_U15        |mux_9_4_32_1_1        |        0|   0|  0|  49|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   8|  0| 218|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_526_p2   |         +|   0|  0|  12|           4|           2|
    |arr_9_fu_450_p2      |         +|   0|  0|  71|          64|          64|
    |arr_fu_388_p2        |         +|   0|  0|  71|          64|          64|
    |tmp_2_fu_400_p9      |         -|   0|  0|  10|           1|           3|
    |tmp_fu_344_p10       |         -|   0|  0|  12|           4|           4|
    |ap_condition_354     |       and|   0|  0|   2|           1|           1|
    |ap_condition_358     |       and|   0|  0|   2|           1|           1|
    |ap_condition_361     |       and|   0|  0|   2|           1|           1|
    |ap_condition_364     |       and|   0|  0|   2|           1|           1|
    |ap_condition_367     |       and|   0|  0|   2|           1|           1|
    |ap_condition_370     |       and|   0|  0|   2|           1|           1|
    |ap_condition_373     |       and|   0|  0|   2|           1|           1|
    |icmp_ln30_fu_304_p2  |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 204|         149|         150|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |arr_1_fu_92              |   9|          2|   64|        128|
    |arr_2_fu_100             |  14|          3|   64|        192|
    |arr_3_fu_104             |  14|          3|   64|        192|
    |arr_4_fu_108             |  14|          3|   64|        192|
    |arr_5_fu_112             |  14|          3|   64|        192|
    |arr_6_fu_116             |  14|          3|   64|        192|
    |arr_7_fu_120             |  14|          3|   64|        192|
    |arr_8_fu_96              |   9|          2|   64|        128|
    |i_1_fu_88                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 129|         28|  518|       1420|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |arr_1_fu_92               |  64|   0|   64|          0|
    |arr_2_fu_100              |  64|   0|   64|          0|
    |arr_3_fu_104              |  64|   0|   64|          0|
    |arr_4_fu_108              |  64|   0|   64|          0|
    |arr_5_fu_112              |  64|   0|   64|          0|
    |arr_6_fu_116              |  64|   0|   64|          0|
    |arr_7_fu_120              |  64|   0|   64|          0|
    |arr_8_fu_96               |  64|   0|   64|          0|
    |i_1_fu_88                 |   4|   0|    4|          0|
    |zext_ln27_cast_reg_697    |  32|   0|   64|         32|
    |zext_ln37_1_cast_reg_692  |  32|   0|   63|         31|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 583|   0|  646|         63|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1|  return value|
|arg1_r_2_reload   |   in|   32|     ap_none|                                   arg1_r_2_reload|        scalar|
|arg1_r_3_reload   |   in|   32|     ap_none|                                   arg1_r_3_reload|        scalar|
|arg1_r_4_reload   |   in|   32|     ap_none|                                   arg1_r_4_reload|        scalar|
|arg1_r_5_reload   |   in|   32|     ap_none|                                   arg1_r_5_reload|        scalar|
|arg1_r_6_reload   |   in|   32|     ap_none|                                   arg1_r_6_reload|        scalar|
|arg1_r_7_reload   |   in|   32|     ap_none|                                   arg1_r_7_reload|        scalar|
|arg1_r_8_reload   |   in|   32|     ap_none|                                   arg1_r_8_reload|        scalar|
|zext_ln27         |   in|   32|     ap_none|                                         zext_ln27|        scalar|
|arg1_r_1_reload   |   in|   32|     ap_none|                                   arg1_r_1_reload|        scalar|
|zext_ln37_1       |   in|   32|     ap_none|                                       zext_ln37_1|        scalar|
|arr_8_out         |  out|   64|      ap_vld|                                         arr_8_out|       pointer|
|arr_8_out_ap_vld  |  out|    1|      ap_vld|                                         arr_8_out|       pointer|
|arr_7_out         |  out|   64|      ap_vld|                                         arr_7_out|       pointer|
|arr_7_out_ap_vld  |  out|    1|      ap_vld|                                         arr_7_out|       pointer|
|arr_6_out         |  out|   64|      ap_vld|                                         arr_6_out|       pointer|
|arr_6_out_ap_vld  |  out|    1|      ap_vld|                                         arr_6_out|       pointer|
|arr_5_out         |  out|   64|      ap_vld|                                         arr_5_out|       pointer|
|arr_5_out_ap_vld  |  out|    1|      ap_vld|                                         arr_5_out|       pointer|
|arr_4_out         |  out|   64|      ap_vld|                                         arr_4_out|       pointer|
|arr_4_out_ap_vld  |  out|    1|      ap_vld|                                         arr_4_out|       pointer|
|arr_3_out         |  out|   64|      ap_vld|                                         arr_3_out|       pointer|
|arr_3_out_ap_vld  |  out|    1|      ap_vld|                                         arr_3_out|       pointer|
|arr_2_out         |  out|   64|      ap_vld|                                         arr_2_out|       pointer|
|arr_2_out_ap_vld  |  out|    1|      ap_vld|                                         arr_2_out|       pointer|
|arr_1_out         |  out|   64|      ap_vld|                                         arr_1_out|       pointer|
|arr_1_out_ap_vld  |  out|    1|      ap_vld|                                         arr_1_out|       pointer|
+------------------+-----+-----+------------+--------------------------------------------------+--------------+

