

================================================================
== Vitis HLS Report for 'MLP_PE_146'
================================================================
* Date:           Mon Apr 12 16:08:29 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      302|      302|  3.020 us|  3.020 us|  302|  302|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_86_1  |      300|      300|         2|          1|          1|   300|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      186|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       20|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      106|    -|
|Register             |        -|     -|       79|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       79|      312|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_54_1_1_U78  |mul_32s_32s_54_1_1  |        0|   0|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1118_1_fu_203_p2            |         +|   0|  0|  17|          10|           9|
    |add_ln1118_fu_181_p2              |         +|   0|  0|  19|          12|          12|
    |add_ln86_fu_157_p2                |         +|   0|  0|  16|           9|           1|
    |ret_V_fu_244_p2                   |         +|   0|  0|  61|          54|          54|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln1118_fu_197_p2             |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln86_fu_163_p2               |      icmp|   0|  0|  11|           9|           9|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln1118_fu_209_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln92_fu_272_p3             |    select|   0|  0|  31|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 186|         112|         112|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  20|          4|    1|          4|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |  14|          3|    1|          3|
    |i_reg_136                        |   9|          2|    9|         18|
    |lhs_reg_147                      |   9|          2|   32|         64|
    |mlp_1_bias_V_load_loc_blk_n      |   9|          2|    1|          2|
    |mlp_1_bias_V_load_loc_out_blk_n  |   9|          2|    1|          2|
    |mlp_1_weight_fifo_1_V_V_blk_n    |   9|          2|    1|          2|
    |mlp_1_weight_fifo_2_V_V_blk_n    |   9|          2|    1|          2|
    |mlp_out_local4                   |   9|          2|   31|         62|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 106|         23|   79|        161|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_reg_136                |   9|   0|    9|          0|
    |icmp_ln86_reg_291        |   1|   0|    1|          0|
    |lhs_reg_147              |  32|   0|   32|          0|
    |mlp_out_local4_preg      |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  79|   0|   79|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|                 MLP_PE.146|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|                 MLP_PE.146|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|                 MLP_PE.146|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|                 MLP_PE.146|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|                 MLP_PE.146|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|                 MLP_PE.146|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|                 MLP_PE.146|  return value|
|mlp_in_local1_address0            |  out|   10|   ap_memory|              mlp_in_local1|         array|
|mlp_in_local1_ce0                 |  out|    1|   ap_memory|              mlp_in_local1|         array|
|mlp_in_local1_q0                  |   in|   32|   ap_memory|              mlp_in_local1|         array|
|mlp_1_weight_fifo_1_V_V_dout      |   in|   32|     ap_fifo|    mlp_1_weight_fifo_1_V_V|       pointer|
|mlp_1_weight_fifo_1_V_V_empty_n   |   in|    1|     ap_fifo|    mlp_1_weight_fifo_1_V_V|       pointer|
|mlp_1_weight_fifo_1_V_V_read      |  out|    1|     ap_fifo|    mlp_1_weight_fifo_1_V_V|       pointer|
|mlp_1_weight_fifo_2_V_V_din       |  out|   32|     ap_fifo|    mlp_1_weight_fifo_2_V_V|       pointer|
|mlp_1_weight_fifo_2_V_V_full_n    |   in|    1|     ap_fifo|    mlp_1_weight_fifo_2_V_V|       pointer|
|mlp_1_weight_fifo_2_V_V_write     |  out|    1|     ap_fifo|    mlp_1_weight_fifo_2_V_V|       pointer|
|mlp_1_bias_V_load_loc_dout        |   in|   32|     ap_fifo|      mlp_1_bias_V_load_loc|       pointer|
|mlp_1_bias_V_load_loc_empty_n     |   in|    1|     ap_fifo|      mlp_1_bias_V_load_loc|       pointer|
|mlp_1_bias_V_load_loc_read        |  out|    1|     ap_fifo|      mlp_1_bias_V_load_loc|       pointer|
|mlp_out_local4                    |  out|   31|      ap_vld|             mlp_out_local4|       pointer|
|mlp_out_local4_ap_vld             |  out|    1|      ap_vld|             mlp_out_local4|       pointer|
|mlp_1_bias_V_load_loc_out_din     |  out|   32|     ap_fifo|  mlp_1_bias_V_load_loc_out|       pointer|
|mlp_1_bias_V_load_loc_out_full_n  |   in|    1|     ap_fifo|  mlp_1_bias_V_load_loc_out|       pointer|
|mlp_1_bias_V_load_loc_out_write   |  out|    1|     ap_fifo|  mlp_1_bias_V_load_loc_out|       pointer|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

