-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Tue Jul 27 16:07:50 EDT 2021                        

Solution Settings: inPlaceNTT_DIF.v7
  Current state: extract
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF/core                     684  292047     292052            0  0        ? 
    Design Total:                            684  292047     292052            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                    Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    ------------------------------------------------- ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                
    BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1)             0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1)             0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(10,7,64,128,128,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(11,7,64,128,128,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(12,7,64,128,128,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(13,7,64,128,128,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(14,7,64,128,128,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(15,7,64,128,128,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(8,7,64,128,128,64,1)          0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(9,7,64,128,128,64,1)          0.000     0.000      0.000            0.000   0.100          1           0 
    [Lib: ccs_ioport]                                                                                                                 
    ccs_in(5,64)                                           0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(6,64)                                           0.000     0.000      0.000            0.000   0.000          1           1 
    [Lib: cluster]                                                                                                                    
    modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() 109383.754     0.000      0.000            0.000   0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                  
    mgc_add(10,0,10,0,10)                                 10.000     0.000     10.000            9.000   1.035         12          11 
    mgc_add(10,0,10,0,11)                                 10.000     0.000     10.000            9.000   1.035          0           1 
    mgc_add(22,0,1,1,23)                                  22.000     0.000     22.000           21.000   1.215          1           0 
    mgc_add(32,0,10,0,32)                                 32.000     0.000     32.000           31.000   1.365          1           0 
    mgc_add(4,0,1,1,4)                                     4.000     0.000      4.000            3.000   0.945          1           0 
    mgc_add(4,0,1,1,5)                                     4.000     0.000      4.000            3.000   0.945          1           0 
    mgc_add(6,0,2,1,7)                                     6.000     0.000      6.000            5.000   0.975          1           0 
    mgc_add(6,0,6,0,7)                                     6.000     0.000      6.000            5.000   0.975          0           1 
    mgc_add(61,0,6,0,61)                                  61.000     0.000     61.000           60.000   1.800          1           0 
    mgc_add(61,1,10,0,61)                                 61.000     0.000     61.000           60.000   1.800          0           1 
    mgc_add(62,0,7,0,62)                                  62.000     0.000     62.000           61.000   1.815          1           0 
    mgc_add(64,0,1,1,64)                                  64.000     0.000     64.000           63.000   1.845          1           0 
    mgc_add(64,0,10,1,64)                                 64.000     0.000     64.000           63.000   1.845          0           1 
    mgc_add(64,0,2,1,64)                                  64.000     0.000     64.000           63.000   1.845          1           1 
    mgc_add(64,0,64,0,64)                                 64.000     0.000     64.000           63.000   1.845         22           3 
    mgc_add(65,0,10,1,65)                                 65.000     0.000     65.000           64.000   1.860          0           1 
    mgc_add(65,0,2,1,65)                                  65.000     0.000     65.000           64.000   1.860          1           0 
    mgc_add(7,0,2,1,7)                                     7.000     0.000      7.000            6.000   0.990          1           0 
    mgc_add(7,0,6,0,7)                                     7.000     0.000      7.000            6.000   0.990          1           0 
    mgc_add(8,0,7,0,8)                                     8.000     0.000      8.000            7.000   1.005          1           1 
    mgc_add(9,0,9,0,10)                                    9.000     0.000      9.000            8.000   1.020         10           8 
    mgc_and(1,2)                                           1.000     0.000      1.000            0.000   0.550          0         345 
    mgc_and(1,3)                                           1.000     0.000      1.000            0.000   0.550          0          95 
    mgc_and(1,4)                                           1.000     0.000      1.000            0.000   0.550          0          22 
    mgc_and(1,5)                                           1.000     0.000      1.000            0.000   0.550          0          16 
    mgc_and(1,6)                                           1.000     0.000      1.000            0.000   0.550          0           9 
    mgc_and(1,7)                                           2.000     0.000      2.000            0.000   1.500          0          13 
    mgc_and(1,8)                                           2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_and(1,9)                                           2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_and(10,2)                                         10.000     0.000     10.000            0.000   0.550          0           1 
    mgc_and(3,2)                                           3.000     0.000      3.000            0.000   0.550          0           1 
    mgc_and(55,2)                                         55.000     0.000     55.000            0.000   0.550          0           1 
    mgc_and(6,2)                                           6.000     0.000      6.000            0.000   0.550          0           2 
    mgc_div(64,10,0)                                    1210.396     0.000   1210.396            0.000  70.400          1           1 
    mgc_mul(64,0,64,0,64)                               6080.000    10.000      0.000            0.000   6.680          1           1 
    mgc_mux(1,1,2)                                         1.000     0.000      1.000            0.000   0.080          0         503 
    mgc_mux(10,1,2)                                       10.000     0.000     10.000            0.000   0.080          0           3 
    mgc_mux(4,1,2)                                         4.000     0.000      4.000            0.000   0.080          0           1 
    mgc_mux(6,1,2)                                         6.000     0.000      6.000            0.000   0.080          0           1 
    mgc_mux(64,1,2)                                       64.000     0.000     64.000            0.000   0.080          0           5 
    mgc_mux(7,1,2)                                         7.000     0.000      7.000            0.000   0.080          0           1 
    mgc_mux(9,1,2)                                         9.000     0.000      9.000            0.000   0.080          0           2 
    mgc_mux1hot(1,3)                                       1.446     0.000      1.446            0.000   0.550          0           1 
    mgc_mux1hot(1,4)                                       1.830     0.000      1.830            0.000   1.500          0           1 
    mgc_mux1hot(1,8)                                       3.366     0.000      3.366            0.000   1.500          0           8 
    mgc_mux1hot(3,8)                                      10.099     0.000     10.099            0.000   1.500          0           1 
    mgc_mux1hot(6,3)                                       8.678     0.000      8.678            0.000   0.550          0           3 
    mgc_mux1hot(64,10)                                   264.607     0.000    264.607            0.000   1.500          0           2 
    mgc_mux1hot(64,3)                                     92.565     0.000     92.565            0.000   0.550          0           1 
    mgc_mux1hot(64,4)                                    117.142     0.000    117.142            0.000   1.500          0           2 
    mgc_mux1hot(64,5)                                    141.720     0.000    141.720            0.000   1.500          0           1 
    mgc_mux1hot(64,8)                                    215.452     0.000    215.452            0.000   1.500         16           2 
    mgc_mux1hot(7,16)                                     45.070     0.000     45.070            0.000   1.500          0           2 
    mgc_nand(1,2)                                          1.000     0.000      1.000            0.000   0.550          0          30 
    mgc_nand(1,3)                                          1.000     0.000      1.000            0.000   0.550          0          13 
    mgc_nand(1,4)                                          1.000     0.000      1.000            0.000   0.550          0          10 
    mgc_nand(1,6)                                          1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_nand(1,7)                                          2.000     0.000      2.000            0.000   1.500          0           6 
    mgc_nand(6,2)                                          6.000     0.000      6.000            0.000   0.550          0           1 
    mgc_nor(1,2)                                           1.000     0.000      1.000            0.000   0.550          0         134 
    mgc_nor(1,3)                                           1.000     0.000      1.000            0.000   0.550          0          34 
    mgc_nor(1,4)                                           1.000     0.000      1.000            0.000   0.550          0          33 
    mgc_nor(1,5)                                           1.000     0.000      1.000            0.000   0.550          0          68 
    mgc_nor(1,6)                                           1.000     0.000      1.000            0.000   0.550          0          84 
    mgc_nor(1,7)                                           2.000     0.000      2.000            0.000   1.500          0          12 
    mgc_nor(1,8)                                           2.000     0.000      2.000            0.000   1.500          0           2 
    mgc_not(1)                                             0.000     0.000      0.000            0.000   0.000          0         816 
    mgc_not(6)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(64)                                            0.000     0.000      0.000            0.000   0.000          0           3 
    mgc_not(7)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(9)                                             0.000     0.000      0.000            0.000   0.000          0           2 
    mgc_or(1,2)                                            1.000     0.000      1.000            0.000   0.550          0          73 
    mgc_or(1,3)                                            1.000     0.000      1.000            0.000   0.550          0          88 
    mgc_or(1,4)                                            1.000     0.000      1.000            0.000   0.550          0          16 
    mgc_or(1,5)                                            1.000     0.000      1.000            0.000   0.550          0          10 
    mgc_or(1,6)                                            1.000     0.000      1.000            0.000   0.550          0          44 
    mgc_or(1,7)                                            2.000     0.000      2.000            0.000   1.500          0          79 
    mgc_or(1,8)                                            2.000     0.000      2.000            0.000   1.500          0          17 
    mgc_or(1,9)                                            2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_or(10,2)                                          10.000     0.000     10.000            0.000   0.550          0           1 
    mgc_or(3,2)                                            3.000     0.000      3.000            0.000   0.550          0           1 
    mgc_or(9,2)                                            9.000     0.000      9.000            0.000   0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                             0.000     0.000      0.000            0.000   0.320          0           5 
    mgc_reg_pos(1,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0          44 
    mgc_reg_pos(10,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(10,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(10,0,0,1,1,1,1)                            0.000     0.000      0.000            0.000   0.320          0          13 
    mgc_reg_pos(3,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(4,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(55,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(6,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(64,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.320          0           4 
    mgc_reg_pos(64,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           6 
    mgc_reg_pos(8,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(9,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_rem(64,64,0)                                    7499.810     0.000   7499.810            0.000 196.677          1           1 
    mgc_shift_l(1,0,4,10)                                  8.738     0.000      8.738            0.000   0.550          1           1 
    mgc_xor(1,2)                                           1.000     0.000      1.000            0.000   0.550          0           7 
    [Lib: mgc_ioport]                                                                                                                 
    mgc_io_sync(0)                                         0.000     0.000      0.000            0.000   0.000         10          10 
                                                                                                                                      
    TOTAL AREA (After Assignment):                    128811.868    10.000  13348.000          623.000                                
    
  Area Scores
                        Post-Scheduling     Post-DP & FSM   Post-Assignment 
    ----------------- ----------------- ----------------- -----------------
    Total Area Score:   129653.9          135279.0          128827.9        
    Total Reg:               0.0               0.0               0.0        
                                                                            
    DataPath:           129653.9 (100%)   135263.0 (100%)   128811.9 (100%) 
      MUX:                3447.2   (3%)     2699.3   (2%)     2473.2   (2%) 
      FUNC:             126206.7  (97%)   131489.7  (97%)   124834.7  (97%) 
      LOGIC:                 0.0            1074.0   (1%)     1504.0   (1%) 
      BUFFER:                0.0               0.0               0.0        
      MEM:                   0.0               0.0               0.0        
      ROM:                   0.0               0.0               0.0        
      REG:                   0.0               0.0               0.0        
                                                                            
    
    FSM:                     0.0              16.0   (0%)       16.0   (0%) 
      FSM-REG:               0.0               0.0               0.0        
      FSM-COMB:              0.0              16.0 (100%)       16.0 (100%) 
                                                                            
    
  Register-to-Variable Mappings
    Register                                                             Size(bits) Gated Register CG Opt Done Variables                                                            
    -------------------------------------------------------------------- ---------- -------------- ----------- --------------------------------------------------------------------
    COMP_LOOP-1:modExp_dev#1:while:mul.mut                                       64         Y           Y      COMP_LOOP-1:modExp_dev#1:while:mul.mut                               
                                                                                                               COMP_LOOP-2:modExp_dev#1:while:mul.mut                               
                                                                                                               COMP_LOOP-3:modExp_dev#1:while:mul.mut                               
                                                                                                               COMP_LOOP-4:modExp_dev#1:while:mul.mut                               
                                                                                                               COMP_LOOP-5:modExp_dev#1:while:mul.mut                               
                                                                                                               COMP_LOOP-6:modExp_dev#1:while:mul.mut                               
                                                                                                               COMP_LOOP-7:modExp_dev#1:while:mul.mut                               
                                                                                                               COMP_LOOP-8:modExp_dev#1:while:mul.mut                               
                                                                                                               modExp_dev:while:mul.mut                                             
                                                                                                               modExp_dev#1:result#1.sva                                            
                                                                                                               modExp_dev#1:result#2.sva                                            
                                                                                                               modExp_dev#1:result#3.sva                                            
                                                                                                               modExp_dev#1:result#4.sva                                            
                                                                                                               modExp_dev#1:result#5.sva                                            
                                                                                                               modExp_dev#1:result#6.sva                                            
                                                                                                               modExp_dev#1:result#7.sva                                            
                                                                                                               modExp_dev#1:result.sva                                              
                                                                                                               operator-<64,false>:acc.mut                                          
    STAGE_MAIN_LOOP:div:cmp.a                                                    64                            STAGE_MAIN_LOOP:div:cmp.a                                            
    modExp_dev:result.sva                                                        64         Y           Y      modExp_dev:result.sva                                                
    modExp_dev:while:rem:cmp.a                                                   64                            modExp_dev:while:rem:cmp.a                                           
    modExp_dev:while:rem:cmp.z.oreg                                              64                            modExp_dev:while:rem:cmp.z.oreg                                      
    p.sva                                                                        64         Y           Y      p.sva                                                                
    r.sva                                                                        64         Y           Y      r.sva                                                                
    reg(COMP_LOOP-1:modulo_dev():cmp.m_rsc_dat).cse                              64                            reg(COMP_LOOP-1:modulo_dev():cmp.m_rsc_dat).cse                      
    tmp#1.lpi#4.dfm                                                              64         Y           Y      tmp#1.lpi#4.dfm                                                      
                                                                                                               tmp#11.lpi#4.dfm                                                     
                                                                                                               tmp#13.lpi#4.dfm                                                     
                                                                                                               tmp#15.lpi#4.dfm                                                     
                                                                                                               tmp#3.lpi#4.dfm                                                      
                                                                                                               tmp#5.lpi#4.dfm                                                      
                                                                                                               tmp#7.lpi#4.dfm                                                      
                                                                                                               tmp#9.lpi#4.dfm                                                      
    tmp#10.lpi#4.dfm                                                             64         Y           Y      tmp#10.lpi#4.dfm                                                     
                                                                                                               tmp#12.lpi#4.dfm                                                     
                                                                                                               tmp#14.lpi#4.dfm                                                     
                                                                                                               tmp#2.lpi#4.dfm                                                      
                                                                                                               tmp#4.lpi#4.dfm                                                      
                                                                                                               tmp#6.lpi#4.dfm                                                      
                                                                                                               tmp#8.lpi#4.dfm                                                      
                                                                                                               tmp.lpi#4.dfm                                                        
                                                                                                               modExp_dev:exp.sva                                                   
    modExp_dev:exp#1.sva(63:9)                                                   55         Y           Y      modExp_dev:exp#1.sva(63:9)                                           
                                                                                                               modExp_dev:exp#2.sva(63:9)                                           
                                                                                                               modExp_dev:exp#3.sva(63:9)                                           
                                                                                                               modExp_dev:exp#4.sva(63:9)                                           
                                                                                                               modExp_dev:exp#5.sva(63:9)                                           
                                                                                                               modExp_dev:exp#6.sva(63:9)                                           
                                                                                                               modExp_dev:exp#7.sva(63:9)                                           
                                                                                                               modExp_dev:exp#8.sva(63:9)                                           
    COMP_LOOP:acc.cse#2.sva                                                      10         Y           Y      COMP_LOOP:acc.cse#2.sva                                              
    COMP_LOOP:acc.cse#4.sva                                                      10         Y           Y      COMP_LOOP:acc.cse#4.sva                                              
    COMP_LOOP:acc.cse#6.sva                                                      10         Y           Y      COMP_LOOP:acc.cse#6.sva                                              
    COMP_LOOP:acc.cse.sva                                                        10         Y           Y      COMP_LOOP:acc.cse.sva                                                
    STAGE_MAIN_LOOP:div:cmp.b                                                    10                            STAGE_MAIN_LOOP:div:cmp.b                                            
    STAGE_MAIN_LOOP:lshift.psp#1.sva                                             10         Y           Y      STAGE_MAIN_LOOP:lshift.psp#1.sva                                     
    STAGE_VEC_LOOP:j.sva(9:0)                                                    10         Y           Y      STAGE_VEC_LOOP:j.sva(9:0)                                            
    operator+<64,false>:acc.cse#1.sva                                            10         Y           Y      operator+<64,false>:acc.cse#1.sva                                    
    operator+<64,false>:acc.cse#2.sva                                            10         Y           Y      operator+<64,false>:acc.cse#2.sva                                    
    operator+<64,false>:acc.cse#3.sva                                            10         Y           Y      operator+<64,false>:acc.cse#3.sva                                    
    operator+<64,false>:acc.cse#4.sva                                            10         Y           Y      operator+<64,false>:acc.cse#4.sva                                    
    operator+<64,false>:acc.cse#5.sva                                            10         Y           Y      operator+<64,false>:acc.cse#5.sva                                    
    operator+<64,false>:acc.cse#6.sva                                            10         Y           Y      operator+<64,false>:acc.cse#6.sva                                    
    operator+<64,false>:acc.cse#7.sva                                            10         Y           Y      operator+<64,false>:acc.cse#7.sva                                    
    operator+<64,false>:acc.cse.sva                                              10         Y           Y      operator+<64,false>:acc.cse.sva                                      
    COMP_LOOP:acc#7.psp.sva                                                       9         Y           Y      COMP_LOOP:acc#7.psp.sva                                              
    COMP_LOOP:acc#9.psp.sva                                                       9         Y           Y      COMP_LOOP:acc#9.psp.sva                                              
    COMP_LOOP:acc#8.psp.sva                                                       8         Y           Y      COMP_LOOP:acc#8.psp.sva                                              
    COMP_LOOP:acc.psp.sva(5:0)                                                    6         Y           Y      COMP_LOOP:acc.psp.sva                                                
                                                                                                               modExp_dev:exp#1.sva(8:3)                                            
                                                                                                               modExp_dev:exp#2.sva(8:3)                                            
                                                                                                               modExp_dev:exp#3.sva(8:3)                                            
                                                                                                               modExp_dev:exp#4.sva(8:3)                                            
                                                                                                               modExp_dev:exp#5.sva(8:3)                                            
                                                                                                               modExp_dev:exp#6.sva(8:3)                                            
                                                                                                               modExp_dev:exp#7.sva(8:3)                                            
                                                                                                               modExp_dev:exp#8.sva(8:3)                                            
    COMP_LOOP:k(9:3).sva(5:0)                                                     6         Y           Y      COMP_LOOP:k(9:3).sva(5:0)                                            
    STAGE_MAIN_LOOP:acc#1.psp.sva                                                 4         Y           Y      STAGE_MAIN_LOOP:acc#1.psp.sva                                        
                                                                                                               STAGE_MAIN_LOOP:i(3:0).sva                                           
    modExp_dev:exp#1.sva(2:0)                                                     3                            modExp_dev:exp#1.sva(2:0)                                            
                                                                                                               modExp_dev:exp#2.sva(2:0)                                            
                                                                                                               modExp_dev:exp#3.sva(2:0)                                            
                                                                                                               modExp_dev:exp#4.sva(2:0)                                            
                                                                                                               modExp_dev:exp#5.sva(2:0)                                            
                                                                                                               modExp_dev:exp#6.sva(2:0)                                            
                                                                                                               modExp_dev:exp#7.sva(2:0)                                            
                                                                                                               modExp_dev:exp#8.sva(2:0)                                            
    COMP_LOOP-2:operator<<64,false>:slc(operator<<64,false>:acc)(63).itm          1         Y           Y      COMP_LOOP-2:operator<<64,false>:slc(operator<<64,false>:acc)(63).itm 
                                                                                                               COMP_LOOP-3:operator<<64,false>:slc(operator<<64,false>:acc)(63).itm 
                                                                                                               COMP_LOOP-5:operator<<64,false>:slc(operator<<64,false>:acc)(63).itm 
                                                                                                               COMP_LOOP-6:operator<<64,false>:slc(operator<<64,false>:acc)(63).itm 
                                                                                                               COMP_LOOP-7:operator<<64,false>:slc(operator<<64,false>:acc)(63).itm 
                                                                                                               COMP_LOOP:COMP_LOOP:and#12.itm                                       
                                                                                                               exit:COMP_LOOP-1:modExp_dev#1:while.sva                              
                                                                                                               exit:COMP_LOOP-2:modExp_dev#1:while.sva                              
                                                                                                               exit:COMP_LOOP-3:modExp_dev#1:while.sva                              
                                                                                                               exit:COMP_LOOP-4:modExp_dev#1:while.sva                              
                                                                                                               exit:COMP_LOOP-5:modExp_dev#1:while.sva                              
                                                                                                               exit:COMP_LOOP-6:modExp_dev#1:while.sva                              
                                                                                                               exit:COMP_LOOP-7:modExp_dev#1:while.sva                              
                                                                                                               exit:COMP_LOOP-8:modExp_dev#1:while.sva                              
                                                                                                               exit:modExp_dev:while.sva                                            
                                                                                                               exit:COMP_LOOP.sva                                                   
    COMP_LOOP:COMP_LOOP:and#11.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#11.itm                                       
                                                                                                               COMP_LOOP:COMP_LOOP:and#65.itm                                       
    COMP_LOOP:COMP_LOOP:and#121.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#121.itm                                      
    COMP_LOOP:COMP_LOOP:and#123.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#123.itm                                      
    COMP_LOOP:COMP_LOOP:and#124.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#124.itm                                      
    COMP_LOOP:COMP_LOOP:and#125.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#125.itm                                      
    COMP_LOOP:COMP_LOOP:and#13.itm                                                1                            COMP_LOOP:COMP_LOOP:and#13.itm                                       
    COMP_LOOP:COMP_LOOP:and#145.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#145.itm                                      
    COMP_LOOP:COMP_LOOP:and#149.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#149.itm                                      
    COMP_LOOP:COMP_LOOP:and#151.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#151.itm                                      
    COMP_LOOP:COMP_LOOP:and#152.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#152.itm                                      
    COMP_LOOP:COMP_LOOP:and#153.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#153.itm                                      
    COMP_LOOP:COMP_LOOP:and#177.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#177.itm                                      
    COMP_LOOP:COMP_LOOP:and#179.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#179.itm                                      
    COMP_LOOP:COMP_LOOP:and#180.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#180.itm                                      
    COMP_LOOP:COMP_LOOP:and#181.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#181.itm                                      
    COMP_LOOP:COMP_LOOP:and#205.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#205.itm                                      
    COMP_LOOP:COMP_LOOP:and#207.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#207.itm                                      
    COMP_LOOP:COMP_LOOP:and#208.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#208.itm                                      
    COMP_LOOP:COMP_LOOP:and#209.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#209.itm                                      
    COMP_LOOP:COMP_LOOP:and#32.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#32.itm                                       
    COMP_LOOP:COMP_LOOP:and#33.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#33.itm                                       
    COMP_LOOP:COMP_LOOP:and#34.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#34.itm                                       
    COMP_LOOP:COMP_LOOP:and#37.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#37.itm                                       
    COMP_LOOP:COMP_LOOP:and#39.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#39.itm                                       
    COMP_LOOP:COMP_LOOP:and#40.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#40.itm                                       
    COMP_LOOP:COMP_LOOP:and#41.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#41.itm                                       
    COMP_LOOP:COMP_LOOP:and#60.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#60.itm                                       
    COMP_LOOP:COMP_LOOP:and#67.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#67.itm                                       
    COMP_LOOP:COMP_LOOP:and#68.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#68.itm                                       
    COMP_LOOP:COMP_LOOP:and#69.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#69.itm                                       
    COMP_LOOP:COMP_LOOP:and#86.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#86.itm                                       
    COMP_LOOP:COMP_LOOP:and#88.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#88.itm                                       
    COMP_LOOP:COMP_LOOP:and#9.itm                                                 1                            COMP_LOOP:COMP_LOOP:and#9.itm                                        
    COMP_LOOP:COMP_LOOP:and#93.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#93.itm                                       
    COMP_LOOP:COMP_LOOP:and#95.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#95.itm                                       
    COMP_LOOP:COMP_LOOP:and#96.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#96.itm                                       
    COMP_LOOP:COMP_LOOP:and#97.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#97.itm                                       
    COMP_LOOP:COMP_LOOP:nor#1.itm                                                 1                            COMP_LOOP:COMP_LOOP:nor#1.itm                                        
    COMP_LOOP:COMP_LOOP:nor#13.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:nor#13.itm                                       
    COMP_LOOP:COMP_LOOP:nor#17.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:nor#17.itm                                       
    COMP_LOOP:COMP_LOOP:nor#21.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:nor#21.itm                                       
    COMP_LOOP:COMP_LOOP:nor#25.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:nor#25.itm                                       
    COMP_LOOP:COMP_LOOP:nor#29.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:nor#29.itm                                       
    COMP_LOOP:COMP_LOOP:nor#4.itm                                                 1         Y           Y      COMP_LOOP:COMP_LOOP:nor#4.itm                                        
    COMP_LOOP:COMP_LOOP:nor#5.itm                                                 1         Y           Y      COMP_LOOP:COMP_LOOP:nor#5.itm                                        
    COMP_LOOP:COMP_LOOP:nor#9.itm                                                 1         Y           Y      COMP_LOOP:COMP_LOOP:nor#9.itm                                        
    COMP_LOOP:acc.psp.sva(6)                                                      1         Y           Y      COMP_LOOP:acc.psp.sva                                                
                                                                                                               modExp_dev:exp#1.sva(8:3)                                            
                                                                                                               modExp_dev:exp#2.sva(8:3)                                            
                                                                                                               modExp_dev:exp#3.sva(8:3)                                            
                                                                                                               modExp_dev:exp#4.sva(8:3)                                            
                                                                                                               modExp_dev:exp#5.sva(8:3)                                            
                                                                                                               modExp_dev:exp#6.sva(8:3)                                            
                                                                                                               modExp_dev:exp#7.sva(8:3)                                            
                                                                                                               modExp_dev:exp#8.sva(8:3)                                            
    operator<<64,false>:slc(operator<<64,false>:acc#1)(60).itm                    1         Y           Y      operator<<64,false>:slc(operator<<64,false>:acc#1)(60).itm           
                                                                                                               operator<<64,false>:slc(operator<<64,false>:acc)(61).itm             
                                                                                                               operator><64,false>#1:slc(operator><64,false>#1:acc)(6).itm          
    reg(ensig.cgo).cse                                                            1                            reg(ensig.cgo).cse                                                   
    reg(vec:rsc.triosy(0)(7):obj.ld).cse                                          1                            reg(vec:rsc.triosy(0)(7):obj.ld).cse                                 
                                                                                                                                                                                    
    Total:                                                                      941            667         667 (Total Gating Ratio: 0.71, CG Opt Gating Ratio: 0.71)                
    
  Timing Report
    Critical Path
      Max Delay:  18.730204999999998
      Slack:      1.269795000000002
      
      Path                                                        Startpoint                                            Endpoint                                         Delay   Slack   
      ----------------------------------------------------------- ----------------------------------------------------- ------------------------------------------------ ------- -------
      1                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp 18.7302 1.2698  
                                                                                                                                                                                         
        Instance                                                  Component                                                                                              Delta   Delay   
        --------                                                  ---------                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst     inPlaceNTT_DIF:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(5)#275                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(5)#275.itm                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#493                               mgc_nor_1_2                                                                                            0.5500  0.5500  
        inPlaceNTT_DIF:core/and.dcpl#192                                                                                                                                 0.0000  0.5500  
        inPlaceNTT_DIF:core/mux#835                               mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIF:core/mux#835.itm                                                                                                                                  0.0000  0.6300  
        inPlaceNTT_DIF:core/mux#836                               mgc_mux_1_1_2                                                                                          0.0800  0.7100  
        inPlaceNTT_DIF:core/mux#836.itm                                                                                                                                  0.0000  0.7100  
        inPlaceNTT_DIF:core/mux#838                               mgc_mux_1_1_2                                                                                          0.0800  0.7900  
        inPlaceNTT_DIF:core/mux#838.itm                                                                                                                                  0.0000  0.7900  
        inPlaceNTT_DIF:core/mux#839                               mgc_mux_1_1_2                                                                                          0.0800  0.8700  
        inPlaceNTT_DIF:core/mux#839.cse                                                                                                                                  0.0000  0.8700  
        inPlaceNTT_DIF:core/and#374                               mgc_and_1_3                                                                                            0.5500  1.4200  
        inPlaceNTT_DIF:core/and.dcpl#198                                                                                                                                 0.0000  1.4200  
        inPlaceNTT_DIF:core/modExp_dev:while:or                   mgc_or_1_2                                                                                             0.5500  1.9700  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                      0.0000  1.9700  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                  mgc_mux_64_1_2                                                                                         0.0800  2.0500  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                     0.0000  2.0500  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg mgc_mul_64_0_64_0_64                                                                                   6.6802  8.7302  
        inPlaceNTT_DIF:core/z.out                                                                                                                                        0.0000  8.7302  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#9                     mgc_mux1hot_64_10                                                                                      1.5000  10.2302 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#9.itm                                                                                                                        0.0000  10.2302 
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp          modulo_dev                                                                                             0.0000  18.7302 
                                                                                                                                                                                         
      2                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp 18.7302 1.2698  
                                                                                                                                                                                         
        Instance                                                  Component                                                                                              Delta   Delay   
        --------                                                  ---------                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst     inPlaceNTT_DIF:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(5)#198                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(5)#198.itm                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/and#219                               mgc_and_1_2                                                                                            0.5500  0.5500  
        inPlaceNTT_DIF:core/and#219.cse                                                                                                                                  0.0000  0.5500  
        inPlaceNTT_DIF:core/mux#835                               mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIF:core/mux#835.itm                                                                                                                                  0.0000  0.6300  
        inPlaceNTT_DIF:core/mux#836                               mgc_mux_1_1_2                                                                                          0.0800  0.7100  
        inPlaceNTT_DIF:core/mux#836.itm                                                                                                                                  0.0000  0.7100  
        inPlaceNTT_DIF:core/mux#838                               mgc_mux_1_1_2                                                                                          0.0800  0.7900  
        inPlaceNTT_DIF:core/mux#838.itm                                                                                                                                  0.0000  0.7900  
        inPlaceNTT_DIF:core/mux#839                               mgc_mux_1_1_2                                                                                          0.0800  0.8700  
        inPlaceNTT_DIF:core/mux#839.cse                                                                                                                                  0.0000  0.8700  
        inPlaceNTT_DIF:core/and#374                               mgc_and_1_3                                                                                            0.5500  1.4200  
        inPlaceNTT_DIF:core/and.dcpl#198                                                                                                                                 0.0000  1.4200  
        inPlaceNTT_DIF:core/modExp_dev:while:or                   mgc_or_1_2                                                                                             0.5500  1.9700  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                      0.0000  1.9700  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                  mgc_mux_64_1_2                                                                                         0.0800  2.0500  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                     0.0000  2.0500  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg mgc_mul_64_0_64_0_64                                                                                   6.6802  8.7302  
        inPlaceNTT_DIF:core/z.out                                                                                                                                        0.0000  8.7302  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#9                     mgc_mux1hot_64_10                                                                                      1.5000  10.2302 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#9.itm                                                                                                                        0.0000  10.2302 
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp          modulo_dev                                                                                             0.0000  18.7302 
                                                                                                                                                                                         
      3                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp 18.7302 1.2698  
                                                                                                                                                                                         
        Instance                                                  Component                                                                                              Delta   Delay   
        --------                                                  ---------                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst     inPlaceNTT_DIF:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#335                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#335.itm                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#493                               mgc_nor_1_2                                                                                            0.5500  0.5500  
        inPlaceNTT_DIF:core/and.dcpl#192                                                                                                                                 0.0000  0.5500  
        inPlaceNTT_DIF:core/mux#835                               mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIF:core/mux#835.itm                                                                                                                                  0.0000  0.6300  
        inPlaceNTT_DIF:core/mux#836                               mgc_mux_1_1_2                                                                                          0.0800  0.7100  
        inPlaceNTT_DIF:core/mux#836.itm                                                                                                                                  0.0000  0.7100  
        inPlaceNTT_DIF:core/mux#838                               mgc_mux_1_1_2                                                                                          0.0800  0.7900  
        inPlaceNTT_DIF:core/mux#838.itm                                                                                                                                  0.0000  0.7900  
        inPlaceNTT_DIF:core/mux#839                               mgc_mux_1_1_2                                                                                          0.0800  0.8700  
        inPlaceNTT_DIF:core/mux#839.cse                                                                                                                                  0.0000  0.8700  
        inPlaceNTT_DIF:core/and#374                               mgc_and_1_3                                                                                            0.5500  1.4200  
        inPlaceNTT_DIF:core/and.dcpl#198                                                                                                                                 0.0000  1.4200  
        inPlaceNTT_DIF:core/modExp_dev:while:or                   mgc_or_1_2                                                                                             0.5500  1.9700  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                      0.0000  1.9700  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                  mgc_mux_64_1_2                                                                                         0.0800  2.0500  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                     0.0000  2.0500  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg mgc_mul_64_0_64_0_64                                                                                   6.6802  8.7302  
        inPlaceNTT_DIF:core/z.out                                                                                                                                        0.0000  8.7302  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#9                     mgc_mux1hot_64_10                                                                                      1.5000  10.2302 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#9.itm                                                                                                                        0.0000  10.2302 
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp          modulo_dev                                                                                             0.0000  18.7302 
                                                                                                                                                                                         
      4                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp 18.7302 1.2698  
                                                                                                                                                                                         
        Instance                                                  Component                                                                                              Delta   Delay   
        --------                                                  ---------                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst     inPlaceNTT_DIF:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#269                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#269.itm                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/and#219                               mgc_and_1_2                                                                                            0.5500  0.5500  
        inPlaceNTT_DIF:core/and#219.cse                                                                                                                                  0.0000  0.5500  
        inPlaceNTT_DIF:core/mux#835                               mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIF:core/mux#835.itm                                                                                                                                  0.0000  0.6300  
        inPlaceNTT_DIF:core/mux#836                               mgc_mux_1_1_2                                                                                          0.0800  0.7100  
        inPlaceNTT_DIF:core/mux#836.itm                                                                                                                                  0.0000  0.7100  
        inPlaceNTT_DIF:core/mux#838                               mgc_mux_1_1_2                                                                                          0.0800  0.7900  
        inPlaceNTT_DIF:core/mux#838.itm                                                                                                                                  0.0000  0.7900  
        inPlaceNTT_DIF:core/mux#839                               mgc_mux_1_1_2                                                                                          0.0800  0.8700  
        inPlaceNTT_DIF:core/mux#839.cse                                                                                                                                  0.0000  0.8700  
        inPlaceNTT_DIF:core/and#374                               mgc_and_1_3                                                                                            0.5500  1.4200  
        inPlaceNTT_DIF:core/and.dcpl#198                                                                                                                                 0.0000  1.4200  
        inPlaceNTT_DIF:core/modExp_dev:while:or                   mgc_or_1_2                                                                                             0.5500  1.9700  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                      0.0000  1.9700  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                  mgc_mux_64_1_2                                                                                         0.0800  2.0500  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                     0.0000  2.0500  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg mgc_mul_64_0_64_0_64                                                                                   6.6802  8.7302  
        inPlaceNTT_DIF:core/z.out                                                                                                                                        0.0000  8.7302  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#9                     mgc_mux1hot_64_10                                                                                      1.5000  10.2302 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#9.itm                                                                                                                        0.0000  10.2302 
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp          modulo_dev                                                                                             0.0000  18.7302 
                                                                                                                                                                                         
      5                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp 18.6502 1.3498  
                                                                                                                                                                                         
        Instance                                                  Component                                                                                              Delta   Delay   
        --------                                                  ---------                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst     inPlaceNTT_DIF:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(4)#321                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(4)#321.itm                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/not#1665                              mgc_not_1                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/not#1665.itm                                                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#484                               mgc_nor_1_3                                                                                            0.5500  0.5500  
        inPlaceNTT_DIF:core/nor#484.itm                                                                                                                                  0.0000  0.5500  
        inPlaceNTT_DIF:core/mux                                   mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIF:core/mux.itm                                                                                                                                      0.0000  0.6300  
        inPlaceNTT_DIF:core/mux#834                               mgc_mux_1_1_2                                                                                          0.0800  0.7100  
        inPlaceNTT_DIF:core/mux#834.cse                                                                                                                                  0.0000  0.7100  
        inPlaceNTT_DIF:core/mux#839                               mgc_mux_1_1_2                                                                                          0.0800  0.7900  
        inPlaceNTT_DIF:core/mux#839.cse                                                                                                                                  0.0000  0.7900  
        inPlaceNTT_DIF:core/and#374                               mgc_and_1_3                                                                                            0.5500  1.3400  
        inPlaceNTT_DIF:core/and.dcpl#198                                                                                                                                 0.0000  1.3400  
        inPlaceNTT_DIF:core/modExp_dev:while:or                   mgc_or_1_2                                                                                             0.5500  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                      0.0000  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                  mgc_mux_64_1_2                                                                                         0.0800  1.9700  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                     0.0000  1.9700  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg mgc_mul_64_0_64_0_64                                                                                   6.6802  8.6502  
        inPlaceNTT_DIF:core/z.out                                                                                                                                        0.0000  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#9                     mgc_mux1hot_64_10                                                                                      1.5000  10.1502 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#9.itm                                                                                                                        0.0000  10.1502 
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp          modulo_dev                                                                                             0.0800  18.6502 
                                                                                                                                                                                         
      6                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp 18.6502 1.3498  
                                                                                                                                                                                         
        Instance                                                  Component                                                                                              Delta   Delay   
        --------                                                  ---------                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst     inPlaceNTT_DIF:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(5)#283                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(5)#283.itm                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/not#1838                              mgc_not_1                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/not#1838.itm                                                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#481                               mgc_nor_1_3                                                                                            0.5500  0.5500  
        inPlaceNTT_DIF:core/nor#481.cse                                                                                                                                  0.0000  0.5500  
        inPlaceNTT_DIF:core/mux#837                               mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIF:core/mux#837.itm                                                                                                                                  0.0000  0.6300  
        inPlaceNTT_DIF:core/mux#838                               mgc_mux_1_1_2                                                                                          0.0800  0.7100  
        inPlaceNTT_DIF:core/mux#838.itm                                                                                                                                  0.0000  0.7100  
        inPlaceNTT_DIF:core/mux#839                               mgc_mux_1_1_2                                                                                          0.0800  0.7900  
        inPlaceNTT_DIF:core/mux#839.cse                                                                                                                                  0.0000  0.7900  
        inPlaceNTT_DIF:core/and#374                               mgc_and_1_3                                                                                            0.5500  1.3400  
        inPlaceNTT_DIF:core/and.dcpl#198                                                                                                                                 0.0000  1.3400  
        inPlaceNTT_DIF:core/modExp_dev:while:or                   mgc_or_1_2                                                                                             0.5500  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                      0.0000  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                  mgc_mux_64_1_2                                                                                         0.0800  1.9700  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                     0.0000  1.9700  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg mgc_mul_64_0_64_0_64                                                                                   6.6802  8.6502  
        inPlaceNTT_DIF:core/z.out                                                                                                                                        0.0000  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#9                     mgc_mux1hot_64_10                                                                                      1.5000  10.1502 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#9.itm                                                                                                                        0.0000  10.1502 
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp          modulo_dev                                                                                             0.0800  18.6502 
                                                                                                                                                                                         
      7                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp 18.6502 1.3498  
                                                                                                                                                                                         
        Instance                                                  Component                                                                                              Delta   Delay   
        --------                                                  ---------                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst     inPlaceNTT_DIF:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(4)#322                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(4)#322.itm                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/not#1666                              mgc_not_1                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/not#1666.itm                                                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#483                               mgc_nor_1_3                                                                                            0.5500  0.5500  
        inPlaceNTT_DIF:core/nor#483.cse                                                                                                                                  0.0000  0.5500  
        inPlaceNTT_DIF:core/mux#836                               mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIF:core/mux#836.itm                                                                                                                                  0.0000  0.6300  
        inPlaceNTT_DIF:core/mux#838                               mgc_mux_1_1_2                                                                                          0.0800  0.7100  
        inPlaceNTT_DIF:core/mux#838.itm                                                                                                                                  0.0000  0.7100  
        inPlaceNTT_DIF:core/mux#839                               mgc_mux_1_1_2                                                                                          0.0800  0.7900  
        inPlaceNTT_DIF:core/mux#839.cse                                                                                                                                  0.0000  0.7900  
        inPlaceNTT_DIF:core/and#374                               mgc_and_1_3                                                                                            0.5500  1.3400  
        inPlaceNTT_DIF:core/and.dcpl#198                                                                                                                                 0.0000  1.3400  
        inPlaceNTT_DIF:core/modExp_dev:while:or                   mgc_or_1_2                                                                                             0.5500  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                      0.0000  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                  mgc_mux_64_1_2                                                                                         0.0800  1.9700  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                     0.0000  1.9700  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg mgc_mul_64_0_64_0_64                                                                                   6.6802  8.6502  
        inPlaceNTT_DIF:core/z.out                                                                                                                                        0.0000  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#9                     mgc_mux1hot_64_10                                                                                      1.5000  10.1502 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#9.itm                                                                                                                        0.0000  10.1502 
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp          modulo_dev                                                                                             0.0800  18.6502 
                                                                                                                                                                                         
      8                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp 18.6502 1.3498  
                                                                                                                                                                                         
        Instance                                                  Component                                                                                              Delta   Delay   
        --------                                                  ---------                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst     inPlaceNTT_DIF:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#299                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#299.itm                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/not#1664                              mgc_not_1                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/not#1664.itm                                                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#485                               mgc_nor_1_3                                                                                            0.5500  0.5500  
        inPlaceNTT_DIF:core/nor#485.itm                                                                                                                                  0.0000  0.5500  
        inPlaceNTT_DIF:core/mux                                   mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIF:core/mux.itm                                                                                                                                      0.0000  0.6300  
        inPlaceNTT_DIF:core/mux#834                               mgc_mux_1_1_2                                                                                          0.0800  0.7100  
        inPlaceNTT_DIF:core/mux#834.cse                                                                                                                                  0.0000  0.7100  
        inPlaceNTT_DIF:core/mux#839                               mgc_mux_1_1_2                                                                                          0.0800  0.7900  
        inPlaceNTT_DIF:core/mux#839.cse                                                                                                                                  0.0000  0.7900  
        inPlaceNTT_DIF:core/and#374                               mgc_and_1_3                                                                                            0.5500  1.3400  
        inPlaceNTT_DIF:core/and.dcpl#198                                                                                                                                 0.0000  1.3400  
        inPlaceNTT_DIF:core/modExp_dev:while:or                   mgc_or_1_2                                                                                             0.5500  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                      0.0000  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                  mgc_mux_64_1_2                                                                                         0.0800  1.9700  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                     0.0000  1.9700  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg mgc_mul_64_0_64_0_64                                                                                   6.6802  8.6502  
        inPlaceNTT_DIF:core/z.out                                                                                                                                        0.0000  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#9                     mgc_mux1hot_64_10                                                                                      1.5000  10.1502 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#9.itm                                                                                                                        0.0000  10.1502 
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp          modulo_dev                                                                                             0.0800  18.6502 
                                                                                                                                                                                         
      9                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp 18.6502 1.3498  
                                                                                                                                                                                         
        Instance                                                  Component                                                                                              Delta   Delay   
        --------                                                  ---------                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst     inPlaceNTT_DIF:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(4)#324                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(4)#324.itm                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/not#1670                              mgc_not_1                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/not#1670.itm                                                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#482                               mgc_nor_1_3                                                                                            0.5500  0.5500  
        inPlaceNTT_DIF:core/nor#482.itm                                                                                                                                  0.0000  0.5500  
        inPlaceNTT_DIF:core/mux#837                               mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIF:core/mux#837.itm                                                                                                                                  0.0000  0.6300  
        inPlaceNTT_DIF:core/mux#838                               mgc_mux_1_1_2                                                                                          0.0800  0.7100  
        inPlaceNTT_DIF:core/mux#838.itm                                                                                                                                  0.0000  0.7100  
        inPlaceNTT_DIF:core/mux#839                               mgc_mux_1_1_2                                                                                          0.0800  0.7900  
        inPlaceNTT_DIF:core/mux#839.cse                                                                                                                                  0.0000  0.7900  
        inPlaceNTT_DIF:core/and#374                               mgc_and_1_3                                                                                            0.5500  1.3400  
        inPlaceNTT_DIF:core/and.dcpl#198                                                                                                                                 0.0000  1.3400  
        inPlaceNTT_DIF:core/modExp_dev:while:or                   mgc_or_1_2                                                                                             0.5500  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                      0.0000  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                  mgc_mux_64_1_2                                                                                         0.0800  1.9700  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                     0.0000  1.9700  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg mgc_mul_64_0_64_0_64                                                                                   6.6802  8.6502  
        inPlaceNTT_DIF:core/z.out                                                                                                                                        0.0000  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#9                     mgc_mux1hot_64_10                                                                                      1.5000  10.1502 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#9.itm                                                                                                                        0.0000  10.1502 
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp          modulo_dev                                                                                             0.0800  18.6502 
                                                                                                                                                                                         
      10                                                          inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp 18.6502 1.3498  
                                                                                                                                                                                         
        Instance                                                  Component                                                                                              Delta   Delay   
        --------                                                  ---------                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst     inPlaceNTT_DIF:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(5)#286                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(5)#286.itm                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/not#1844                              mgc_not_1                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/not#1844.itm                                                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#483                               mgc_nor_1_3                                                                                            0.5500  0.5500  
        inPlaceNTT_DIF:core/nor#483.cse                                                                                                                                  0.0000  0.5500  
        inPlaceNTT_DIF:core/mux#836                               mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIF:core/mux#836.itm                                                                                                                                  0.0000  0.6300  
        inPlaceNTT_DIF:core/mux#838                               mgc_mux_1_1_2                                                                                          0.0800  0.7100  
        inPlaceNTT_DIF:core/mux#838.itm                                                                                                                                  0.0000  0.7100  
        inPlaceNTT_DIF:core/mux#839                               mgc_mux_1_1_2                                                                                          0.0800  0.7900  
        inPlaceNTT_DIF:core/mux#839.cse                                                                                                                                  0.0000  0.7900  
        inPlaceNTT_DIF:core/and#374                               mgc_and_1_3                                                                                            0.5500  1.3400  
        inPlaceNTT_DIF:core/and.dcpl#198                                                                                                                                 0.0000  1.3400  
        inPlaceNTT_DIF:core/modExp_dev:while:or                   mgc_or_1_2                                                                                             0.5500  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                      0.0000  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                  mgc_mux_64_1_2                                                                                         0.0800  1.9700  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                     0.0000  1.9700  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg mgc_mul_64_0_64_0_64                                                                                   6.6802  8.6502  
        inPlaceNTT_DIF:core/z.out                                                                                                                                        0.0000  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#9                     mgc_mux1hot_64_10                                                                                      1.5000  10.1502 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#9.itm                                                                                                                        0.0000  10.1502 
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp          modulo_dev                                                                                             0.0800  18.6502 
                                                                                                                                                                                         
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                  Port                                                         Slack (Delay) Messages 
      ----------------------------------------------------------------------------------------- ---------------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIF:core/reg(p)                                                                p:rsci.idat                                                20.0000  0.0000          
      inPlaceNTT_DIF:core/reg(r)                                                                r:rsci.idat                                                20.0000  0.0000          
      inPlaceNTT_DIF:core/reg(vec:rsc.triosy(0)(7):obj.ld)                                      and#122.itm                                                 5.3705 14.6295          
      inPlaceNTT_DIF:core/reg(ensig.cgo)                                                        not#1794.itm                                               18.5000  1.5000          
      inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modulo_dev():cmp.m_rsc_dat)                           p.sva                                                      11.1800  8.8200          
      inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)                                       modExp_dev:while:modExp_dev:while:mux.itm                  11.1898  8.8102          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:div:cmp.a)                                        operator-<64,false>:mux.itm                                14.9250  5.0750          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:div:cmp.b)                                        STAGE_MAIN_LOOP:mux.itm                                    15.3700  4.6300          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:acc#1.psp)                                        STAGE_MAIN_LOOP:i:STAGE_MAIN_LOOP:i:mux.itm                15.9200  4.0800          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:lshift.psp#1)                                     STAGE_MAIN_LOOP:lshift.psp#1.sva:mx0w0                     15.3700  4.6300          
      inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut)                           operator-<64,false>:mux1h.itm                               9.7698 10.2302          
      inPlaceNTT_DIF:core/reg(STAGE_VEC_LOOP:j.sva(9:0))                                        STAGE_VEC_LOOP:j:STAGE_VEC_LOOP:j:STAGE_VEC_LOOP:j:and.itm 17.2350  2.7650          
      inPlaceNTT_DIF:core/reg(modExp_dev:result)                                                modExp_dev:result:modExp_dev:result:mux.itm                18.2700  1.7300          
      inPlaceNTT_DIF:core/reg(tmp#10.lpi#4.dfm)                                                 COMP_LOOP:mux1h#92.itm                                      7.7805 12.2195          
      inPlaceNTT_DIF:core/reg(COMP_LOOP-2:operator<<64,false>:slc(operator<<64,false>:acc)(63)) modExp_dev:while:mux1h#1.itm                                4.4205 15.5795          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:k(9:3).sva(5:0))                                        COMP_LOOP:k:COMP_LOOP:k:and.itm                            15.4500  4.5500          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)                                          COMP_LOOP-1:operator+<64,false>:acc.tmp                    15.6200  4.3800          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc.psp)                                                slc(COMP_LOOP:COMP_LOOP:mux.rgt)(6).itm                    14.8450  5.1550          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc.psp)#1                                              slc(COMP_LOOP:COMP_LOOP:mux.rgt)(5-0).itm                  14.8450  5.1550          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#86)                                       COMP_LOOP:COMP_LOOP:and#86.itm#2                           18.0950  1.9050          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#145)                                      COMP_LOOP:COMP_LOOP:and#145.itm#2                          18.0950  1.9050          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#88)                                       COMP_LOOP:COMP_LOOP:and#88.itm#2                           18.0950  1.9050          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#60)                                       COMP_LOOP:COMP_LOOP:and#60.itm#2                           18.1100  1.8900          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#32)                                       COMP_LOOP:COMP_LOOP:and#32.itm#2                           18.0950  1.9050          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#33)                                       COMP_LOOP:COMP_LOOP:and#33.itm#2                           18.0950  1.9050          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#34)                                       COMP_LOOP:COMP_LOOP:and#34.itm#2                           18.0950  1.9050          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:nor#4)                                        COMP_LOOP:COMP_LOOP:nor#4.itm#2                            18.0950  1.9050          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:nor#1)                                        COMP_LOOP:COMP_LOOP:nor#1.itm#3                            17.1200  2.8800          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#9)                                        COMP_LOOP:COMP_LOOP:and#9.itm#3                            17.1200  2.8800          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#11)                                       COMP_LOOP:COMP_LOOP:mux#1.itm                              17.0400  2.9600          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#13)                                       COMP_LOOP:COMP_LOOP:and#13.itm#3                           17.1200  2.8800          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc)                                                    COMP_LOOP:acc.cse#6.sva#1                                  18.0950  1.9050          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc)#1                                                  COMP_LOOP:acc.cse#4.sva#1                                  18.0950  1.9050          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#7.psp)                                              COMP_LOOP:acc#7.psp.sva#1                                  18.1100  1.8900          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc)#2                                                  COMP_LOOP:acc.cse#2.sva#1                                  18.0950  1.9050          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)#1                                        operator+<64,false>:acc.cse#2.sva:mx0w0                    17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:nor#5)                                        COMP_LOOP:COMP_LOOP:nor#5.itm#2                            17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#37)                                       COMP_LOOP:COMP_LOOP:and#37.itm#2                           17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#39)                                       COMP_LOOP:COMP_LOOP:and#39.itm#2                           17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#40)                                       COMP_LOOP:COMP_LOOP:and#40.itm#2                           17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#41)                                       COMP_LOOP:COMP_LOOP:and#41.itm#2                           17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)#2                                        operator+<64,false>:acc.cse#3.sva:mx0w0                    17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:nor#9)                                        COMP_LOOP:COMP_LOOP:nor#9.itm#2                            17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#67)                                       COMP_LOOP:COMP_LOOP:and#67.itm#2                           17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#68)                                       COMP_LOOP:COMP_LOOP:and#68.itm#2                           17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#69)                                       COMP_LOOP:COMP_LOOP:and#69.itm#2                           17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)#3                                        operator+<64,false>:acc.cse#4.sva:mx0w0                    17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:nor#13)                                       COMP_LOOP:COMP_LOOP:nor#13.itm#2                           17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#93)                                       COMP_LOOP:COMP_LOOP:and#93.itm#2                           17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#95)                                       COMP_LOOP:COMP_LOOP:and#95.itm#2                           17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#96)                                       COMP_LOOP:COMP_LOOP:and#96.itm#2                           17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#97)                                       COMP_LOOP:COMP_LOOP:and#97.itm#2                           17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#8.psp)                                              COMP_LOOP:acc#8.itm                                        18.6750  1.3250          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)#4                                        operator+<64,false>:acc.cse#5.sva:mx0w0                    17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:nor#17)                                       COMP_LOOP:COMP_LOOP:nor#17.itm#2                           17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#121)                                      COMP_LOOP:COMP_LOOP:and#121.itm#2                          17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#123)                                      COMP_LOOP:COMP_LOOP:and#123.itm#2                          17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#124)                                      COMP_LOOP:COMP_LOOP:and#124.itm#2                          17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#125)                                      COMP_LOOP:COMP_LOOP:and#125.itm#2                          17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)#5                                        operator+<64,false>:acc.cse#6.sva:mx0w0                    17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:nor#21)                                       COMP_LOOP:COMP_LOOP:nor#21.itm#2                           17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#149)                                      COMP_LOOP:COMP_LOOP:and#149.itm#2                          17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#151)                                      COMP_LOOP:COMP_LOOP:and#151.itm#2                          17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#152)                                      COMP_LOOP:COMP_LOOP:and#152.itm#2                          17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#153)                                      COMP_LOOP:COMP_LOOP:and#153.itm#2                          17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#9.psp)                                              COMP_LOOP:acc#9.itm                                        18.6600  1.3400          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)#6                                        operator+<64,false>:acc.cse#7.sva:mx0w0                    17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:nor#25)                                       COMP_LOOP:COMP_LOOP:nor#25.itm#2                           17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#177)                                      COMP_LOOP:COMP_LOOP:and#177.itm#2                          17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#179)                                      COMP_LOOP:COMP_LOOP:and#179.itm#2                          17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#180)                                      COMP_LOOP:COMP_LOOP:and#180.itm#2                          17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#181)                                      COMP_LOOP:COMP_LOOP:and#181.itm#2                          17.0750  2.9250          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc)#3                                                  COMP_LOOP:slc(z.out#3)(9-0).itm                             5.9205 14.0795          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)#7                                        operator+<64,false>:acc.cse.sva:mx0w0                      13.4200  6.5800          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:nor#29)                                       COMP_LOOP:COMP_LOOP:nor#29.itm#2                           13.4200  6.5800          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#205)                                      COMP_LOOP:COMP_LOOP:and#205.itm#2                          13.4200  6.5800          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#207)                                      COMP_LOOP:COMP_LOOP:and#207.itm#2                          13.4200  6.5800          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#208)                                      COMP_LOOP:COMP_LOOP:and#208.itm#2                          13.4200  6.5800          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#209)                                      COMP_LOOP:COMP_LOOP:and#209.itm#2                          13.4200  6.5800          
      inPlaceNTT_DIF:core/reg(operator<<64,false>:slc(operator<<64,false>:acc#1)(60))           operator><64,false>#1:mux1h.itm                            14.4550  5.5450          
      inPlaceNTT_DIF:core/reg(tmp#1.lpi#4.dfm)                                                  COMP_LOOP:mux1h#159.itm                                    15.2000  4.8000          
      inPlaceNTT_DIF:core/reg(modExp_dev:exp#1.sva(2:0))                                        COMP_LOOP:or#2.itm                                         12.9550  7.0450          
      inPlaceNTT_DIF:core/reg(modExp_dev:exp#1.sva(63:9))                                       COMP_LOOP:COMP_LOOP:and.itm                                14.4550  5.5450          
      inPlaceNTT_DIF:core:wait_dp/reg(modExp_dev:while:rem:cmp.z.oreg)                          modExp_dev:while:rem:cmp.z                                  3.0035 16.9965          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(0).wadr                                         16.3500  3.6500          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(0).d                                            19.1800  0.8200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(0).we                                           17.2100  2.7900          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(0).radr                                         15.6700  4.3300          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy(0)(0).lz                                    19.6800  0.3200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(1).wadr                                         16.3500  3.6500          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(1).d                                            19.1800  0.8200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(1).we                                           17.2100  2.7900          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(1).radr                                         15.6700  4.3300          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy(0)(1).lz                                    19.6800  0.3200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(2).wadr                                         16.3500  3.6500          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(2).d                                            19.1800  0.8200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(2).we                                           17.2100  2.7900          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(2).radr                                         15.6700  4.3300          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy(0)(2).lz                                    19.6800  0.3200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(3).wadr                                         16.3500  3.6500          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(3).d                                            19.1800  0.8200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(3).we                                           17.2100  2.7900          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(3).radr                                         15.6700  4.3300          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy(0)(3).lz                                    19.6800  0.3200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(4).wadr                                         16.3500  3.6500          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(4).d                                            19.1800  0.8200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(4).we                                           17.2100  2.7900          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(4).radr                                         15.6700  4.3300          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy(0)(4).lz                                    19.6800  0.3200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(5).wadr                                         16.3500  3.6500          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(5).d                                            19.1800  0.8200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(5).we                                           17.2100  2.7900          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(5).radr                                         15.6700  4.3300          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy(0)(5).lz                                    19.6800  0.3200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(6).wadr                                         16.3500  3.6500          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(6).d                                            19.1800  0.8200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(6).we                                           17.2100  2.7900          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(6).radr                                         15.6700  4.3300          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy(0)(6).lz                                    19.6800  0.3200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(7).wadr                                         16.3500  3.6500          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(7).d                                            19.1800  0.8200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(7).we                                           17.2100  2.7900          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(7).radr                                         15.6700  4.3300          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy(0)(7).lz                                    19.6800  0.3200          
      inPlaceNTT_DIF                                                                            p:rsc.triosy.lz                                            19.6800  0.3200          
      inPlaceNTT_DIF                                                                            r:rsc.triosy.lz                                            19.6800  0.3200          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         8     1 
    -                                                         7     1 
    -                                                        65     1 
    -                                                        64     5 
    -                                                        61     1 
    -                                                        11     1 
    -                                                        10    19 
    and                                                               
    -                                                         6     2 
    -                                                        55     1 
    -                                                         3     1 
    -                                                        10     1 
    -                                                         1   502 
    div                                                               
    -                                                        64     1 
    lshift                                                            
    -                                                        10     1 
    modulo_dev_107f1ede69116d06f358330a1eb5366d61ff                   
    -                                                        64     1 
    mul                                                               
    -                                                        64     1 
    mux                                                               
    -                                                         9     2 
    -                                                         7     1 
    -                                                        64     5 
    -                                                         6     1 
    -                                                         4     1 
    -                                                        10     3 
    -                                                         1   503 
    mux1h                                                             
    -                                                         7     2 
    -                                                        64     8 
    -                                                         6     3 
    -                                                         3     1 
    -                                                         1    10 
    nand                                                              
    -                                                         6     1 
    -                                                         1    60 
    nor                                                               
    -                                                         1   367 
    not                                                               
    -                                                         9     2 
    -                                                         7     1 
    -                                                        64     3 
    -                                                         6     1 
    -                                                         1   816 
    or                                                                
    -                                                         9     1 
    -                                                         3     1 
    -                                                        10     1 
    -                                                         1   328 
    read_port                                                         
    -                                                        64     2 
    read_sync                                                         
    -                                                         0    10 
    reg                                                               
    -                                                         9     2 
    -                                                         8     1 
    -                                                        64    10 
    -                                                         6     2 
    -                                                        55     1 
    -                                                         4     1 
    -                                                         3     1 
    -                                                        10    15 
    -                                                         1    51 
    rem                                                               
    -                                                        64     1 
    xor                                                               
    -                                                         1     7 
    
  End of Report
