
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Wed Mar 15 22:23:24 2023
Host:		ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ../syn/fullchip.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed Mar 15 22:24:39 2023
viaInitial ends at Wed Mar 15 22:24:39 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.05min, real=0.05min, mem=30.0M, fe_cpu=0.50min, fe_real=1.30min, fe_mem=743.3M) ***
#% Begin Load netlist data ... (date=03/15 22:24:42, mem=511.8M)
*** Begin netlist parsing (mem=743.3M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../syn/fullchip.out.v'

*** Memory Usage v#1 (Current mem = 778.316M, initial mem = 291.785M) ***
*** End netlist parsing (cpu=0:00:00.6, real=0:00:01.0, mem=778.3M) ***
#% End Load netlist data ... (date=03/15 22:24:43, total cpu=0:00:00.6, real=0:00:01.0, peak res=558.3M, current mem=558.3M)
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 2310 modules.
** info: there are 63453 stdCell insts.

*** Memory Usage v#1 (Current mem = 862.742M, initial mem = 291.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:00:32.1, real=0:01:20, peak res=814.8M, current mem=814.8M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk1' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 13).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk2' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 13).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk1' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 16).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk2' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 16).

INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 4 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=859.1M, current mem=859.1M)
Current (total cpu=0:00:32.3, real=0:01:20, peak res=859.1M, current mem=859.1M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLNL-330            4  set_input_delay on clock root '%s' is no...
*** Message Summary: 1637 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> createPlaceBlockage -box {10 300 120 460}
<CMD> createPlaceBlockage -box {180 20 550 120}
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
63453 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
63453 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
#% Begin addRing (date=03/15 22:24:45, mem=864.0M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1095.1M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/15 22:24:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=866.3M, current mem=866.3M)
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -number_of_sets 20 -spacing 6 -layer M4 -width 2 -nets { VSS VDD }
#% Begin addStripe (date=03/15 22:24:45, mem=866.3M)

Initialize fgc environment(mem: 1096.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1096.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1096.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1096.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1096.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1096.1M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1096.1M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1096.1M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1096.1M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1096.1M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1096.1M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1096.1M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1096.1M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1096.1M)
Stripe generation is complete.
vias are now being generated.
addStripe created 40 wires.
ViaGen created 240 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       80       |        0       |
|  VIA2  |       80       |        0       |
|  VIA3  |       80       |        0       |
|   M4   |       40       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/15 22:24:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=868.4M, current mem=868.4M)
<CMD> sroute
#% Begin sroute (date=03/15 22:24:45, mem=868.4M)
*** Begin SPECIAL ROUTE on Wed Mar 15 22:24:45 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-04.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2116.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 202 used
Read in 202 components
  202 core components: 202 unplaced, 0 placed, 0 fixed
Read in 536 logical pins
Read in 1 blockages
Read in 536 nets
Read in 2 special nets, 2 routed
Read in 404 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 954
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 477
End power routing: cpu: 0:00:02, real: 0:00:02, peak: 2145.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 1431 wires.
ViaGen created 24310 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |      1431      |       NA       |
|  VIA1  |      8606      |        0       |
|  VIA2  |      7852      |        0       |
|  VIA3  |      7852      |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/15 22:24:47, total cpu=0:00:02.1, real=0:00:02.0, peak res=905.8M, current mem=887.9M)
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1207.84 CPU=0:00:00.3 REAL=0:00:01.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1217.54)
Total number of fetched objects 65353
End delay calculation. (MEM=1332.43 CPU=0:00:07.3 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1305.36 CPU=0:00:09.1 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:12.6 real=0:00:12.0 totSessionCpu=0:00:50.5 mem=1305.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.019  | -0.019  |  0.341  |  0.013  |
|           TNS (ns):| -1.543  | -1.543  |  0.000  |  0.000  |
|    Violating Paths:|   557   |   557   |    0    |    0    |
|          All Paths:|  37201  |  36604  |   24    |  7282   |
+--------------------+---------+---------+---------+---------+

Density: 55.363%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 17.41 sec
Total Real time: 17.0 sec
Total Memory Usage: 1248.832031 Mbytes
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.2 -pin {clk1 clk2 {gate_col[0]} {gate_col[1]} {gate_col[2]} {inst1[0]} {inst1[1]} {inst1[2]} {inst1[3]} {inst1[4]} {inst1[5]} {inst1[6]} {inst1[7]} {inst1[8]} {inst1[9]} {inst1[10]} {inst1[11]} {inst1[12]} {inst1[13]} {inst1[14]} {inst1[15]} {inst1[16]} {inst1[17]} {inst1[18]} {inst1[19]} {inst1[20]} {inst1[21]} {inst1[22]} {inst1[23]} {inst1[24]} {inst1[25]} {inst1[26]} {inst1[27]} {inst1[28]} {inst2[0]} {inst2[1]} {inst2[2]} {inst2[3]} {inst2[4]} {inst2[5]} {inst2[6]} {inst2[7]} {inst2[8]} {inst2[9]} {inst2[10]} {inst2[11]} {inst2[12]} {inst2[13]} {inst2[14]} {inst2[15]} {inst2[16]} {inst2[17]} {inst2[18]} {inst2[19]} {inst2[20]} {inst2[21]} {inst2[22]} {inst2[23]} {inst2[24]} {inst2[25]} {inst2[26]} {inst2[27]} {inst2[28]} {mem_in1[0]} {mem_in1[1]} {mem_in1[2]} {mem_in1[3]} {mem_in1[4]} {mem_in1[5]} {mem_in1[6]} {mem_in1[7]} {mem_in1[8]} {mem_in1[9]} {mem_in1[10]} {mem_in1[11]} {mem_in1[12]} {mem_in1[13]} {mem_in1[14]} {mem_in1[15]} {mem_in1[16]} {mem_in1[17]} {mem_in1[18]} {mem_in1[19]} {mem_in1[20]} {mem_in1[21]} {mem_in1[22]} {mem_in1[23]} {mem_in1[24]} {mem_in1[25]} {mem_in1[26]} {mem_in1[27]} {mem_in1[28]} {mem_in1[29]} {mem_in1[30]} {mem_in1[31]} {mem_in2[0]} {mem_in2[1]} {mem_in2[2]} {mem_in2[3]} {mem_in2[4]} {mem_in2[5]} {mem_in2[6]} {mem_in2[7]} {mem_in2[8]} {mem_in2[9]} {mem_in2[10]} {mem_in2[11]} {mem_in2[12]} {mem_in2[13]} {mem_in2[14]} {mem_in2[15]} {mem_in2[16]} {mem_in2[17]} {mem_in2[18]} {mem_in2[19]} {mem_in2[20]} {mem_in2[21]} {mem_in2[22]} {mem_in2[23]} {mem_in2[24]} {mem_in2[25]} {mem_in2[26]} {mem_in2[27]} {mem_in2[28]} {mem_in2[29]} {mem_in2[30]} {mem_in2[31]} {num_inputs[0]} {num_inputs[1]} {num_inputs[2]} {num_inputs[3]} {num_inputs[4]} override_rd override_wr reset1 reset2}
Successfully spread [136] pins.
editPin : finished (cpu = 0:00:01.2 real = 0:00:01.0, mem = 1287.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType center -spacing 0.4 -pin {{pmem_out1[0]} {pmem_out1[1]} {pmem_out1[2]} {pmem_out1[3]} {pmem_out1[4]} {pmem_out1[5]} {pmem_out1[6]} {pmem_out1[7]} {pmem_out1[8]} {pmem_out1[9]} {pmem_out1[10]} {pmem_out1[11]} {pmem_out1[12]} {pmem_out1[13]} {pmem_out1[14]} {pmem_out1[15]} {pmem_out1[16]} {pmem_out1[17]} {pmem_out1[18]} {pmem_out1[19]} {pmem_out1[20]} {pmem_out1[21]} {pmem_out1[22]} {pmem_out1[23]} {pmem_out1[24]} {pmem_out1[25]} {pmem_out1[26]} {pmem_out1[27]} {pmem_out1[28]} {pmem_out1[29]} {pmem_out1[30]} {pmem_out1[31]} {pmem_out1[32]} {pmem_out1[33]} {pmem_out1[34]} {pmem_out1[35]} {pmem_out1[36]} {pmem_out1[37]} {pmem_out1[38]} {pmem_out1[39]} {pmem_out1[40]} {pmem_out1[41]} {pmem_out1[42]} {pmem_out1[43]} {pmem_out1[44]} {pmem_out1[45]} {pmem_out1[46]} {pmem_out1[47]} {pmem_out1[48]} {pmem_out1[49]} {pmem_out1[50]} {pmem_out1[51]} {pmem_out1[52]} {pmem_out1[53]} {pmem_out1[54]} {pmem_out1[55]} {pmem_out1[56]} {pmem_out1[57]} {pmem_out1[58]} {pmem_out1[59]} {pmem_out1[60]} {pmem_out1[61]} {pmem_out1[62]} {pmem_out1[63]} {pmem_out1[64]} {pmem_out1[65]} {pmem_out1[66]} {pmem_out1[67]} {pmem_out1[68]} {pmem_out1[69]} {pmem_out1[70]} {pmem_out1[71]} {pmem_out1[72]} {pmem_out1[73]} {pmem_out1[74]} {pmem_out1[75]} {pmem_out1[76]} {pmem_out1[77]} {pmem_out1[78]} {pmem_out1[79]} {pmem_out1[80]} {pmem_out1[81]} {pmem_out1[82]} {pmem_out1[83]} {pmem_out1[84]} {pmem_out1[85]} {pmem_out1[86]} {pmem_out1[87]} {pmem_out1[88]} {pmem_out1[89]} {pmem_out1[90]} {pmem_out1[91]} {pmem_out1[92]} {pmem_out1[93]} {pmem_out1[94]} {pmem_out1[95]} {pmem_out1[96]} {pmem_out1[97]} {pmem_out1[98]} {pmem_out1[99]} {pmem_out1[100]} {pmem_out1[101]} {pmem_out1[102]} {pmem_out1[103]} {pmem_out1[104]} {pmem_out1[105]} {pmem_out1[106]} {pmem_out1[107]} {pmem_out1[108]} {pmem_out1[109]} {pmem_out1[110]} {pmem_out1[111]} {pmem_out1[112]} {pmem_out1[113]} {pmem_out1[114]} {pmem_out1[115]} {pmem_out1[116]} {pmem_out1[117]} {pmem_out1[118]} {pmem_out1[119]} {pmem_out1[120]} {pmem_out1[121]} {pmem_out1[122]} {pmem_out1[123]} {pmem_out1[124]} {pmem_out1[125]} {pmem_out1[126]} {pmem_out1[127]} {pmem_out1[128]} {pmem_out1[129]} {pmem_out1[130]} {pmem_out1[131]} {pmem_out1[132]} {pmem_out1[133]} {pmem_out1[134]} {pmem_out1[135]} {pmem_out1[136]} {pmem_out1[137]} {pmem_out1[138]} {pmem_out1[139]} {pmem_out1[140]} {pmem_out1[141]} {pmem_out1[142]} {pmem_out1[143]} {pmem_out1[144]} {pmem_out1[145]} {pmem_out1[146]} {pmem_out1[147]} {pmem_out1[148]} {pmem_out1[149]} {pmem_out1[150]} {pmem_out1[151]} {pmem_out1[152]} {pmem_out1[153]} {pmem_out1[154]} {pmem_out1[155]} {pmem_out1[156]} {pmem_out1[157]} {pmem_out1[158]} {pmem_out1[159]} {pmem_out1[160]} {pmem_out1[161]} {pmem_out1[162]} {pmem_out1[163]} {pmem_out1[164]} {pmem_out1[165]} {pmem_out1[166]} {pmem_out1[167]} {pmem_out1[168]} {pmem_out1[169]} {pmem_out1[170]} {pmem_out1[171]} {pmem_out1[172]} {pmem_out1[173]} {pmem_out1[174]} {pmem_out1[175]} {pmem_out1[176]} {pmem_out1[177]} {pmem_out1[178]} {pmem_out1[179]} {pmem_out1[180]} {pmem_out1[181]} {pmem_out1[182]} {pmem_out1[183]} {pmem_out1[184]} {pmem_out1[185]} {pmem_out1[186]} {pmem_out1[187]} {pmem_out1[188]} {pmem_out1[189]} {pmem_out1[190]} {pmem_out1[191]} {pmem_out2[0]} {pmem_out2[1]} {pmem_out2[2]} {pmem_out2[3]} {pmem_out2[4]} {pmem_out2[5]} {pmem_out2[6]} {pmem_out2[7]} {pmem_out2[8]} {pmem_out2[9]} {pmem_out2[10]} {pmem_out2[11]} {pmem_out2[12]} {pmem_out2[13]} {pmem_out2[14]} {pmem_out2[15]} {pmem_out2[16]} {pmem_out2[17]} {pmem_out2[18]} {pmem_out2[19]} {pmem_out2[20]} {pmem_out2[21]} {pmem_out2[22]} {pmem_out2[23]} {pmem_out2[24]} {pmem_out2[25]} {pmem_out2[26]} {pmem_out2[27]} {pmem_out2[28]} {pmem_out2[29]} {pmem_out2[30]} {pmem_out2[31]} {pmem_out2[32]} {pmem_out2[33]} {pmem_out2[34]} {pmem_out2[35]} {pmem_out2[36]} {pmem_out2[37]} {pmem_out2[38]} {pmem_out2[39]} {pmem_out2[40]} {pmem_out2[41]} {pmem_out2[42]} {pmem_out2[43]} {pmem_out2[44]} {pmem_out2[45]} {pmem_out2[46]} {pmem_out2[47]} {pmem_out2[48]} {pmem_out2[49]} {pmem_out2[50]} {pmem_out2[51]} {pmem_out2[52]} {pmem_out2[53]} {pmem_out2[54]} {pmem_out2[55]} {pmem_out2[56]} {pmem_out2[57]} {pmem_out2[58]} {pmem_out2[59]} {pmem_out2[60]} {pmem_out2[61]} {pmem_out2[62]} {pmem_out2[63]} {pmem_out2[64]} {pmem_out2[65]} {pmem_out2[66]} {pmem_out2[67]} {pmem_out2[68]} {pmem_out2[69]} {pmem_out2[70]} {pmem_out2[71]} {pmem_out2[72]} {pmem_out2[73]} {pmem_out2[74]} {pmem_out2[75]} {pmem_out2[76]} {pmem_out2[77]} {pmem_out2[78]} {pmem_out2[79]} {pmem_out2[80]} {pmem_out2[81]} {pmem_out2[82]} {pmem_out2[83]} {pmem_out2[84]} {pmem_out2[85]} {pmem_out2[86]} {pmem_out2[87]} {pmem_out2[88]} {pmem_out2[89]} {pmem_out2[90]} {pmem_out2[91]} {pmem_out2[92]} {pmem_out2[93]} {pmem_out2[94]} {pmem_out2[95]} {pmem_out2[96]} {pmem_out2[97]} {pmem_out2[98]} {pmem_out2[99]} {pmem_out2[100]} {pmem_out2[101]} {pmem_out2[102]} {pmem_out2[103]} {pmem_out2[104]} {pmem_out2[105]} {pmem_out2[106]} {pmem_out2[107]} {pmem_out2[108]} {pmem_out2[109]} {pmem_out2[110]} {pmem_out2[111]} {pmem_out2[112]} {pmem_out2[113]} {pmem_out2[114]} {pmem_out2[115]} {pmem_out2[116]} {pmem_out2[117]} {pmem_out2[118]} {pmem_out2[119]} {pmem_out2[120]} {pmem_out2[121]} {pmem_out2[122]} {pmem_out2[123]} {pmem_out2[124]} {pmem_out2[125]} {pmem_out2[126]} {pmem_out2[127]} {pmem_out2[128]} {pmem_out2[129]} {pmem_out2[130]} {pmem_out2[131]} {pmem_out2[132]} {pmem_out2[133]} {pmem_out2[134]} {pmem_out2[135]} {pmem_out2[136]} {pmem_out2[137]} {pmem_out2[138]} {pmem_out2[139]} {pmem_out2[140]} {pmem_out2[141]} {pmem_out2[142]} {pmem_out2[143]} {pmem_out2[144]} {pmem_out2[145]} {pmem_out2[146]} {pmem_out2[147]} {pmem_out2[148]} {pmem_out2[149]} {pmem_out2[150]} {pmem_out2[151]} {pmem_out2[152]} {pmem_out2[153]} {pmem_out2[154]} {pmem_out2[155]} {pmem_out2[156]} {pmem_out2[157]} {pmem_out2[158]} {pmem_out2[159]} {pmem_out2[160]} {pmem_out2[161]} {pmem_out2[162]} {pmem_out2[163]} {pmem_out2[164]} {pmem_out2[165]} {pmem_out2[166]} {pmem_out2[167]} {pmem_out2[168]} {pmem_out2[169]} {pmem_out2[170]} {pmem_out2[171]} {pmem_out2[172]} {pmem_out2[173]} {pmem_out2[174]} {pmem_out2[175]} {pmem_out2[176]} {pmem_out2[177]} {pmem_out2[178]} {pmem_out2[179]} {pmem_out2[180]} {pmem_out2[181]} {pmem_out2[182]} {pmem_out2[183]} {pmem_out2[184]} {pmem_out2[185]} {pmem_out2[186]} {pmem_out2[187]} {pmem_out2[188]} {pmem_out2[189]} {pmem_out2[190]} {pmem_out2[191]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
Successfully spread [400] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:01.0, mem = 1287.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/15 22:25:06, mem=1008.7M)
% Begin Save ccopt configuration ... (date=03/15 22:25:06, mem=1011.7M)
% End Save ccopt configuration ... (date=03/15 22:25:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1012.5M, current mem=1012.5M)
% Begin Save netlist data ... (date=03/15 22:25:06, mem=1012.5M)
Writing Binary DB to floorplan.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/15 22:25:06, total cpu=0:00:00.2, real=0:00:00.0, peak res=1013.2M, current mem=1013.2M)
Saving congestion map file floorplan.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/15 22:25:06, mem=1014.8M)
Saving AAE Data ...
% End Save AAE data ... (date=03/15 22:25:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1014.8M, current mem=1014.8M)
% Begin Save clock tree data ... (date=03/15 22:25:06, mem=1015.2M)
% End Save clock tree data ... (date=03/15 22:25:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1015.2M, current mem=1015.2M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/15 22:25:07, mem=1014.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/15 22:25:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1015.0M, current mem=1015.0M)
Saving PG file floorplan.enc.dat.tmp/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1285.9M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/15 22:25:07, mem=1015.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/15 22:25:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1015.5M, current mem=1015.5M)
% Begin Save routing data ... (date=03/15 22:25:07, mem=1015.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1286.9M) ***
% End Save routing data ... (date=03/15 22:25:08, total cpu=0:00:00.1, real=0:00:01.0, peak res=1015.9M, current mem=1015.9M)
Saving property file floorplan.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1289.9M) ***
% Begin Save power constraints data ... (date=03/15 22:25:08, mem=1016.3M)
% End Save power constraints data ... (date=03/15 22:25:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1016.4M, current mem=1016.4M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/15 22:25:10, total cpu=0:00:02.4, real=0:00:04.0, peak res=1019.6M, current mem=1019.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 1211 instances (buffers/inverters) removed
*       :      1 instance  of type 'INVD8' removed
*       :      1 instance  of type 'INVD6' removed
*       :      2 instances of type 'INVD4' removed
*       :      1 instance  of type 'INVD3' removed
*       :     15 instances of type 'INVD2' removed
*       :    127 instances of type 'INVD1' removed
*       :    200 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND6' removed
*       :      1 instance  of type 'CKND4' removed
*       :      2 instances of type 'CKND3' removed
*       :      7 instances of type 'CKND2' removed
*       :      4 instances of type 'CKBD8' removed
*       :      1 instance  of type 'CKBD6' removed
*       :     13 instances of type 'CKBD4' removed
*       :      1 instance  of type 'CKBD3' removed
*       :     48 instances of type 'CKBD2' removed
*       :    189 instances of type 'CKBD1' removed
*       :      3 instances of type 'BUFFD8' removed
*       :     28 instances of type 'BUFFD6' removed
*       :      6 instances of type 'BUFFD4' removed
*       :     33 instances of type 'BUFFD3' removed
*       :    238 instances of type 'BUFFD2' removed
*       :      1 instance  of type 'BUFFD16' removed
*       :      3 instances of type 'BUFFD12' removed
*       :    237 instances of type 'BUFFD1' removed
*       :     48 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:03.8) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk2(1000MHz) clk1(1000MHz) 
Starting Levelizing
2023-Mar-15 22:25:20 (2023-Mar-16 05:25:20 GMT)
2023-Mar-15 22:25:20 (2023-Mar-16 05:25:20 GMT): 10%
2023-Mar-15 22:25:20 (2023-Mar-16 05:25:20 GMT): 20%
2023-Mar-15 22:25:20 (2023-Mar-16 05:25:20 GMT): 30%
2023-Mar-15 22:25:20 (2023-Mar-16 05:25:20 GMT): 40%
2023-Mar-15 22:25:20 (2023-Mar-16 05:25:20 GMT): 50%
2023-Mar-15 22:25:20 (2023-Mar-16 05:25:20 GMT): 60%
2023-Mar-15 22:25:20 (2023-Mar-16 05:25:20 GMT): 70%
2023-Mar-15 22:25:20 (2023-Mar-16 05:25:20 GMT): 80%
2023-Mar-15 22:25:20 (2023-Mar-16 05:25:20 GMT): 90%

Finished Levelizing
2023-Mar-15 22:25:21 (2023-Mar-16 05:25:21 GMT)

Starting Activity Propagation
2023-Mar-15 22:25:21 (2023-Mar-16 05:25:21 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-15 22:25:21 (2023-Mar-16 05:25:21 GMT): 10%
2023-Mar-15 22:25:22 (2023-Mar-16 05:25:22 GMT): 20%

Finished Activity Propagation
2023-Mar-15 22:25:23 (2023-Mar-16 05:25:23 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 48614 (75.9%) nets
3		: 8557 (13.4%) nets
4     -	14	: 5490 (8.6%) nets
15    -	39	: 1151 (1.8%) nets
40    -	79	: 66 (0.1%) nets
80    -	159	: 91 (0.1%) nets
160   -	319	: 90 (0.1%) nets
320   -	639	: 8 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 2 (0.0%) nets
2560  -	5119	: 4 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=62274 (0 fixed + 62274 movable) #buf cell=0 #inv cell=3929 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=64073 #term=231509 #term/net=3.61, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=530
stdCell: 62274 single + 0 double + 0 multi
Total standard cell length = 158.1320 (mm), area = 0.2846 (mm^2)
Average module density = 0.553.
Density for the design = 0.553.
       = stdcell_area 790660 sites (284638 um^2) / alloc_area 1429674 sites (514682 um^2).
Pin Density = 0.1454.
            = total # of pins 231509 / total area 1592640.
=== lastAutoLevel = 10 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.160e+05 (1.34e+05 2.82e+05)
              Est.  stn bbox = 4.407e+05 (1.48e+05 2.93e+05)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 1490.9M
Iteration  2: Total net bbox = 4.160e+05 (1.34e+05 2.82e+05)
              Est.  stn bbox = 4.407e+05 (1.48e+05 2.93e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1490.9M
*** Finished SKP initialization (cpu=0:00:17.7, real=0:00:17.0)***
Iteration  3: Total net bbox = 3.803e+05 (1.27e+05 2.53e+05)
              Est.  stn bbox = 4.936e+05 (1.83e+05 3.11e+05)
              cpu = 0:00:27.6 real = 0:00:27.0 mem = 1833.7M
Iteration  4: Total net bbox = 5.560e+05 (2.29e+05 3.27e+05)
              Est.  stn bbox = 6.969e+05 (2.91e+05 4.06e+05)
              cpu = 0:00:29.1 real = 0:00:29.0 mem = 1981.8M
Iteration  5: Total net bbox = 5.560e+05 (2.29e+05 3.27e+05)
              Est.  stn bbox = 6.969e+05 (2.91e+05 4.06e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1981.8M
Iteration  6: Total net bbox = 6.515e+05 (2.97e+05 3.55e+05)
              Est.  stn bbox = 9.003e+05 (4.26e+05 4.74e+05)
              cpu = 0:00:30.0 real = 0:00:30.0 mem = 1845.1M
Iteration  7: Total net bbox = 6.934e+05 (3.36e+05 3.58e+05)
              Est.  stn bbox = 9.422e+05 (4.65e+05 4.77e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1845.1M
Iteration  8: Total net bbox = 6.934e+05 (3.36e+05 3.58e+05)
              Est.  stn bbox = 9.422e+05 (4.65e+05 4.77e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1845.1M
Iteration  9: Total net bbox = 7.561e+05 (3.64e+05 3.92e+05)
              Est.  stn bbox = 1.036e+06 (5.11e+05 5.25e+05)
              cpu = 0:01:05 real = 0:01:04 mem = 1814.8M
Iteration 10: Total net bbox = 7.561e+05 (3.64e+05 3.92e+05)
              Est.  stn bbox = 1.036e+06 (5.11e+05 5.25e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1814.8M
Iteration 11: Total net bbox = 7.778e+05 (3.78e+05 4.00e+05)
              Est.  stn bbox = 1.067e+06 (5.29e+05 5.38e+05)
              cpu = 0:01:00 real = 0:01:01 mem = 1812.7M
Iteration 12: Total net bbox = 7.778e+05 (3.78e+05 4.00e+05)
              Est.  stn bbox = 1.067e+06 (5.29e+05 5.38e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1812.7M
Iteration 13: Total net bbox = 8.241e+05 (4.01e+05 4.23e+05)
              Est.  stn bbox = 1.118e+06 (5.55e+05 5.64e+05)
              cpu = 0:01:44 real = 0:01:44 mem = 1819.5M
Iteration 14: Total net bbox = 8.241e+05 (4.01e+05 4.23e+05)
              Est.  stn bbox = 1.118e+06 (5.55e+05 5.64e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1819.5M
Iteration 15: Total net bbox = 8.741e+05 (4.14e+05 4.60e+05)
              Est.  stn bbox = 1.158e+06 (5.60e+05 5.98e+05)
              cpu = 0:01:50 real = 0:01:49 mem = 1848.2M
Iteration 16: Total net bbox = 8.741e+05 (4.14e+05 4.60e+05)
              Est.  stn bbox = 1.158e+06 (5.60e+05 5.98e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1848.2M
Iteration 17: Total net bbox = 8.741e+05 (4.14e+05 4.60e+05)
              Est.  stn bbox = 1.158e+06 (5.60e+05 5.98e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1848.2M
Finished Global Placement (cpu=0:07:10, real=0:07:11, mem=1848.2M)
0 delay mode for cte disabled.
Info: 24 clock gating cells identified, 24 (on average) moved 192/8
net ignore based on current view = 0
*** Starting refinePlace (0:08:22 mem=1848.2M) ***
Total net bbox length = 8.741e+05 (4.140e+05 4.601e+05) (ext = 9.361e+04)
Move report: Detail placement moves 62274 insts, mean move: 1.20 um, max move: 49.02 um
	Max move on inst (core_instance_2/icg_pmem_instance/U3): (543.13, 428.09) --> (494.60, 427.60)
	Runtime: CPU: 0:00:13.5 REAL: 0:00:14.0 MEM: 1848.2MB
Summary Report:
Instances move: 62274 (out of 62274 movable)
Instances flipped: 0
Mean displacement: 1.20 um
Max displacement: 49.02 um (Instance: core_instance_2/icg_pmem_instance/U3) (543.126, 428.089) -> (494.6, 427.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
Total net bbox length = 8.369e+05 (3.726e+05 4.643e+05) (ext = 9.348e+04)
Runtime: CPU: 0:00:13.6 REAL: 0:00:14.0 MEM: 1848.2MB
*** Finished refinePlace (0:08:36 mem=1848.2M) ***
*** Finished Initial Placement (cpu=0:07:25, real=0:07:26, mem=1842.1M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1842.07 MB )
[NR-eGR] Read 40466 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1842.07 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 40466
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=64073  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 64073 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 64073 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.124572e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       176( 0.10%)        30( 0.02%)        18( 0.01%)   ( 0.12%) 
[NR-eGR]      M3  (3)         4( 0.00%)         3( 0.00%)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         7( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              187( 0.01%)        34( 0.00%)        20( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.99 seconds, mem = 1842.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 230979
[NR-eGR]     M2  (2V) length: 4.879406e+05um, number of vias: 348643
[NR-eGR]     M3  (3H) length: 4.951170e+05um, number of vias: 8947
[NR-eGR]     M4  (4V) length: 1.271965e+05um, number of vias: 1680
[NR-eGR]     M5  (5H) length: 3.949400e+04um, number of vias: 504
[NR-eGR]     M6  (6V) length: 1.418500e+04um, number of vias: 28
[NR-eGR]     M7  (7H) length: 1.171900e+03um, number of vias: 28
[NR-eGR]     M8  (8V) length: 9.612000e+02um, number of vias: 0
[NR-eGR] Total length: 1.166066e+06um, number of vias: 590809
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.356440e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.59 seconds, mem = 1598.1M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:03.6, real=0:00:03.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 7:44, real = 0: 7:44, mem = 1584.1M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1255.9M, totSessionCpu=0:08:41 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 1335.8M, totSessionCpu=0:08:49 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1653.56 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1683.94 MB )
[NR-eGR] Read 40466 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1683.94 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 40466
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=64073  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 64073 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 64073 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.139332e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       190( 0.10%)        38( 0.02%)         8( 0.00%)   ( 0.13%) 
[NR-eGR]      M3  (3)         6( 0.00%)         3( 0.00%)         2( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)         7( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              203( 0.02%)        42( 0.00%)        10( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 230979
[NR-eGR]     M2  (2V) length: 4.925225e+05um, number of vias: 347938
[NR-eGR]     M3  (3H) length: 5.020092e+05um, number of vias: 9337
[NR-eGR]     M4  (4V) length: 1.298908e+05um, number of vias: 1918
[NR-eGR]     M5  (5H) length: 4.066220e+04um, number of vias: 544
[NR-eGR]     M6  (6V) length: 1.395660e+04um, number of vias: 30
[NR-eGR]     M7  (7H) length: 1.332100e+03um, number of vias: 34
[NR-eGR]     M8  (8V) length: 1.107400e+03um, number of vias: 0
[NR-eGR] Total length: 1.181481e+06um, number of vias: 590780
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.761220e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.37 sec, Real: 3.37 sec, Curr Mem: 1708.58 MB )
Extraction called for design 'fullchip' of instances=62274 and nets=64239 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1692.578M)
** Profile ** Start :  cpu=0:00:00.0, mem=1692.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=1698.7M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1727.35)
Total number of fetched objects 64174
End delay calculation. (MEM=1794.55 CPU=0:00:09.2 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1794.55 CPU=0:00:12.0 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.7 real=0:00:16.0 totSessionCpu=0:09:09 mem=1794.6M)
** Profile ** Overall slacks :  cpu=0:00:16.2, mem=1794.6M
** Profile ** DRVs :  cpu=0:00:01.8, mem=1794.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -15.770 |
|           TNS (ns):|-1.2e+05 |
|    Violating Paths:|  26746  |
|          All Paths:|  37201  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    511 (511)     |   -0.777   |    535 (535)     |
|   max_tran     |   5268 (43960)   |  -22.645   |   5268 (44069)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.974%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1794.6M
**optDesign ... cpu = 0:00:31, real = 0:00:30, mem = 1419.9M, totSessionCpu=0:09:12 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1748.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1748.6M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1439.97MB/2893.91MB/1650.89MB)

Begin Processing Timing Window Data for Power Calculation

clk2(1000MHz) clk1(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1439.98MB/2893.91MB/1650.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1439.99MB/2893.91MB/1650.89MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-15 22:33:29 (2023-Mar-16 05:33:29 GMT)
2023-Mar-15 22:33:29 (2023-Mar-16 05:33:29 GMT): 10%
2023-Mar-15 22:33:29 (2023-Mar-16 05:33:29 GMT): 20%
2023-Mar-15 22:33:29 (2023-Mar-16 05:33:29 GMT): 30%
2023-Mar-15 22:33:29 (2023-Mar-16 05:33:29 GMT): 40%
2023-Mar-15 22:33:29 (2023-Mar-16 05:33:29 GMT): 50%
2023-Mar-15 22:33:29 (2023-Mar-16 05:33:29 GMT): 60%
2023-Mar-15 22:33:29 (2023-Mar-16 05:33:29 GMT): 70%
2023-Mar-15 22:33:29 (2023-Mar-16 05:33:29 GMT): 80%
2023-Mar-15 22:33:29 (2023-Mar-16 05:33:29 GMT): 90%

Finished Levelizing
2023-Mar-15 22:33:30 (2023-Mar-16 05:33:30 GMT)

Starting Activity Propagation
2023-Mar-15 22:33:30 (2023-Mar-16 05:33:30 GMT)
2023-Mar-15 22:33:30 (2023-Mar-16 05:33:30 GMT): 10%
2023-Mar-15 22:33:31 (2023-Mar-16 05:33:31 GMT): 20%

Finished Activity Propagation
2023-Mar-15 22:33:32 (2023-Mar-16 05:33:32 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1443.02MB/2896.17MB/1650.89MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-15 22:33:32 (2023-Mar-16 05:33:32 GMT)
 ... Calculating switching power
2023-Mar-15 22:33:32 (2023-Mar-16 05:33:32 GMT): 10%
2023-Mar-15 22:33:32 (2023-Mar-16 05:33:32 GMT): 20%
2023-Mar-15 22:33:32 (2023-Mar-16 05:33:32 GMT): 30%
2023-Mar-15 22:33:33 (2023-Mar-16 05:33:33 GMT): 40%
2023-Mar-15 22:33:33 (2023-Mar-16 05:33:33 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-15 22:33:34 (2023-Mar-16 05:33:34 GMT): 60%
2023-Mar-15 22:33:35 (2023-Mar-16 05:33:35 GMT): 70%
2023-Mar-15 22:33:36 (2023-Mar-16 05:33:36 GMT): 80%
2023-Mar-15 22:33:37 (2023-Mar-16 05:33:37 GMT): 90%

Finished Calculating power
2023-Mar-15 22:33:38 (2023-Mar-16 05:33:38 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1443.36MB/2896.17MB/1650.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1443.36MB/2896.17MB/1650.89MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:10, mem(process/total/peak)=1443.42MB/2896.17MB/1650.89MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1443.43MB/2896.17MB/1650.89MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-15 22:33:38 (2023-Mar-16 05:33:38 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      155.23974363 	   79.6295%
Total Switching Power:      37.89585107 	   19.4385%
Total Leakage Power:         1.81697783 	    0.9320%
Total Power:               194.95257224
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         131.6       7.285       1.189       140.1       71.88
Macro                                  0           0           0           0           0
IO                                     0           0   3.674e-06   3.674e-06   1.885e-06
Combinational                      23.56       30.61      0.6277        54.8       28.11
Clock (Combinational)            0.03133           0   0.0001938     0.03152     0.01617
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              155.2        37.9       1.817         195         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      155.2        37.9       1.817         195         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                             0.01566           0   9.691e-05     0.01576    0.008083
clk1                             0.01567           0   9.691e-05     0.01576    0.008086
-----------------------------------------------------------------------------------------
Total                            0.03133           0   0.0001938     0.03152     0.01617
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance_1/FE_DBTC5_reset1 (CKND2):           0.0768
*              Highest Leakage Power: core_instance_1/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/DP_OP_61J9_123_6222_U67 (CMPE42D1):        0.0002413
*                Total Cap:      3.41036e-10 F
*                Total instances in design: 62274
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=1457.88MB/2908.42MB/1650.89MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -15.770 ns

 145 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          6          0          6
 Combinational            0        139          0        139

 145 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:20.0 real=0:00:20.0 mem=1805.8M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 1407
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1407
Info: 26 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:34.6/0:10:22.4 (0.9), mem = 1805.8M
(I,S,L,T): WC_VIEW: 148.634, 37.5992, 1.79092, 188.024

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.1 (mem :1907.9M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1907.9M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1907.9M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1907.9M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1907.9M)
CPU of: netlist preparation :0:00:00.1 (mem :1907.9M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1907.9M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 148.634, 37.5992, 1.79092, 188.024
*** AreaOpt [finish] : cpu/real = 0:00:07.2/0:00:07.1 (1.0), totSession cpu/real = 0:09:41.8/0:10:29.6 (0.9), mem = 1888.8M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1407
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1407
Begin: GigaOpt high fanout net optimization
Info: 26 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:43.7/0:10:31.5 (0.9), mem = 1831.4M
(I,S,L,T): WC_VIEW: 148.634, 37.5992, 1.79092, 188.024
(I,S,L,T): WC_VIEW: 148.634, 37.5992, 1.79092, 188.024
*** DrvOpt [finish] : cpu/real = 0:00:06.7/0:00:06.7 (1.0), totSession cpu/real = 0:09:50.5/0:10:38.2 (0.9), mem = 1831.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 26 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:50.7/0:10:38.4 (0.9), mem = 1831.4M
(I,S,L,T): WC_VIEW: 148.634, 37.5992, 1.79092, 188.024
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  5929| 52186|   -22.79|   915|   915|    -0.81|     0|     0|     0|     0|   -15.77|-1.20e+05|       0|       0|       0|  54.92|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -6.02|-16912.79|     564|      23|     812|  55.31| 0:00:18.0|  1955.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -6.02|-16912.79|       0|       0|       0|  55.31| 0:00:00.0|  1955.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:20.1 real=0:00:20.0 mem=1955.3M) ***

(I,S,L,T): WC_VIEW: 146.287, 37.7563, 1.81904, 185.862
*** DrvOpt [finish] : cpu/real = 0:00:25.8/0:00:25.7 (1.0), totSession cpu/real = 0:10:16.4/0:11:04.1 (0.9), mem = 1936.2M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:36, real = 0:01:35, mem = 1561.0M, totSessionCpu=0:10:16 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1407
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1407
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 26 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:17.4/0:11:05.2 (0.9), mem = 1895.8M
(I,S,L,T): WC_VIEW: 146.287, 37.7563, 1.81904, 185.862
*info: 26 clock nets excluded
*info: 2 special nets excluded.
*info: 160 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -6.021  TNS Slack -16912.786 
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS    | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -6.021|-16912.786|    55.31%|   0:00:01.0| 1933.5M|   WC_VIEW|  default| core_instance_2/norm_instance/out_reg_19_/D        |
|  -4.299| -7312.923|    55.64%|   0:00:39.0| 2054.7M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_0_/D         |
|  -4.178| -3892.270|    56.24%|   0:00:32.0| 2100.8M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_0_/D         |
|  -4.178| -3892.270|    56.24%|   0:00:03.0| 2100.8M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_0_/D         |
|  -3.670| -1892.169|    56.59%|   0:01:03.0| 2100.8M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_0_/D         |
|  -3.309| -1657.422|    56.79%|   0:00:34.0| 2204.1M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_0_/D         |
|  -3.306| -1506.246|    56.93%|   0:00:17.0| 2204.1M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_0_/D         |
|  -3.306| -1506.246|    56.93%|   0:00:01.0| 2204.1M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_0_/D         |
|  -2.437|  -756.364|    57.16%|   0:00:24.0| 2204.1M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
|  -2.291|  -727.543|    57.24%|   0:00:21.0| 2199.2M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
|  -2.274|  -722.524|    57.28%|   0:00:10.0| 2199.2M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
|  -2.274|  -722.524|    57.28%|   0:00:02.0| 2199.2M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
|  -2.082|  -592.007|    57.45%|   0:00:13.0| 2199.2M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
|  -1.959|  -579.988|    57.51%|   0:00:16.0| 2199.2M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
|  -1.959|  -507.087|    57.53%|   0:00:08.0| 2199.2M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
|  -1.959|  -507.087|    57.53%|   0:00:01.0| 2199.2M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
|  -1.786|  -415.280|    57.63%|   0:00:08.0| 2199.2M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
|  -1.703|  -412.073|    57.65%|   0:00:12.0| 2199.2M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
|  -1.701|  -407.173|    57.67%|   0:00:05.0| 2199.2M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
|  -1.701|  -407.173|    57.67%|   0:00:01.0| 2199.2M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
|  -1.659|  -386.200|    57.72%|   0:00:06.0| 2199.2M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
|  -1.660|  -385.640|    57.73%|   0:00:09.0| 2199.2M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
|  -1.660|  -383.583|    57.74%|   0:00:03.0| 2199.2M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
|  -1.660|  -383.583|    57.74%|   0:00:02.0| 2199.2M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
|  -1.639|  -379.925|    57.78%|   0:00:04.0| 2199.2M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
|  -1.630|  -379.803|    57.78%|   0:00:07.0| 2199.2M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
|  -1.630|  -379.162|    57.78%|   0:00:03.0| 2199.2M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
|  -1.630|  -379.162|    57.78%|   0:00:01.0| 2199.2M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
|  -1.630|  -376.719|    57.81%|   0:00:05.0| 2199.2M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
|  -1.630|  -347.042|    57.80%|   0:00:13.0| 2199.2M|   WC_VIEW|  default| core_instance_1/norm_instance/out_reg_23_/D        |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:06:04 real=0:06:04 mem=2199.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:06:04 real=0:06:04 mem=2199.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 5 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.630  TNS Slack -347.042 
(I,S,L,T): WC_VIEW: 150.438, 41.1984, 2.10543, 193.742
*** SetupOpt [finish] : cpu/real = 0:06:16.0/0:06:15.6 (1.0), totSession cpu/real = 0:16:33.5/0:17:20.8 (1.0), mem = 2164.2M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -1.630
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 1407
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1407
Info: 26 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:35.7/0:17:23.0 (1.0), mem = 2004.3M
(I,S,L,T): WC_VIEW: 150.438, 41.1984, 2.10543, 193.742
Reclaim Optimization WNS Slack -1.630  TNS Slack -347.042 Density 57.80
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.80%|        -|  -1.630|-347.042|   0:00:00.0| 2006.8M|
|    57.78%|      244|  -1.601|-345.365|   0:00:13.0| 2047.0M|
|    57.78%|        9|  -1.601|-345.247|   0:00:02.0| 2047.0M|
|    57.78%|        0|  -1.601|-345.247|   0:00:00.0| 2047.0M|
|    57.71%|      144|  -1.598|-345.139|   0:00:05.0| 2047.0M|
|    57.32%|     1730|  -1.571|-332.400|   0:00:19.0| 2047.0M|
|    57.27%|      350|  -1.571|-331.502|   0:00:05.0| 2066.1M|
|    57.26%|       37|  -1.571|-331.502|   0:00:01.0| 2066.1M|
|    57.26%|        0|  -1.571|-331.502|   0:00:01.0| 2066.1M|
|    57.26%|        0|  -1.571|-331.502|   0:00:00.0| 2066.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.571  TNS Slack -331.502 Density 57.26
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 5 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:50.1) (real = 0:00:50.0) **
(I,S,L,T): WC_VIEW: 150.072, 40.8357, 2.05753, 192.965
*** AreaOpt [finish] : cpu/real = 0:00:49.5/0:00:49.4 (1.0), totSession cpu/real = 0:17:25.2/0:18:12.5 (1.0), mem = 2066.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:51, real=0:00:51, mem=1969.04M, totSessionCpu=0:17:25).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2007.01 MB )
[NR-eGR] Read 40466 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2007.01 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 40466
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=65625  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 65603 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 65603 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.139513e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       211( 0.11%)        41( 0.02%)        20( 0.01%)         2( 0.00%)   ( 0.15%) 
[NR-eGR]      M3  (3)         9( 0.00%)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)        17( 0.01%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        96( 0.05%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              335( 0.03%)        47( 0.00%)        20( 0.00%)         2( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 2.05 seconds, mem = 2029.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:09.8, real=0:00:10.0)***
Iteration  8: Total net bbox = 8.037e+05 (3.77e+05 4.26e+05)
              Est.  stn bbox = 1.089e+06 (5.26e+05 5.64e+05)
              cpu = 0:00:49.4 real = 0:00:49.0 mem = 2277.5M
Iteration  9: Total net bbox = 8.494e+05 (4.01e+05 4.48e+05)
              Est.  stn bbox = 1.142e+06 (5.53e+05 5.89e+05)
              cpu = 0:02:29 real = 0:02:30 mem = 2277.1M
Iteration 10: Total net bbox = 8.651e+05 (4.08e+05 4.57e+05)
              Est.  stn bbox = 1.156e+06 (5.59e+05 5.98e+05)
              cpu = 0:00:57.4 real = 0:00:57.0 mem = 2281.9M
Iteration 11: Total net bbox = 9.147e+05 (4.30e+05 4.85e+05)
              Est.  stn bbox = 1.203e+06 (5.78e+05 6.25e+05)
              cpu = 0:00:46.8 real = 0:00:46.0 mem = 2290.1M
Iteration 12: Total net bbox = 9.145e+05 (4.26e+05 4.89e+05)
              Est.  stn bbox = 1.201e+06 (5.73e+05 6.28e+05)
              cpu = 0:00:26.1 real = 0:00:26.0 mem = 2298.3M
Move report: Timing Driven Placement moves 63826 insts, mean move: 13.06 um, max move: 219.19 um
	Max move on inst (core_instance_1/icg_norm_mem_instance/U3): (264.40, 139.60) --> (151.54, 245.93)

Finished Incremental Placement (cpu=0:05:55, real=0:05:55, mem=2292.2M)
*** Starting refinePlace (0:23:25 mem=2298.3M) ***
Total net bbox length = 9.422e+05 (4.523e+05 4.899e+05) (ext = 9.397e+04)
Move report: Detail placement moves 63826 insts, mean move: 0.91 um, max move: 29.44 um
	Max move on inst (core_instance_2/norm_mem_instance/FE_OFC3240_n1534): (570.81, 159.34) --> (600.20, 159.40)
	Runtime: CPU: 0:00:10.9 REAL: 0:00:11.0 MEM: 2298.3MB
Summary Report:
Instances move: 63826 (out of 63826 movable)
Instances flipped: 0
Mean displacement: 0.91 um
Max displacement: 29.44 um (Instance: core_instance_2/norm_mem_instance/FE_OFC3240_n1534) (570.812, 159.345) -> (600.2, 159.4)
	Length: 9 sites, height: 1 rows, site name: core, cell type: CKBD4
Total net bbox length = 9.029e+05 (4.074e+05 4.955e+05) (ext = 9.371e+04)
Runtime: CPU: 0:00:11.1 REAL: 0:00:11.0 MEM: 2298.3MB
*** Finished refinePlace (0:23:37 mem=2298.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2298.33 MB )
[NR-eGR] Read 40466 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2298.33 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 40466
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=65625  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 65625 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 65625 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.129388e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       221( 0.12%)        31( 0.02%)         6( 0.00%)   ( 0.14%) 
[NR-eGR]      M3  (3)         6( 0.00%)         4( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)        13( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)       108( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              351( 0.03%)        35( 0.00%)         6( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 2.01 seconds, mem = 2298.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 234078
[NR-eGR]     M2  (2V) length: 4.918428e+05um, number of vias: 352756
[NR-eGR]     M3  (3H) length: 4.940523e+05um, number of vias: 9704
[NR-eGR]     M4  (4V) length: 1.263912e+05um, number of vias: 1757
[NR-eGR]     M5  (5H) length: 3.813530e+04um, number of vias: 629
[NR-eGR]     M6  (6V) length: 1.569538e+04um, number of vias: 97
[NR-eGR]     M7  (7H) length: 3.209400e+03um, number of vias: 124
[NR-eGR]     M8  (8V) length: 1.985200e+03um, number of vias: 0
[NR-eGR] Total length: 1.171312e+06um, number of vias: 599145
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.516140e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.63 seconds, mem = 2198.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:06:14, real=0:06:13)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2192.2M)
Extraction called for design 'fullchip' of instances=63826 and nets=65816 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2192.176M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:15:03, real = 0:15:02, mem = 1548.6M, totSessionCpu=0:23:44 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2001.95)
Total number of fetched objects 65726
End delay calculation. (MEM=2051.62 CPU=0:00:09.3 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2051.62 CPU=0:00:12.2 REAL=0:00:12.0)
*** Timing NOT met, worst failing slack is -1.617
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 1407
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1407
Begin: GigaOpt Optimization in TNS mode
Info: 26 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:09.2/0:24:55.9 (1.0), mem = 2051.6M
(I,S,L,T): WC_VIEW: 150.051, 40.0461, 2.05753, 192.155
*info: 26 clock nets excluded
*info: 2 special nets excluded.
*info: 185 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.617 TNS Slack -478.272 Density 57.26
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.271| -49.173|
|reg2cgate | 0.327|   0.000|
|reg2reg   |-1.617|-452.716|
|HEPG      |-1.617|-452.716|
|All Paths |-1.617|-478.272|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.617|   -1.617|-452.716| -478.272|    57.26%|   0:00:00.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_23_/D        |
|  -1.569|   -1.569|-451.625| -477.181|    57.26%|   0:00:00.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_23_/D        |
|  -1.530|   -1.530|-450.719| -476.275|    57.26%|   0:00:00.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_7_/D         |
|  -1.498|   -1.498|-450.022| -475.577|    57.26%|   0:00:00.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_7_/D         |
|  -1.476|   -1.476|-449.898| -475.453|    57.26%|   0:00:01.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_5_/D         |
|  -1.466|   -1.466|-449.630| -475.186|    57.26%|   0:00:00.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_5_/D         |
|  -1.449|   -1.449|-448.949| -474.505|    57.27%|   0:00:00.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_5_/D         |
|  -1.420|   -1.420|-448.069| -473.625|    57.27%|   0:00:00.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.411|   -1.411|-447.393| -472.949|    57.27%|   0:00:01.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.403|   -1.403|-446.680| -472.236|    57.27%|   0:00:00.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.394|   -1.394|-445.825| -471.381|    57.28%|   0:00:00.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.367|   -1.367|-445.113| -470.669|    57.28%|   0:00:00.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_5_/D         |
|  -1.359|   -1.359|-444.568| -470.123|    57.28%|   0:00:01.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.345|   -1.345|-443.869| -469.425|    57.28%|   0:00:00.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.334|   -1.334|-443.165| -468.720|    57.28%|   0:00:00.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -1.329|   -1.329|-442.780| -468.336|    57.28%|   0:00:00.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.317|   -1.317|-442.367| -467.923|    57.28%|   0:00:01.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -1.311|   -1.311|-441.604| -467.160|    57.28%|   0:00:00.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -1.307|   -1.307|-441.206| -466.762|    57.28%|   0:00:00.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -1.281|   -1.281|-440.913| -466.469|    57.28%|   0:00:00.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -1.275|   -1.275|-440.541| -466.097|    57.28%|   0:00:01.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.269|   -1.269|-440.212| -465.768|    57.29%|   0:00:00.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.256|   -1.256|-439.933| -465.489|    57.29%|   0:00:00.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.247|   -1.247|-439.705| -465.261|    57.29%|   0:00:00.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.240|   -1.240|-439.371| -464.927|    57.29%|   0:00:01.0| 2092.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.237|   -1.237|-439.096| -464.652|    57.29%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.229|   -1.229|-438.710| -464.266|    57.29%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.223|   -1.223|-438.514| -464.070|    57.29%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.215|   -1.215|-438.116| -463.672|    57.29%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.207|   -1.207|-437.790| -463.346|    57.29%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.203|   -1.203|-437.655| -463.211|    57.30%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.201|   -1.201|-437.565| -463.121|    57.30%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.195|   -1.195|-437.187| -462.743|    57.30%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.177|   -1.177|-437.123| -462.679|    57.30%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -1.166|   -1.166|-436.598| -462.154|    57.30%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -1.156|   -1.156|-436.359| -461.915|    57.30%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.149|   -1.149|-436.092| -461.648|    57.30%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.147|   -1.147|-435.924| -461.480|    57.30%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.144|   -1.144|-435.829| -461.385|    57.30%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.137|   -1.137|-435.263| -460.819|    57.30%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.132|   -1.132|-435.115| -460.671|    57.31%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.128|   -1.128|-435.013| -460.568|    57.31%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.127|   -1.127|-434.749| -460.305|    57.31%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.125|   -1.125|-434.707| -460.263|    57.31%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.121|   -1.121|-434.643| -460.199|    57.31%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -1.117|   -1.117|-434.260| -459.816|    57.31%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -1.112|   -1.112|-434.147| -459.702|    57.31%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -1.104|   -1.104|-433.866| -459.421|    57.32%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -1.098|   -1.098|-433.574| -459.130|    57.32%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -1.094|   -1.094|-432.988| -458.544|    57.32%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -1.078|   -1.078|-432.676| -458.232|    57.32%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -1.074|   -1.074|-432.339| -457.895|    57.32%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -1.066|   -1.066|-432.027| -457.583|    57.32%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -1.062|   -1.062|-431.551| -457.107|    57.33%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -1.056|   -1.056|-431.224| -456.779|    57.33%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -1.054|   -1.054|-430.942| -456.498|    57.33%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -1.052|   -1.052|-430.846| -456.401|    57.33%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_0_/D         |
|  -1.052|   -1.052|-430.826| -456.382|    57.33%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_0_/D         |
|  -1.052|   -1.052|-430.810| -456.366|    57.33%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_0_/D         |
|  -1.048|   -1.048|-430.786| -456.342|    57.33%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_0_/D         |
|  -1.025|   -1.025|-430.347| -455.903|    57.34%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_0_/D         |
|  -1.026|   -1.026|-429.704| -455.260|    57.34%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_0_/D         |
|  -1.021|   -1.021|-429.385| -454.941|    57.34%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_0_/D         |
|  -1.016|   -1.016|-429.338| -454.894|    57.34%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_0_/D         |
|  -1.012|   -1.012|-429.253| -454.809|    57.34%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_0_/D         |
|  -1.005|   -1.005|-428.801| -454.356|    57.34%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_0_/D         |
|  -1.002|   -1.002|-428.723| -454.279|    57.34%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_0_/D         |
|  -1.000|   -1.000|-428.413| -453.968|    57.34%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_0_/D         |
|  -0.998|   -0.998|-428.407| -453.963|    57.34%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_0_/D         |
|  -0.998|   -0.998|-428.368| -453.924|    57.34%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_0_/D         |
|  -0.989|   -0.989|-428.116| -453.671|    57.35%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.989|   -0.989|-427.759| -453.315|    57.35%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.983|   -0.983|-427.657| -453.213|    57.35%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.980|   -0.980|-427.477| -453.033|    57.35%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.978|   -0.978|-427.456| -453.012|    57.36%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.974|   -0.974|-427.444| -453.000|    57.36%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.975|   -0.975|-427.211| -452.767|    57.36%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.969|   -0.969|-427.006| -452.562|    57.36%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.968|   -0.968|-426.976| -452.532|    57.36%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.970|   -0.970|-426.973| -452.529|    57.36%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.963|   -0.963|-426.851| -452.407|    57.36%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.963|   -0.963|-426.436| -451.992|    57.36%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.952|   -0.952|-426.375| -451.931|    57.36%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.943|   -0.943|-426.164| -451.720|    57.37%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.944|   -0.944|-425.920| -451.476|    57.37%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.934|   -0.934|-425.767| -451.323|    57.37%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.934|   -0.934|-425.582| -451.138|    57.37%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.925|   -0.925|-425.295| -450.851|    57.37%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.924|   -0.924|-425.183| -450.738|    57.38%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.920|   -0.920|-425.016| -450.572|    57.38%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.920|   -0.920|-424.745| -450.300|    57.38%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.916|   -0.916|-424.635| -450.197|    57.38%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.916|   -0.916|-424.615| -450.176|    57.38%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.911|   -0.911|-424.519| -450.080|    57.38%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.911|   -0.911|-424.411| -449.973|    57.38%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.901|   -0.901|-424.221| -449.782|    57.39%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.902|   -0.902|-424.007| -449.569|    57.39%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.896|   -0.896|-423.977| -449.539|    57.39%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.890|   -0.890|-423.772| -449.334|    57.39%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.887|   -0.887|-423.500| -449.062|    57.39%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.887|   -0.887|-423.419| -448.981|    57.40%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.882|   -0.882|-423.260| -448.822|    57.40%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.882|   -0.882|-423.165| -448.726|    57.40%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.881|   -0.881|-423.000| -448.561|    57.40%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.877|   -0.877|-422.897| -448.458|    57.40%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.877|   -0.877|-422.894| -448.456|    57.40%|   0:00:00.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.871|   -0.871|-422.751| -448.312|    57.41%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.871|   -0.871|-422.578| -448.140|    57.41%|   0:00:01.0| 2100.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.869|   -0.869|-422.515| -448.077|    57.41%|   0:00:00.0| 2098.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.863|   -0.863|-422.371| -447.933|    57.41%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.863|   -0.863|-422.267| -447.828|    57.41%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.860|   -0.860|-422.169| -447.731|    57.42%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.855|   -0.855|-422.006| -447.568|    57.42%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.856|   -0.856|-421.872| -447.434|    57.42%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.854|   -0.854|-421.687| -447.249|    57.42%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.854|   -0.854|-421.509| -447.070|    57.43%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.849|   -0.849|-421.433| -446.994|    57.43%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.844|   -0.844|-421.424| -446.986|    57.43%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.844|   -0.844|-421.334| -446.896|    57.43%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.844|   -0.844|-421.275| -446.837|    57.44%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.841|   -0.841|-421.217| -446.778|    57.44%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.842|   -0.842|-421.141| -446.702|    57.44%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.835|   -0.835|-420.996| -446.557|    57.44%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.832|   -0.832|-420.872| -446.434|    57.44%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.833|   -0.833|-420.814| -446.376|    57.44%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.830|   -0.830|-420.815| -446.377|    57.45%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.830|   -0.830|-420.730| -446.292|    57.45%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.830|   -0.830|-420.523| -446.085|    57.45%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.822|   -0.822|-420.462| -446.024|    57.45%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.822|   -0.822|-420.318| -445.879|    57.46%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.821|   -0.821|-420.297| -445.858|    57.46%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.821|   -0.821|-420.269| -445.831|    57.46%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.821|   -0.821|-420.267| -445.829|    57.46%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.813|   -0.813|-420.103| -445.665|    57.46%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_15_/D        |
|  -0.813|   -0.813|-419.975| -445.537|    57.46%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_15_/D        |
|  -0.813|   -0.813|-419.974| -445.536|    57.46%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_15_/D        |
|  -0.807|   -0.807|-419.808| -445.369|    57.46%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_15_/D        |
|  -0.805|   -0.805|-419.644| -445.205|    57.46%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_15_/D        |
|  -0.805|   -0.805|-419.391| -444.953|    57.47%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_15_/D        |
|  -0.803|   -0.803|-419.140| -444.701|    57.47%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.804|   -0.804|-419.131| -444.693|    57.47%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.795|   -0.795|-419.025| -444.587|    57.47%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.795|   -0.795|-419.019| -444.581|    57.47%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.790|   -0.790|-418.759| -444.320|    57.47%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_15_/D        |
|  -0.790|   -0.790|-418.753| -444.315|    57.47%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_15_/D        |
|  -0.787|   -0.787|-418.620| -444.182|    57.48%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.787|   -0.787|-418.467| -444.028|    57.48%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.787|   -0.787|-418.455| -444.017|    57.48%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.783|   -0.783|-418.405| -443.967|    57.48%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.780|   -0.780|-418.274| -443.835|    57.48%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.780|   -0.780|-418.190| -443.752|    57.48%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.776|   -0.776|-418.172| -443.733|    57.48%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.775|   -0.775|-417.979| -443.541|    57.48%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_15_/D        |
|  -0.775|   -0.775|-417.974| -443.536|    57.48%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_15_/D        |
|  -0.768|   -0.768|-417.829| -443.391|    57.49%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.768|   -0.768|-417.583| -443.145|    57.49%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.768|   -0.768|-417.573| -443.134|    57.49%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.763|   -0.763|-417.467| -443.029|    57.50%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.764|   -0.764|-417.438| -442.999|    57.50%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.761|   -0.761|-417.415| -442.977|    57.50%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.761|   -0.761|-417.408| -442.969|    57.50%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.757|   -0.757|-417.286| -442.848|    57.50%|   0:00:01.0| 2119.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.757|   -0.757|-417.207| -442.768|    57.51%|   0:00:00.0| 2119.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.752|   -0.752|-417.089| -442.651|    57.51%|   0:00:01.0| 2119.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.752|   -0.752|-417.005| -442.568|    57.51%|   0:00:00.0| 2119.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.744|   -0.744|-416.786| -442.349|    57.51%|   0:00:01.0| 2119.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.744|   -0.744|-416.637| -442.201|    57.52%|   0:00:00.0| 2119.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.744|   -0.744|-416.612| -442.176|    57.52%|   0:00:01.0| 2119.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.740|   -0.740|-416.535| -442.099|    57.52%|   0:00:00.0| 2119.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_2_/D         |
|  -0.739|   -0.739|-416.421| -441.984|    57.52%|   0:00:00.0| 2119.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_2_/D         |
|  -0.734|   -0.734|-416.313| -441.877|    57.52%|   0:00:01.0| 2119.4M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_19_/D        |
|  -0.729|   -0.729|-416.068| -441.632|    57.53%|   0:00:01.0| 2253.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_2_/D         |
|  -0.728|   -0.728|-415.788| -441.352|    57.53%|   0:00:03.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_2_/D         |
|  -0.728|   -0.728|-415.615| -441.179|    57.53%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_2_/D         |
|  -0.727|   -0.727|-415.511| -441.074|    57.54%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.728|   -0.728|-415.505| -441.069|    57.54%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.727|   -0.727|-415.465| -441.029|    57.55%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.713|   -0.713|-415.161| -440.725|    57.58%|   0:00:02.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.713|   -0.713|-414.978| -440.542|    57.58%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.710|   -0.710|-414.886| -440.450|    57.58%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.709|   -0.709|-414.809| -440.373|    57.58%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.709|   -0.709|-414.752| -440.316|    57.58%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.705|   -0.705|-414.636| -440.200|    57.58%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.702|   -0.702|-414.377| -439.941|    57.59%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.702|   -0.702|-414.281| -439.845|    57.59%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.695|   -0.695|-414.159| -439.726|    57.59%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.695|   -0.695|-414.062| -439.629|    57.59%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.691|   -0.691|-413.958| -439.528|    57.60%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.691|   -0.691|-413.866| -439.436|    57.60%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.686|   -0.686|-413.810| -439.379|    57.60%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.686|   -0.686|-413.750| -439.320|    57.60%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.686|   -0.686|-413.690| -439.260|    57.60%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.683|   -0.683|-413.591| -439.547|    57.61%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.683|   -0.683|-413.540| -439.496|    57.61%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.677|   -0.677|-413.413| -439.369|    57.61%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.677|   -0.677|-413.337| -439.293|    57.61%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.674|   -0.674|-413.185| -439.142|    57.62%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.674|   -0.674|-413.099| -439.056|    57.62%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.674|   -0.674|-413.099| -439.055|    57.62%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.670|   -0.670|-412.996| -438.952|    57.62%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.670|   -0.670|-412.970| -438.927|    57.62%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.668|   -0.668|-412.728| -438.684|    57.63%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.667|   -0.667|-412.694| -438.650|    57.63%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.664|   -0.664|-412.624| -438.581|    57.63%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-412.548| -438.505|    57.63%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-412.461| -438.418|    57.63%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-412.455| -438.412|    57.63%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-412.319| -438.275|    57.64%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_18_/D        |
|  -0.661|   -0.661|-412.209| -438.166|    57.64%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_14_/D        |
|  -0.661|   -0.661|-412.120| -438.076|    57.64%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_14_/D        |
|  -0.661|   -0.661|-412.001| -437.957|    57.65%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_14_/D        |
|  -0.661|   -0.661|-411.999| -437.955|    57.65%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_14_/D        |
|  -0.661|   -0.661|-411.959| -437.916|    57.65%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_14_/D        |
|  -0.661|   -0.661|-411.953| -437.909|    57.65%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_14_/D        |
|  -0.661|   -0.661|-411.882| -437.838|    57.65%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-411.829| -437.785|    57.65%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-411.718| -437.674|    57.66%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-411.654| -437.611|    57.66%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-411.638| -437.594|    57.66%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-411.499| -437.455|    57.66%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.661|   -0.661|-411.361| -437.318|    57.66%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_18_/D        |
|  -0.661|   -0.661|-411.359| -437.315|    57.66%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_18_/D        |
|  -0.661|   -0.661|-411.225| -437.181|    57.67%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_13_/D        |
|  -0.661|   -0.661|-411.172| -437.128|    57.66%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_16_/D        |
|  -0.661|   -0.661|-410.986| -436.942|    57.67%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_4_/D         |
|  -0.661|   -0.661|-410.959| -436.916|    57.67%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_4_/D         |
|  -0.661|   -0.661|-410.684| -436.640|    57.67%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_4_/D         |
|  -0.661|   -0.661|-410.442| -436.399|    57.67%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-410.419| -436.375|    57.67%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_4_/D         |
|  -0.661|   -0.661|-410.348| -436.305|    57.67%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-410.035| -435.991|    57.67%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_5_/D         |
|  -0.661|   -0.661|-409.853| -435.810|    57.67%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-409.615| -435.572|    57.68%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-409.543| -435.500|    57.68%|   0:00:02.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-409.375| -435.331|    57.68%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-409.343| -435.299|    57.68%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-409.120| -435.076|    57.68%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-408.917| -434.873|    57.68%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-408.806| -434.763|    57.69%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-408.801| -434.757|    57.69%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-408.772| -434.728|    57.69%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-408.734| -434.691|    57.69%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-408.616| -434.573|    57.69%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-408.563| -434.519|    57.69%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-408.439| -434.395|    57.69%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-408.400| -434.356|    57.69%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-408.310| -434.266|    57.69%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-408.133| -434.090|    57.70%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-408.065| -434.021|    57.70%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-408.022| -433.979|    57.70%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-407.918| -433.874|    57.70%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-407.905| -433.862|    57.70%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-407.825| -433.781|    57.71%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-407.775| -433.732|    57.71%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-407.746| -433.702|    57.71%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-407.721| -433.678|    57.71%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-407.701| -433.657|    57.71%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-407.693| -433.650|    57.71%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-407.664| -433.620|    57.71%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-407.644| -433.601|    57.71%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-407.449| -433.405|    57.71%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-407.352| -433.308|    57.71%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-407.341| -433.297|    57.71%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-407.048| -432.899|    57.71%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-407.042| -432.893|    57.71%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-407.029| -432.880|    57.72%|   0:00:01.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_14_/D        |
|  -0.661|   -0.661|-406.868| -432.720|    57.72%|   0:00:00.0| 2386.6M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_14_/D        |
|  -0.661|   -0.661|-406.739| -432.590|    57.72%|   0:00:02.0| 2393.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-406.607| -432.458|    57.72%|   0:00:00.0| 2393.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-406.553| -432.404|    57.72%|   0:00:00.0| 2393.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-406.415| -432.266|    57.73%|   0:00:01.0| 2393.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-406.276| -432.127|    57.73%|   0:00:00.0| 2393.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-406.220| -432.071|    57.73%|   0:00:01.0| 2393.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-406.210| -432.061|    57.73%|   0:00:00.0| 2393.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-406.174| -432.025|    57.73%|   0:00:01.0| 2393.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-406.111| -431.962|    57.74%|   0:00:00.0| 2393.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-406.002| -431.853|    57.74%|   0:00:00.0| 2393.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-405.963| -431.814|    57.74%|   0:00:00.0| 2393.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-405.881| -431.732|    57.74%|   0:00:01.0| 2393.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-405.756| -431.607|    57.74%|   0:00:00.0| 2393.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-405.755| -431.606|    57.74%|   0:00:00.0| 2393.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-405.755| -431.606|    57.74%|   0:00:00.0| 2393.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-405.744| -431.595|    57.74%|   0:00:01.0| 2393.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-405.728| -431.579|    57.74%|   0:00:00.0| 2393.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-405.726| -431.577|    57.75%|   0:00:00.0| 2393.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-405.411| -431.262|    57.76%|   0:00:02.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-405.115| -430.966|    57.76%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-404.868| -430.719|    57.76%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-404.863| -430.715|    57.76%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-404.694| -430.545|    57.76%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-404.681| -430.532|    57.76%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-404.519| -430.370|    57.76%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-404.431| -430.253|    57.76%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-404.109| -429.848|    57.76%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-403.868| -429.607|    57.76%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-403.841| -429.579|    57.76%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-403.587| -429.325|    57.77%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-403.547| -429.285|    57.77%|   0:00:04.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-403.544| -429.283|    57.77%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-403.400| -429.139|    57.77%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-403.319| -429.057|    57.77%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-403.117| -428.856|    57.77%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-403.107| -428.845|    57.77%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-402.947| -428.681|    57.77%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-402.849| -428.493|    57.78%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-402.839| -428.483|    57.78%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-402.714| -428.359|    57.78%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-402.630| -428.275|    57.78%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-402.484| -428.128|    57.78%|   0:00:05.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-402.483| -428.128|    57.78%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-402.384| -428.025|    57.78%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-402.329| -427.970|    57.78%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-402.296| -427.937|    57.78%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-402.281| -427.922|    57.78%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-402.097| -427.737|    57.79%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-402.034| -427.674|    57.79%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-401.957| -427.597|    57.79%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-401.916| -427.556|    57.79%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-401.828| -427.468|    57.79%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-401.799| -427.439|    57.79%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-401.747| -427.387|    57.79%|   0:00:03.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-402.021| -426.858|    57.80%|   0:00:03.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-401.986| -426.823|    57.84%|   0:00:02.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_12_/D      |
|  -0.661|   -0.661|-401.860| -426.698|    57.84%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-401.765| -426.602|    57.84%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-401.578| -426.415|    57.85%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-401.544| -426.382|    57.84%|   0:00:07.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-401.393| -426.230|    57.84%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-401.382| -426.219|    57.84%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-401.179| -426.016|    57.84%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-401.136| -425.973|    57.84%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-401.051| -425.888|    57.84%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-401.049| -425.887|    57.84%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-401.030| -425.867|    57.85%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-401.001| -425.838|    57.85%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-400.929| -425.767|    57.86%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-400.923| -425.760|    57.86%|   0:00:03.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-400.847| -425.684|    57.86%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-397.929| -422.766|    57.86%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-397.882| -422.720|    57.86%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-397.849| -422.686|    57.86%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-397.769| -422.606|    57.86%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-397.227| -422.064|    57.86%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-397.155| -421.993|    57.86%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_1_/D         |
|  -0.661|   -0.661|-397.137| -421.974|    57.86%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_12_/D      |
|  -0.661|   -0.661|-397.091| -421.928|    57.86%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-397.045| -421.882|    57.86%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-396.809| -421.657|    57.87%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-396.768| -421.616|    57.87%|   0:00:02.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-396.815| -421.663|    57.87%|   0:00:03.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-396.795| -421.643|    57.87%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-396.734| -421.581|    57.88%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-396.710| -421.557|    57.88%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.661|   -0.661|-374.157| -399.005|    57.88%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_14_/D        |
|  -0.661|   -0.661|-374.132| -398.980|    57.88%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_14_/D        |
|  -0.661|   -0.661|-374.113| -398.961|    57.88%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_14_/D        |
|  -0.661|   -0.661|-361.434| -386.284|    57.88%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_6_/D         |
|  -0.661|   -0.661|-361.389| -386.238|    57.88%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_6_/D         |
|  -0.661|   -0.661|-361.370| -386.219|    57.88%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_6_/D         |
|  -0.661|   -0.661|-361.363| -386.213|    57.89%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_6_/D         |
|  -0.661|   -0.661|-344.850| -370.259|    57.89%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_15_/D        |
|  -0.661|   -0.661|-335.317| -360.773|    57.89%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.661|   -0.661|-331.254| -356.710|    57.89%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_5_/D         |
|  -0.661|   -0.661|-321.586| -349.594|    57.90%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_5_/D         |
|  -0.661|   -0.661|-317.425| -345.433|    57.90%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_5_/D         |
|  -0.661|   -0.661|-303.073| -332.382|    57.90%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.661|   -0.661|-299.321| -328.798|    57.90%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.661|   -0.661|-293.672| -323.152|    57.91%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_11_/D      |
|  -0.661|   -0.661|-292.985| -322.465|    57.91%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_11_/D      |
|  -0.661|   -0.661|-280.142| -309.623|    57.91%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_11_/D      |
|  -0.661|   -0.661|-262.534| -292.677|    57.91%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_11_/D      |
|  -0.661|   -0.661|-258.503| -288.646|    57.92%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_11_/D      |
|  -0.661|   -0.661|-248.786| -279.352|    57.92%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_11_/D      |
|  -0.661|   -0.661|-247.673| -278.240|    57.93%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_19_/D        |
|  -0.661|   -0.661|-247.205| -277.776|    57.93%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_19_/D        |
|  -0.661|   -0.661|-247.119| -277.690|    57.93%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_19_/D        |
|  -0.661|   -0.661|-247.118| -277.689|    57.93%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_19_/D        |
|  -0.661|   -0.661|-247.099| -277.671|    57.93%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_19_/D        |
|  -0.661|   -0.661|-223.423| -254.414|    57.95%|   0:00:03.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/ofifo_inst/col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q5_reg_6_/D                                      |
|  -0.661|   -0.661|-216.831| -248.306|    57.95%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q15_reg_11_/D                                    |
|  -0.661|   -0.661|-211.824| -243.306|    57.95%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_4_/D       |
|  -0.661|   -0.661|-210.738| -242.220|    57.96%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/qmem_instance/Q_reg_23_/D          |
|  -0.661|   -0.661|-204.077| -235.748|    57.96%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/qmem_instance/Q_reg_23_/D          |
|  -0.661|   -0.661|-203.808| -235.566|    57.97%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_5_/D       |
|  -0.661|   -0.661|-201.493| -232.335|    57.97%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_5_/D       |
|  -0.661|   -0.661|-201.430| -232.272|    57.97%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q5_reg_3_/D                                      |
|  -0.661|   -0.661|-185.362| -216.295|    57.98%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/pmem_instance/memory5_reg_21_/E    |
|  -0.661|   -0.661|-175.458| -206.432|    57.98%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q5_reg_3_/D                                      |
|  -0.661|   -0.661|-173.244| -204.608|    57.98%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_6_/D       |
|  -0.661|   -0.661|-170.905| -202.413|    57.98%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_6_/D       |
|  -0.661|   -0.661|-170.803| -202.311|    57.99%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_6_/D       |
|  -0.661|   -0.661|-169.492| -201.000|    57.99%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/ofifo_inst/col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q5_reg_6_/D                                      |
|  -0.661|   -0.661|-162.360| -194.130|    58.00%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/icg_pmem_instance/en_neg_reg/D     |
|  -0.661|   -0.661|-154.388| -185.282|    58.00%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/icg_pmem_instance/en_neg_reg/D     |
|  -0.661|   -0.661|-150.235| -181.126|    58.01%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/icg_pmem_instance/en_neg_reg/D     |
|  -0.661|   -0.661|-148.452| -179.334|    58.01%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_10_/D      |
|  -0.661|   -0.661|-146.449| -177.401|    58.01%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_10_/D      |
|  -0.661|   -0.661|-146.354| -177.306|    58.02%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q12_reg_10_/D                                    |
|  -0.661|   -0.661|-142.855| -174.170|    58.02%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q15_reg_3_/D                                     |
|  -0.661|   -0.661|-138.304| -169.570|    58.02%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q15_reg_3_/D                                     |
|  -0.661|   -0.661|-136.288| -167.569|    58.03%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/icg_pmem_instance/en_neg_reg/D     |
|  -0.661|   -0.661|-135.022| -166.346|    58.04%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/icg_pmem_instance/en_neg_reg/D     |
|  -0.661|   -0.661|-134.923| -166.247|    58.04%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/icg_pmem_instance/en_neg_reg/D     |
|  -0.661|   -0.661|-134.910| -166.234|    58.04%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/icg_pmem_instance/en_neg_reg/D     |
|  -0.661|   -0.661|-134.890| -166.214|    58.04%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/icg_pmem_instance/en_neg_reg/D     |
|  -0.661|   -0.661|-134.862| -166.186|    58.04%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/icg_pmem_instance/en_neg_reg/D     |
|  -0.661|   -0.661|-107.873| -139.206|    58.07%|   0:00:04.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q5_reg_10_/D                                     |
|  -0.661|   -0.661|-106.065| -137.408|    58.07%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q5_reg_10_/D                                     |
|  -0.661|   -0.661|-105.778| -137.123|    58.08%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q5_reg_10_/D                                     |
|  -0.661|   -0.661|-105.736| -137.083|    58.08%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q5_reg_10_/D                                     |
|  -0.661|   -0.661| -91.920| -123.681|    58.10%|   0:00:06.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/ofifo_inst/col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q5_reg_2_/D                                      |
|  -0.661|   -0.661| -90.614| -122.362|    58.10%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/qmem_instance/Q_reg_20_/D          |
|  -0.661|   -0.661| -88.630| -120.361|    58.11%|   0:00:02.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/ofifo_inst/col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q5_reg_2_/D                                      |
|  -0.661|   -0.661| -85.930| -117.746|    58.12%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/ofifo_inst/col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q5_reg_2_/D                                      |
|  -0.661|   -0.661| -85.848| -117.663|    58.12%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/ofifo_inst/col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q5_reg_2_/D                                      |
|  -0.661|   -0.661| -85.780| -117.596|    58.12%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/ofifo_inst/col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q5_reg_2_/D                                      |
|  -0.661|   -0.661| -85.760| -117.576|    58.12%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/ofifo_inst/col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q5_reg_2_/D                                      |
|  -0.661|   -0.661| -85.740| -117.555|    58.12%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/ofifo_inst/col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q5_reg_2_/D                                      |
|  -0.661|   -0.661| -66.507|  -98.389|    58.15%|   0:00:07.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/ofifo_inst/col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q12_reg_8_/D                                     |
|  -0.661|   -0.661| -63.517|  -95.410|    58.17%|   0:00:02.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q12_reg_3_/D                                     |
|  -0.661|   -0.661| -62.681|  -94.599|    58.18%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q2_reg_3_/D                                      |
|  -0.661|   -0.661| -60.322|  -92.626|    58.18%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q2_reg_3_/D                                      |
|  -0.661|   -0.661| -60.137|  -92.440|    58.18%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q2_reg_3_/D                                      |
|  -0.661|   -0.661| -59.680|  -91.999|    58.19%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q2_reg_3_/D                                      |
|  -0.661|   -0.661| -53.879|  -84.819|    58.23%|   0:00:08.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/ofifo_inst/col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q1_reg_1_/D                                      |
|  -0.661|   -0.661| -53.360|  -84.311|    58.23%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q13_reg_4_/D                                     |
|  -0.661|   -0.661| -52.105|  -82.902|    58.23%|   0:00:02.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q13_reg_4_/D                                     |
|  -0.661|   -0.661| -52.097|  -82.897|    58.24%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q13_reg_4_/D                                     |
|  -0.661|   -0.661| -50.991|  -81.737|    58.26%|   0:00:02.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/mac_array_instance/col_idx_7__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst/mac_8in_instance/product1_reg_reg_7_/D    |
|  -0.661|   -0.661| -50.729|  -80.865|    58.26%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/ofifo_inst/col_idx_2__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q15_reg_11_/D                                    |
|  -0.661|   -0.661| -50.332|  -80.553|    58.26%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/ofifo_inst/col_idx_2__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q15_reg_11_/D                                    |
|  -0.661|   -0.661| -50.301|  -80.443|    58.26%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/ofifo_inst/col_idx_2__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q15_reg_11_/D                                    |
|  -0.661|   -0.661| -50.270|  -80.389|    58.27%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/ofifo_inst/col_idx_2__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q15_reg_11_/D                                    |
|  -0.661|   -0.661| -50.225|  -80.344|    58.27%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/ofifo_inst/col_idx_2__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q15_reg_11_/D                                    |
|  -0.661|   -0.661| -50.210|  -80.329|    58.27%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/ofifo_inst/col_idx_2__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q15_reg_11_/D                                    |
|  -0.661|   -0.661| -49.315|  -80.161|    58.27%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/qmem_instance/Q_reg_15_/D          |
|  -0.661|   -0.661| -48.999|  -79.250|    58.27%|   0:00:01.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/qmem_instance/Q_reg_15_/D          |
|  -0.661|   -0.661| -47.914|  -77.988|    58.28%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q12_reg_2_/D                                     |
|  -0.661|   -0.661| -47.913|  -77.987|    58.28%|   0:00:00.0| 2412.8M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:13 real=0:04:12 mem=2412.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:13 real=0:04:12 mem=2412.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.227|-30.847|
|reg2cgate | 0.327|  0.000|
|reg2reg   |-0.661|-47.913|
|HEPG      |-0.661|-47.913|
|All Paths |-0.661|-77.987|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.661 TNS Slack -77.987 Density 58.28
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:28:35.8/0:29:22.2 (1.0), mem = 2412.8M
(I,S,L,T): WC_VIEW: 152.736, 42.3359, 2.16128, 197.233
Reclaim Optimization WNS Slack -0.661  TNS Slack -77.987 Density 58.28
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.28%|        -|  -0.661| -77.987|   0:00:00.0| 2412.8M|
|    58.26%|       60|  -0.661| -78.122|   0:00:04.0| 2412.8M|
|    58.10%|     1068|  -0.645| -81.259|   0:00:18.0| 2412.8M|
|    58.09%|       68|  -0.645| -81.042|   0:00:01.0| 2412.8M|
|    58.09%|        2|  -0.645| -81.042|   0:00:01.0| 2412.8M|
|    58.09%|        0|  -0.645| -81.042|   0:00:01.0| 2412.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.644  TNS Slack -81.042 Density 58.09
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 5 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:27.8) (real = 0:00:28.0) **
(I,S,L,T): WC_VIEW: 152.385, 42.088, 2.1437, 196.617
*** AreaOpt [finish] : cpu/real = 0:00:28.2/0:00:28.1 (1.0), totSession cpu/real = 0:29:04.0/0:29:50.3 (1.0), mem = 2412.8M
End: Area Reclaim Optimization (cpu=0:00:28, real=0:00:28, mem=2110.76M, totSessionCpu=0:29:04).
** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -81.042 Density 58.09
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.226|-30.699|
|reg2cgate | 0.327|  0.000|
|reg2reg   |-0.644|-52.154|
|HEPG      |-0.644|-52.154|
|All Paths |-0.644|-81.042|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 5 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:04:43 real=0:04:42 mem=2110.8M) ***

(I,S,L,T): WC_VIEW: 152.385, 42.088, 2.1437, 196.617
*** SetupOpt [finish] : cpu/real = 0:04:56.4/0:04:56.0 (1.0), totSession cpu/real = 0:29:05.6/0:29:51.9 (1.0), mem = 2075.7M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2070.02 MB )
[NR-eGR] Read 40466 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2070.02 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 40466
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=66100  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 66095 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 66095 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.134110e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-9)           (10-14)           (15-19)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       267( 0.15%)         8( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.15%) 
[NR-eGR]      M3  (3)         8( 0.00%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        11( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)       108( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              396( 0.03%)         9( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 2.23 seconds, mem = 2092.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:10.4, real=0:00:10.0)***
Iteration  8: Total net bbox = 8.113e+05 (3.82e+05 4.29e+05)
              Est.  stn bbox = 1.094e+06 (5.30e+05 5.65e+05)
              cpu = 0:00:44.4 real = 0:00:44.0 mem = 2326.5M
Iteration  9: Total net bbox = 8.566e+05 (4.04e+05 4.52e+05)
              Est.  stn bbox = 1.148e+06 (5.55e+05 5.93e+05)
              cpu = 0:02:20 real = 0:02:19 mem = 2319.1M
Iteration 10: Total net bbox = 8.688e+05 (4.10e+05 4.59e+05)
              Est.  stn bbox = 1.158e+06 (5.59e+05 5.99e+05)
              cpu = 0:00:53.5 real = 0:00:53.0 mem = 2324.1M
Iteration 11: Total net bbox = 9.214e+05 (4.33e+05 4.88e+05)
              Est.  stn bbox = 1.208e+06 (5.80e+05 6.28e+05)
              cpu = 0:00:52.7 real = 0:00:53.0 mem = 2328.6M
Iteration 12: Total net bbox = 9.218e+05 (4.30e+05 4.92e+05)
              Est.  stn bbox = 1.207e+06 (5.76e+05 6.32e+05)
              cpu = 0:00:28.8 real = 0:00:28.0 mem = 2333.0M
Move report: Timing Driven Placement moves 64301 insts, mean move: 6.79 um, max move: 92.42 um
	Max move on inst (core_instance_2/norm_instance/FE_RC_306_0): (651.20, 274.60) --> (722.93, 253.91)

Finished Incremental Placement (cpu=0:05:51, real=0:05:51, mem=2326.9M)
*** Starting refinePlace (0:35:01 mem=2333.0M) ***
Total net bbox length = 9.495e+05 (4.559e+05 4.936e+05) (ext = 9.440e+04)
Move report: Detail placement moves 64301 insts, mean move: 0.90 um, max move: 35.11 um
	Max move on inst (core_instance_2/norm_mem_instance/FE_OFC822_N294): (537.12, 190.43) --> (571.80, 190.00)
	Runtime: CPU: 0:00:11.8 REAL: 0:00:12.0 MEM: 2333.0MB
Summary Report:
Instances move: 64301 (out of 64301 movable)
Instances flipped: 0
Mean displacement: 0.90 um
Max displacement: 35.11 um (Instance: core_instance_2/norm_mem_instance/FE_OFC822_N294) (537.116, 190.427) -> (571.8, 190)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKBD2
Total net bbox length = 9.095e+05 (4.107e+05 4.988e+05) (ext = 9.422e+04)
Runtime: CPU: 0:00:12.0 REAL: 0:00:12.0 MEM: 2333.0MB
*** Finished refinePlace (0:35:13 mem=2333.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2333.02 MB )
[NR-eGR] Read 40466 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2333.02 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 40466
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=66100  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 66100 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 66100 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.137384e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       102( 0.06%)         9( 0.00%)         1( 0.00%)   ( 0.06%) 
[NR-eGR]      M3  (3)         8( 0.00%)         2( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)        19( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        99( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              228( 0.02%)        11( 0.00%)         2( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 2.09 seconds, mem = 2333.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 235106
[NR-eGR]     M2  (2V) length: 4.912921e+05um, number of vias: 354008
[NR-eGR]     M3  (3H) length: 4.988286e+05um, number of vias: 9406
[NR-eGR]     M4  (4V) length: 1.289762e+05um, number of vias: 1807
[NR-eGR]     M5  (5H) length: 3.785360e+04um, number of vias: 643
[NR-eGR]     M6  (6V) length: 1.697733e+04um, number of vias: 97
[NR-eGR]     M7  (7H) length: 3.244100e+03um, number of vias: 130
[NR-eGR]     M8  (8V) length: 1.867810e+03um, number of vias: 0
[NR-eGR] Total length: 1.179040e+06um, number of vias: 601197
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.508560e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.71 seconds, mem = 2231.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:06:10, real=0:06:10)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2224.9M)
Extraction called for design 'fullchip' of instances=64301 and nets=66296 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2224.871M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:26:41, real = 0:26:38, mem = 1577.1M, totSessionCpu=0:35:21 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2038.71)
Total number of fetched objects 66201
End delay calculation. (MEM=2088.39 CPU=0:00:10.0 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2088.39 CPU=0:00:12.9 REAL=0:00:13.0)
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1407
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1407
Begin: GigaOpt DRV Optimization
Info: 26 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:35:43.8/0:36:29.4 (1.0), mem = 2088.4M
(I,S,L,T): WC_VIEW: 152.394, 42.2115, 2.1437, 196.749
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    20|   228|    -0.15|    11|    11|    -0.00|     0|     0|     0|     0|    -0.83|  -127.97|       0|       0|       0|  58.09|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.83|  -126.80|       1|       2|      18|  58.09| 0:00:01.0|  2113.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.83|  -126.80|       0|       0|       0|  58.09| 0:00:00.0|  2113.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 5 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=2113.6M) ***

*** Starting refinePlace (0:35:56 mem=2129.6M) ***
Total net bbox length = 9.095e+05 (4.107e+05 4.988e+05) (ext = 9.422e+04)
Move report: Detail placement moves 7 insts, mean move: 1.11 um, max move: 3.80 um
	Max move on inst (core_instance_2/FE_OFC2079_pmem_rd_d): (521.20, 247.60) --> (523.20, 245.80)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2142.4MB
Summary Report:
Instances move: 7 (out of 64304 movable)
Instances flipped: 0
Mean displacement: 1.11 um
Max displacement: 3.80 um (Instance: core_instance_2/FE_OFC2079_pmem_rd_d) (521.2, 247.6) -> (523.2, 245.8)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKBD2
Total net bbox length = 9.095e+05 (4.107e+05 4.988e+05) (ext = 9.422e+04)
Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 2142.4MB
*** Finished refinePlace (0:35:59 mem=2142.4M) ***
Finished re-routing un-routed nets (0:00:00.1 2142.4M)


Density : 0.5809
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.4 real=0:00:05.0 mem=2142.4M) ***
(I,S,L,T): WC_VIEW: 152.381, 42.212, 2.14394, 196.737
*** DrvOpt [finish] : cpu/real = 0:00:16.7/0:00:16.7 (1.0), totSession cpu/real = 0:36:00.5/0:36:46.1 (1.0), mem = 2107.3M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2050.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=2050.3M
** Profile ** Overall slacks :  cpu=0:00:01.2, mem=2060.3M
** Profile ** DRVs :  cpu=0:00:01.7, mem=2060.3M

------------------------------------------------------------
     Summary (cpu=0.28min real=0.28min mem=2050.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.829  | -0.829  |  0.335  | -0.235  |
|           TNS (ns):|-126.803 |-101.702 |  0.000  | -28.519 |
|    Violating Paths:|  4395   |  3634   |    0    |   979   |
|          All Paths:|  37201  |  36604  |   24    |  7282   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.091%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2060.3M
**optDesign ... cpu = 0:27:23, real = 0:27:20, mem = 1639.4M, totSessionCpu=0:36:04 **
*** Timing NOT met, worst failing slack is -0.829
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1407
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1407
Begin: GigaOpt Optimization in WNS mode
Info: 26 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:36:04.0/0:36:49.6 (1.0), mem = 2048.3M
(I,S,L,T): WC_VIEW: 152.381, 42.212, 2.14394, 196.737
*info: 26 clock nets excluded
*info: 2 special nets excluded.
*info: 190 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.829 TNS Slack -126.802 Density 58.09
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.235| -28.519|
|reg2cgate | 0.335|   0.000|
|reg2reg   |-0.829|-101.701|
|HEPG      |-0.829|-101.701|
|All Paths |-0.829|-126.802|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.829|   -0.829|-101.701| -126.802|    58.09%|   0:00:00.0| 2088.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_5_/D         |
|  -0.782|   -0.782|-100.850| -125.950|    58.09%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_5_/D         |
|  -0.768|   -0.768|-100.614| -125.714|    58.09%|   0:00:01.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_5_/D         |
|  -0.749|   -0.749|-100.366| -125.466|    58.10%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -0.732|   -0.732| -99.929| -125.030|    58.10%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -0.725|   -0.725| -99.701| -124.802|    58.10%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -0.723|   -0.723| -99.718| -124.819|    58.10%|   0:00:01.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -0.709|   -0.709| -99.231| -124.332|    58.10%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.701|   -0.701| -99.063| -124.164|    58.11%|   0:00:01.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -0.686|   -0.686| -98.721| -123.822|    58.11%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -0.682|   -0.682| -98.735| -123.836|    58.11%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -0.676|   -0.676| -98.546| -123.647|    58.11%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -0.671|   -0.671| -98.437| -123.538|    58.12%|   0:00:02.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.671|   -0.671| -98.426| -123.527|    58.12%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.671|   -0.671| -98.094| -123.195|    58.12%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.654|   -0.654| -98.067| -123.168|    58.12%|   0:00:01.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.654|   -0.654| -97.746| -122.847|    58.12%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.642|   -0.642| -97.719| -122.820|    58.13%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.643|   -0.643| -97.644| -122.745|    58.13%|   0:00:01.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.636|   -0.636| -97.633| -122.734|    58.13%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.637|   -0.637| -97.607| -122.708|    58.13%|   0:00:01.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.635|   -0.635| -97.514| -122.615|    58.13%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.628|   -0.628| -97.501| -122.602|    58.13%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.628|   -0.628| -97.227| -122.328|    58.13%|   0:00:01.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.617|   -0.617| -97.200| -122.301|    58.14%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.617|   -0.617| -97.042| -122.143|    58.14%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.608|   -0.608| -97.027| -122.128|    58.14%|   0:00:01.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.606|   -0.606| -96.864| -121.964|    58.14%|   0:00:01.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.606|   -0.606| -96.767| -121.868|    58.15%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.597|   -0.597| -96.730| -121.831|    58.15%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -0.592|   -0.592| -96.598| -121.699|    58.15%|   0:00:01.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -0.591|   -0.591| -96.565| -121.666|    58.15%|   0:00:01.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -0.584|   -0.584| -96.350| -121.451|    58.16%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.584|   -0.584| -96.342| -121.443|    58.16%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.577|   -0.577| -96.279| -121.380|    58.16%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_23_/D        |
|  -0.574|   -0.574| -96.231| -121.332|    58.16%|   0:00:01.0| 2145.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_23_/D        |
|  -0.574|   -0.574| -96.193| -121.294|    58.16%|   0:00:00.0| 2145.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_23_/D        |
|  -0.565|   -0.565| -95.859| -120.960|    58.17%|   0:00:01.0| 2145.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.559|   -0.559| -95.765| -120.865|    58.17%|   0:00:00.0| 2145.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.557|   -0.557| -95.664| -120.765|    58.18%|   0:00:01.0| 2145.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.557|   -0.557| -95.630| -120.730|    58.18%|   0:00:00.0| 2145.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.557|   -0.557| -95.609| -120.710|    58.18%|   0:00:00.0| 2145.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.549|   -0.549| -95.588| -120.689|    58.18%|   0:00:00.0| 2145.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_23_/D        |
|  -0.548|   -0.548| -95.356| -120.457|    58.19%|   0:00:02.0| 2145.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.540|   -0.540| -95.343| -120.444|    58.19%|   0:00:00.0| 2145.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.540|   -0.540| -95.281| -120.381|    58.19%|   0:00:01.0| 2145.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.531|   -0.531| -95.130| -120.230|    58.20%|   0:00:00.0| 2145.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.532|   -0.532| -94.959| -120.060|    58.21%|   0:00:02.0| 2145.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.524|   -0.524| -95.007| -120.108|    58.21%|   0:00:01.0| 2145.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.524|   -0.524| -94.965| -120.066|    58.22%|   0:00:00.0| 2145.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.519|   -0.519| -94.872| -119.973|    58.22%|   0:00:00.0| 2145.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -0.519|   -0.519| -94.865| -119.965|    58.22%|   0:00:01.0| 2145.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_12_/D        |
|  -0.518|   -0.518| -94.688| -119.788|    58.22%|   0:00:00.0| 2145.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.514|   -0.514| -94.724| -119.825|    58.22%|   0:00:01.0| 2145.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.507|   -0.507| -94.614| -119.715|    58.23%|   0:00:01.0| 2145.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_23_/D        |
|  -0.507|   -0.507| -94.609| -119.710|    58.24%|   0:00:01.0| 2145.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_23_/D        |
|  -0.504|   -0.504| -94.482| -119.583|    58.25%|   0:00:02.0| 2153.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.500|   -0.500| -94.412| -119.513|    58.25%|   0:00:01.0| 2153.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.498|   -0.498| -94.332| -119.471|    58.26%|   0:00:01.0| 2153.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.496|   -0.496| -94.322| -119.460|    58.26%|   0:00:00.0| 2153.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.493|   -0.493| -94.296| -119.435|    58.27%|   0:00:02.0| 2153.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_23_/D        |
|  -0.493|   -0.493| -94.296| -119.435|    58.27%|   0:00:01.0| 2153.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_23_/D        |
|  -0.486|   -0.486| -94.169| -119.307|    58.27%|   0:00:00.0| 2153.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.486|   -0.486| -94.125| -119.264|    58.27%|   0:00:01.0| 2153.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.484|   -0.484| -94.118| -119.257|    58.28%|   0:00:00.0| 2153.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.484|   -0.484| -94.116| -119.255|    58.28%|   0:00:00.0| 2153.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.480|   -0.480| -94.095| -119.820|    58.28%|   0:00:01.0| 2153.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_23_/D        |
|  -0.474|   -0.474| -93.940| -119.665|    58.29%|   0:00:01.0| 2172.3M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.474|   -0.474| -93.865| -119.590|    58.29%|   0:00:00.0| 2172.3M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.470|   -0.470| -93.822| -119.547|    58.29%|   0:00:01.0| 2172.3M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.470|   -0.470| -93.821| -119.546|    58.29%|   0:00:00.0| 2172.3M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.467|   -0.467| -93.791| -119.516|    58.30%|   0:00:00.0| 2172.3M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_9_/D         |
|  -0.467|   -0.467| -93.786| -119.511|    58.30%|   0:00:01.0| 2172.3M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_9_/D         |
|  -0.459|   -0.459| -93.606| -119.331|    58.30%|   0:00:00.0| 2172.3M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_23_/D        |
|  -0.459|   -0.459| -93.603| -119.328|    58.30%|   0:00:00.0| 2172.3M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_23_/D        |
|  -0.457|   -0.457| -93.487| -119.212|    58.31%|   0:00:01.0| 2172.3M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.455|   -0.455| -93.487| -119.214|    58.31%|   0:00:01.0| 2172.3M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.455|   -0.455| -93.487| -119.213|    58.31%|   0:00:00.0| 2172.3M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.452|   -0.452| -93.484| -119.210|    58.31%|   0:00:00.0| 2172.3M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.448|   -0.448| -93.369| -119.095|    58.32%|   0:00:01.0| 2172.3M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_23_/D        |
|  -0.443|   -0.443| -93.260| -118.986|    58.32%|   0:00:00.0| 2172.3M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_23_/D        |
|  -0.443|   -0.443| -92.609| -118.336|    58.32%|   0:00:01.0| 2172.3M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.441|   -0.441| -92.596| -118.323|    58.32%|   0:00:28.0| 2181.8M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.440|   -0.440| -92.593| -118.321|    58.32%|   0:00:07.0| 2181.8M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.436|   -0.436| -92.582| -118.310|    58.32%|   0:00:01.0| 2181.8M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.437|   -0.437| -92.471| -118.199|    58.32%|   0:00:01.0| 2181.8M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.435|   -0.435| -92.336| -118.064|    58.33%|   0:00:01.0| 2181.8M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.433|   -0.433| -92.306| -118.034|    58.33%|   0:00:00.0| 2181.8M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.433|   -0.433| -92.306| -118.034|    58.33%|   0:00:00.0| 2181.8M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.431|   -0.431| -92.301| -118.029|    58.33%|   0:00:01.0| 2181.8M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.430|   -0.430| -92.282| -118.009|    58.33%|   0:00:00.0| 2181.8M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.428|   -0.428| -92.278| -118.006|    58.33%|   0:00:00.0| 2181.8M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.422|   -0.422| -92.249| -117.977|    58.34%|   0:00:02.0| 2181.8M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_2_/D         |
|  -0.421|   -0.421| -91.962| -117.690|    58.35%|   0:00:03.0| 2181.8M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.417|   -0.417| -91.951| -117.679|    58.35%|   0:00:06.0| 2181.8M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.415|   -0.415| -91.530| -117.258|    58.35%|   0:00:02.0| 2181.8M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.415|   -0.415| -91.488| -117.216|    58.35%|   0:00:05.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.409|   -0.409| -91.348| -117.076|    58.36%|   0:00:00.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.409|   -0.409| -91.346| -117.074|    58.36%|   0:00:02.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.406|   -0.406| -91.298| -117.026|    58.37%|   0:00:00.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.405|   -0.405| -91.279| -117.007|    58.37%|   0:00:02.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.403|   -0.403| -91.295| -117.023|    58.38%|   0:00:01.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_10_/D        |
|  -0.402|   -0.402| -91.092| -116.820|    58.38%|   0:00:02.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.399|   -0.399| -90.748| -116.476|    58.38%|   0:00:03.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.398|   -0.398| -90.746| -116.474|    58.38%|   0:00:00.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.393|   -0.393| -90.737| -116.465|    58.39%|   0:00:01.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_10_/D        |
|  -0.393|   -0.393| -90.556| -116.284|    58.39%|   0:00:04.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.386|   -0.386| -90.505| -116.232|    58.39%|   0:00:01.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.385|   -0.385| -89.979| -115.706|    58.40%|   0:00:07.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.378|   -0.378| -89.967| -115.695|    58.40%|   0:00:00.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.378|   -0.378| -89.833| -115.561|    58.40%|   0:00:03.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.371|   -0.371| -89.807| -115.535|    58.40%|   0:00:00.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_10_/D        |
|  -0.368|   -0.368| -89.666| -115.394|    58.41%|   0:00:01.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.367|   -0.367| -89.417| -115.145|    58.41%|   0:00:05.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.367|   -0.367| -89.416| -115.144|    58.41%|   0:00:01.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.367|   -0.367| -89.412| -115.140|    58.41%|   0:00:00.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.363|   -0.363| -89.396| -115.124|    58.41%|   0:00:00.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_23_/D        |
|  -0.362|   -0.362| -89.306| -115.034|    58.41%|   0:00:05.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.362|   -0.362| -89.294| -115.022|    58.41%|   0:00:01.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.355|   -0.355| -89.174| -114.902|    58.42%|   0:00:00.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.355|   -0.355| -88.913| -114.641|    58.42%|   0:00:05.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.355|   -0.355| -88.909| -114.637|    58.42%|   0:00:00.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.352|   -0.352| -88.820| -114.548|    58.43%|   0:00:01.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.355|   -0.355| -88.801| -114.529|    58.43%|   0:00:04.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.349|   -0.349| -88.789| -114.517|    58.43%|   0:00:01.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.348|   -0.348| -88.789| -114.517|    58.43%|   0:00:03.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.348|   -0.348| -88.482| -114.210|    58.43%|   0:00:01.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.340|   -0.340| -88.475| -114.203|    58.44%|   0:00:00.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.339|   -0.339| -88.147| -113.875|    58.44%|   0:00:06.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.338|   -0.338| -88.144| -113.872|    58.44%|   0:00:00.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.336|   -0.336| -88.067| -113.795|    58.44%|   0:00:04.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.335|   -0.335| -87.984| -113.712|    58.44%|   0:00:01.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.335|   -0.335| -87.977| -113.705|    58.44%|   0:00:03.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.329|   -0.329| -87.883| -113.610|    58.45%|   0:00:00.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_23_/D        |
|  -0.323|   -0.323| -87.390| -113.118|    58.45%|   0:00:02.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_15_/D        |
|  -0.320|   -0.320| -87.166| -112.894|    58.45%|   0:00:02.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.319|   -0.319| -86.994| -112.722|    58.45%|   0:00:03.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.318|   -0.318| -86.986| -112.714|    58.45%|   0:00:05.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.318|   -0.318| -86.984| -112.712|    58.45%|   0:00:02.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.310|   -0.310| -86.961| -112.689|    58.46%|   0:00:00.0| 2163.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_15_/D        |
|  -0.310|   -0.310| -86.571| -112.298|    58.46%|   0:00:19.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.305|   -0.305| -86.555| -112.283|    58.46%|   0:00:00.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.304|   -0.304| -86.462| -112.190|    58.47%|   0:00:02.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.304|   -0.304| -86.433| -112.160|    58.47%|   0:00:02.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.299|   -0.299| -86.400| -112.128|    58.47%|   0:00:00.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_19_/D        |
|  -0.291|   -0.295| -86.030| -111.758|    58.47%|   0:00:01.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_19_/D        |
|  -0.289|   -0.295| -85.861| -111.589|    58.48%|   0:00:01.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.289|   -0.295| -85.828| -111.556|    58.48%|   0:00:02.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.286|   -0.295| -85.805| -111.533|    58.48%|   0:00:01.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.286|   -0.295| -85.475| -111.203|    58.48%|   0:00:04.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.280|   -0.295| -85.462| -111.190|    58.49%|   0:00:01.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_5_/D         |
|  -0.279|   -0.295| -85.339| -111.067|    58.49%|   0:00:02.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.279|   -0.295| -85.337| -111.065|    58.49%|   0:00:03.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.272|   -0.295| -85.324| -111.051|    58.49%|   0:00:00.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_19_/D        |
|  -0.272|   -0.295| -84.722| -110.450|    58.50%|   0:00:04.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.272|   -0.295| -84.713| -110.440|    58.50%|   0:00:01.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.264|   -0.295| -84.711| -110.438|    58.50%|   0:00:00.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_23_/D        |
|  -0.262|   -0.295| -84.502| -110.230|    58.50%|   0:00:01.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.262|   -0.295| -84.497| -110.225|    58.50%|   0:00:03.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.256|   -0.295| -84.481| -110.209|    58.50%|   0:00:01.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.255|   -0.295| -84.218| -109.946|    58.50%|   0:00:02.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.255|   -0.295| -84.088| -109.816|    58.50%|   0:00:04.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.248|   -0.295| -84.053| -109.781|    58.51%|   0:00:00.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_14_/D        |
|  -0.246|   -0.295| -83.764| -109.492|    58.51%|   0:00:02.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.244|   -0.295| -83.753| -109.481|    58.51%|   0:00:03.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.244|   -0.295| -83.638| -109.366|    58.51%|   0:00:01.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.236|   -0.295| -83.612| -109.340|    58.51%|   0:00:00.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/out_reg_3_/D         |
|  -0.233|   -0.295| -83.108| -108.836|    58.51%|   0:00:05.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.230|   -0.295| -83.098| -108.826|    58.51%|   0:00:03.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_23_/D        |
|  -0.229|   -0.295| -82.904| -108.631|    58.52%|   0:00:03.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.229|   -0.295| -82.898| -108.626|    58.52%|   0:00:03.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.221|   -0.295| -82.819| -108.547|    58.52%|   0:00:00.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.222|   -0.295| -82.726| -108.454|    58.52%|   0:00:02.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.222|   -0.295| -82.547| -108.274|    58.52%|   0:00:01.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.218|   -0.295| -82.342| -108.070|    58.53%|   0:00:00.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.218|   -0.295| -82.336| -108.064|    58.53%|   0:00:02.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.211|   -0.295| -82.330| -108.058|    58.53%|   0:00:00.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.211|   -0.295| -82.105| -107.833|    58.54%|   0:00:04.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.207|   -0.295| -82.067| -107.795|    58.54%|   0:00:00.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_9_/D         |
|  -0.205|   -0.295| -81.964| -107.692|    58.55%|   0:00:02.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_9_/D         |
|  -0.204|   -0.295| -81.890| -107.618|    58.55%|   0:00:04.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.204|   -0.295| -81.612| -107.340|    58.55%|   0:00:02.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.199|   -0.295| -81.549| -107.277|    58.56%|   0:00:01.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.200|   -0.295| -81.500| -107.228|    58.56%|   0:00:09.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.199|   -0.295| -81.520| -107.248|    58.57%|   0:00:01.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.199|   -0.295| -81.398| -107.126|    58.57%|   0:00:01.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.198|   -0.295| -81.396| -107.124|    58.57%|   0:00:01.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.198|   -0.295| -81.235| -106.963|    58.57%|   0:00:00.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.198|   -0.295| -81.167| -106.895|    58.57%|   0:00:00.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.197|   -0.295| -81.339| -107.069|    58.62%|   0:00:14.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.198|   -0.295| -81.222| -106.952|    58.62%|   0:00:01.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.197|   -0.295| -81.254| -106.983|    58.63%|   0:00:01.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.197|   -0.295| -81.253| -106.983|    58.63%|   0:00:01.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.197|   -0.295| -81.257| -106.987|    58.63%|   0:00:01.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:04 real=0:05:03 mem=2437.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.295|   -0.295| -29.148| -106.987|    58.63%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| sum_out[15]                                        |
|  -0.263|   -0.263| -28.794| -106.633|    58.63%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| sum_out[15]                                        |
|  -0.210|   -0.210| -28.628| -106.468|    58.63%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| sum_out[14]                                        |
|  -0.192|   -0.197| -28.459| -106.299|    58.63%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| sum_out[14]                                        |
|  -0.163|   -0.197| -28.288| -106.127|    58.64%|   0:00:01.0| 2437.2M|   WC_VIEW|  default| sum_out[14]                                        |
|  -0.148|   -0.197| -28.185| -106.024|    58.64%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_47_/D          |
|  -0.139|   -0.197| -25.976| -103.700|    58.64%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_2_/D           |
|  -0.131|   -0.197| -25.681| -103.405|    58.64%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_54_/D          |
|  -0.123|   -0.197| -24.233| -101.956|    58.64%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_30_/D          |
|  -0.113|   -0.197| -23.950| -101.674|    58.64%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_25_/D          |
|  -0.111|   -0.197| -23.771| -101.495|    58.64%|   0:00:01.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_30_/D          |
|  -0.102|   -0.197| -23.083| -100.802|    58.64%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_16_/D          |
|  -0.102|   -0.197| -22.452| -100.171|    58.64%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_16_/D          |
|  -0.103|   -0.197| -22.439| -100.158|    58.64%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_16_/D          |
|  -0.103|   -0.197| -22.430| -100.149|    58.64%|   0:00:01.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_16_/D          |
|  -0.094|   -0.197| -22.155|  -99.874|    58.64%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_16_/D          |
|  -0.088|   -0.197| -21.222|  -98.941|    58.64%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_30_/D          |
|  -0.088|   -0.197| -20.919|  -98.638|    58.64%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_30_/D          |
|  -0.080|   -0.197| -20.853|  -98.572|    58.64%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/kmem_instance/Q_reg_9_/D           |
|  -0.077|   -0.197| -19.771|  -97.490|    58.65%|   0:00:01.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_17_/D          |
|  -0.075|   -0.197| -18.320|  -96.040|    58.65%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| sum_out[15]                                        |
|  -0.074|   -0.197| -18.233|  -95.953|    58.65%|   0:00:01.0| 2437.2M|   WC_VIEW|  default| sum_out[15]                                        |
|  -0.067|   -0.197| -17.917|  -95.652|    58.65%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_22_/D          |
|  -0.067|   -0.197| -16.801|  -94.536|    58.65%|   0:00:01.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_22_/D          |
|  -0.065|   -0.197| -16.645|  -94.380|    58.65%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_19_/D          |
|  -0.056|   -0.197| -16.278|  -94.013|    58.65%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_8_/D           |
|  -0.047|   -0.197| -12.162|  -89.903|    58.65%|   0:00:01.0| 2437.2M|   WC_VIEW|  default| core_instance_2/norm_instance/fifo_top_instance/fi |
|        |         |        |         |          |            |        |          |         | fo_instance/q58_reg_0_/E                           |
|  -0.047|   -0.197| -10.089|  -87.830|    58.65%|   0:00:01.0| 2437.2M|   WC_VIEW|  default| sum_out[7]                                         |
|  -0.039|   -0.197| -10.042|  -87.784|    58.65%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/mac_array_instance/col_idx_1__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst/cnt_q_reg_3_/D                            |
|  -0.037|   -0.197|  -8.494|  -86.355|    58.66%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| sum_out[15]                                        |
|  -0.031|   -0.197|  -8.155|  -86.122|    58.66%|   0:00:02.0| 2437.2M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_9_/D           |
|  -0.024|   -0.197|  -4.804|  -82.771|    58.66%|   0:00:01.0| 2437.2M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_87_/D          |
|  -0.021|   -0.197|  -2.924|  -81.023|    58.66%|   0:00:02.0| 2437.2M|   WC_VIEW|  default| core_instance_2/norm_instance/sum_q_reg_1_/D       |
|  -0.019|   -0.197|  -2.158|  -80.284|    58.66%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_30_/D          |
|  -0.013|   -0.197|  -0.814|  -79.001|    58.66%|   0:00:01.0| 2437.2M|   WC_VIEW|  default| core_instance_2/icg_kmem_instance/en_neg_reg/D     |
|  -0.012|   -0.197|  -0.311|  -78.498|    58.66%|   0:00:01.0| 2437.2M|   WC_VIEW|  default| core_instance_2/icg_qmem_instance/en_neg_reg/D     |
|  -0.011|   -0.197|  -0.283|  -78.470|    58.67%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_8_/D           |
|  -0.009|   -0.197|  -0.176|  -78.363|    58.67%|   0:00:01.0| 2437.2M|   WC_VIEW|  default| core_instance_2/kmem_instance/Q_reg_17_/D          |
|  -0.008|   -0.197|  -0.079|  -78.265|    58.67%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_20_/D          |
|  -0.005|   -0.197|  -0.035|  -78.222|    58.67%|   0:00:02.0| 2437.2M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_59_/D          |
|  -0.004|   -0.197|  -0.029|  -78.216|    58.67%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_17_/D          |
|  -0.003|   -0.197|  -0.012|  -78.198|    58.67%|   0:00:01.0| 2437.2M|   WC_VIEW|  default| core_instance_2/ofifo_inst/col_idx_6__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/wr_ptr_reg_2_/D                                  |
|  -0.001|   -0.197|  -0.002|  -78.170|    58.67%|   0:00:01.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_5_/D           |
|   0.001|   -0.197|   0.000|  -78.168|    58.67%|   0:00:01.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_30_/D          |
|   0.003|   -0.197|   0.000|  -78.168|    58.68%|   0:00:02.0| 2437.2M|   WC_VIEW|  default| core_instance_2/kmem_instance/Q_reg_17_/D          |
|   0.005|   -0.197|   0.000|  -78.168|    58.68%|   0:00:01.0| 2437.2M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_81_/D          |
|   0.008|   -0.197|   0.000|  -78.150|    58.68%|   0:00:01.0| 2437.2M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_10_/D          |
|   0.009|   -0.197|   0.000|  -78.150|    58.68%|   0:00:02.0| 2437.2M|   WC_VIEW|  default| core_instance_2/mac_array_instance/col_idx_8__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst/cnt_q_reg_3_/D                            |
|   0.010|   -0.197|   0.000|  -78.150|    58.68%|   0:00:01.0| 2437.2M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_6_/D           |
|   0.011|   -0.197|   0.000|  -78.150|    58.68%|   0:00:02.0| 2437.2M|   WC_VIEW|  default| core_instance_2/icg_qmem_instance/en_neg_reg/D     |
|   0.012|   -0.197|   0.000|  -78.150|    58.69%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_24_/D          |
|   0.014|   -0.197|   0.000|  -78.150|    58.69%|   0:00:01.0| 2437.2M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_2_/D           |
|   0.015|   -0.197|   0.000|  -78.128|    58.69%|   0:00:02.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_20_/D          |
|   0.015|   -0.197|   0.000|  -78.128|    58.69%|   0:00:00.0| 2437.2M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_20_/D          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:32.6 real=0:00:33.0 mem=2437.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:37 real=0:05:36 mem=2437.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.335|  0.000|
|reg2reg   |-0.197|-78.128|
|HEPG      |-0.197|-78.128|
|All Paths |-0.197|-78.128|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.197 TNS Slack -78.128 Density 58.69
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:41:52.7/0:42:37.8 (1.0), mem = 2437.2M
(I,S,L,T): WC_VIEW: 154.183, 43.8989, 2.19028, 200.272
Reclaim Optimization WNS Slack -0.197  TNS Slack -78.128 Density 58.69
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.69%|        -|  -0.197| -78.128|   0:00:00.0| 2437.2M|
|    58.67%|       40|  -0.198| -80.059|   0:00:04.0| 2437.2M|
|    58.53%|      916|  -0.186| -80.098|   0:00:16.0| 2437.2M|
|    58.53%|       21|  -0.187| -80.144|   0:00:01.0| 2437.2M|
|    58.53%|        1|  -0.187| -80.144|   0:00:01.0| 2437.2M|
|    58.53%|        0|  -0.187| -80.144|   0:00:00.0| 2437.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.187  TNS Slack -80.144 Density 58.53
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 171 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:25.6) (real = 0:00:25.0) **
(I,S,L,T): WC_VIEW: 153.837, 43.6326, 2.17542, 199.645
*** AreaOpt [finish] : cpu/real = 0:00:26.0/0:00:26.0 (1.0), totSession cpu/real = 0:42:18.7/0:43:03.8 (1.0), mem = 2437.2M
End: Area Reclaim Optimization (cpu=0:00:26, real=0:00:26, mem=2149.18M, totSessionCpu=0:42:19).
*** Starting refinePlace (0:42:19 mem=2149.2M) ***
Total net bbox length = 9.123e+05 (4.128e+05 4.995e+05) (ext = 9.423e+04)
Move report: Timing Driven Placement moves 2001 insts, mean move: 3.64 um, max move: 28.00 um
	Max move on inst (core_instance_2/norm_instance/FE_OCPC5463_sum_out_final_8): (656.60, 301.60) --> (663.00, 280.00)
	Runtime: CPU: 0:00:05.8 REAL: 0:00:06.0 MEM: 2199.7MB
Move report: Detail placement moves 3724 insts, mean move: 0.54 um, max move: 4.00 um
	Max move on inst (core_instance_2/norm_instance/FE_RC_157_0): (664.00, 330.40) --> (663.60, 326.80)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2199.7MB
Summary Report:
Instances move: 4686 (out of 64493 movable)
Instances flipped: 26
Mean displacement: 1.88 um
Max displacement: 28.00 um (Instance: core_instance_2/norm_instance/FE_OCPC5463_sum_out_final_8) (656.6, 301.6) -> (663, 280)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 9.139e+05 (4.140e+05 4.998e+05) (ext = 9.423e+04)
Runtime: CPU: 0:00:07.7 REAL: 0:00:07.0 MEM: 2199.7MB
*** Finished refinePlace (0:42:27 mem=2199.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2199.7M)


Density : 0.5853
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:09.9 real=0:00:10.0 mem=2199.7M) ***
** GigaOpt Optimizer WNS Slack -0.186 TNS Slack -80.159 Density 58.53
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.001|  0.000|
|reg2cgate | 0.335|  0.000|
|reg2reg   |-0.186|-80.159|
|HEPG      |-0.186|-80.159|
|All Paths |-0.186|-80.159|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.186|   -0.186| -80.159|  -80.159|    58.53%|   0:00:00.0| 2199.7M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_10_/D      |
|  -0.179|   -0.179| -79.940|  -79.940|    58.53%|   0:00:02.0| 2218.7M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_23_/D        |
|  -0.178|   -0.178| -79.781|  -79.781|    58.54%|   0:00:05.0| 2218.7M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.180|   -0.180| -79.683|  -79.683|    58.54%|   0:00:06.0| 2276.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.174|   -0.174| -79.507|  -79.507|    58.54%|   0:00:08.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.170|   -0.170| -79.353|  -79.353|    58.55%|   0:00:04.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.171|   -0.171| -79.102|  -79.102|    58.55%|   0:00:05.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.165|   -0.165| -78.936|  -78.936|    58.55%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.157|   -0.157| -78.508|  -78.508|    58.56%|   0:00:04.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.150|   -0.150| -78.180|  -78.180|    58.56%|   0:00:06.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.146|   -0.146| -77.638|  -77.638|    58.57%|   0:00:14.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_12_/D      |
|  -0.140|   -0.140| -75.916|  -75.916|    58.57%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_11_/D        |
|  -0.137|   -0.137| -75.467|  -75.467|    58.58%|   0:00:20.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_11_/D        |
|  -0.138|   -0.138| -75.391|  -75.391|    58.58%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_11_/D        |
|  -0.132|   -0.132| -74.960|  -74.960|    58.60%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.128|   -0.128| -74.868|  -74.868|    58.60%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_11_/D        |
|  -0.128|   -0.128| -74.801|  -74.801|    58.60%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_12_/D      |
|  -0.126|   -0.126| -74.744|  -74.744|    58.63%|   0:00:02.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_12_/D      |
|  -0.126|   -0.126| -74.604|  -74.604|    58.64%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_12_/D      |
|  -0.121|   -0.121| -74.560|  -74.560|    58.64%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.122|   -0.122| -74.536|  -74.536|    58.64%|   0:00:02.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.122|   -0.122| -74.519|  -74.519|    58.64%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.117|   -0.117| -74.366|  -74.366|    58.66%|   0:00:03.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.116|   -0.116| -74.324|  -74.324|    58.66%|   0:00:02.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.113|   -0.113| -74.299|  -74.299|    58.68%|   0:00:04.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_2_/D         |
|  -0.113|   -0.113| -74.209|  -74.209|    58.69%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_2_/D         |
|  -0.113|   -0.113| -74.129|  -74.129|    58.69%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_2_/D         |
|  -0.113|   -0.113| -74.108|  -74.108|    58.70%|   0:00:02.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_2_/D         |
|  -0.111|   -0.111| -73.060|  -73.060|    58.71%|   0:00:02.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_12_/D      |
|  -0.111|   -0.111| -72.964|  -72.964|    58.71%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_12_/D      |
|  -0.109|   -0.109| -72.917|  -72.917|    58.72%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_11_/D        |
|  -0.109|   -0.109| -72.809|  -72.809|    58.72%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_11_/D        |
|  -0.109|   -0.109| -72.807|  -72.807|    58.72%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_11_/D        |
|  -0.108|   -0.108| -72.664|  -72.664|    58.73%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_15_/D      |
|  -0.108|   -0.108| -72.663|  -72.663|    58.73%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_15_/D      |
|  -0.108|   -0.108| -72.660|  -72.660|    58.73%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_15_/D      |
|  -0.105|   -0.105| -72.630|  -72.630|    58.73%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_8_/D       |
|  -0.105|   -0.105| -72.610|  -72.610|    58.73%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_8_/D       |
|  -0.101|   -0.101| -72.536|  -72.536|    58.73%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_15_/D      |
|  -0.101|   -0.101| -72.525|  -72.525|    58.73%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|  -0.095|   -0.095| -72.353|  -72.353|    58.75%|   0:00:02.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_14_/D      |
|  -0.095|   -0.095| -72.348|  -72.348|    58.75%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_14_/D      |
|  -0.095|   -0.095| -72.103|  -72.103|    58.75%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_14_/D      |
|  -0.094|   -0.094| -72.081|  -72.081|    58.76%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.094|   -0.094| -72.075|  -72.075|    58.76%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.092|   -0.092| -72.038|  -72.038|    58.77%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_2_/D         |
|  -0.093|   -0.093| -72.036|  -72.036|    58.77%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_2_/D         |
|  -0.093|   -0.093| -72.036|  -72.036|    58.77%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_2_/D         |
|  -0.089|   -0.089| -71.648|  -71.648|    58.78%|   0:00:02.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.089|   -0.089| -71.646|  -71.646|    58.78%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.086|   -0.086| -71.551|  -71.551|    58.78%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_14_/D      |
|  -0.086|   -0.086| -70.119|  -70.119|    58.78%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_14_/D      |
|  -0.086|   -0.086| -69.081|  -69.081|    58.79%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_14_/D      |
|  -0.083|   -0.083| -69.043|  -69.043|    58.79%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_12_/D      |
|  -0.082|   -0.082| -69.010|  -69.010|    58.80%|   0:00:03.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.082|   -0.082| -64.005|  -64.005|    58.80%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.082|   -0.082| -63.986|  -63.986|    58.80%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.080|   -0.080| -63.583|  -63.583|    58.80%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_12_/D      |
|  -0.080|   -0.080| -63.413|  -63.413|    58.80%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_12_/D      |
|  -0.077|   -0.077| -63.253|  -63.253|    58.81%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.077|   -0.077| -61.778|  -61.778|    58.81%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.074|   -0.074| -61.731|  -61.731|    58.82%|   0:00:02.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.074|   -0.074| -59.151|  -59.151|    58.83%|   0:00:02.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.071|   -0.071| -58.375|  -58.375|    58.84%|   0:00:02.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_9_/D       |
|  -0.071|   -0.071| -58.272|  -58.272|    58.85%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_9_/D       |
|  -0.069|   -0.069| -56.471|  -56.471|    58.86%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_13_/D      |
|  -0.069|   -0.069| -56.464|  -56.464|    58.86%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_13_/D      |
|  -0.067|   -0.067| -56.304|  -56.304|    58.86%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_11_/D        |
|  -0.068|   -0.068| -55.663|  -55.663|    58.86%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_11_/D        |
|  -0.066|   -0.066| -55.551|  -55.551|    58.87%|   0:00:03.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_2_/D         |
|  -0.064|   -0.064| -55.475|  -55.475|    58.87%|   0:00:00.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_1/icg_pmem_instance/en_neg_reg/D     |
|  -0.065|   -0.065| -54.995|  -54.995|    58.88%|   0:00:01.0| 2314.1M|   WC_VIEW|  reg2reg| core_instance_1/icg_pmem_instance/en_neg_reg/D     |
|  -0.062|   -0.062| -53.341|  -53.341|    58.89%|   0:00:06.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.062|   -0.062| -51.369|  -51.369|    58.89%|   0:00:01.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.062|   -0.062| -51.350|  -51.350|    58.89%|   0:00:00.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.061|   -0.061| -50.915|  -50.915|    58.89%|   0:00:03.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q15_reg_8_/D                                     |
|  -0.061|   -0.061| -50.243|  -50.243|    58.89%|   0:00:01.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q15_reg_8_/D                                     |
|  -0.060|   -0.060| -49.916|  -49.916|    58.90%|   0:00:00.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.058|   -0.058| -49.719|  -49.719|    58.90%|   0:00:34.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.057|   -0.057| -49.355|  -49.355|    58.90%|   0:00:01.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_4_/D         |
|  -0.056|   -0.056| -48.015|  -48.015|    58.91%|   0:00:05.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.054|   -0.054| -46.902|  -46.902|    58.91%|   0:00:01.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.054|   -0.054| -43.662|  -43.662|    58.91%|   0:00:04.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.050|   -0.050| -43.603|  -43.603|    58.91%|   0:00:00.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_1/icg_pmem_instance/en_neg_reg/D     |
|  -0.048|   -0.048| -40.516|  -40.516|    58.92%|   0:00:18.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.047|   -0.047| -36.718|  -36.718|    58.92%|   0:00:02.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_1_/D         |
|  -0.047|   -0.047| -35.881|  -35.881|    58.92%|   0:00:23.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.045|   -0.045| -34.564|  -34.564|    58.93%|   0:00:07.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_1_/D         |
|  -0.045|   -0.045| -32.918|  -32.918|    58.93%|   0:00:01.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_1_/D         |
|  -0.041|   -0.041| -32.518|  -32.518|    58.96%|   0:00:02.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.040|   -0.040| -30.735|  -30.735|    58.96%|   0:00:02.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_9_/D       |
|  -0.039|   -0.039| -29.414|  -29.414|    58.97%|   0:00:08.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.039|   -0.039| -27.622|  -27.622|    58.97%|   0:00:05.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.039|   -0.039| -27.590|  -27.590|    58.97%|   0:00:00.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_3_/D         |
|  -0.036|   -0.036| -26.507|  -26.507|    58.99%|   0:00:01.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.036|   -0.036| -24.735|  -24.735|    58.99%|   0:00:03.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_15_/D      |
|  -0.034|   -0.034| -23.822|  -23.822|    58.99%|   0:00:00.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_9_/D       |
|  -0.034|   -0.034| -22.739|  -22.739|    58.99%|   0:00:02.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_9_/D       |
|  -0.034|   -0.034| -22.524|  -22.524|    58.99%|   0:00:00.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_9_/D       |
|  -0.032|   -0.032| -22.289|  -22.289|    59.00%|   0:00:01.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.032|   -0.032| -20.650|  -20.650|    59.01%|   0:00:06.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.032|   -0.032| -20.439|  -20.439|    59.01%|   0:00:03.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.029|   -0.029| -19.392|  -19.392|    59.02%|   0:00:01.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_14_/D      |
|  -0.029|   -0.029| -16.720|  -16.720|    59.02%|   0:00:03.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_14_/D      |
|  -0.027|   -0.027| -16.712|  -16.712|    59.03%|   0:00:00.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.027|   -0.027| -14.796|  -14.796|    59.04%|   0:00:05.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.027|   -0.027| -14.782|  -14.782|    59.04%|   0:00:01.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.025|   -0.025| -13.784|  -13.784|    59.05%|   0:00:00.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.025|   -0.025| -12.874|  -12.874|    59.05%|   0:00:04.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.025|   -0.025| -12.631|  -12.631|    59.05%|   0:00:00.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.024|   -0.024| -12.591|  -12.591|    59.06%|   0:00:01.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.023|   -0.023| -10.029|  -10.029|    59.06%|   0:00:05.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.023|   -0.023|  -9.091|   -9.091|    59.06%|   0:00:02.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.023|   -0.023|  -9.074|   -9.074|    59.06%|   0:00:00.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.023|   -0.023|  -9.059|   -9.059|    59.06%|   0:00:00.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.022|   -0.022|  -8.657|   -8.657|    59.08%|   0:00:01.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_13_/D      |
|  -0.021|   -0.021|  -8.085|   -8.085|    59.08%|   0:00:02.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.019|   -0.019|  -7.625|   -7.625|    59.08%|   0:00:02.0| 2439.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_1_/D         |
|  -0.019|   -0.019|  -6.792|   -6.792|    59.09%|   0:00:25.0| 2435.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.019|   -0.019|  -6.441|   -6.441|    59.09%|   0:00:07.0| 2435.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.017|   -0.017|  -5.878|   -5.878|    59.11%|   0:00:02.0| 2435.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_13_/D      |
|  -0.018|   -0.018|  -5.205|   -5.205|    59.11%|   0:00:07.0| 2433.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.017|   -0.017|  -5.049|   -5.049|    59.11%|   0:00:04.0| 2433.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_13_/D      |
|  -0.018|   -0.018|  -4.566|   -4.566|    59.13%|   0:00:01.0| 2433.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_13_/D      |
|  -0.018|   -0.018|  -4.352|   -4.352|    59.13%|   0:00:01.0| 2433.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_13_/D      |
|  -0.018|   -0.018|  -4.350|   -4.350|    59.13%|   0:00:00.0| 2433.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_13_/D      |
|  -0.018|   -0.018|  -4.346|   -4.346|    59.14%|   0:00:00.0| 2433.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_13_/D      |
|  -0.018|   -0.018|  -4.346|   -4.346|    59.14%|   0:00:01.0| 2433.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_13_/D      |
|  -0.018|   -0.018|  -4.344|   -4.344|    59.14%|   0:00:00.0| 2433.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_13_/D      |
|  -0.018|   -0.018|  -4.344|   -4.344|    59.14%|   0:00:00.0| 2433.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_13_/D      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:47 real=0:05:46 mem=2433.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.001|   -0.018|   0.000|   -4.344|    59.14%|   0:00:00.0| 2433.1M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_7_/D           |
|   0.003|   -0.018|   0.000|   -4.344|    59.14%|   0:00:05.0| 2433.1M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_82_/D          |
|   0.006|   -0.018|   0.000|   -4.344|    59.14%|   0:00:01.0| 2433.1M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_15_/D          |
|   0.009|   -0.018|   0.000|   -4.344|    59.15%|   0:00:00.0| 2433.1M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_20_/D          |
|   0.011|   -0.018|   0.000|   -4.344|    59.15%|   0:00:02.0| 2433.1M|   WC_VIEW|  default| sum_out[15]                                        |
|   0.018|   -0.018|   0.000|   -4.344|    59.15%|   0:00:09.0| 2433.1M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_30_/D          |
|   0.018|   -0.018|   0.000|   -4.344|    59.15%|   0:00:00.0| 2433.1M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_30_/D          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:16.7 real=0:00:17.0 mem=2433.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:04 real=0:06:03 mem=2433.1M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.018| 0.000|
|reg2cgate | 0.335| 0.000|
|reg2reg   |-0.018|-4.344|
|HEPG      |-0.018|-4.344|
|All Paths |-0.018|-4.344|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.018 TNS Slack -4.344 Density 59.15
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:48:33.3/0:49:17.9 (1.0), mem = 2433.1M
(I,S,L,T): WC_VIEW: 155.389, 45.0803, 2.22259, 202.692
Reclaim Optimization WNS Slack -0.018  TNS Slack -4.344 Density 59.15
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.15%|        -|  -0.018|  -4.344|   0:00:00.0| 2433.1M|
|    59.13%|       54|  -0.018|  -4.459|   0:00:05.0| 2433.1M|
|    58.90%|     1220|  -0.015|  -4.394|   0:00:15.0| 2433.1M|
|    58.89%|       56|  -0.015|  -4.394|   0:00:02.0| 2433.1M|
|    58.89%|        2|  -0.015|  -4.394|   0:00:00.0| 2433.1M|
|    58.89%|        0|  -0.015|  -4.394|   0:00:01.0| 2433.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.015  TNS Slack -4.394 Density 58.89
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 256 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:25.1) (real = 0:00:25.0) **
(I,S,L,T): WC_VIEW: 154.924, 44.7448, 2.19993, 201.869
*** AreaOpt [finish] : cpu/real = 0:00:25.4/0:00:25.4 (1.0), totSession cpu/real = 0:48:58.7/0:49:43.3 (1.0), mem = 2433.1M
End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:25, mem=2198.09M, totSessionCpu=0:48:59).
*** Starting refinePlace (0:48:59 mem=2198.1M) ***
Total net bbox length = 9.165e+05 (4.160e+05 5.005e+05) (ext = 9.422e+04)
Move report: Timing Driven Placement moves 4978 insts, mean move: 5.98 um, max move: 62.20 um
	Max move on inst (core_instance_2/norm_instance/FE_RC_1261_0): (676.20, 310.60) --> (642.80, 339.40)
	Runtime: CPU: 0:00:07.8 REAL: 0:00:08.0 MEM: 2242.0MB
Move report: Detail placement moves 4662 insts, mean move: 0.52 um, max move: 4.40 um
	Max move on inst (core_instance_1/pmem_instance/memory12_reg_82_): (313.60, 332.20) --> (312.80, 328.60)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2242.0MB
Summary Report:
Instances move: 7600 (out of 64671 movable)
Instances flipped: 26
Mean displacement: 4.12 um
Max displacement: 62.20 um (Instance: core_instance_2/norm_instance/FE_RC_1261_0) (676.2, 310.6) -> (642.8, 339.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 9.187e+05 (4.180e+05 5.007e+05) (ext = 9.422e+04)
Runtime: CPU: 0:00:09.7 REAL: 0:00:10.0 MEM: 2242.0MB
*** Finished refinePlace (0:49:09 mem=2242.0M) ***
Finished re-routing un-routed nets (0:00:00.1 2242.0M)


Density : 0.5889
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:12.1 real=0:00:12.0 mem=2242.0M) ***
** GigaOpt Optimizer WNS Slack -0.046 TNS Slack -5.084 Density 58.89
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.001| 0.000|
|reg2cgate | 0.335| 0.000|
|reg2reg   |-0.046|-5.084|
|HEPG      |-0.046|-5.084|
|All Paths |-0.046|-5.084|
+----------+------+------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.046|   -0.046|  -5.084|   -5.084|    58.89%|   0:00:01.0| 2242.0M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.040|   -0.040|  -4.913|   -4.913|    58.90%|   0:00:05.0| 2356.5M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.039|   -0.039|  -4.878|   -4.878|    58.89%|   0:00:38.0| 2356.5M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.037|   -0.037|  -4.814|   -4.814|    58.90%|   0:00:06.0| 2356.5M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.029|   -0.029|  -4.639|   -4.639|    58.90%|   0:00:04.0| 2356.5M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.025|   -0.025|  -4.539|   -4.539|    58.92%|   0:00:14.0| 2356.5M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|  -0.023|   -0.023|  -4.526|   -4.526|    58.92%|   0:00:12.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.016|   -0.016|  -4.440|   -4.440|    58.93%|   0:00:08.0| 2351.5M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.016|   -0.016|  -3.149|   -3.149|    58.94%|   0:00:26.0| 2347.5M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.016|   -0.016|  -2.522|   -2.522|    58.94%|   0:00:07.0| 2347.5M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.016|   -0.016|  -2.243|   -2.243|    58.94%|   0:00:00.0| 2347.5M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.013|   -0.013|  -2.185|   -2.185|    58.97%|   0:00:02.0| 2347.5M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.013|   -0.013|  -1.147|   -1.147|    58.97%|   0:00:16.0| 2385.7M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.013|   -0.013|  -1.055|   -1.055|    58.97%|   0:00:00.0| 2385.7M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|  -0.012|   -0.012|  -0.888|   -0.888|    58.99%|   0:00:03.0| 2385.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_14_/D      |
|  -0.012|   -0.012|  -0.779|   -0.779|    58.99%|   0:00:01.0| 2385.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_14_/D      |
|  -0.012|   -0.012|  -0.778|   -0.778|    58.99%|   0:00:00.0| 2385.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_14_/D      |
|  -0.011|   -0.011|  -0.702|   -0.702|    59.00%|   0:00:03.0| 2385.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|  -0.010|   -0.010|  -0.438|   -0.438|    59.01%|   0:00:01.0| 2385.7M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_11_/D      |
|  -0.010|   -0.010|  -0.340|   -0.340|    59.01%|   0:00:01.0| 2385.7M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_11_/D      |
|  -0.010|   -0.010|  -0.335|   -0.335|    59.01%|   0:00:00.0| 2385.7M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_11_/D      |
|  -0.007|   -0.007|  -0.302|   -0.302|    59.02%|   0:00:01.0| 2385.7M|   WC_VIEW|  reg2reg| core_instance_2/icg_pmem_instance/en_neg_reg/D     |
|  -0.007|   -0.007|  -0.156|   -0.156|    59.03%|   0:00:03.0| 2385.7M|   WC_VIEW|  reg2reg| core_instance_2/icg_pmem_instance/en_neg_reg/D     |
|  -0.007|   -0.007|  -0.152|   -0.152|    59.03%|   0:00:00.0| 2385.7M|   WC_VIEW|  reg2reg| core_instance_2/icg_pmem_instance/en_neg_reg/D     |
|  -0.005|   -0.005|  -0.072|   -0.072|    59.06%|   0:00:02.0| 2385.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_14_/D      |
|  -0.005|   -0.005|  -0.066|   -0.066|    59.07%|   0:00:03.0| 2385.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_14_/D      |
|  -0.004|   -0.004|  -0.047|   -0.047|    59.10%|   0:00:05.0| 2381.7M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_10_/D      |
|  -0.004|   -0.004|  -0.041|   -0.041|    59.10%|   0:00:02.0| 2381.7M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_10_/D      |
|  -0.003|   -0.003|  -0.015|   -0.015|    59.11%|   0:00:04.0| 2381.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_14_/D      |
|  -0.003|   -0.003|  -0.008|   -0.008|    59.12%|   0:00:01.0| 2381.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_14_/D      |
|  -0.003|   -0.003|  -0.007|   -0.007|    59.12%|   0:00:03.0| 2381.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_14_/D      |
|  -0.002|   -0.002|  -0.005|   -0.005|    59.12%|   0:00:00.0| 2381.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_14_/D      |
|  -0.002|   -0.002|  -0.003|   -0.003|    59.13%|   0:00:02.0| 2381.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_14_/D      |
|  -0.003|   -0.003|  -0.006|   -0.006|    59.14%|   0:00:02.0| 2381.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_14_/D      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:56 real=0:02:56 mem=2381.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.001|   -0.003|   0.000|   -0.006|    59.14%|   0:00:00.0| 2381.7M|   WC_VIEW|  default| core_instance_2/qmem_instance/Q_reg_0_/D           |
|   0.004|   -0.003|   0.000|   -0.006|    59.14%|   0:00:04.0| 2381.7M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_86_/D          |
|   0.005|   -0.003|   0.000|   -0.006|    59.15%|   0:00:03.0| 2381.7M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_80_/D          |
|   0.008|   -0.003|   0.000|   -0.006|    59.15%|   0:00:01.0| 2381.7M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_92_/D          |
|   0.009|   -0.003|   0.000|   -0.006|    59.15%|   0:00:04.0| 2381.7M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_62_/D          |
|   0.009|   -0.003|   0.000|   -0.006|    59.15%|   0:00:02.0| 2381.7M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_62_/D          |
|   0.011|   -0.003|   0.000|   -0.006|    59.15%|   0:00:00.0| 2381.7M|   WC_VIEW|  default| sum_out[15]                                        |
|   0.017|   -0.003|   0.000|   -0.006|    59.15%|   0:00:08.0| 2381.7M|   WC_VIEW|  default| sum_out[15]                                        |
|   0.017|   -0.003|   0.000|   -0.006|    59.15%|   0:00:00.0| 2381.7M|   WC_VIEW|  default| sum_out[15]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:21.8 real=0:00:22.0 mem=2381.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:18 real=0:03:18 mem=2381.7M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.017| 0.000|
|reg2cgate | 0.335| 0.000|
|reg2reg   |-0.003|-0.006|
|HEPG      |-0.003|-0.006|
|All Paths |-0.003|-0.006|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.003 TNS Slack -0.006 Density 59.15
*** Starting refinePlace (0:52:30 mem=2381.7M) ***
Total net bbox length = 9.196e+05 (4.186e+05 5.009e+05) (ext = 9.422e+04)
Move report: Detail placement moves 3146 insts, mean move: 0.48 um, max move: 3.60 um
	Max move on inst (core_instance_2/norm_instance/FE_RC_1615_0): (591.60, 348.40) --> (589.80, 346.60)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2374.7MB
Summary Report:
Instances move: 3146 (out of 64780 movable)
Instances flipped: 0
Mean displacement: 0.48 um
Max displacement: 3.60 um (Instance: core_instance_2/norm_instance/FE_RC_1615_0) (591.6, 348.4) -> (589.8, 346.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D1
Total net bbox length = 9.202e+05 (4.191e+05 5.011e+05) (ext = 9.422e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 2374.7MB
*** Finished refinePlace (0:52:32 mem=2374.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2374.7M)


Density : 0.5915
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.0 real=0:00:04.0 mem=2374.7M) ***
** GigaOpt Optimizer WNS Slack -0.003 TNS Slack -0.006 Density 59.15
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.017| 0.000|
|reg2cgate | 0.335| 0.000|
|reg2reg   |-0.003|-0.006|
|HEPG      |-0.003|-0.006|
|All Paths |-0.003|-0.006|
+----------+------+------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.003|   -0.003|  -0.006|   -0.006|    59.15%|   0:00:00.0| 2374.7M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_14_/D      |
|   0.000|    0.000|   0.000|    0.000|    59.19%|   0:01:01.0| 2374.7M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_13_/D        |
|   0.001|    0.001|   0.000|    0.000|    59.19%|   0:01:12.0| 2489.1M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|   0.004|    0.004|   0.000|    0.000|    59.21%|   0:00:05.0| 2489.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_14_/D      |
|   0.003|    0.003|   0.000|    0.000|    59.25%|   0:00:28.0| 2489.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_14_/D      |
|   0.003|    0.003|   0.000|    0.000|    59.25%|   0:00:01.0| 2489.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_14_/D      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:47 real=0:02:47 mem=2489.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:48 real=0:02:47 mem=2489.1M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.017|0.000|
|reg2cgate |0.335|0.000|
|reg2reg   |0.003|0.000|
|HEPG      |0.003|0.000|
|All Paths |0.003|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.003 TNS Slack 0.000 Density 59.25
*** Starting refinePlace (0:55:23 mem=2489.1M) ***
Total net bbox length = 9.209e+05 (4.195e+05 5.014e+05) (ext = 9.422e+04)
Move report: Detail placement moves 1709 insts, mean move: 0.53 um, max move: 3.60 um
	Max move on inst (core_instance_1/ofifo_inst/col_idx_7__fifo_instance/FE_RC_1970_0): (327.80, 501.40) --> (329.60, 503.20)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2489.1MB
Summary Report:
Instances move: 1709 (out of 64901 movable)
Instances flipped: 0
Mean displacement: 0.53 um
Max displacement: 3.60 um (Instance: core_instance_1/ofifo_inst/col_idx_7__fifo_instance/FE_RC_1970_0) (327.8, 501.4) -> (329.6, 503.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND4
Total net bbox length = 9.213e+05 (4.198e+05 5.015e+05) (ext = 9.422e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2489.1MB
*** Finished refinePlace (0:55:25 mem=2489.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2489.1M)


Density : 0.5925
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.2 real=0:00:04.0 mem=2489.1M) ***
** GigaOpt Optimizer WNS Slack 0.003 TNS Slack 0.000 Density 59.25
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.017|0.000|
|reg2cgate |0.335|0.000|
|reg2reg   |0.003|0.000|
|HEPG      |0.003|0.000|
|All Paths |0.003|0.000|
+----------+-----+-----+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.003|    0.003|   0.000|    0.000|    59.25%|   0:00:00.0| 2489.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_14_/D      |
|   0.003|    0.003|   0.000|    0.000|    59.25%|   0:00:07.0| 2489.1M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/sum_q_reg_14_/D      |
|   0.009|    0.009|   0.000|    0.000|    59.25%|   0:00:00.0| 2489.1M|   WC_VIEW|  reg2reg| core_instance_2/icg_pmem_instance/en_neg_reg/D     |
|   0.009|    0.009|   0.000|    0.000|    59.41%|   0:02:02.0| 2489.1M|   WC_VIEW|  default| core_instance_2/ofifo_inst/col_idx_6__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/rd_ptr_reg_1_/QN                                 |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.515005)
 ** Useful skew failure reasons **
The sequential element core_instance_2/norm_instance/fifo_top_instance/fifo_instance/rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/out1_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element genblk1_1__inst1_sync/q_reg could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/out2_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/out2_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element genblk1_18__inst1_sync/q_reg could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/norm_instance/fifo_top_instance/fifo_instance/rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element genblk1_17__inst1_sync/q_reg could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/out2_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/out1_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_2/norm_instance/fifo_top_instance/fifo_instance/rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/out1_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element genblk1_1__inst1_sync/q_reg could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/out2_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/out2_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element genblk1_18__inst1_sync/q_reg could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/norm_instance/fifo_top_instance/fifo_instance/rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element genblk1_17__inst1_sync/q_reg could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/out2_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/out1_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_2/norm_instance/fifo_top_instance/fifo_instance/rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/out1_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element genblk1_1__inst1_sync/q_reg could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/out2_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/out2_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element genblk1_18__inst1_sync/q_reg could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/norm_instance/fifo_top_instance/fifo_instance/rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element genblk1_17__inst1_sync/q_reg could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/out2_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/out1_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|   0.014|    0.014|   0.000|    0.000|    59.42%|   0:01:51.0| 2546.4M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_15_/D      |
|   0.015|    0.015|   0.000|    0.000|    59.44%|   0:00:25.0| 2546.4M|   WC_VIEW|  reg2reg| core_instance_2/icg_pmem_instance/en_neg_reg/D     |
|   0.015|    0.015|   0.000|    0.000|    59.44%|   0:00:00.0| 2546.4M|   WC_VIEW|  reg2reg| core_instance_2/icg_pmem_instance/en_neg_reg/D     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:25 real=0:04:25 mem=2546.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:25 real=0:04:25 mem=2546.4M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.017|0.000|
|reg2cgate |0.335|0.000|
|reg2reg   |0.015|0.000|
|HEPG      |0.015|0.000|
|All Paths |0.015|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 59.44
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:59:52.2/1:00:35.9 (1.0), mem = 2546.4M
(I,S,L,T): WC_VIEW: 155.978, 45.8029, 2.24146, 204.023
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.44
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.44%|        -|   0.000|   0.000|   0:00:00.0| 2546.4M|
|    59.37%|      199|  -0.001|  -0.002|   0:00:05.0| 2546.4M|
|    58.86%|     2626|  -0.003|  -0.007|   0:00:25.0| 2546.4M|
|    58.83%|      180|  -0.003|  -0.008|   0:00:03.0| 2546.4M|
|    58.83%|        4|  -0.003|  -0.008|   0:00:01.0| 2546.4M|
|    58.83%|        1|  -0.003|  -0.008|   0:00:01.0| 2546.4M|
|    58.83%|        0|  -0.003|  -0.008|   0:00:00.0| 2546.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.003  TNS Slack -0.008 Density 58.83
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 251 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:38.5) (real = 0:00:38.0) **
(I,S,L,T): WC_VIEW: 154.578, 44.7744, 2.186, 201.538
*** AreaOpt [finish] : cpu/real = 0:00:38.9/0:00:38.9 (1.0), totSession cpu/real = 1:00:31.1/1:01:14.7 (1.0), mem = 2546.4M
End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:39, mem=2288.36M, totSessionCpu=1:00:31).
*** Starting refinePlace (1:00:32 mem=2288.4M) ***
Total net bbox length = 9.217e+05 (4.203e+05 5.014e+05) (ext = 9.422e+04)
Move report: Detail placement moves 1597 insts, mean move: 0.46 um, max move: 3.60 um
	Max move on inst (core_instance_1/norm_instance/fifo_top_instance/fifo_instance/fifo_mux_16_1c/mux_8_1a/fifo_mux_2_1c/U24): (439.80, 370.00) --> (441.60, 371.80)
	Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 2303.2MB
Summary Report:
Instances move: 1597 (out of 64847 movable)
Instances flipped: 2058
Mean displacement: 0.46 um
Max displacement: 3.60 um (Instance: core_instance_1/norm_instance/fifo_top_instance/fifo_instance/fifo_mux_16_1c/mux_8_1a/fifo_mux_2_1c/U24) (439.8, 370) -> (441.6, 371.8)
	Length: 7 sites, height: 1 rows, site name: core, cell type: IOA21D0
Total net bbox length = 9.219e+05 (4.205e+05 5.014e+05) (ext = 9.422e+04)
Runtime: CPU: 0:00:03.7 REAL: 0:00:03.0 MEM: 2303.2MB
*** Finished refinePlace (1:00:36 mem=2303.2M) ***
Finished re-routing un-routed nets (0:00:00.1 2303.2M)


Density : 0.5883
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:06.0 real=0:00:06.0 mem=2303.2M) ***
** GigaOpt Optimizer WNS Slack -0.005 TNS Slack -0.017 Density 58.83
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.002| 0.000|
|reg2cgate | 0.335| 0.000|
|reg2reg   |-0.005|-0.017|
|HEPG      |-0.005|-0.017|
|All Paths |-0.005|-0.017|
+----------+------+------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.005|   -0.005|  -0.017|   -0.017|    58.83%|   0:00:00.0| 2303.2M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|   0.001|    0.001|   0.000|    0.000|    58.86%|   0:02:27.0| 2472.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_1_/D         |
|   0.001|    0.001|   0.000|    0.000|    58.91%|   0:00:18.0| 2472.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|   0.006|    0.002|   0.000|    0.000|    58.93%|   0:00:02.0| 2472.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|   0.007|    0.002|   0.000|    0.000|    58.95%|   0:00:32.0| 2472.9M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_0_/D         |
|   0.010|   -0.045|   0.000|   -0.155|    58.99%|   0:00:07.0| 2472.9M|   WC_VIEW|  reg2reg| core_instance_1/ofifo_inst/col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q0_reg_7_/D                                      |
|   0.011|   -0.045|   0.000|   -0.155|    59.02%|   0:00:17.0| 2472.9M|   WC_VIEW|  reg2reg| core_instance_2/ofifo_inst/col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e/q14_reg_2_/D                                     |
|   0.014|   -0.045|   0.000|   -0.155|    59.04%|   0:00:08.0| 2472.9M|   WC_VIEW|  reg2reg| core_instance_2/icg_pmem_instance/en_neg_reg/D     |
|   0.013|   -0.045|   0.000|   -0.155|    59.08%|   0:00:28.0| 2472.9M|        NA|       NA| NA                                                 |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element genblk1_1__inst1_sync/q_reg could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element genblk1_22__inst2_sync/q_reg could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/out2_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element genblk1_22__inst1_sync/q_reg could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element genblk1_1__inst1_sync/q_reg could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element genblk1_22__inst2_sync/q_reg could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/out2_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element genblk1_22__inst1_sync/q_reg could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element genblk1_1__inst1_sync/q_reg could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element genblk1_22__inst2_sync/q_reg could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/out2_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element genblk1_22__inst1_sync/q_reg could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1/ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|   0.013|   -0.045|   0.000|   -0.155|    59.08%|   0:00:00.0| 2472.9M|   WC_VIEW|  reg2reg| core_instance_2/icg_pmem_instance/en_neg_reg/D     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:20 real=0:04:19 mem=2472.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.045|   -0.045|  -0.155|   -0.155|    59.08%|   0:00:01.0| 2472.9M|   WC_VIEW|  default| sum_out[7]                                         |
|   0.002|    0.002|   0.000|    0.000|    59.08%|   0:00:00.0| 2472.9M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_35_/D          |
|   0.008|    0.008|   0.000|    0.000|    59.09%|   0:00:01.0| 2472.9M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_20_/D          |
|   0.013|    0.013|   0.000|    0.000|    59.09%|   0:00:01.0| 2472.9M|   WC_VIEW|  default| core_instance_2/norm_instance/fifo_top_instance/fi |
|        |         |        |         |          |            |        |          |         | fo_instance/q37_reg_8_/E                           |
|   0.015|    0.013|   0.000|    0.000|    59.10%|   0:00:07.0| 2468.9M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_91_/D          |
|   0.015|    0.013|   0.000|    0.000|    59.10%|   0:00:00.0| 2468.9M|   WC_VIEW|  default| core_instance_2/pmem_instance/Q_reg_91_/D          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.4 real=0:00:10.0 mem=2468.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:30 real=0:04:29 mem=2468.9M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.015|0.000|
|reg2cgate |0.335|0.000|
|reg2reg   |0.013|0.000|
|HEPG      |0.013|0.000|
|All Paths |0.013|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 59.10
*** Starting refinePlace (1:05:08 mem=2468.9M) ***
Total net bbox length = 9.233e+05 (4.213e+05 5.020e+05) (ext = 9.422e+04)
Move report: Detail placement moves 2379 insts, mean move: 0.49 um, max move: 3.60 um
	Max move on inst (core_instance_2/ofifo_inst/col_idx_6__fifo_instance/U6): (615.80, 586.00) --> (614.00, 587.80)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 2468.9MB
Summary Report:
Instances move: 2379 (out of 65067 movable)
Instances flipped: 0
Mean displacement: 0.49 um
Max displacement: 3.60 um (Instance: core_instance_2/ofifo_inst/col_idx_6__fifo_instance/U6) (615.8, 586) -> (614, 587.8)
	Length: 7 sites, height: 1 rows, site name: core, cell type: NR2D2
Total net bbox length = 9.238e+05 (4.217e+05 5.021e+05) (ext = 9.422e+04)
Runtime: CPU: 0:00:03.8 REAL: 0:00:03.0 MEM: 2468.9MB
*** Finished refinePlace (1:05:12 mem=2468.9M) ***
Finished re-routing un-routed nets (0:00:00.1 2468.9M)


Density : 0.5910
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:06.0 real=0:00:06.0 mem=2468.9M) ***
** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 59.10
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.015|0.000|
|reg2cgate |0.335|0.000|
|reg2reg   |0.013|0.000|
|HEPG      |0.013|0.000|
|All Paths |0.013|0.000|
+----------+-----+-----+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 254 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:28:59 real=0:28:57 mem=2468.9M) ***

(I,S,L,T): WC_VIEW: 155.095, 45.2184, 2.20956, 202.523
*** SetupOpt [finish] : cpu/real = 0:29:11.1/0:29:08.8 (1.0), totSession cpu/real = 1:05:15.1/1:05:58.5 (1.0), mem = 2433.8M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.1)
Info: 26 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:05:16.7/1:06:00.1 (1.0), mem = 2232.5M
(I,S,L,T): WC_VIEW: 155.095, 45.2184, 2.20956, 202.523
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.10
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.10%|        -|   0.000|   0.000|   0:00:00.0| 2232.5M|
|    59.10%|      116|  -0.000|  -0.000|   0:00:03.0| 2270.7M|
|    59.05%|       96|  -0.009|  -0.119|   0:00:04.0| 2272.7M|
|    58.69%|     1901|  -0.007|  -0.089|   0:00:22.0| 2291.8M|
|    58.66%|      182|  -0.007|  -0.083|   0:00:04.0| 2291.8M|
|    58.66%|       15|  -0.007|  -0.083|   0:00:01.0| 2291.8M|
|    58.66%|        1|  -0.007|  -0.083|   0:00:01.0| 2291.8M|
|    58.66%|        0|  -0.007|  -0.083|   0:00:01.0| 2291.8M|
|    58.66%|        3|  -0.007|  -0.083|   0:00:00.0| 2291.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.007  TNS Slack -0.083 Density 58.66
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 135 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:39.4) (real = 0:00:39.0) **
*** Starting refinePlace (1:05:57 mem=2307.8M) ***
Total net bbox length = 9.233e+05 (4.214e+05 5.019e+05) (ext = 9.422e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2307.8MB
Summary Report:
Instances move: 0 (out of 64965 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.233e+05 (4.214e+05 5.019e+05) (ext = 9.422e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2307.8MB
*** Finished refinePlace (1:05:59 mem=2307.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2307.8M)


Density : 0.5866
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.2 real=0:00:05.0 mem=2307.8M) ***
(I,S,L,T): WC_VIEW: 154.238, 44.8687, 2.16517, 201.272
*** AreaOpt [finish] : cpu/real = 0:00:44.1/0:00:44.0 (1.0), totSession cpu/real = 1:06:00.8/1:06:44.1 (1.0), mem = 2307.8M
End: Area Reclaim Optimization (cpu=0:00:44, real=0:00:44, mem=2211.70M, totSessionCpu=1:06:01).
Begin: GigaOpt postEco DRV Optimization
Info: 26 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:06:02.6/1:06:45.9 (1.0), mem = 2214.3M
(I,S,L,T): WC_VIEW: 154.238, 44.8687, 2.16517, 201.272
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|    23|    -0.12|     1|     1|    -0.01|     0|     0|     0|     0|    -0.01|    -0.08|       0|       0|       0|  58.66|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.01|    -0.08|       0|       0|       1|  58.66| 0:00:00.0|  2290.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.01|    -0.08|       0|       0|       0|  58.66| 0:00:00.0|  2290.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 135 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2290.6M) ***

*** Starting refinePlace (1:06:11 mem=2306.6M) ***
Total net bbox length = 9.233e+05 (4.214e+05 5.019e+05) (ext = 9.422e+04)
Move report: Detail placement moves 1 insts, mean move: 1.40 um, max move: 1.40 um
	Max move on inst (core_instance_2/norm_instance/U2301): (644.80, 281.80) --> (643.40, 281.80)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2306.6MB
Summary Report:
Instances move: 1 (out of 64965 movable)
Instances flipped: 0
Mean displacement: 1.40 um
Max displacement: 1.40 um (Instance: core_instance_2/norm_instance/U2301) (644.8, 281.8) -> (643.4, 281.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 9.233e+05 (4.214e+05 5.019e+05) (ext = 9.422e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2306.6MB
*** Finished refinePlace (1:06:13 mem=2306.6M) ***
Finished re-routing un-routed nets (0:00:00.0 2306.6M)


Density : 0.5866
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.3 real=0:00:04.0 mem=2306.6M) ***
(I,S,L,T): WC_VIEW: 154.224, 44.8688, 2.16518, 201.258
*** DrvOpt [finish] : cpu/real = 0:00:12.5/0:00:12.5 (1.0), totSession cpu/real = 1:06:15.1/1:06:58.4 (1.0), mem = 2271.5M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.007 -> -0.007 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -0.083 -> -0.083
Begin: GigaOpt TNS non-legal recovery
Info: 26 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:06:17.2/1:07:00.5 (1.0), mem = 2271.5M
(I,S,L,T): WC_VIEW: 154.224, 44.8688, 2.16518, 201.258
*info: 26 clock nets excluded
*info: 2 special nets excluded.
*info: 194 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.007 TNS Slack -0.083 Density 58.66
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.000| 0.000|
|reg2cgate | 0.335| 0.000|
|reg2reg   |-0.007|-0.083|
|HEPG      |-0.007|-0.083|
|All Paths |-0.007|-0.083|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.007|   -0.007|  -0.083|   -0.083|    58.66%|   0:00:00.0| 2306.6M|   WC_VIEW|  reg2reg| core_instance_2/norm_instance/out_reg_6_/D         |
|   0.000|    0.000|   0.000|    0.000|    58.66%|   0:00:49.0| 2478.3M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:49.8 real=0:00:49.0 mem=2478.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:49.9 real=0:00:50.0 mem=2478.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2cgate |0.335|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 58.66
*** Starting refinePlace (1:07:19 mem=2478.3M) ***
Total net bbox length = 9.238e+05 (4.217e+05 5.021e+05) (ext = 9.422e+04)
Move report: Detail placement moves 277 insts, mean move: 0.78 um, max move: 4.40 um
	Max move on inst (core_instance_2/norm_instance/fifo_top_instance/fifo_instance/FE_OCPC5661_rd_ptr_0): (682.80, 402.40) --> (682.00, 398.80)
	Runtime: CPU: 0:00:03.8 REAL: 0:00:03.0 MEM: 2478.3MB
Summary Report:
Instances move: 277 (out of 64974 movable)
Instances flipped: 0
Mean displacement: 0.78 um
Max displacement: 4.40 um (Instance: core_instance_2/norm_instance/fifo_top_instance/fifo_instance/FE_OCPC5661_rd_ptr_0) (682.8, 402.4) -> (682, 398.8)
	Length: 7 sites, height: 1 rows, site name: core, cell type: BUFFD3
Total net bbox length = 9.239e+05 (4.218e+05 5.021e+05) (ext = 9.422e+04)
Runtime: CPU: 0:00:04.2 REAL: 0:00:05.0 MEM: 2478.3MB
*** Finished refinePlace (1:07:23 mem=2478.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2478.3M)


Density : 0.5866
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:06.4 real=0:00:06.0 mem=2478.3M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 58.66
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2cgate |0.335|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 135 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:58.0 real=0:00:58.0 mem=2478.3M) ***

(I,S,L,T): WC_VIEW: 154.245, 44.8979, 2.16561, 201.308
*** SetupOpt [finish] : cpu/real = 0:01:08.8/0:01:08.6 (1.0), totSession cpu/real = 1:07:26.0/1:08:09.2 (1.0), mem = 2443.2M
End: GigaOpt TNS non-legal recovery
**optDesign ... cpu = 0:58:49, real = 0:58:44, mem = 1839.4M, totSessionCpu=1:07:30 **
**optDesign ... cpu = 0:58:49, real = 0:58:44, mem = 1837.4M, totSessionCpu=1:07:30 **
** Profile ** Start :  cpu=0:00:00.0, mem=2212.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=2212.2M
** Profile ** Overall slacks :  cpu=0:00:01.3, mem=2222.2M
** Profile ** DRVs :  cpu=0:00:01.8, mem=2222.2M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.335  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  37201  |  36604  |   24    |  7282   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.663%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2222.2M
Info: 26 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1840.70MB/3365.15MB/2100.75MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1840.70MB/3365.15MB/2100.75MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1840.70MB/3365.15MB/2100.75MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-15 23:31:44 (2023-Mar-16 06:31:44 GMT)
2023-Mar-15 23:31:44 (2023-Mar-16 06:31:44 GMT): 10%
2023-Mar-15 23:31:44 (2023-Mar-16 06:31:44 GMT): 20%
2023-Mar-15 23:31:44 (2023-Mar-16 06:31:44 GMT): 30%
2023-Mar-15 23:31:44 (2023-Mar-16 06:31:44 GMT): 40%
2023-Mar-15 23:31:44 (2023-Mar-16 06:31:44 GMT): 50%
2023-Mar-15 23:31:44 (2023-Mar-16 06:31:44 GMT): 60%
2023-Mar-15 23:31:44 (2023-Mar-16 06:31:44 GMT): 70%
2023-Mar-15 23:31:44 (2023-Mar-16 06:31:44 GMT): 80%
2023-Mar-15 23:31:44 (2023-Mar-16 06:31:44 GMT): 90%

Finished Levelizing
2023-Mar-15 23:31:44 (2023-Mar-16 06:31:44 GMT)

Starting Activity Propagation
2023-Mar-15 23:31:45 (2023-Mar-16 06:31:45 GMT)
2023-Mar-15 23:31:45 (2023-Mar-16 06:31:45 GMT): 10%
2023-Mar-15 23:31:46 (2023-Mar-16 06:31:46 GMT): 20%

Finished Activity Propagation
2023-Mar-15 23:31:47 (2023-Mar-16 06:31:47 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1842.93MB/3365.15MB/2100.75MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-15 23:31:47 (2023-Mar-16 06:31:47 GMT)
 ... Calculating switching power
2023-Mar-15 23:31:48 (2023-Mar-16 06:31:48 GMT): 10%
2023-Mar-15 23:31:48 (2023-Mar-16 06:31:48 GMT): 20%
2023-Mar-15 23:31:48 (2023-Mar-16 06:31:48 GMT): 30%
2023-Mar-15 23:31:48 (2023-Mar-16 06:31:48 GMT): 40%
2023-Mar-15 23:31:48 (2023-Mar-16 06:31:48 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-15 23:31:50 (2023-Mar-16 06:31:50 GMT): 60%
2023-Mar-15 23:31:50 (2023-Mar-16 06:31:50 GMT): 70%
2023-Mar-15 23:31:52 (2023-Mar-16 06:31:52 GMT): 80%
2023-Mar-15 23:31:53 (2023-Mar-16 06:31:53 GMT): 90%

Finished Calculating power
2023-Mar-15 23:31:54 (2023-Mar-16 06:31:54 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=1842.93MB/3365.15MB/2100.75MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1842.93MB/3365.15MB/2100.75MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:11, mem(process/total/peak)=1842.93MB/3365.15MB/2100.75MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1842.93MB/3365.15MB/2100.75MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-15 23:31:54 (2023-Mar-16 06:31:54 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      153.08981397 	   76.3450%
Total Switching Power:      45.20439057 	   22.5432%
Total Leakage Power:         2.22936448 	    1.1118%
Total Power:               200.52356831
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         123.1       6.256       1.202       130.5       65.09
Macro                                  0           0           0           0           0
IO                                     0           0   2.914e-06   2.914e-06   1.453e-06
Combinational                         30       38.95       1.028       69.97       34.89
Clock (Combinational)            0.03131           0   0.0001938     0.03151     0.01571
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              153.1        45.2       2.229       200.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      153.1        45.2       2.229       200.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                             0.01566           0   9.691e-05     0.01575    0.007856
clk1                             0.01566           0   9.691e-05     0.01575    0.007856
-----------------------------------------------------------------------------------------
Total                            0.03131           0   0.0001938     0.03151     0.01571
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance_2/norm_instance/FE_OFC4376_n3092 (BUFFD16):          0.05869
*              Highest Leakage Power: core_instance_1/ofifo_inst/U3 (ND3D8):        0.0002855
*                Total Cap:      3.81052e-10 F
*                Total instances in design: 64974
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:01,
mem(process/total/peak)=1859.69MB/3372.15MB/2100.75MB)


Phase 1 finished in (cpu = 0:00:29.0) (real = 0:00:29.0) **
Finished Timing Update in (cpu = 0:00:34.9) (real = 0:00:35.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:09:42 mem=2354.8M) ***
Total net bbox length = 9.240e+05 (4.219e+05 5.021e+05) (ext = 9.423e+04)
Move report: Detail placement moves 438 insts, mean move: 1.71 um, max move: 8.40 um
	Max move on inst (core_instance_2/norm_instance/U171): (690.20, 321.40) --> (691.40, 328.60)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2354.8MB
Summary Report:
Instances move: 438 (out of 64974 movable)
Instances flipped: 0
Mean displacement: 1.71 um
Max displacement: 8.40 um (Instance: core_instance_2/norm_instance/U171) (690.2, 321.4) -> (691.4, 328.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 9.246e+05 (4.221e+05 5.024e+05) (ext = 9.423e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2354.8MB
*** Finished refinePlace (1:09:44 mem=2354.8M) ***
Finished re-routing un-routed nets (0:00:00.1 2354.8M)


Density : 0.5861
Max route overflow : 0.0000

Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
*** Starting refinePlace (1:10:33 mem=2406.2M) ***
Total net bbox length = 9.246e+05 (4.222e+05 5.024e+05) (ext = 9.423e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2406.2MB
Summary Report:
Instances move: 0 (out of 64981 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.246e+05 (4.222e+05 5.024e+05) (ext = 9.423e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2406.2MB
*** Finished refinePlace (1:10:35 mem=2406.2M) ***
Finished re-routing un-routed nets (0:00:00.1 2406.2M)


Density : 0.5861
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:10:36.2/1:11:19.2 (1.0), mem = 2406.2M
(I,S,L,T): WC_VIEW: 153.871, 44.7692, 2.15791, 200.798
Reclaim Optimization WNS Slack -0.004  TNS Slack -0.012 Density 58.61
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.61%|        -|  -0.004|  -0.012|   0:00:00.0| 2406.2M|
|    58.61%|        0|  -0.004|  -0.012|   0:00:01.0| 2406.2M|
|    58.61%|      367|  -0.009|  -0.030|   0:00:17.0| 2406.2M|
|    58.61%|       85|  -0.004|  -0.024|   0:00:13.0| 2346.7M|
|    58.61%|        5|  -0.004|  -0.024|   0:00:01.0| 2346.7M|
|    58.60%|      417|  -0.004|  -0.021|   0:00:16.0| 2381.4M|
|    58.59%|      278|  -0.004|  -0.021|   0:00:16.0| 2381.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.004  TNS Slack -0.021 Density 58.59
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 135 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:01:08) (real = 0:01:08) **
(I,S,L,T): WC_VIEW: 153.717, 44.6359, 2.15341, 200.507
*** PowerOpt [finish] : cpu/real = 0:01:08.4/0:01:08.3 (1.0), totSession cpu/real = 1:11:44.6/1:12:27.5 (1.0), mem = 2381.4M
*** Starting refinePlace (1:11:45 mem=2381.4M) ***
Total net bbox length = 9.243e+05 (4.223e+05 5.021e+05) (ext = 9.423e+04)
Move report: Detail placement moves 47 insts, mean move: 1.47 um, max move: 5.20 um
	Max move on inst (core_instance_2/norm_instance/fifo_top_instance/fifo_instance/fifo_mux_2_1b/U31): (676.60, 388.00) --> (678.20, 391.60)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2381.4MB
Summary Report:
Instances move: 47 (out of 64890 movable)
Instances flipped: 0
Mean displacement: 1.47 um
Max displacement: 5.20 um (Instance: core_instance_2/norm_instance/fifo_top_instance/fifo_instance/fifo_mux_2_1b/U31) (676.6, 388) -> (678.2, 391.6)
	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
Total net bbox length = 9.244e+05 (4.223e+05 5.021e+05) (ext = 9.423e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2381.4MB
*** Finished refinePlace (1:11:47 mem=2381.4M) ***
Finished re-routing un-routed nets (0:00:00.1 2381.4M)


Density : 0.5859
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.2 real=0:00:04.0 mem=2381.4M) ***
Checking setup slack degradation ...
Info: 26 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:11:52.2/1:12:35.0 (1.0), mem = 2381.4M
(I,S,L,T): WC_VIEW: 153.717, 44.6356, 2.15341, 200.506
Info: 26 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.004|   -0.004|  -0.021|   -0.021|    58.59%|   0:00:00.0| 2390.9M|   WC_VIEW|  reg2reg| core_instance_1/norm_instance/sum_q_reg_14_/D      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=2412.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=2412.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 135 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 153.717, 44.6356, 2.15341, 200.506
*** SetupOpt [finish] : cpu/real = 0:00:12.4/0:00:12.4 (1.0), totSession cpu/real = 1:12:04.6/1:12:47.4 (1.0), mem = 2403.4M
Executing incremental physical updates
*** Starting refinePlace (1:12:06 mem=2403.4M) ***
Total net bbox length = 9.244e+05 (4.223e+05 5.021e+05) (ext = 9.423e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 2403.4MB
Summary Report:
Instances move: 0 (out of 64890 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.244e+05 (4.223e+05 5.021e+05) (ext = 9.423e+04)
Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2403.4MB
*** Finished refinePlace (1:12:08 mem=2403.4M) ***
Finished re-routing un-routed nets (0:00:00.1 2403.4M)


Density : 0.5859
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.5 real=0:00:05.0 mem=2403.4M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1927.64MB/3546.93MB/2100.75MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1927.64MB/3546.93MB/2100.75MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1927.64MB/3546.93MB/2100.75MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-15 23:36:19 (2023-Mar-16 06:36:19 GMT)
2023-Mar-15 23:36:19 (2023-Mar-16 06:36:19 GMT): 10%
2023-Mar-15 23:36:19 (2023-Mar-16 06:36:19 GMT): 20%
2023-Mar-15 23:36:19 (2023-Mar-16 06:36:19 GMT): 30%
2023-Mar-15 23:36:20 (2023-Mar-16 06:36:20 GMT): 40%
2023-Mar-15 23:36:20 (2023-Mar-16 06:36:20 GMT): 50%
2023-Mar-15 23:36:20 (2023-Mar-16 06:36:20 GMT): 60%
2023-Mar-15 23:36:20 (2023-Mar-16 06:36:20 GMT): 70%
2023-Mar-15 23:36:20 (2023-Mar-16 06:36:20 GMT): 80%
2023-Mar-15 23:36:20 (2023-Mar-16 06:36:20 GMT): 90%

Finished Levelizing
2023-Mar-15 23:36:20 (2023-Mar-16 06:36:20 GMT)

Starting Activity Propagation
2023-Mar-15 23:36:20 (2023-Mar-16 06:36:20 GMT)
2023-Mar-15 23:36:21 (2023-Mar-16 06:36:21 GMT): 10%
2023-Mar-15 23:36:21 (2023-Mar-16 06:36:21 GMT): 20%

Finished Activity Propagation
2023-Mar-15 23:36:23 (2023-Mar-16 06:36:23 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1927.67MB/3546.93MB/2100.75MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-15 23:36:23 (2023-Mar-16 06:36:23 GMT)
 ... Calculating switching power
2023-Mar-15 23:36:23 (2023-Mar-16 06:36:23 GMT): 10%
2023-Mar-15 23:36:23 (2023-Mar-16 06:36:23 GMT): 20%
2023-Mar-15 23:36:23 (2023-Mar-16 06:36:23 GMT): 30%
2023-Mar-15 23:36:24 (2023-Mar-16 06:36:24 GMT): 40%
2023-Mar-15 23:36:24 (2023-Mar-16 06:36:24 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-15 23:36:25 (2023-Mar-16 06:36:25 GMT): 60%
2023-Mar-15 23:36:26 (2023-Mar-16 06:36:26 GMT): 70%
2023-Mar-15 23:36:27 (2023-Mar-16 06:36:27 GMT): 80%
2023-Mar-15 23:36:28 (2023-Mar-16 06:36:28 GMT): 90%

Finished Calculating power
2023-Mar-15 23:36:29 (2023-Mar-16 06:36:29 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=1927.67MB/3546.93MB/2100.75MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1927.67MB/3546.93MB/2100.75MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:11, mem(process/total/peak)=1927.67MB/3546.93MB/2100.75MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1927.67MB/3546.93MB/2100.75MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-15 23:36:29 (2023-Mar-16 06:36:29 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      152.33192890 	   76.4700%
Total Switching Power:      44.65660012 	   22.4174%
Total Leakage Power:         2.21619924 	    1.1125%
Total Power:               199.20472759
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                           123       6.264         1.2       130.5        65.5
Macro                                  0           0           0           0           0
IO                                     0           0   2.914e-06   2.914e-06   1.463e-06
Combinational                      29.29       38.39       1.016        68.7       34.49
Clock (Combinational)            0.03131           0   0.0001938     0.03151     0.01582
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              152.3       44.66       2.216       199.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      152.3       44.66       2.216       199.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                             0.01566           0   9.691e-05     0.01575    0.007908
clk1                             0.01566           0   9.691e-05     0.01575    0.007908
-----------------------------------------------------------------------------------------
Total                            0.03131           0   0.0001938     0.03151     0.01582
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance_2/norm_instance/FE_OFC4376_n3092 (BUFFD16):          0.05872
*              Highest Leakage Power: core_instance_1/ofifo_inst/U3 (ND3D8):        0.0002855
*                Total Cap:      3.79929e-10 F
*                Total instances in design: 64890
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:01,
mem(process/total/peak)=1929.21MB/3546.93MB/2100.75MB)

** Power Reclaim End WNS Slack -0.004  TNS Slack -0.021 
End: Power Optimization (cpu=0:04:35, real=0:04:35, mem=2215.05M, totSessionCpu=1:12:23).
**optDesign ... cpu = 1:03:42, real = 1:03:37, mem = 1835.8M, totSessionCpu=1:12:23 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=64890 and nets=66888 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2199.125M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:5   (Analysis view: WC_VIEW)
 Advancing count:5, Max:-12.9(ps) Min:-10.1(ps) Total:-54.6(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2245.52 MB )
[NR-eGR] Read 40466 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2245.52 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 40466
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=66687  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 66687 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 134 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.285560e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 66553 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.153202e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       116( 0.06%)        12( 0.01%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M3  (3)         7( 0.00%)         3( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)        17( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        22( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              166( 0.01%)        15( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.03 sec, Real: 2.03 sec, Curr Mem: 2267.74 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2257.74)
Total number of fetched objects 66787
End delay calculation. (MEM=2307.41 CPU=0:00:10.3 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2307.41 CPU=0:00:13.1 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:17.0 real=0:00:17.0 totSessionCpu=1:12:47 mem=2307.4M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1928.05MB/3450.95MB/2100.75MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1928.05MB/3450.95MB/2100.75MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1928.05MB/3450.95MB/2100.75MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-15 23:36:57 (2023-Mar-16 06:36:57 GMT)
2023-Mar-15 23:36:57 (2023-Mar-16 06:36:57 GMT): 10%
2023-Mar-15 23:36:57 (2023-Mar-16 06:36:57 GMT): 20%
2023-Mar-15 23:36:57 (2023-Mar-16 06:36:57 GMT): 30%
2023-Mar-15 23:36:57 (2023-Mar-16 06:36:57 GMT): 40%
2023-Mar-15 23:36:57 (2023-Mar-16 06:36:57 GMT): 50%
2023-Mar-15 23:36:57 (2023-Mar-16 06:36:57 GMT): 60%
2023-Mar-15 23:36:57 (2023-Mar-16 06:36:57 GMT): 70%
2023-Mar-15 23:36:57 (2023-Mar-16 06:36:57 GMT): 80%
2023-Mar-15 23:36:57 (2023-Mar-16 06:36:57 GMT): 90%

Finished Levelizing
2023-Mar-15 23:36:58 (2023-Mar-16 06:36:58 GMT)

Starting Activity Propagation
2023-Mar-15 23:36:58 (2023-Mar-16 06:36:58 GMT)
2023-Mar-15 23:36:58 (2023-Mar-16 06:36:58 GMT): 10%
2023-Mar-15 23:36:59 (2023-Mar-16 06:36:59 GMT): 20%

Finished Activity Propagation
2023-Mar-15 23:37:00 (2023-Mar-16 06:37:00 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1929.45MB/3450.95MB/2100.75MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-15 23:37:00 (2023-Mar-16 06:37:00 GMT)
 ... Calculating switching power
2023-Mar-15 23:37:00 (2023-Mar-16 06:37:00 GMT): 10%
2023-Mar-15 23:37:01 (2023-Mar-16 06:37:01 GMT): 20%
2023-Mar-15 23:37:01 (2023-Mar-16 06:37:01 GMT): 30%
2023-Mar-15 23:37:01 (2023-Mar-16 06:37:01 GMT): 40%
2023-Mar-15 23:37:01 (2023-Mar-16 06:37:01 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-15 23:37:02 (2023-Mar-16 06:37:02 GMT): 60%
2023-Mar-15 23:37:03 (2023-Mar-16 06:37:03 GMT): 70%
2023-Mar-15 23:37:05 (2023-Mar-16 06:37:05 GMT): 80%
2023-Mar-15 23:37:06 (2023-Mar-16 06:37:06 GMT): 90%

Finished Calculating power
2023-Mar-15 23:37:06 (2023-Mar-16 06:37:06 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=1929.46MB/3450.95MB/2100.75MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1929.46MB/3450.95MB/2100.75MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:11, mem(process/total/peak)=1929.46MB/3450.95MB/2100.75MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1929.46MB/3450.95MB/2100.75MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-15 23:37:06 (2023-Mar-16 06:37:06 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      152.33186974 	   76.4700%
Total Switching Power:      44.65660012 	   22.4174%
Total Leakage Power:         2.21619924 	    1.1125%
Total Power:               199.20466841
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                           123       6.264         1.2       130.5        65.5
Macro                                  0           0           0           0           0
IO                                     0           0   2.914e-06   2.914e-06   1.463e-06
Combinational                      29.29       38.39       1.016        68.7       34.49
Clock (Combinational)            0.03131           0   0.0001938     0.03151     0.01582
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              152.3       44.66       2.216       199.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      152.3       44.66       2.216       199.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                             0.01566           0   9.691e-05     0.01575    0.007908
clk1                             0.01566           0   9.691e-05     0.01575    0.007908
-----------------------------------------------------------------------------------------
Total                            0.03131           0   0.0001938     0.03151     0.01582
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=1931.32MB/3450.95MB/2100.75MB)


Output file is ./timingReports/fullchip_preCTS.power.
**optDesign ... cpu = 1:04:19, real = 1:04:13, mem = 1839.8M, totSessionCpu=1:13:00 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:04:19, real = 1:04:13, mem = 1828.5M, totSessionCpu=1:13:00 **
**ERROR: (IMPOPT-45):	Cannot open the file : ./timingReports/fullchip_preCTS.summary.
**optDesign ... cpu = 1:04:19, real = 1:04:13, mem = 1828.5M, totSessionCpu=1:13:00 **
*** Finished optDesign ***
cleaningup cpe interface
Innovus terminated by internal (SEGV) error/signal...
*** Stack trace:
*** Stack trace:
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x12e84e86]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(syStackTrace+0xb7)[0x12e85308]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484ebc4]
/lib64/libpthread.so.0(+0xf630)[0x7f0e08bbe630]
/lib64/libc.so.6(_IO_vfprintf+0x2d)[0x7f0e07ffc62d]
/lib64/libc.so.6(_IO_fprintf+0x87)[0x7f0e08007447]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN24lsUsefulSkewMMVToolboxCL25dumpScheduleFileFromCacheEP8_IO_FILE+0x2da)[0x65688aa]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x6368008]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN18lsSkewClockManager7cleanupEv+0x10)[0x6368280]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN14rdaOptDesignCLD1Ev+0x571)[0x4aa5311]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x4ab862b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x29f)[0x151b46ff]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0xa7d)[0x151a39ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x80)[0x18b0c5b0]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b133f8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x18b13d26]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x6f)[0x18b13dcf]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18bc95cb]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b27021]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b133f8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x18b13d26]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x6f)[0x18b13dcf]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18bc95cb]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b27021]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0xf4)[0x18baf624]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x38)[0x18baf788]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x33d)[0x490d4ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xc7)[0xf807d27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3c)[0x10920c3c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x61)[0x109291c1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1b)[0x10938a1b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1c)[0x1093873c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xe0)[0x1091d260]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18c13cf7]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x87)[0x18bd5747]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x129)[0x18bd5a49]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x6a)[0x7f0e0d62023a]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0xea)[0x7f0e0c7c90ca]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN16QCoreApplication4execEv+0x84)[0x7f0e0c7d1954]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0x177)[0x7f0e0d61f897]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x281)[0x48ef5e1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_MainEx+0x177)[0x18bd0287]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x4a47df3]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(main+0x10b)[0x3fdb69b]
/lib64/libc.so.6(__libc_start_main+0xf5)[0x7f0e07fd6555]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484b9c1]
========================================
               pstack
========================================
Thread 18 (Thread 0x7f0e0436b700 (LWP 6812)):
#0  0x00007f0e080a9b43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6
Thread 17 (Thread 0x7f0dfcadf700 (LWP 6813)):
#0  0x00007f0e08bbd9dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6
Thread 16 (Thread 0x7f0dfc2de700 (LWP 6814)):
#0  0x00007f0e080a9b43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6
Thread 15 (Thread 0x7f0dfbadd700 (LWP 6817)):
#0  0x00007f0e08bbde9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6
Thread 14 (Thread 0x7f0dfa8d4700 (LWP 6819)):
#0  0x00007f0e080799fd in nanosleep () from /lib64/libc.so.6
#1  0x00007f0e08079894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6
Thread 13 (Thread 0x7f0df9cbb700 (LWP 6846)):
#0  0x00007f0e080a7ddd in poll () from /lib64/libc.so.6
#1  0x00007f0e09ab2022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007f0e09ab3c6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007f0df9d10a59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007f0e0c5ec17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6
Thread 12 (Thread 0x7f0df35f7700 (LWP 6848)):
#0  0x00007f0e08bbaa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f0df70270b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f0df7026c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6
Thread 11 (Thread 0x7f0df2df6700 (LWP 6849)):
#0  0x00007f0e08bbaa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f0df70270b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f0df7026c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6
Thread 10 (Thread 0x7f0df25f5700 (LWP 6850)):
#0  0x00007f0e08bbaa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f0df70270b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f0df7026c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6
Thread 9 (Thread 0x7f0df1df4700 (LWP 6851)):
#0  0x00007f0e08bbaa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f0df70270b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f0df7026c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6
Thread 8 (Thread 0x7f0df15f3700 (LWP 6852)):
#0  0x00007f0e08bbaa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f0df70270b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f0df7026c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6
Thread 7 (Thread 0x7f0df0df2700 (LWP 6853)):
#0  0x00007f0e08bbaa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f0df70270b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f0df7026c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6
Thread 6 (Thread 0x7f0df05f1700 (LWP 6854)):
#0  0x00007f0e08bbaa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f0df70270b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f0df7026c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6
Thread 5 (Thread 0x7f0defdf0700 (LWP 6855)):
#0  0x00007f0e08bbaa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f0df70270b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f0df7026c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6
Thread 4 (Thread 0x7f0deeb5f700 (LWP 6882)):
#0  0x00007f0e08bbe3c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6
Thread 3 (Thread 0x7f0dd786f700 (LWP 6910)):
#0  0x00007f0e08bbaa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f0e0c5ecfbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007f0e0c238e22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007f0e0c5ec17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6
Thread 2 (Thread 0x7f0da6d42700 (LWP 7302)):
#0  0x00007f0e08bbaa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6
Thread 1 (Thread 0x7f0e11b83400 (LWP 6735)):
#0  0x00007f0e08079659 in waitpid () from /lib64/libc.so.6
#1  0x00007f0e07ff6f62 in do_system () from /lib64/libc.so.6
#2  0x00007f0e07ff7311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85308 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x00007f0e07ffc62d in vfprintf () from /lib64/libc.so.6
#8  0x00007f0e08007447 in fprintf () from /lib64/libc.so.6
#9  0x00000000065688aa in lsUsefulSkewMMVToolboxCL::dumpScheduleFileFromCache(_IO_FILE*) ()
#10 0x0000000006368008 in lsSkewMacroModels::dumpSchedulingFile() [clone .part.2043] ()
#11 0x0000000006368280 in lsSkewClockManager::cleanup() ()
#12 0x0000000004aa5311 in rdaOptDesignCL::~rdaOptDesignCL() ()
#13 0x0000000004ab862b in rdaiOptDesign(void*, Tcl_Interp*, int, char**) ()
#14 0x00000000151b46ff in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#15 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#16 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#17 0x0000000018b10f27 in TclNRRunCallbacks ()
#18 0x0000000018b133f8 in TclEvalEx ()
#19 0x0000000018b13d26 in Tcl_EvalEx ()
#20 0x0000000018b13dcf in TclNREvalObjEx ()
#21 0x0000000018bc95cb in TclNREvalFile ()
#22 0x0000000018b27021 in TclNRSourceObjCmd ()
#23 0x0000000018b10f27 in TclNRRunCallbacks ()
#24 0x0000000018b133f8 in TclEvalEx ()
#25 0x0000000018b13d26 in Tcl_EvalEx ()
#26 0x0000000018b13dcf in TclNREvalObjEx ()
#27 0x0000000018bc95cb in TclNREvalFile ()
#28 0x0000000018b27021 in TclNRSourceObjCmd ()
#29 0x0000000018b10f27 in TclNRRunCallbacks ()
#30 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#31 0x0000000018baf788 in Tcl_RecordAndEval ()
#32 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#33 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#34 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#35 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#36 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#37 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#38 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#39 0x0000000018c13cf7 in FileHandlerEventProc ()
#40 0x0000000018bd5747 in Tcl_ServiceEvent ()
#41 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#42 0x00007f0e0d62023a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#43 0x00007f0e0c7c90ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#44 0x00007f0e0c7d1954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#45 0x00007f0e0d61f897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#46 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#47 0x0000000018bd0287 in Tcl_MainEx ()
#48 0x0000000004a47df3 in child_main(int, char**) ()
#49 0x0000000003fdb69b in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 7302]
[New LWP 6910]
[New LWP 6882]
[New LWP 6855]
[New LWP 6854]
[New LWP 6853]
[New LWP 6852]
[New LWP 6851]
[New LWP 6850]
[New LWP 6849]
[New LWP 6848]
[New LWP 6846]
[New LWP 6819]
[New LWP 6817]
[New LWP 6814]
[New LWP 6813]
[New LWP 6812]
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib64/libthread_db.so.1".
0x00007f0e08079659 in waitpid () from /lib64/libc.so.6

Thread 18 (Thread 0x7f0e0436b700 (LWP 6812)):
#0  0x00007f0e080a9b43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6

Thread 17 (Thread 0x7f0dfcadf700 (LWP 6813)):
#0  0x00007f0e08bbd9dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6

Thread 16 (Thread 0x7f0dfc2de700 (LWP 6814)):
#0  0x00007f0e080a9b43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6

Thread 15 (Thread 0x7f0dfbadd700 (LWP 6817)):
#0  0x00007f0e08bbde9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6

Thread 14 (Thread 0x7f0dfa8d4700 (LWP 6819)):
#0  0x00007f0e080799fd in nanosleep () from /lib64/libc.so.6
#1  0x00007f0e08079894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6

Thread 13 (Thread 0x7f0df9cbb700 (LWP 6846)):
#0  0x00007f0e080a7ddd in poll () from /lib64/libc.so.6
#1  0x00007f0e09ab2022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007f0e09ab3c6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007f0df9d10a59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007f0e0c5ec17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6

Thread 12 (Thread 0x7f0df35f7700 (LWP 6848)):
#0  0x00007f0e08bbaa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f0df70270b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f0df7026c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6

Thread 11 (Thread 0x7f0df2df6700 (LWP 6849)):
#0  0x00007f0e08bbaa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f0df70270b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f0df7026c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6

Thread 10 (Thread 0x7f0df25f5700 (LWP 6850)):
#0  0x00007f0e08bbaa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f0df70270b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f0df7026c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6

Thread 9 (Thread 0x7f0df1df4700 (LWP 6851)):
#0  0x00007f0e08bbaa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f0df70270b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f0df7026c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6

Thread 8 (Thread 0x7f0df15f3700 (LWP 6852)):
#0  0x00007f0e08bbaa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f0df70270b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f0df7026c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6

Thread 7 (Thread 0x7f0df0df2700 (LWP 6853)):
#0  0x00007f0e08bbaa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f0df70270b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f0df7026c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6

Thread 6 (Thread 0x7f0df05f1700 (LWP 6854)):
#0  0x00007f0e08bbaa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f0df70270b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f0df7026c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6

Thread 5 (Thread 0x7f0defdf0700 (LWP 6855)):
#0  0x00007f0e08bbaa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f0df70270b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f0df7026c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6

Thread 4 (Thread 0x7f0deeb5f700 (LWP 6882)):
#0  0x00007f0e08bbe3c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6

Thread 3 (Thread 0x7f0dd786f700 (LWP 6910)):
#0  0x00007f0e08bbaa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f0e0c5ecfbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007f0e0c238e22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007f0e0c5ec17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6

Thread 2 (Thread 0x7f0da6d42700 (LWP 7302)):
#0  0x00007f0e08bbaa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f0e08bb6ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f0e080b2b0d in clone () from /lib64/libc.so.6

Thread 1 (Thread 0x7f0e11b83400 (LWP 6735)):
#0  0x00007f0e08079659 in waitpid () from /lib64/libc.so.6
#1  0x00007f0e07ff6f62 in do_system () from /lib64/libc.so.6
#2  0x00007f0e07ff7311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85308 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x00007f0e07ffc62d in vfprintf () from /lib64/libc.so.6
#8  0x00007f0e08007447 in fprintf () from /lib64/libc.so.6
#9  0x00000000065688aa in lsUsefulSkewMMVToolboxCL::dumpScheduleFileFromCache(_IO_FILE*) ()
#10 0x0000000006368008 in lsSkewMacroModels::dumpSchedulingFile() [clone .part.2043] ()
#11 0x0000000006368280 in lsSkewClockManager::cleanup() ()
#12 0x0000000004aa5311 in rdaOptDesignCL::~rdaOptDesignCL() ()
#13 0x0000000004ab862b in rdaiOptDesign(void*, Tcl_Interp*, int, char**) ()
#14 0x00000000151b46ff in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#15 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#16 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#17 0x0000000018b10f27 in TclNRRunCallbacks ()
#18 0x0000000018b133f8 in TclEvalEx ()
#19 0x0000000018b13d26 in Tcl_EvalEx ()
#20 0x0000000018b13dcf in TclNREvalObjEx ()
#21 0x0000000018bc95cb in TclNREvalFile ()
#22 0x0000000018b27021 in TclNRSourceObjCmd ()
#23 0x0000000018b10f27 in TclNRRunCallbacks ()
#24 0x0000000018b133f8 in TclEvalEx ()
#25 0x0000000018b13d26 in Tcl_EvalEx ()
#26 0x0000000018b13dcf in TclNREvalObjEx ()
#27 0x0000000018bc95cb in TclNREvalFile ()
#28 0x0000000018b27021 in TclNRSourceObjCmd ()
#29 0x0000000018b10f27 in TclNRRunCallbacks ()
#30 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#31 0x0000000018baf788 in Tcl_RecordAndEval ()
#32 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#33 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#34 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#35 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#36 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#37 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#38 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#39 0x0000000018c13cf7 in FileHandlerEventProc ()
#40 0x0000000018bd5747 in Tcl_ServiceEvent ()
#41 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#42 0x00007f0e0d62023a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#43 0x00007f0e0c7c90ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#44 0x00007f0e0c7d1954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#45 0x00007f0e0d61f897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#46 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#47 0x0000000018bd0287 in Tcl_MainEx ()
#48 0x0000000004a47df3 in child_main(int, char**) ()
#49 0x0000000003fdb69b in main ()
A debugging session is active.

	Inferior 1 [process 6735] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]
[Inferior 1 (process 6735) detached]

*** Memory Usage v#1 (Current mem = 2149.414M, initial mem = 291.785M) ***
*** Message Summary: 1651 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=1:13:01, real=1:14:30, mem=2149.4M) ---
