Release 14.3 Drc P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Wed Nov 07 16:57:20 2018

drc -z Key1x1.ncd Key1x1.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net s_btn_after_clr_jitter is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
