   1               		.file	"ServerLLDN.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__RAMPZ__ = 0x3b
   6               	__tmp_reg__ = 0
   7               	__zero_reg__ = 1
   8               		.text
   9               	.Ltext0:
  10               		.cfi_sections	.debug_frame
  11               	.global	n
  12               		.section	.bss.n,"aw",@nobits
  15               	n:
  16 0000 00        		.zero	1
  17               		.comm	tTS,4,1
  18               		.text
  20               	sysclk_get_main_hz:
  21               	.LFB67:
  22               		.file 1 "../../../platform/common/services/clock/mega/sysclk.h"
   1:../../../platform/common/services/clock/mega/sysclk.h **** /**
   2:../../../platform/common/services/clock/mega/sysclk.h ****  * \file
   3:../../../platform/common/services/clock/mega/sysclk.h ****  *
   4:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Chip-specific system clock management functions
   5:../../../platform/common/services/clock/mega/sysclk.h ****  *
   6:../../../platform/common/services/clock/mega/sysclk.h ****  * Copyright (c) 2012 Atmel Corporation. All rights reserved.
   7:../../../platform/common/services/clock/mega/sysclk.h ****  *
   8:../../../platform/common/services/clock/mega/sysclk.h ****  * \asf_license_start
   9:../../../platform/common/services/clock/mega/sysclk.h ****  *
  10:../../../platform/common/services/clock/mega/sysclk.h ****  * \page License
  11:../../../platform/common/services/clock/mega/sysclk.h ****  *
  12:../../../platform/common/services/clock/mega/sysclk.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/services/clock/mega/sysclk.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/services/clock/mega/sysclk.h ****  *
  15:../../../platform/common/services/clock/mega/sysclk.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/services/clock/mega/sysclk.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/services/clock/mega/sysclk.h ****  *
  18:../../../platform/common/services/clock/mega/sysclk.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/services/clock/mega/sysclk.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/services/clock/mega/sysclk.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/services/clock/mega/sysclk.h ****  *
  22:../../../platform/common/services/clock/mega/sysclk.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/services/clock/mega/sysclk.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/services/clock/mega/sysclk.h ****  *
  25:../../../platform/common/services/clock/mega/sysclk.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/services/clock/mega/sysclk.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/services/clock/mega/sysclk.h ****  *
  28:../../../platform/common/services/clock/mega/sysclk.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/services/clock/mega/sysclk.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/services/clock/mega/sysclk.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/services/clock/mega/sysclk.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/services/clock/mega/sysclk.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/services/clock/mega/sysclk.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/services/clock/mega/sysclk.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/services/clock/mega/sysclk.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/services/clock/mega/sysclk.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/services/clock/mega/sysclk.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/services/clock/mega/sysclk.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/services/clock/mega/sysclk.h ****  *
  40:../../../platform/common/services/clock/mega/sysclk.h ****  * \asf_license_stop
  41:../../../platform/common/services/clock/mega/sysclk.h ****  *
  42:../../../platform/common/services/clock/mega/sysclk.h ****  */
  43:../../../platform/common/services/clock/mega/sysclk.h **** #ifndef MEGA_SYSCLK_H_INCLUDED
  44:../../../platform/common/services/clock/mega/sysclk.h **** #define MEGA_SYSCLK_H_INCLUDED
  45:../../../platform/common/services/clock/mega/sysclk.h **** 
  46:../../../platform/common/services/clock/mega/sysclk.h **** #include <board.h>
  47:../../../platform/common/services/clock/mega/sysclk.h **** #include <compiler.h>
  48:../../../platform/common/services/clock/mega/sysclk.h **** #include <parts.h>
  49:../../../platform/common/services/clock/mega/sysclk.h **** 
  50:../../../platform/common/services/clock/mega/sysclk.h **** /* Include clock configuration for the project. */
  51:../../../platform/common/services/clock/mega/sysclk.h **** #include <conf_clock.h>
  52:../../../platform/common/services/clock/mega/sysclk.h **** 
  53:../../../platform/common/services/clock/mega/sysclk.h **** #ifdef __cplusplus
  54:../../../platform/common/services/clock/mega/sysclk.h **** extern "C" {
  55:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  56:../../../platform/common/services/clock/mega/sysclk.h **** #define ASM __asm__
  57:../../../platform/common/services/clock/mega/sysclk.h **** 
  58:../../../platform/common/services/clock/mega/sysclk.h **** /* CONFIG_SYSCLK_PSDIV  to use default if not defined*/
  59:../../../platform/common/services/clock/mega/sysclk.h **** #ifndef CONFIG_SYSCLK_PSDIV
  60:../../../platform/common/services/clock/mega/sysclk.h **** # define CONFIG_SYSCLK_PSDIV    SYSCLK_PSDIV_8
  61:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  62:../../../platform/common/services/clock/mega/sysclk.h **** 
  63:../../../platform/common/services/clock/mega/sysclk.h **** /* ! \name Prescaler Setting (relative to CLKsys) */
  64:../../../platform/common/services/clock/mega/sysclk.h **** /* @{ */
  65:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_1      0   /* !< Do not prescale */
  66:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_2      1   /* !< Prescale CLKper4 by 2 */
  67:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_4      2   /* !< Prescale CLKper4 by 4 */
  68:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_8      3   /* !< Prescale CLKper4 by 8 */
  69:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_16     4   /* !< Prescale CLKper4 by 16 */
  70:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_32     5   /* !< Prescale CLKper4 by 32 */
  71:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_64     6   /* !< Prescale CLKper4 by 64 */
  72:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_128    7   /* !< Prescale CLKper4 by 128 */
  73:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_256    8   /* !< Prescale CLKper4 by 256 */
  74:../../../platform/common/services/clock/mega/sysclk.h **** 
  75:../../../platform/common/services/clock/mega/sysclk.h **** /* @} */
  76:../../../platform/common/services/clock/mega/sysclk.h **** 
  77:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF || MEGA_XX0_1 || MEGA_XX4 || MEGA_XX4_A
  78:../../../platform/common/services/clock/mega/sysclk.h **** 
  79:../../../platform/common/services/clock/mega/sysclk.h **** #define NUMBER_OF_POWER_REG       2
  80:../../../platform/common/services/clock/mega/sysclk.h **** /*Starting Address for power reduction*/
  81:../../../platform/common/services/clock/mega/sysclk.h **** #define POWER_REG_ADD             PRR0
  82:../../../platform/common/services/clock/mega/sysclk.h **** 
  83:../../../platform/common/services/clock/mega/sysclk.h **** /* ! \name Power Reduction  Clock Port Numbers */
  84:../../../platform/common/services/clock/mega/sysclk.h **** enum power_red_id {
  85:../../../platform/common/services/clock/mega/sysclk.h **** 	POWER_RED_REG0,     /* !< Devices on PRR0 */
  86:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_XX4 || !MEGA_XX4_A || MEGA_XX0_1
  87:../../../platform/common/services/clock/mega/sysclk.h **** 	POWER_RED_REG1,     /* !< Devices on PRR1 */
  88:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  89:../../../platform/common/services/clock/mega/sysclk.h **** };
  90:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  91:../../../platform/common/services/clock/mega/sysclk.h **** 
  92:../../../platform/common/services/clock/mega/sysclk.h **** /****************************************************
  93:../../../platform/common/services/clock/mega/sysclk.h ****  * Given a dummy type but not used for these groups
  94:../../../platform/common/services/clock/mega/sysclk.h ****  * to support for otherthen megaRF device.
  95:../../../platform/common/services/clock/mega/sysclk.h ****  **************************************************/
  96:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_XX8 || MEGA_XX8_A || MEGA_UNSPECIFIED
  97:../../../platform/common/services/clock/mega/sysclk.h **** #define NUMBER_OF_POWER_REG       1
  98:../../../platform/common/services/clock/mega/sysclk.h **** /*Starting Address for power reduction*/
  99:../../../platform/common/services/clock/mega/sysclk.h **** #define POWER_REG_ADD             PRR
 100:../../../platform/common/services/clock/mega/sysclk.h **** 
 101:../../../platform/common/services/clock/mega/sysclk.h **** /* ! \name Power Reduction  Clock Port Numbers */
 102:../../../platform/common/services/clock/mega/sysclk.h **** enum power_red_id {
 103:../../../platform/common/services/clock/mega/sysclk.h **** 	POWER_RED_REG0,     /* !< Devices on PRR */
 104:../../../platform/common/services/clock/mega/sysclk.h **** };
 105:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 106:../../../platform/common/services/clock/mega/sysclk.h **** 
 107:../../../platform/common/services/clock/mega/sysclk.h **** /* Bit mask for the power reduction register based on */
 108:../../../platform/common/services/clock/mega/sysclk.h **** /*   MCU ARCH.                                        */
 109:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 110:../../../platform/common/services/clock/mega/sysclk.h **** /*Bit mask for PRR2 */
 111:../../../platform/common/services/clock/mega/sysclk.h **** 
 112:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM0_bm                       1 << PRRAM0
 113:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM1_bm                       1 << PRRAM1
 114:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM2_bm                       1 << PRRAM2
 115:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM3_bm                       1 << PRRAM3
 116:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 117:../../../platform/common/services/clock/mega/sysclk.h **** 
 118:../../../platform/common/services/clock/mega/sysclk.h **** /*Bit mask for the power reduction 0 or PRR*/
 119:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_XX_UN0 && !MEGA_XX_UN0
 120:../../../platform/common/services/clock/mega/sysclk.h **** #define PRADC_bm                        1 << PRADC
 121:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART0_bm                     1 << PRUSART0
 122:../../../platform/common/services/clock/mega/sysclk.h **** #define PRSPI_bm                        1 << PRSPI
 123:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM1_bm                       1 << PRTIM1
 124:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 125:../../../platform/common/services/clock/mega/sysclk.h **** 
 126:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 127:../../../platform/common/services/clock/mega/sysclk.h **** #define PRPGA_bm                        1 << PRPGA
 128:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 129:../../../platform/common/services/clock/mega/sysclk.h **** 
 130:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_UNSPECIFIED
 131:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM0_bm                       1 << PRTIM0
 132:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM2_bm                       1 << PRTIM2
 133:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTWI_bm                        1 << PRTWI
 134:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 135:../../../platform/common/services/clock/mega/sysclk.h **** 
 136:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_XX_UN2
 137:../../../platform/common/services/clock/mega/sysclk.h **** #define PRLCD_bm                        1 << PRLCD
 138:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 139:../../../platform/common/services/clock/mega/sysclk.h **** 
 140:../../../platform/common/services/clock/mega/sysclk.h **** /*Bit mask for  PRR1  */
 141:../../../platform/common/services/clock/mega/sysclk.h **** #ifdef PRR1
 142:../../../platform/common/services/clock/mega/sysclk.h **** #if (MEGA_XX4 || MEGA_XX4_A)
 143:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM3_bm                       1 << PRTIM3
 144:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 145:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 146:../../../platform/common/services/clock/mega/sysclk.h **** 
 147:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF || MEGA_XX4 || MEGA_XX4_A
 148:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART1_bm                     1 << PRUSART1
 149:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART2_bm                     1 << PRUSART2
 150:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART3_bm                     1 << PRUSART3
 151:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM3_bm                       1 << PRTIM3
 152:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM4_bm                       1 << PRTIM4
 153:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM5_bm                       1 << PRTIM5
 154:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 155:../../../platform/common/services/clock/mega/sysclk.h **** 
 156:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 157:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTRX24_bm                      1 << PRTRX24
 158:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 159:../../../platform/common/services/clock/mega/sysclk.h **** 
 160:../../../platform/common/services/clock/mega/sysclk.h **** /**
 161:../../../platform/common/services/clock/mega/sysclk.h ****  * \name Querying the system clock and its derived clocks
 162:../../../platform/common/services/clock/mega/sysclk.h ****  */
 163:../../../platform/common/services/clock/mega/sysclk.h **** /* @{ */
 164:../../../platform/common/services/clock/mega/sysclk.h **** 
 165:../../../platform/common/services/clock/mega/sysclk.h **** /**
 166:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Return the current rate in Hz of the main system clock
 167:../../../platform/common/services/clock/mega/sysclk.h ****  * To know the clock value at what frequency the main clock is running
 168:../../../platform/common/services/clock/mega/sysclk.h ****  * \return Frequency of the main system clock, in Hz.
 169:../../../platform/common/services/clock/mega/sysclk.h ****  * \todo : please initialize the SYSCLK_SOURCE in conf_clock.h file for
 170:../../../platform/common/services/clock/mega/sysclk.h ****  * configured source clock using fuses.
 171:../../../platform/common/services/clock/mega/sysclk.h ****  * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 172:../../../platform/common/services/clock/mega/sysclk.h ****  * oscillator for clock source.
 173:../../../platform/common/services/clock/mega/sysclk.h ****  */
 174:../../../platform/common/services/clock/mega/sysclk.h **** static inline uint32_t sysclk_get_main_hz(void)
 175:../../../platform/common/services/clock/mega/sysclk.h **** {
  23               		.loc 1 175 0
  24               		.cfi_startproc
  25 0000 CF93      		push r28
  26               	.LCFI0:
  27               		.cfi_def_cfa_offset 3
  28               		.cfi_offset 28, -2
  29 0002 DF93      		push r29
  30               	.LCFI1:
  31               		.cfi_def_cfa_offset 4
  32               		.cfi_offset 29, -3
  33 0004 CDB7      		in r28,__SP_L__
  34 0006 DEB7      		in r29,__SP_H__
  35               	.LCFI2:
  36               		.cfi_def_cfa_register 28
  37               	/* prologue: function */
  38               	/* frame size = 0 */
  39               	/* stack size = 2 */
  40               	.L__stack_usage = 2
 176:../../../platform/common/services/clock/mega/sysclk.h **** 	switch (SYSCLK_SOURCE) {
 177:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_RC16MHZ:
 178:../../../platform/common/services/clock/mega/sysclk.h **** 		return 16000000UL;
 179:../../../platform/common/services/clock/mega/sysclk.h **** 
 180:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_RC128KHZ:
 181:../../../platform/common/services/clock/mega/sysclk.h **** 		return 128000UL;
 182:../../../platform/common/services/clock/mega/sysclk.h **** 
 183:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 184:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_TRS16MHZ:
 185:../../../platform/common/services/clock/mega/sysclk.h **** 		return 16000000UL;
  41               		.loc 1 185 0
  42 0008 80E0      		ldi r24,0
  43 000a 94E2      		ldi r25,lo8(36)
  44 000c A4EF      		ldi r26,lo8(-12)
  45 000e B0E0      		ldi r27,0
 186:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 187:../../../platform/common/services/clock/mega/sysclk.h **** #ifdef BOARD_EXTERNAL_CLK
 188:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_EXTERNAL:
 189:../../../platform/common/services/clock/mega/sysclk.h **** 		return BOARD_EXTERNAL_CLK;
 190:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 191:../../../platform/common/services/clock/mega/sysclk.h **** 	default:
 192:../../../platform/common/services/clock/mega/sysclk.h **** 
 193:../../../platform/common/services/clock/mega/sysclk.h **** 		return 1000000UL;
 194:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 195:../../../platform/common/services/clock/mega/sysclk.h **** }
  46               		.loc 1 195 0
  47 0010 BC01      		movw r22,r24
  48 0012 CD01      		movw r24,r26
  49               	/* epilogue start */
  50 0014 DF91      		pop r29
  51 0016 CF91      		pop r28
  52 0018 0895      		ret
  53               		.cfi_endproc
  54               	.LFE67:
  57               	sysclk_get_source_clock_hz:
  58               	.LFB68:
 196:../../../platform/common/services/clock/mega/sysclk.h **** 
 197:../../../platform/common/services/clock/mega/sysclk.h **** /**
 198:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Return the current rate in Hz of source clock in Hz.
 199:../../../platform/common/services/clock/mega/sysclk.h ****  *
 200:../../../platform/common/services/clock/mega/sysclk.h ****  * This clock always runs at the same rate as the CPU clock unless the divider
 201:../../../platform/common/services/clock/mega/sysclk.h ****  * is set.
 202:../../../platform/common/services/clock/mega/sysclk.h ****  *
 203:../../../platform/common/services/clock/mega/sysclk.h ****  * \return Frequency of the system clock, in Hz.
 204:../../../platform/common/services/clock/mega/sysclk.h ****  */
 205:../../../platform/common/services/clock/mega/sysclk.h **** static inline uint32_t sysclk_get_source_clock_hz(void)
 206:../../../platform/common/services/clock/mega/sysclk.h **** {
  59               		.loc 1 206 0
  60               		.cfi_startproc
  61 001a CF93      		push r28
  62               	.LCFI3:
  63               		.cfi_def_cfa_offset 3
  64               		.cfi_offset 28, -2
  65 001c DF93      		push r29
  66               	.LCFI4:
  67               		.cfi_def_cfa_offset 4
  68               		.cfi_offset 29, -3
  69 001e CDB7      		in r28,__SP_L__
  70 0020 DEB7      		in r29,__SP_H__
  71               	.LCFI5:
  72               		.cfi_def_cfa_register 28
  73               	/* prologue: function */
  74               	/* frame size = 0 */
  75               	/* stack size = 2 */
  76               	.L__stack_usage = 2
 207:../../../platform/common/services/clock/mega/sysclk.h **** 	switch (CONFIG_SYSCLK_PSDIV) {
 208:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_1: /* Fall through */
 209:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 210:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 211:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 2;
 212:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 213:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz();
  77               		.loc 1 213 0
  78 0022 0E94 0000 		call sysclk_get_main_hz
  79 0026 DC01      		movw r26,r24
  80 0028 CB01      		movw r24,r22
 214:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 215:../../../platform/common/services/clock/mega/sysclk.h **** 
 216:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_2:
 217:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 218:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 219:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 4;
 220:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 221:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 2;
 222:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 223:../../../platform/common/services/clock/mega/sysclk.h **** 
 224:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_4:
 225:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 226:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 227:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 8;
 228:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 229:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 4;
 230:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 231:../../../platform/common/services/clock/mega/sysclk.h **** 
 232:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_8:
 233:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 234:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 235:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 16;
 236:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 237:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 8;
 238:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 239:../../../platform/common/services/clock/mega/sysclk.h **** 
 240:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_16:
 241:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 242:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 243:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 32;
 244:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 245:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 16;
 246:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 247:../../../platform/common/services/clock/mega/sysclk.h **** 
 248:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_32:
 249:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 250:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 251:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 64;
 252:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 253:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 32;
 254:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 255:../../../platform/common/services/clock/mega/sysclk.h **** 
 256:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_64:
 257:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 258:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 259:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 128;
 260:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 261:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 64;
 262:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 263:../../../platform/common/services/clock/mega/sysclk.h **** 
 264:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_128:
 265:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 266:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 267:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 256;
 268:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 269:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 128;
 270:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 271:../../../platform/common/services/clock/mega/sysclk.h **** 
 272:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_256:
 273:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 274:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 275:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 512;
 276:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 277:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 256;
 278:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 279:../../../platform/common/services/clock/mega/sysclk.h **** 
 280:../../../platform/common/services/clock/mega/sysclk.h **** 	default:
 281:../../../platform/common/services/clock/mega/sysclk.h **** 		/*Invalide case*/
 282:../../../platform/common/services/clock/mega/sysclk.h **** 		return 0;
 283:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 284:../../../platform/common/services/clock/mega/sysclk.h **** }
  81               		.loc 1 284 0
  82 002a BC01      		movw r22,r24
  83 002c CD01      		movw r24,r26
  84               	/* epilogue start */
  85 002e DF91      		pop r29
  86 0030 CF91      		pop r28
  87 0032 0895      		ret
  88               		.cfi_endproc
  89               	.LFE68:
  91               		.section	.progmem.data.baudctrl_1mhz,"a",@progbits
  94               	baudctrl_1mhz:
  95 0000 3300      		.word	51
  96 0002 1900      		.word	25
  97 0004 0C00      		.word	12
  98 0006 0600      		.word	6
  99 0008 0300      		.word	3
 100 000a 0200      		.word	2
 101 000c 0100      		.word	1
 102 000e FF00      		.word	255
 103               		.section	.progmem.data.baudctrl_8mhz,"a",@progbits
 106               	baudctrl_8mhz:
 107 0000 A001      		.word	416
 108 0002 CF00      		.word	207
 109 0004 6700      		.word	103
 110 0006 3300      		.word	51
 111 0008 1900      		.word	25
 112 000a 0C00      		.word	12
 113 000c 0700      		.word	7
 114 000e 0800      		.word	8
 115               		.section	.progmem.data.baudctrl_16mhz,"a",@progbits
 118               	baudctrl_16mhz:
 119 0000 4003      		.word	832
 120 0002 A001      		.word	416
 121 0004 CF00      		.word	207
 122 0006 6700      		.word	103
 123 0008 3300      		.word	51
 124 000a 1900      		.word	25
 125 000c 1000      		.word	16
 126 000e 1000      		.word	16
 127               		.text
 129               	usart_double_baud_enable:
 130               	.LFB101:
 131               		.file 2 "../../../platform/mega_rf/drivers/usart/usart_megarf.h"
   1:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
   2:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \file
   3:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
   4:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief USART driver for AVR MEGARF.
   5:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
   6:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * This file contains basic functions for the AVR MEGA USART, with support for
   7:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * all modes, settings and clock speeds.
   8:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
   9:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * Copyright (c) 2013-2015 Atmel Corporation. All rights reserved.
  10:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  11:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \asf_license_start
  12:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  13:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \page License
  14:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  15:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * Redistribution and use in source and binary forms, with or without
  16:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * modification, are permitted provided that the following conditions are met:
  17:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  18:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  19:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *    this list of conditions and the following disclaimer.
  20:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  21:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *    this list of conditions and the following disclaimer in the documentation
  23:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *    and/or other materials provided with the distribution.
  24:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  25:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  26:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *    from this software without specific prior written permission.
  27:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  28:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * 4. This software may only be redistributed and used in connection with an
  29:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *    Atmel microcontroller product.
  30:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  31:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  32:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  33:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  34:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  35:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  36:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  37:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  38:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  39:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  40:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  41:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * POSSIBILITY OF SUCH DAMAGE.
  42:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  43:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \asf_license_stop
  44:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  45:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
  46:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #ifndef _USART_MEGARF_H_
  47:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define _USART_MEGARF_H_
  48:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
  49:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #ifdef __cplusplus
  50:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** extern "C" {
  51:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #endif
  52:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
  53:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #include "compiler.h"
  54:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #include "status_codes.h"
  55:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
  56:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
  57:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \defgroup megarf_usart_group USART module (USART)
  58:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  59:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * See \ref megarf_usart_quickstart.
  60:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  61:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * This is a driver for configuring, enabling, disabling and use of the on-chip
  62:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * USART.
  63:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  64:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \section dependencies Dependencies
  65:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  66:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * The USART module depends on the following modules:
  67:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  - \ref sysclk_group for peripheral clock control.
  68:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  - \ref port_driver_group for peripheral io port control.
  69:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  70:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * @{
  71:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
  72:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
  73:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 1200 */
  74:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_1200      0x00
  75:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 2400 */
  76:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_2400      0x01
  77:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 4800 */
  78:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_4800      0x02
  79:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 9600 */
  80:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_9600      0x03
  81:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 19200 */
  82:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_19200     0x04
  83:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 38400 */
  84:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_38400     0x05
  85:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 57600 */
  86:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_57600     0x06
  87:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 115200 */
  88:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_115200    0x07
  89:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Baudrate not in lookup table */
  90:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_UNDEFINED 0xFF
  91:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
  92:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef volatile uint8_t register8_t;
  93:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef volatile uint16_t register16_t;
  94:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* Universal Synchronous/Asynchronous Receiver/Transmitter */
  95:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef struct USART_struct {
  96:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register8_t UCSRnA;  /* Control Register A */
  97:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register8_t UCSRnB;  /* Control Register B */
  98:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register8_t UCSRnC;  /* Control Register C */
  99:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register8_t reserved;
 100:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register16_t UBRR;  /* Baud Rate Register Value */
 101:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register8_t UDR;  /* I/O Data Register */
 102:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } USART_t;
 103:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 104:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USARTA0    (*(USART_t *)0xC0)   /* Universal Asynchronous
 105:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                 * Receiver-Transmitter A0 */
 106:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USARTA1    (*(USART_t *)0XC8)   /* Universal Asynchronous
 107:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                 * Receiver-Transmitter A1 */
 108:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 109:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* USART.UCSRxA  bit masks and bit positions */
 110:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXC_bm  0x80 /* RX complete bit mask.*/
 111:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXC_bp  7 /* RX complete bit position.*/
 112:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 113:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXC_bm  0x40 /* TX complete bit mask.*/
 114:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXC_bp  6 /* TX complete bit position.*/
 115:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 116:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DRE_bm  0x20 /* DATA Register Empty Bit mask.*/
 117:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DRE_bp  5 /*  DATA Register Empty bit position.*/
 118:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 119:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_FE_bm   0x10 /* Frame Error bit mask.*/
 120:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_FE_bp   4 /*Frame error bit position.*/
 121:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 122:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DOR_bm  0x08 /* Data Over Run bit mask.*/
 123:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DOR_bp  3 /* Data Over Run bit position.*/
 124:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 125:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UPE_bm  0x04 /* Parity error bit mask.*/
 126:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UPE_bp  2 /* Parity error bit position.*/
 127:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 128:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_U2X_bm  0x02 /* Double TX speed bit mask.*/
 129:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_U2X_bp  1 /* Double TX speed bit position.*/
 130:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 131:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_MPCM_bm  0x01 /* Multi Processor bit mask.*/
 132:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_MPMC_bp  0 /* Multi processor bit position.*/
 133:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 134:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* USART.UCSRxB  bit masks and bit positions */
 135:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXCIE_bm  0x80 /* RX complete interrupt Enable bit mask.*/
 136:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXCIE_bp  7 /* RX complete interrupt Enable bit position.*/
 137:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 138:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXCIE_bm  0x40 /* TX complete interrupt Enable bit mask.*/
 139:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXCIE_bp  6 /* TX complete interrupt Enable bit position.*/
 140:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 141:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DRIE_bm  0x20 /* Data register empty interrupt Enable bit mask.*/
 142:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DRIE_bp  5 /* Data register empty interrupt Enable bit position.*/
 143:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 144:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXEN_bm  0x10  /* Receiver Enable bit mask. */
 145:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXEN_bp  4  /* Receiver Enable bit position. */
 146:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 147:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXEN_bm  0x08  /* Transmitter Enable bit mask. */
 148:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXEN_bp  3  /* Transmitter Enable bit position. */
 149:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 150:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE2_bm  0x04  /* Character Size bit mask. */
 151:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE2_bp  2 /* Character Size bit position. */
 152:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 153:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXB8_bm  0x02  /* Transmit bit 8 bit mask. */
 154:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXB8_bp  1  /* Transmit bit 8 bit position. */
 155:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 156:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXB8_bm  0x01  /* Transmit bit 8 bit mask. */
 157:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXB8_bp  0  /* Transmit bit 8 bit position. */
 158:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 159:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* USART.UCSRxC  bit masks and bit positions */
 160:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL01_gm  0xC0 /* USART Mode Select 01 grp mask.*/
 161:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL01_gp  6 /* USART Mode Select 01 grp position.*/
 162:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 163:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL01_bm  0x80 /* USART Mode Select 01 bit mask.*/
 164:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL01_bp  7 /* USART Mode Select 01 bit position.*/
 165:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 166:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL00_bm  0x40 /* USART Mode Select 00 bit mask.*/
 167:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL00_bp  6 /* USART Mode Select 00 bit position.*/
 168:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 169:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE_gm  0x30 /* USART Parity Mode Select grp mask.*/
 170:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE_gp  4 /* USART Parity Mode Select grp position.*/
 171:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 172:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE01_bm  0x20 /* USART Parity Mode Select 01 bit mask.*/
 173:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE01_bp  5 /* USART Parity Mode Select 01 bit position.*/
 174:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 175:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE00_bm  0x10 /* USART Parity Mode Select 00 bit mask.*/
 176:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE00_bp  4 /* USART Parity Mode Select 00 bit position.*/
 177:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 178:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_STOPB_bm  0x08 /* USART stop bit mask.*/
 179:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_STOPB_bp  3 /* USART stop bit Position.*/
 180:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 181:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE01C_gm  0x06  /* Character Size 10 bit 1 mask. */
 182:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE01C_gp  1 /* Character Size 10 bit position. */
 183:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 184:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE01_bm  0x04  /* Character Size 10 bit 1 mask. */
 185:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE01_bp  2 /* Character Size 10 bit position. */
 186:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 187:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE00_bm  0x02  /* Character Size 00 bit 1 mask. */
 188:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE00_bp  1 /* Character Size bit 00 position. */
 189:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 190:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UCPOL_bm  0x01  /* Sync mode Pol bit 1 mask. */
 191:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UCPOL_bp  0 /*Sync mode Pol bit 0 position */
 192:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 193:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UCPHA_bm 0x02 /* Clock Phase bit mask. */
 194:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UCPHA_bp 1 /* Clock Phase bit position. */
 195:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 196:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DORD_bm 0x04 /* Data order bit mask. */
 197:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DORD_bp 2 /* Data order bit position. */
 198:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 199:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* Character Size */
 200:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef enum USART_CHSIZE_enum {
 201:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_5BIT_gc = (0x00),  /* Character size: 5 bit */
 202:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_6BIT_gc = (0x01),  /* Character size: 6 bit */
 203:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_7BIT_gc = (0x02),  /* Character size: 7 bit */
 204:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_8BIT_gc = (0x03),  /* Character size: 8 bit */
 205:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_9BIT_gc = (0x07),  /* Character size: 9 bit */
 206:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } USART_CHSIZE_t;
 207:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 208:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* Communication Mode */
 209:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef enum USART_CMODE_enum {
 210:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CMODE_ASYNCHRONOUS_gc = (0x00 << USART_UMSEL01_gp),  /*
 211:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                                            *
 212:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                                            *
 213:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                                            *Asynchronous
 214:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                                            * Mode */
 215:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CMODE_SYNCHRONOUS_gc = (0x01 << USART_UMSEL01_gp),  /* Synchronous
 216:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                                           * Mode */
 217:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CMODE_IRDA_gc = (0x02 << USART_UMSEL01_gp),  /* IrDA Mode */
 218:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CMODE_MSPI_gc = (0x03 << USART_UMSEL01_gp),  /* Master SPI Mode */
 219:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } USART_CMODE_t;
 220:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 221:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* Parity Mode */
 222:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef enum USART_PMODE_enum {
 223:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_PMODE_DISABLED_gc = (0x00 << USART_PMODE_gp),  /* No Parity */
 224:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_PMODE_EVEN_gc = (0x02 << USART_PMODE_gp),  /* Even Parity */
 225:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_PMODE_ODD_gc = (0x03 << USART_PMODE_gp),  /* Odd Parity */
 226:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } USART_PMODE_t;
 227:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 228:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Lookup table containing baudctrl values for CPU frequency 1 Mhz */
 229:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static PROGMEM_DECLARE(uint16_t, baudctrl_1mhz[]) = {
 230:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0033, /* Baud: 1200 */
 231:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0019, /* Baud: 2400 */
 232:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x000C, /* Baud: 4800 */
 233:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0006, /* Baud: 9600 */
 234:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0003, /* Baud: 19200 */
 235:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0002, /* Baud: 38400 */
 236:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0001, /* Baud: 57600 */
 237:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_BAUD_UNDEFINED, /* Baud: 115200 */
 238:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** };
 239:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 240:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Lookup table containing baudctrl values for CPU frequency 8 Mhz */
 241:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static PROGMEM_DECLARE(uint16_t, baudctrl_8mhz[]) = {
 242:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x01A0, /* Baud: 1200 */
 243:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x00CF, /* Baud: 2400 */
 244:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0067, /* Baud: 4800 */
 245:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0033, /* Baud: 9600 */
 246:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0019, /* Baud: 19200 */
 247:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x000C, /* Baud: 38400 */
 248:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0007, /* Baud: 57600 */
 249:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0008, /* Baud: 115200 */
 250:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** };
 251:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 252:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Lookup table containing baudctrl values for CPU frequency 16 Mhz */
 253:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static PROGMEM_DECLARE(uint16_t, baudctrl_16mhz[]) = {
 254:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0340, /* Baud: 1200 */
 255:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x01A0, /* Baud: 2400 */
 256:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x00CF, /* Baud: 4800 */
 257:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0067, /* Baud: 9600 */
 258:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0033, /* Baud: 19200 */
 259:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0019, /* Baud: 38400 */
 260:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0010, /* Baud: 57600 */
 261:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0010, /* Baud: 115200 */
 262:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** };
 263:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 264:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 265:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Input parameters when initializing RS232 and similar modes. */
 266:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef struct usart_rs232_options {
 267:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! Set baud rate of the USART (unused in slave modes). */
 268:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	uint32_t baudrate;
 269:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 270:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! Number of bits to transmit as a character (5 to 9). */
 271:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_t charlength;
 272:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 273:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! Parity type: USART_PMODE_DISABLED_gc, USART_PMODE_EVEN_gc, */
 274:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! USART_PMODE_ODD_gc. */
 275:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_PMODE_t paritytype;
 276:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 277:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! Number of stop bits between two characters: */
 278:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! true: 2 stop bits */
 279:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! false: 1 stop bit */
 280:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	bool stopbits;
 281:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } usart_rs232_options_t;
 282:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 283:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Input parameters when initializing SPI master mode. */
 284:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef struct usart_spi_options {
 285:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! Set baud rate of the USART in SPI mode. */
 286:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	uint32_t baudrate;
 287:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 288:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! SPI transmission mode. */
 289:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	uint8_t spimode;
 290:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 291:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	uint8_t data_order;
 292:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } usart_spi_options_t;
 293:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 294:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 295:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 296:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Enable USART receiver.
 297:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 298:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module
 299:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 300:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_rx_enable(USART_t *usart)
 301:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 302:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB |= USART_RXEN_bm;
 303:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 304:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 305:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 306:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Disable USART receiver.
 307:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 308:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 309:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 310:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_rx_disable(USART_t *usart)
 311:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 312:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB &= ~USART_RXEN_bm;
 313:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 314:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 315:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 316:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief  Configure the USART frame format.
 317:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 318:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  Sets the frame format, Frame Size, parity mode and number of stop bits.
 319:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 320:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  \param usart Pointer to the USART module
 321:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  \param charSize The character size. Use USART_CHSIZE_t type.
 322:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  \param parityMode The parity Mode. Use USART_PMODE_t type.
 323:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  \param twoStopBits Enable two stop bit mode. Use bool type.
 324:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 325:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
 326:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 		USART_PMODE_t parityMode, bool twoStopBits)
 327:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 328:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnC
 329:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 		= ((usart)->UCSRnC &
 330:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
 331:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 			<< USART_CHSIZE01C_gp);
 332:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB
 333:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 		= ((usart)->UCSRnB &
 334:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
 335:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 			<< USART_CHSIZE2_bp);
 336:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 337:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_PMODE_gm)) | parityMode;
 338:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 339:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_STOPB_bm)) | (twoStopBits
 340:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 			<< USART_STOPB_bp);
 341:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 342:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 343:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 344:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Enable USART transmitter.
 345:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 346:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 347:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 348:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_tx_enable(USART_t *usart)
 349:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 350:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB |= USART_TXEN_bm;
 351:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 352:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 353:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 354:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Disable USART transmitter.
 355:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 356:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 357:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 358:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_tx_disable(USART_t *usart)
 359:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 360:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB &= ~USART_TXEN_bm;
 361:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 362:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 363:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 364:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Enable USART transmit complete interrupt.
 365:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 366:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 367:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 368:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_tx_complete_interrupt_enable(USART_t *usart)
 369:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 370:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB |= USART_TXC_bm;
 371:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 372:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 373:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 374:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Enable USART receive complete interrupt.
 375:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 376:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 377:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 378:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_rx_complete_interrupt_enable(USART_t *usart)
 379:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 380:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB |= USART_RXC_bm;
 381:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 382:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 383:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 384:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Enable USART data register empty interrupt.
 385:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 386:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 387:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 388:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_data_empty_interrupt_enable(USART_t *usart)
 389:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 390:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB |= USART_DRIE_bm;
 391:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 392:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 393:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 394:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Disable USART transmit complete interrupt.
 395:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 396:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 397:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 398:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_tx_complete_interrupt_disable(USART_t *usart)
 399:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 400:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB &= ~USART_TXC_bm;
 401:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 402:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 403:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 404:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Disable USART receive complete interrupt.
 405:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 406:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 407:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 408:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_rx_complete_interrupt_disable(USART_t *usart)
 409:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 410:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB &= ~USART_RXC_bm;
 411:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 412:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 413:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 414:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Disable USART data register empty interrupt.
 415:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 416:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 417:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 418:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_data_empty_interrupt_disable(USART_t *usart)
 419:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 420:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB &= ~USART_DRIE_bm;
 421:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 422:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 423:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 424:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Set the mode the USART run in.
 425:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 426:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * Set the mode the USART run in. The default mode is asynchronous mode.
 427:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 428:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module register section.
 429:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usartmode Selects the USART mode. Use USART_CMODE_t type.
 430:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 431:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * USART modes:
 432:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * - 0x0        : Asynchronous mode.
 433:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * - 0x1        : Synchronous mode.
 434:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * - 0x2        : IrDA mode.
 435:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * - 0x3        : Master SPI mode.
 436:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 437:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
 438:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 439:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_UMSEL01_gm)) | usartmode;
 440:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 441:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 442:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 443:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Check if data register empty flag is set.
 444:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 445:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 446:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 447:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline bool usart_data_register_is_empty(USART_t *usart)
 448:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 449:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	return (usart)->UCSRnA & USART_DRE_bm;
 450:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 451:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 452:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 453:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Checks if the RX complete interrupt flag is set.
 454:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 455:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * Checks if the RX complete interrupt flag is set.
 456:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 457:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 458:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 459:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline bool usart_rx_is_complete(USART_t *usart)
 460:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 461:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	return (usart)->UCSRnA & USART_RXC_bm;
 462:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 463:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 464:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 465:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Checks if the TX complete interrupt flag is set.
 466:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 467:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * Checks if the TX complete interrupt flag is set.
 468:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 469:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 470:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 471:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline bool usart_tx_is_complete(USART_t *usart)
 472:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 473:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	return (usart)->UCSRnA & USART_TXC_bm;
 474:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 475:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 476:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 477:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Clear TX complete interrupt flag.
 478:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * TX flag is clear after complete transmission, automatically.
 479:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 480:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 481:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_clear_tx_complete(USART_t *usart)
 482:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 483:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****          usart->UCSRnA |=  USART_TXC_bm;
 484:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 485:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 486:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 487:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Write a data to the USART data register.
 488:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 489:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 490:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param txdata The data to be transmitted.
 491:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 492:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_put(USART_t *usart, uint8_t txdata)
 493:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 494:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UDR = txdata;
 495:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 496:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 497:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 498:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief  Read a data to the USART data register.
 499:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 500:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 501:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 502:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \return The received data
 503:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 504:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline uint8_t usart_get(USART_t *usart)
 505:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 506:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	return (usart)->UDR;
 507:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 508:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 509:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 510:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Double the USART transmission speed.
 511:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 512:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 513:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 514:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_double_baud_enable(USART_t *usart)
 515:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 132               		.loc 2 515 0
 133               		.cfi_startproc
 134 0034 CF93      		push r28
 135               	.LCFI6:
 136               		.cfi_def_cfa_offset 3
 137               		.cfi_offset 28, -2
 138 0036 DF93      		push r29
 139               	.LCFI7:
 140               		.cfi_def_cfa_offset 4
 141               		.cfi_offset 29, -3
 142 0038 00D0      		rcall .
 143               	.LCFI8:
 144               		.cfi_def_cfa_offset 6
 145 003a CDB7      		in r28,__SP_L__
 146 003c DEB7      		in r29,__SP_H__
 147               	.LCFI9:
 148               		.cfi_def_cfa_register 28
 149               	/* prologue: function */
 150               	/* frame size = 2 */
 151               	/* stack size = 4 */
 152               	.L__stack_usage = 4
 153 003e 9A83      		std Y+2,r25
 154 0040 8983      		std Y+1,r24
 516:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	usart->UCSRnA |=  USART_U2X_bm;
 155               		.loc 2 516 0
 156 0042 8981      		ldd r24,Y+1
 157 0044 9A81      		ldd r25,Y+2
 158 0046 FC01      		movw r30,r24
 159 0048 8081      		ld r24,Z
 160 004a 282F      		mov r18,r24
 161 004c 2260      		ori r18,lo8(2)
 162 004e 8981      		ldd r24,Y+1
 163 0050 9A81      		ldd r25,Y+2
 164 0052 FC01      		movw r30,r24
 165 0054 2083      		st Z,r18
 517:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 166               		.loc 2 517 0
 167 0056 0000      		nop
 168               	/* epilogue start */
 169 0058 0F90      		pop __tmp_reg__
 170 005a 0F90      		pop __tmp_reg__
 171 005c DF91      		pop r29
 172 005e CF91      		pop r28
 173 0060 0895      		ret
 174               		.cfi_endproc
 175               	.LFE101:
 178               	usart_serial_init:
 179               	.LFB104:
 180               		.file 3 "../../../platform/common/services/serial/megarf_usart/usart_serial.h"
   1:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /**
   2:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \file
   3:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
   4:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \brief This file defines a useful set of functions for the Serial interface on 
   5:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * AVR MEGARF devices.
   6:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
   7:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * Copyright (c) 2013 Atmel Corporation. All rights reserved.
   8:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
   9:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \asf_license_start
  10:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  11:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \page License
  12:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  13:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * Redistribution and use in source and binary forms, with or without
  14:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * modification, are permitted provided that the following conditions are met:
  15:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  16:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  17:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *    this list of conditions and the following disclaimer.
  18:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  19:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *    this list of conditions and the following disclaimer in the documentation
  21:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *    and/or other materials provided with the distribution.
  22:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  23:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  24:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *    from this software without specific prior written permission.
  25:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  26:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * 4. This software may only be redistributed and used in connection with an
  27:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *    Atmel microcontroller product.
  28:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  29:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  30:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  31:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  32:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  33:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  34:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  35:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  36:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  37:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  38:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  39:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * POSSIBILITY OF SUCH DAMAGE.
  40:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  41:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \asf_license_stop
  42:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  43:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  */
  44:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #ifndef _USART_SERIAL_H_
  45:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #define _USART_SERIAL_H_
  46:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  47:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #ifdef __cplusplus
  48:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** extern "C" {
  49:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #endif
  50:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  51:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #include "compiler.h"
  52:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #include "sysclk.h"
  53:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #include "status_codes.h"
  54:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #include "usart_megarf.h"
  55:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  56:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /*! \name Serial Management Configuration
  57:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  */
  58:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /* ! @{ */
  59:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #include "conf_usart_serial.h"
  60:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /* ! @} */
  61:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  62:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** typedef usart_rs232_options_t usart_serial_options_t;
  63:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  64:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** typedef USART_t *usart_if;
  65:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  66:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /*! \brief Initializes the Usart in master mode.
  67:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  68:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param usart       Base address of the USART instance.
  69:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param options     Options needed to set up RS232 communication (see \ref
  70:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * usart_serial_options_t).
  71:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  72:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \retval true if the initialization was successful
  73:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \retval false if initialization failed (error in baud rate calculation)
  74:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  */
  75:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** static inline bool usart_serial_init(usart_if usart, const
  76:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 		usart_serial_options_t *options)
  77:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** {
 181               		.loc 3 77 0
 182               		.cfi_startproc
 183 0062 CF93      		push r28
 184               	.LCFI10:
 185               		.cfi_def_cfa_offset 3
 186               		.cfi_offset 28, -2
 187 0064 DF93      		push r29
 188               	.LCFI11:
 189               		.cfi_def_cfa_offset 4
 190               		.cfi_offset 29, -3
 191 0066 CDB7      		in r28,__SP_L__
 192 0068 DEB7      		in r29,__SP_H__
 193               	.LCFI12:
 194               		.cfi_def_cfa_register 28
 195 006a 2B97      		sbiw r28,11
 196               	.LCFI13:
 197               		.cfi_def_cfa_offset 15
 198 006c 0FB6      		in __tmp_reg__,__SREG__
 199 006e F894      		cli
 200 0070 DEBF      		out __SP_H__,r29
 201 0072 0FBE      		out __SREG__,__tmp_reg__
 202 0074 CDBF      		out __SP_L__,r28
 203               	/* prologue: function */
 204               	/* frame size = 11 */
 205               	/* stack size = 13 */
 206               	.L__stack_usage = 13
 207 0076 9987      		std Y+9,r25
 208 0078 8887      		std Y+8,r24
 209 007a 7B87      		std Y+11,r23
 210 007c 6A87      		std Y+10,r22
  78:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	/* USART options. */
  79:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	usart_rs232_options_t usart_rs232_options;
  80:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	usart_rs232_options.charlength   = options->charlength;
 211               		.loc 3 80 0
 212 007e 8A85      		ldd r24,Y+10
 213 0080 9B85      		ldd r25,Y+11
 214 0082 FC01      		movw r30,r24
 215 0084 8481      		ldd r24,Z+4
 216 0086 8D83      		std Y+5,r24
  81:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	usart_rs232_options.paritytype   = options->paritytype;
 217               		.loc 3 81 0
 218 0088 8A85      		ldd r24,Y+10
 219 008a 9B85      		ldd r25,Y+11
 220 008c FC01      		movw r30,r24
 221 008e 8581      		ldd r24,Z+5
 222 0090 8E83      		std Y+6,r24
  82:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	usart_rs232_options.stopbits     = options->stopbits;
 223               		.loc 3 82 0
 224 0092 8A85      		ldd r24,Y+10
 225 0094 9B85      		ldd r25,Y+11
 226 0096 FC01      		movw r30,r24
 227 0098 8681      		ldd r24,Z+6
 228 009a 8F83      		std Y+7,r24
  83:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	usart_rs232_options.baudrate     = options->baudrate;
 229               		.loc 3 83 0
 230 009c 8A85      		ldd r24,Y+10
 231 009e 9B85      		ldd r25,Y+11
 232 00a0 FC01      		movw r30,r24
 233 00a2 8081      		ld r24,Z
 234 00a4 9181      		ldd r25,Z+1
 235 00a6 A281      		ldd r26,Z+2
 236 00a8 B381      		ldd r27,Z+3
 237 00aa 8983      		std Y+1,r24
 238 00ac 9A83      		std Y+2,r25
 239 00ae AB83      		std Y+3,r26
 240 00b0 BC83      		std Y+4,r27
  84:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  85:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	if (usart_init_rs232(usart, &usart_rs232_options)) {
 241               		.loc 3 85 0
 242 00b2 8885      		ldd r24,Y+8
 243 00b4 9985      		ldd r25,Y+9
 244 00b6 9E01      		movw r18,r28
 245 00b8 2F5F      		subi r18,-1
 246 00ba 3F4F      		sbci r19,-1
 247 00bc B901      		movw r22,r18
 248 00be 0E94 0000 		call usart_init_rs232
 249 00c2 8823      		tst r24
 250 00c4 01F0      		breq .L7
  86:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 		return true;
 251               		.loc 3 86 0
 252 00c6 81E0      		ldi r24,lo8(1)
 253 00c8 00C0      		rjmp .L9
 254               	.L7:
  87:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	} else {
  88:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 		return false;
 255               		.loc 3 88 0
 256 00ca 80E0      		ldi r24,0
 257               	.L9:
 258               	/* epilogue start */
  89:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	}
  90:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** }
 259               		.loc 3 90 0 discriminator 1
 260 00cc 2B96      		adiw r28,11
 261 00ce 0FB6      		in __tmp_reg__,__SREG__
 262 00d0 F894      		cli
 263 00d2 DEBF      		out __SP_H__,r29
 264 00d4 0FBE      		out __SREG__,__tmp_reg__
 265 00d6 CDBF      		out __SP_L__,r28
 266 00d8 DF91      		pop r29
 267 00da CF91      		pop r28
 268 00dc 0895      		ret
 269               		.cfi_endproc
 270               	.LFE104:
 273               	usart_serial_putchar:
 274               	.LFB105:
  91:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  92:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /*! \brief Sends a character with the USART.
  93:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  94:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param usart   Base address of the USART instance.
  95:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param c       Character to write.
  96:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  97:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \return Status code
  98:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  */
  99:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
 100:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** {
 275               		.loc 3 100 0
 276               		.cfi_startproc
 277 00de CF93      		push r28
 278               	.LCFI14:
 279               		.cfi_def_cfa_offset 3
 280               		.cfi_offset 28, -2
 281 00e0 DF93      		push r29
 282               	.LCFI15:
 283               		.cfi_def_cfa_offset 4
 284               		.cfi_offset 29, -3
 285 00e2 00D0      		rcall .
 286 00e4 1F92      		push __zero_reg__
 287               	.LCFI16:
 288               		.cfi_def_cfa_offset 7
 289 00e6 CDB7      		in r28,__SP_L__
 290 00e8 DEB7      		in r29,__SP_H__
 291               	.LCFI17:
 292               		.cfi_def_cfa_register 28
 293               	/* prologue: function */
 294               	/* frame size = 3 */
 295               	/* stack size = 5 */
 296               	.L__stack_usage = 5
 297 00ea 9A83      		std Y+2,r25
 298 00ec 8983      		std Y+1,r24
 299 00ee 6B83      		std Y+3,r22
 101:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	return usart_putchar(usart, c);
 300               		.loc 3 101 0
 301 00f0 8981      		ldd r24,Y+1
 302 00f2 9A81      		ldd r25,Y+2
 303 00f4 6B81      		ldd r22,Y+3
 304 00f6 0E94 0000 		call usart_putchar
 305               	/* epilogue start */
 102:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** }
 306               		.loc 3 102 0
 307 00fa 0F90      		pop __tmp_reg__
 308 00fc 0F90      		pop __tmp_reg__
 309 00fe 0F90      		pop __tmp_reg__
 310 0100 DF91      		pop r29
 311 0102 CF91      		pop r28
 312 0104 0895      		ret
 313               		.cfi_endproc
 314               	.LFE105:
 317               	usart_serial_getchar:
 318               	.LFB106:
 103:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
 104:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /*! \brief Waits until a character is received, and returns it.
 105:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
 106:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param usart   Base address of the USART instance.
 107:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param data   Data to read
 108:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
 109:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  */
 110:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
 111:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** {
 319               		.loc 3 111 0
 320               		.cfi_startproc
 321 0106 CF93      		push r28
 322               	.LCFI18:
 323               		.cfi_def_cfa_offset 3
 324               		.cfi_offset 28, -2
 325 0108 DF93      		push r29
 326               	.LCFI19:
 327               		.cfi_def_cfa_offset 4
 328               		.cfi_offset 29, -3
 329 010a 00D0      		rcall .
 330 010c 00D0      		rcall .
 331               	.LCFI20:
 332               		.cfi_def_cfa_offset 8
 333 010e CDB7      		in r28,__SP_L__
 334 0110 DEB7      		in r29,__SP_H__
 335               	.LCFI21:
 336               		.cfi_def_cfa_register 28
 337               	/* prologue: function */
 338               	/* frame size = 4 */
 339               	/* stack size = 6 */
 340               	.L__stack_usage = 6
 341 0112 9A83      		std Y+2,r25
 342 0114 8983      		std Y+1,r24
 343 0116 7C83      		std Y+4,r23
 344 0118 6B83      		std Y+3,r22
 112:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	*data = usart_getchar(usart);
 345               		.loc 3 112 0
 346 011a 8981      		ldd r24,Y+1
 347 011c 9A81      		ldd r25,Y+2
 348 011e 0E94 0000 		call usart_getchar
 349 0122 282F      		mov r18,r24
 350 0124 8B81      		ldd r24,Y+3
 351 0126 9C81      		ldd r25,Y+4
 352 0128 FC01      		movw r30,r24
 353 012a 2083      		st Z,r18
 113:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** }
 354               		.loc 3 113 0
 355 012c 0000      		nop
 356               	/* epilogue start */
 357 012e 0F90      		pop __tmp_reg__
 358 0130 0F90      		pop __tmp_reg__
 359 0132 0F90      		pop __tmp_reg__
 360 0134 0F90      		pop __tmp_reg__
 361 0136 DF91      		pop r29
 362 0138 CF91      		pop r28
 363 013a 0895      		ret
 364               		.cfi_endproc
 365               	.LFE106:
 368               	stdio_serial_init:
 369               	.LFB107:
 370               		.file 4 "../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h"
   1:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** /**
   2:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
   3:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \file
   4:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
   5:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \brief Common Standard I/O Serial Management.
   6:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
   7:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * This file defines a useful set of functions for the Stdio Serial interface on AVR
   8:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * and SAM devices.
   9:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  10:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * Copyright (c) 2009-2013 Atmel Corporation. All rights reserved.
  11:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  12:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \asf_license_start
  13:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  14:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \page License
  15:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  16:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * Redistribution and use in source and binary forms, with or without
  17:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * modification, are permitted provided that the following conditions are met:
  18:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  19:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  20:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *    this list of conditions and the following disclaimer.
  21:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  22:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  23:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *    this list of conditions and the following disclaimer in the documentation
  24:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *    and/or other materials provided with the distribution.
  25:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  26:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  27:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *    from this software without specific prior written permission.
  28:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  29:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * 4. This software may only be redistributed and used in connection with an
  30:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *    Atmel microcontroller product.
  31:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  32:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  33:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  34:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  35:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  36:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  37:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  38:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  39:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  40:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  41:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  42:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * POSSIBILITY OF SUCH DAMAGE.
  43:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  44:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \asf_license_stop
  45:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  46:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  ******************************************************************************/
  47:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  48:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  49:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #ifndef _STDIO_SERIAL_H_
  50:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #define _STDIO_SERIAL_H_
  51:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  52:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** /**
  53:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \defgroup group_common_utils_stdio_stdio_serial Standard serial I/O (stdio)
  54:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \ingroup group_common_utils_stdio
  55:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  56:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * Common standard serial I/O management driver that
  57:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * implements a stdio serial interface on AVR and SAM devices.
  58:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  59:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \{
  60:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  */
  61:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  62:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #include <stdio.h>
  63:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #include "compiler.h"
  64:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #ifndef SAMD20
  65:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # include "sysclk.h"
  66:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #endif
  67:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #include "serial.h"
  68:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  69:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #if (XMEGA || MEGA_RF) && defined(__GNUC__)
  70:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	extern int _write (char c, int *f);
  71:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	extern int _read (int *f);
  72:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #endif
  73:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  74:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  75:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** //! Pointer to the base of the USART module instance to use for stdio.
  76:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** extern volatile void *volatile stdio_base;
  77:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** //! Pointer to the external low level write function.
  78:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** extern int (*ptr_put)(void volatile*, char);
  79:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  80:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** //! Pointer to the external low level read function.
  81:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** extern void (*ptr_get)(void volatile*, char*);
  82:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  83:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** /*! \brief Initializes the stdio in Serial Mode.
  84:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  85:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \param usart       Base address of the USART instance.
  86:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
  87:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  88:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  */
  89:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
  90:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** {
 371               		.loc 4 90 0
 372               		.cfi_startproc
 373 013c CF93      		push r28
 374               	.LCFI22:
 375               		.cfi_def_cfa_offset 3
 376               		.cfi_offset 28, -2
 377 013e DF93      		push r29
 378               	.LCFI23:
 379               		.cfi_def_cfa_offset 4
 380               		.cfi_offset 29, -3
 381 0140 00D0      		rcall .
 382 0142 00D0      		rcall .
 383               	.LCFI24:
 384               		.cfi_def_cfa_offset 8
 385 0144 CDB7      		in r28,__SP_L__
 386 0146 DEB7      		in r29,__SP_H__
 387               	.LCFI25:
 388               		.cfi_def_cfa_register 28
 389               	/* prologue: function */
 390               	/* frame size = 4 */
 391               	/* stack size = 6 */
 392               	.L__stack_usage = 6
 393 0148 9A83      		std Y+2,r25
 394 014a 8983      		std Y+1,r24
 395 014c 7C83      		std Y+4,r23
 396 014e 6B83      		std Y+3,r22
  91:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	stdio_base = (void *)usart;
 397               		.loc 4 91 0
 398 0150 8981      		ldd r24,Y+1
 399 0152 9A81      		ldd r25,Y+2
 400 0154 9093 0000 		sts stdio_base+1,r25
 401 0158 8093 0000 		sts stdio_base,r24
  92:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
 402               		.loc 4 92 0
 403 015c 80E0      		ldi r24,lo8(gs(usart_serial_putchar))
 404 015e 90E0      		ldi r25,hi8(gs(usart_serial_putchar))
 405 0160 9093 0000 		sts ptr_put+1,r25
 406 0164 8093 0000 		sts ptr_put,r24
  93:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
 407               		.loc 4 93 0
 408 0168 80E0      		ldi r24,lo8(gs(usart_serial_getchar))
 409 016a 90E0      		ldi r25,hi8(gs(usart_serial_getchar))
 410 016c 9093 0000 		sts ptr_get+1,r25
 411 0170 8093 0000 		sts ptr_get,r24
  94:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # if (XMEGA || MEGA_RF)
  95:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	usart_serial_init((USART_t *)usart,opt);
 412               		.loc 4 95 0
 413 0174 2B81      		ldd r18,Y+3
 414 0176 3C81      		ldd r19,Y+4
 415 0178 8981      		ldd r24,Y+1
 416 017a 9A81      		ldd r25,Y+2
 417 017c B901      		movw r22,r18
 418 017e 0E94 0000 		call usart_serial_init
  96:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # elif UC3
  97:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	usart_serial_init(usart,(usart_serial_options_t *)opt);
  98:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # elif SAM
  99:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
 100:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # else
 101:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #  error Unsupported chip type
 102:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # endif
 103:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
 104:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # if defined(__GNUC__)
 105:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #  if (XMEGA || MEGA_RF)
 106:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// For AVR GCC libc print redirection uses fdevopen.
 107:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
 419               		.loc 4 107 0
 420 0182 60E0      		ldi r22,lo8(gs(_read))
 421 0184 70E0      		ldi r23,hi8(gs(_read))
 422 0186 80E0      		ldi r24,lo8(gs(_write))
 423 0188 90E0      		ldi r25,hi8(gs(_write))
 424 018a 0E94 0000 		call fdevopen
 108:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #  endif
 109:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #  if UC3 || SAM
 110:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// For AVR32 and SAM GCC
 111:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// Specify that stdout and stdin should not be buffered.
 112:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	setbuf(stdout, NULL);
 113:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	setbuf(stdin, NULL);
 114:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// Note: Already the case in IAR's Normal DLIB default configuration
 115:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// and AVR GCC library:
 116:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// - printf() emits one character at a time.
 117:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// - getchar() requests only 1 byte to exit.
 118:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #  endif
 119:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # endif
 120:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** }
 425               		.loc 4 120 0
 426 018e 0000      		nop
 427               	/* epilogue start */
 428 0190 0F90      		pop __tmp_reg__
 429 0192 0F90      		pop __tmp_reg__
 430 0194 0F90      		pop __tmp_reg__
 431 0196 0F90      		pop __tmp_reg__
 432 0198 DF91      		pop r29
 433 019a CF91      		pop r28
 434 019c 0895      		ret
 435               		.cfi_endproc
 436               	.LFE107:
 439               	macsc_enable_manual_bts:
 440               	.LFB121:
 441               		.file 5 "../../../platform/mega_rf/drivers/macsc/macsc_megarf.h"
   1:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
   2:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \file
   3:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
   4:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief AVR MEGARF MAC Symbol Counter Driver Definitions
   5:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
   6:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * Copyright (c) 2013 Atmel Corporation. All rights reserved.
   7:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
   8:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \asf_license_start
   9:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  10:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \page License
  11:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  12:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  15:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  18:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  22:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *    from this software without specific prior written permission.
  24:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  25:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *    Atmel microcontroller product.
  27:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  28:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  40:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \asf_license_stop
  41:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  42:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
  43:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #ifndef MACSC_MEGARF_H
  44:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define MACSC_MEGARF_H
  45:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
  46:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #include <compiler.h>
  47:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #include <parts.h>
  48:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #include "status_codes.h"
  49:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
  50:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #ifdef __cplusplus
  51:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** extern "C" {
  52:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #endif
  53:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
  54:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
  55:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \defgroup macsc_group MAC Symbol Counter Driver(MACSC)
  56:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  57:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * See \ref megarf_macsc_quickstart
  58:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  59:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This is a driver for the AVR MEGARF MAC Symbol Counter Driver(MACSC).
  60:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * It provides functions for enabling, disabling and configuring the module.
  61:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  62:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \section dependencies Dependencies
  63:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This driver depends on the following modules:
  64:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * - \ref interrupt_group for ISR definition and disabling interrupts during
  65:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * critical code sections.
  66:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @{
  67:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
  68:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
  69:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
  70:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Interrupt event callback function type
  71:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  72:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * The interrupt handler can be configured to do a function callback,
  73:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * the callback function must match the macsc_callback_t type.
  74:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  75:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
  76:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** typedef void (*macsc_callback_t)(void);
  77:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
  78:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /* ! MAC symbol counter compare Channel index */
  79:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** enum macsc_cc_channel {
  80:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	/* ! Channel 1 */
  81:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_CC1 = 1,
  82:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	/* ! Channel 2 */
  83:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_CC2 = 2,
  84:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	/* ! Channel 3 */
  85:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_CC3 = 3,
  86:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** };
  87:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
  88:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief MAC SC clock source select
  89:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  90:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * uses the SCCKSEL bit in SSCR register to select macsc clk src
  91:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  92:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * If the bit is one,the RTC clock from TOSC1 is selected, otherwise the symbol
  93:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * counter operates with the clock from XTAL1.
  94:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * During transceiver sleep modes the clock falls back to the RTC clock source,
  95:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * regardless of the selected clock. After wakeup, it switches back to the
  96:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * previosly
  97:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * selected clock source.
  98:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
  99:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 100:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** enum macsc_xtal {
 101:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	/* ! 16MHz as macsc clock */
 102:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_16MHz = 0,
 103:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_32KHz = 1,
 104:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** };
 105:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 106:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 107:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @brief Reads the 32-bit timer register in the required order of bytes
 108:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 109:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @param hh hh octet of 32-bit register
 110:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @param hl hl octet of 32-bit register
 111:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @param lh lh octet of 32-bit register
 112:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @param ll ll octet of 32-bit register
 113:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 114:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @returns uint32_t Value of timer register
 115:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 116:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline uint32_t macsc_read32(volatile uint8_t *hh,
 117:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		volatile uint8_t *hl,
 118:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		volatile uint8_t *lh,
 119:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		volatile uint8_t *ll)
 120:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 121:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	union {
 122:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		uint8_t a[4];
 123:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		uint32_t rv;
 124:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	}
 125:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	x;
 126:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 127:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	x.a[0] = *ll;
 128:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	x.a[1] = *lh;
 129:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	x.a[2] = *hl;
 130:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	x.a[3] = *hh;
 131:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 132:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return x.rv;
 133:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 134:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 135:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /* ! compare modes */
 136:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define MACSC_ABSOLUTE_CMP 0
 137:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define MACSC_RELATIVE_CMP 1
 138:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 139:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /** String concatenation by preprocessor used to create proper register names.
 140:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  **/
 141:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define CONCAT(a, b) a ## b
 142:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 143:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /** Creates proper subregister names and reads the corresponding values. */
 144:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define MACSC_READ32(reg)                  macsc_read32(&CONCAT(reg, HH), \
 145:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		&CONCAT(reg, HL), \
 146:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		&CONCAT(reg, LH), \
 147:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		&CONCAT(reg, LL))
 148:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 149:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define MACSC_WRITE32(reg, val)	\
 150:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	do { \
 151:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		union { uint8_t a[4]; uint32_t v; } \
 152:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		x; \
 153:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		x.v = val; \
 154:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		CONCAT(reg, HH) = x.a[3]; \
 155:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		CONCAT(reg, HL) = x.a[2]; \
 156:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		CONCAT(reg, LH) = x.a[1]; \
 157:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		CONCAT(reg, LL) = x.a[0]; \
 158:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	} \
 159:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	while (0)
 160:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 161:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 162:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Enable MAC SC
 163:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 164:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * Enables the SC
 165:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 166:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param clk_src selection of clk source,avalable options in macsc_xtal,fixed
 167:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *  prescalar
 168:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param sleep_enable enable RTC as clock source during sleep
 169:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param auto_ts enable automatic timestamping
 170:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 171:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 172:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_enable(void);
 173:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 174:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 175:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Check if MACSC is enabled
 176:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 177:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * check if the MACSC is enabled.
 178:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 179:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 180:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 181:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 182:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** bool is_macsc_enable(void);
 183:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 184:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 185:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Disable MAC SC
 186:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 187:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * Disables the MAC SC
 188:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 189:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 190:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 191:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 192:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_disable(void);
 193:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 194:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 195:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Check if back-off slot counter is enabled
 196:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 197:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * check if the back-off slot counter is enabled.
 198:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 199:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 200:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 201:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 202:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** bool is_macsc_backoff_enable(void);
 203:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 204:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 205:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Enables compare interrupts of the MACSC
 206:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 207:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param channel Compare channel
 208:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 209:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_enable_cmp_int(enum macsc_cc_channel channel);
 210:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 211:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 212:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Disables compare interrupts of the MACSC
 213:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 214:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param channel Compare channel
 215:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */void macsc_disable_cmp_int(enum macsc_cc_channel channel);
 216:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 217:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 218:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Usage of Absolute compare mode of the MACSC
 219:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 220:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param abs_rel  0 for absoulte cmp;1 for relative cmp
 221:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param cmp compare value for SCOCRx register
 222:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param channel Compare channel
 223:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 224:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_use_cmp(bool abs_rel, uint32_t cmp,enum macsc_cc_channel channel);
 225:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 226:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 227:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \ingroup macsc_group
 228:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \defgroup macsc_interrupt_group MAC Symbol Counter (MACSC) interrupt
 229:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * management
 230:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This group provides functions to configure MACSC module interrupts
 231:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 232:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @{
 233:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 234:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 235:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 236:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Set MACSC overflow interrupt callback function
 237:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 238:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This function allows the caller to set and change the interrupt callback
 239:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * function. Without setting a callback function the interrupt handler in the
 240:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * driver will only clear the interrupt flags.
 241:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 242:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param callback Reference to a callback function
 243:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 244:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_set_ovf_int_cb(macsc_callback_t callback);
 245:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 246:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 247:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Set MACSC Compare Channel 1 interrupt callback function
 248:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 249:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This function allows the caller to set and change the interrupt callback
 250:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * function. Without setting a callback function the interrupt handler in the
 251:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * driver will only clear the interrupt flags.
 252:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 253:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param callback Reference to a callback function
 254:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 255:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_set_cmp1_int_cb(macsc_callback_t callback);
 256:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 257:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 258:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Set MACSC Compare Channel 2 interrupt callback function
 259:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 260:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This function allows the caller to set and change the interrupt callback
 261:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * function. Without setting a callback function the interrupt handler in the
 262:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * driver will only clear the interrupt flags.
 263:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 264:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param callback Reference to a callback function
 265:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 266:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_set_cmp2_int_cb(macsc_callback_t callback);
 267:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 268:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 269:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Set MACSC Compare Channel 3 interrupt callback function
 270:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 271:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This function allows the caller to set and change the interrupt callback
 272:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * function. Without setting a callback function the interrupt handler in the
 273:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * driver will only clear the interrupt flags.
 274:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 275:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param callback Reference to a callback function
 276:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 277:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_set_cmp3_int_cb(macsc_callback_t callback);
 278:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 279:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 280:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Set MACSC backoff slot counter interrupt callback function
 281:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 282:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This function allows the caller to set and change the interrupt callback
 283:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * function. Without setting a callback function the interrupt handler in the
 284:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * driver will only clear the interrupt flags.
 285:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 286:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param callback Reference to a callback function
 287:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 288:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_set_backoff_slot_cntr_int_cb(macsc_callback_t callback);
 289:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** //@}
 290:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 291:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 292:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Enable 32.768KHz clk using timer 2 async register
 293:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 294:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 295:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 296:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 297:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_sleep_clk_enable(void)
 298:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 299:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	ASSR |= (1 << AS2);
 300:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 301:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 302:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 303:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Disable 32.768KHz clk using timer 2 async register
 304:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 305:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 306:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 307:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_sleep_clk_disable(void)
 308:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 309:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	ASSR &= ~(1 << AS2);
 310:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 311:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 312:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /* @} */
 313:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 314:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 315:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Configure MAC Symbol Counter Clock Source
 316:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 317:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param macsc macsc clk src
 318:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 319:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_write_clock_source(enum macsc_xtal source)
 320:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 321:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	if (source == MACSC_16MHz) {
 322:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		SCCR0 |= (source << SCCKSEL);
 323:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	} else if (source == MACSC_32KHz) {
 324:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		SCCR0 &= ~(1 << SCCKSEL);
 325:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	}
 326:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 327:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 328:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 329:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Read MAC SC Clock Source
 330:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 331:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 332:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \return macsc_xtal enum Clock source selection
 333:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 334:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline enum macsc_xtal macsc_read_clock_source(void)
 335:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 336:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return (enum macsc_xtal)(SCCR0 & (1 << SCCKSEL));
 337:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 338:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 339:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 340:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Write the Counter value of the MAC Symbol counter
 341:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 342:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param cnt_value Counter value
 343:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 344:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_write_count(uint32_t cnt_value)
 345:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 346:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_WRITE32(SCCNT, cnt_value);
 347:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 348:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 349:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 350:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Reads the Counter value of the MAC Symbol counter
 351:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 352:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note Output the Counter value
 353:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 354:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline uint32_t macsc_read_count(void)
 355:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 356:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return (MACSC_READ32(SCCNT));
 357:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 358:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 359:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 360:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief enable back-off slot counter
 361:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 362:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 363:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note  Enables interrupt as well	.
 364:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note This counter works only if transceiver clock is running.So check Trx
 365:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * state in app before using this function in IEEE802.15.4 applications.
 366:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 367:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline bool macsc_backoff_slot_cnt_enable(void)
 368:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 369:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	if (!(PRR1 & (1 << PRTRX24))) {
 370:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		SCCR1 = (1 << SCENBO);
 371:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		SCIRQS |= (1 << IRQSBO);
 372:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		SCIRQM |= (1 << IRQMBO);
 373:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		return true;
 374:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	}
 375:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	else return false;
 376:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 377:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 378:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 379:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Disable back-off slot counter
 380:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 381:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 382:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note    Disables interrupt as well	.
 383:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note This counter works only if transceiver clock is running.So check Trx
 384:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * state in app before using this function in IEEE802.15.4 applications.
 385:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 386:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_backoff_slot_cnt_disable(void)
 387:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 388:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	SCCR1 &= ~(1 << SCENBO);
 389:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	SCIRQM &= ~(1 << IRQMBO);
 390:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 391:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 392:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 393:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Tests if the Backoff slot cntr interrupt flag is set
 394:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 395:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \return  backoff slot cntr interrupt has occurred or not : IRQSBO
 396:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 397:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline bool macsc_is_slot_cntr_interrupt_flag_set(void)
 398:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 399:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return (SCIRQS & (1 << IRQSBO));
 400:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 401:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 402:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 403:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Clears the Backoff Slot cntr interrupt flag
 404:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 405:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note  IRQSBO is cleared
 406:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 407:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_clear_slot_cntr_interrupt_flag(void)
 408:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 409:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	SCIRQS |= (1 << IRQSBO);
 410:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 411:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 412:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 413:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Reads the SFD Timestamp register
 414:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 415:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \return Timestamp of last received frame :SCTSR(read-only register)
 416:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 417:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline uint32_t macsc_read_ts(void)
 418:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 419:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return (MACSC_READ32(SCTSR));
 420:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 421:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 422:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 423:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Reads the Beacon Timestamp register
 424:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 425:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \return Timestamp of last received beacon frame :SCBTSR
 426:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 427:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline uint32_t macsc_read_bts(void)
 428:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 429:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return (MACSC_READ32(SCBTSR));
 430:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 431:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 432:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 433:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Write the Beacon Timestamp register of the MAC Symbol counter
 434:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * The manual beacon timestamping can be used in conjunction with the
 435:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * relative compare mode of the three compare units to generate compare match
 436:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * interrupts without having a beacon frame received
 437:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 438:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * If set to 1, the current symbol counter value is stored into the beacon
 439:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * timestamp register.
 440:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * The bit is cleared afterwards.
 441:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 442:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 443:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_enable_manual_bts(void)
 444:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 442               		.loc 5 444 0
 443               		.cfi_startproc
 444 019e CF93      		push r28
 445               	.LCFI26:
 446               		.cfi_def_cfa_offset 3
 447               		.cfi_offset 28, -2
 448 01a0 DF93      		push r29
 449               	.LCFI27:
 450               		.cfi_def_cfa_offset 4
 451               		.cfi_offset 29, -3
 452 01a2 CDB7      		in r28,__SP_L__
 453 01a4 DEB7      		in r29,__SP_H__
 454               	.LCFI28:
 455               		.cfi_def_cfa_register 28
 456               	/* prologue: function */
 457               	/* frame size = 0 */
 458               	/* stack size = 2 */
 459               	.L__stack_usage = 2
 445:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	SCCR0 |= (1 << SCMBTS);
 460               		.loc 5 445 0
 461 01a6 8CED      		ldi r24,lo8(-36)
 462 01a8 90E0      		ldi r25,0
 463 01aa 2CED      		ldi r18,lo8(-36)
 464 01ac 30E0      		ldi r19,0
 465 01ae F901      		movw r30,r18
 466 01b0 2081      		ld r18,Z
 467 01b2 2064      		ori r18,lo8(64)
 468 01b4 FC01      		movw r30,r24
 469 01b6 2083      		st Z,r18
 446:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	SCCR0 &= ~(1 << SCTSE);
 470               		.loc 5 446 0
 471 01b8 8CED      		ldi r24,lo8(-36)
 472 01ba 90E0      		ldi r25,0
 473 01bc 2CED      		ldi r18,lo8(-36)
 474 01be 30E0      		ldi r19,0
 475 01c0 F901      		movw r30,r18
 476 01c2 2081      		ld r18,Z
 477 01c4 277F      		andi r18,lo8(-9)
 478 01c6 FC01      		movw r30,r24
 479 01c8 2083      		st Z,r18
 447:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 480               		.loc 5 447 0
 481 01ca 0000      		nop
 482               	/* epilogue start */
 483 01cc DF91      		pop r29
 484 01ce CF91      		pop r28
 485 01d0 0895      		ret
 486               		.cfi_endproc
 487               	.LFE121:
 489               	.global	appState
 490               		.section	.bss.appState,"aw",@nobits
 493               	appState:
 494 0000 00        		.zero	1
 495               		.section	.bss.msgReq,"aw",@nobits
 498               	msgReq:
 499 0000 0000 0000 		.zero	20
 499      0000 0000 
 499      0000 0000 
 499      0000 0000 
 499      0000 0000 
 500               		.section	.bss.PanId,"aw",@nobits
 503               	PanId:
 504 0000 00        		.zero	1
 505               		.section	.rodata
 506               	.LC1:
 507 0000 0A4D 5347 		.string	"\nMSG REQ SENT %d"
 507      2052 4551 
 507      2053 454E 
 507      5420 2564 
 507      00
 508               		.text
 509               	.global	appSendData
 511               	appSendData:
 512               	.LFB130:
 513               		.file 6 "ServerLLDN.c"
   1:ServerLLDN.c  **** /*
   2:ServerLLDN.c  **** 	* ServerLLDN.c
   3:ServerLLDN.c  **** 	*
   4:ServerLLDN.c  **** 	* Created: 10/18/2019 5:15:37 PM
   5:ServerLLDN.c  **** 	*  Author: guilherme
   6:ServerLLDN.c  **** 	*/ 
   7:ServerLLDN.c  **** 
   8:ServerLLDN.c  **** #include <stdlib.h>
   9:ServerLLDN.c  **** #include <stdio.h>
  10:ServerLLDN.c  **** #include <string.h>
  11:ServerLLDN.c  **** #include <inttypes.h>
  12:ServerLLDN.c  **** #include "config.h"
  13:ServerLLDN.c  **** #include "sys.h"
  14:ServerLLDN.c  **** #include "phy.h"
  15:ServerLLDN.c  **** #include "sys.h"
  16:ServerLLDN.c  **** #include "nwk.h"
  17:ServerLLDN.c  **** #include "sysclk.h"
  18:ServerLLDN.c  **** #include "sysTimer.h"
  19:ServerLLDN.c  **** #include "sleep_mgr.h"
  20:ServerLLDN.c  **** #include "sleepmgr.h"
  21:ServerLLDN.c  **** #include "led.h"
  22:ServerLLDN.c  **** #include "ioport.h"
  23:ServerLLDN.c  **** #include "conf_sleepmgr.h"
  24:ServerLLDN.c  **** #include "board.h"
  25:ServerLLDN.c  **** #include "platform.h"
  26:ServerLLDN.c  **** 
  27:ServerLLDN.c  **** #include "lldn.h"
  28:ServerLLDN.c  **** 
  29:ServerLLDN.c  **** #if 1
  30:ServerLLDN.c  **** #if (SIO2HOST_CHANNEL == SIO_USB)
  31:ServerLLDN.c  **** /* Only ARM */
  32:ServerLLDN.c  **** #include "hw_timer_lldn.h"
  33:ServerLLDN.c  **** #include "stdio_usb.h"
  34:ServerLLDN.c  **** #define MASTER_MACSC	0
  35:ServerLLDN.c  **** #else
  36:ServerLLDN.c  **** /* Only megarf series */
  37:ServerLLDN.c  **** #include "conf_sio2host.h"
  38:ServerLLDN.c  **** #define MASTER_MACSC	1
  39:ServerLLDN.c  **** #endif
  40:ServerLLDN.c  **** #else
  41:ServerLLDN.c  **** /* Only megarf series */
  42:ServerLLDN.c  **** #define MASTER_MACSC		1
  43:ServerLLDN.c  **** #endif
  44:ServerLLDN.c  **** 
  45:ServerLLDN.c  **** #define HUMAM_READABLE			1
  46:ServerLLDN.c  **** 
  47:ServerLLDN.c  **** #if (MASTER_MACSC == 1)
  48:ServerLLDN.c  **** #include "macsc_megarf.h"
  49:ServerLLDN.c  **** #define TIMESLOT_TIMER 0
  50:ServerLLDN.c  **** #else
  51:ServerLLDN.c  **** static SYS_Timer_t				tmrBeaconInterval;			// Beacon
  52:ServerLLDN.c  **** static SYS_Timer_t				tmrComputeData;				// Compute data
  53:ServerLLDN.c  **** #endif
  54:ServerLLDN.c  **** 
  55:ServerLLDN.c  **** #define PRINT 1
  56:ServerLLDN.c  **** 
  57:ServerLLDN.c  **** 	
  58:ServerLLDN.c  **** // equation for tTS gives time in seconds, the division by SYMBOL_TIME changes to symbols for count
  59:ServerLLDN.c  **** AppState_t	appState = APP_STATE_INITIAL;
  60:ServerLLDN.c  **** static NWK_DataReq_t msgReq;
  61:ServerLLDN.c  **** static uint8_t PanId;
  62:ServerLLDN.c  **** 
  63:ServerLLDN.c  ****  void appSendData(void)
  64:ServerLLDN.c  **** {
 514               		.loc 6 64 0
 515               		.cfi_startproc
 516 01d2 CF93      		push r28
 517               	.LCFI29:
 518               		.cfi_def_cfa_offset 3
 519               		.cfi_offset 28, -2
 520 01d4 DF93      		push r29
 521               	.LCFI30:
 522               		.cfi_def_cfa_offset 4
 523               		.cfi_offset 29, -3
 524 01d6 CDB7      		in r28,__SP_L__
 525 01d8 DEB7      		in r29,__SP_H__
 526               	.LCFI31:
 527               		.cfi_def_cfa_register 28
 528               	/* prologue: function */
 529               	/* frame size = 0 */
 530               	/* stack size = 2 */
 531               	.L__stack_usage = 2
  65:ServerLLDN.c  **** 	if(msgReq.options != 0)
 532               		.loc 6 65 0
 533 01da 8091 0000 		lds r24,msgReq+9
 534 01de 9091 0000 		lds r25,msgReq+9+1
 535 01e2 892B      		or r24,r25
 536 01e4 01F0      		breq .L17
  66:ServerLLDN.c  **** 	{
  67:ServerLLDN.c  **** 		printf("\nMSG REQ SENT %d",msgReq.options);
 537               		.loc 6 67 0
 538 01e6 8091 0000 		lds r24,msgReq+9
 539 01ea 9091 0000 		lds r25,msgReq+9+1
 540 01ee 292F      		mov r18,r25
 541 01f0 2F93      		push r18
 542 01f2 8F93      		push r24
 543 01f4 80E0      		ldi r24,lo8(.LC1)
 544 01f6 90E0      		ldi r25,hi8(.LC1)
 545 01f8 892F      		mov r24,r25
 546 01fa 8F93      		push r24
 547 01fc 80E0      		ldi r24,lo8(.LC1)
 548 01fe 90E0      		ldi r25,hi8(.LC1)
 549 0200 8F93      		push r24
 550 0202 0E94 0000 		call printf
 551 0206 0F90      		pop __tmp_reg__
 552 0208 0F90      		pop __tmp_reg__
 553 020a 0F90      		pop __tmp_reg__
 554 020c 0F90      		pop __tmp_reg__
  68:ServerLLDN.c  **** 		NWK_DataReq(&msgReq);
 555               		.loc 6 68 0
 556 020e 80E0      		ldi r24,lo8(msgReq)
 557 0210 90E0      		ldi r25,hi8(msgReq)
 558 0212 0E94 0000 		call NWK_DataReq
 559               	.L17:
  69:ServerLLDN.c  **** 	#if !APP_COORDINATOR
  70:ServerLLDN.c  **** 	#endif
  71:ServerLLDN.c  **** 	}
  72:ServerLLDN.c  **** }
 560               		.loc 6 72 0
 561 0216 0000      		nop
 562               	/* epilogue start */
 563 0218 DF91      		pop r29
 564 021a CF91      		pop r28
 565 021c 0895      		ret
 566               		.cfi_endproc
 567               	.LFE130:
 569               	.global	payloadSize
 570               		.section	.data.payloadSize,"aw",@progbits
 573               	payloadSize:
 574 0000 16        		.byte	22
 575               	.global	assTimeSlot
 576               		.section	.data.assTimeSlot,"aw",@progbits
 579               	assTimeSlot:
 580 0000 FF        		.byte	-1
 581               		.section	.bss.rec_beacon,"aw",@nobits
 584               	rec_beacon:
 585 0000 0000      		.zero	2
 586               		.section	.data.msgDiscResponse,"aw",@progbits
 589               	msgDiscResponse:
 590 0000 0D        		.byte	13
 591 0001 02        		.byte	2
 592 0002 96        		.byte	150
 593               		.section	.data.msgConfigStatus,"aw",@progbits
 596               	msgConfigStatus:
 597 0000 0E        		.byte	14
 598 0001 02        		.byte	2
 599 0002 FF        		.byte	-1
 600 0003 02        		.byte	2
 601 0004 96        		.byte	150
 602               	.global	data_payload
 603               		.section	.data.data_payload,"aw",@progbits
 606               	data_payload:
 607 0000 02        		.byte	2
 608               		.section	.bss.ack_received,"aw",@nobits
 611               	ack_received:
 612 0000 00        		.zero	1
 613               	.global	MacLLDNMgmtTS
 614               		.section	.bss.MacLLDNMgmtTS,"aw",@nobits
 617               	MacLLDNMgmtTS:
 618 0000 00        		.zero	1
 619               	.global	associated
 620               		.section	.bss.associated,"aw",@nobits
 623               	associated:
 624 0000 00        		.zero	1
 625               		.section	.rodata
 626               	.LC2:
 627 0011 0A6D 7367 		.string	"\nmsg_hdlr"
 627      5F68 646C 
 627      7200 
 628               		.text
 630               	send_message_timeHandler:
 631               	.LFB131:
  73:ServerLLDN.c  **** 
  74:ServerLLDN.c  **** #if APP_COORDINATOR
  75:ServerLLDN.c  **** 
  76:ServerLLDN.c  **** 	#define NODOS_ASSOCIADOS_ESPERADOS 12
  77:ServerLLDN.c  **** 	
  78:ServerLLDN.c  **** 	AppPanState_t appPanState = APP_PAN_STATE_RESET; // Initial state of PAN node
  79:ServerLLDN.c  **** 	
  80:ServerLLDN.c  **** 	/* Configuration Request Frames */
  81:ServerLLDN.c  **** 	/* Da pra mudar o envio do confrequest pra ja usar essa array com as informas dos nodos */	
  82:ServerLLDN.c  **** 	nodes_info_t nodes_info_arr[50]; // Array for Configure Request messages, one position per node, 2
  83:ServerLLDN.c  **** 	NWK_ConfigRequest_t config_request_frame = { .id = LL_CONFIGURATION_REQUEST,
  84:ServerLLDN.c  **** 												 .s_macAddr = APP_ADDR,
  85:ServerLLDN.c  **** 												 .tx_channel = APP_CHANNEL,
  86:ServerLLDN.c  **** 												 .conf.macLLDNmgmtTS = MacLLDNMgmtTS };
  87:ServerLLDN.c  **** 	nodes_info_list_t *conf_req_list = NULL;
  88:ServerLLDN.c  **** 
  89:ServerLLDN.c  **** 	/* Acknowledge Frame and Array */
  90:ServerLLDN.c  **** 	NWK_ACKFormat_t ACKFrame;	// ACK Frame Payload used in Discovery State
  91:ServerLLDN.c  **** 	int ACKFrame_size = 0;
  92:ServerLLDN.c  **** 
  93:ServerLLDN.c  **** 	float beaconInterval = 0; // no precisa ser global
  94:ServerLLDN.c  **** 	
  95:ServerLLDN.c  **** 	int macLLDNnumUplinkTS = 0;		// Number of uplink timeslots, is also the control of associated node
  96:ServerLLDN.c  **** 	
  97:ServerLLDN.c  **** 	/* This timer implements a delay between messages, 
  98:ServerLLDN.c  **** 	 * if not used the nodes are not able to receive the message
  99:ServerLLDN.c  **** 	 */
 100:ServerLLDN.c  **** 	static SYS_Timer_t tmrDelay;	
 101:ServerLLDN.c  **** 	
 102:ServerLLDN.c  **** 	/*  Control variables for testing */	
 103:ServerLLDN.c  **** 	int assTimeSlot = 0;
 104:ServerLLDN.c  **** 	uint8_t timeslot_counter = 0;
 105:ServerLLDN.c  **** 
 106:ServerLLDN.c  **** 	int counter_associados = 0;		// Associated nodes counter
 107:ServerLLDN.c  **** 	uint8_t cycles_counter = macLLDNdiscoveryModeTimeout;
 108:ServerLLDN.c  **** 
 109:ServerLLDN.c  **** 	/* data related variables */
 110:ServerLLDN.c  **** 	msg_info_t msg_info_array[50]; // size of array limited by hardware
 111:ServerLLDN.c  **** 	unsigned int size_msg_info = 0;
 112:ServerLLDN.c  **** 	bool data_received = false;
 113:ServerLLDN.c  **** 	float succes_rate = 0;
 114:ServerLLDN.c  **** 	
 115:ServerLLDN.c  **** 	static void tmrDelayHandler(SYS_Timer_t *timer)
 116:ServerLLDN.c  **** 	{
 117:ServerLLDN.c  **** 		appState = APP_STATE_SEND;
 118:ServerLLDN.c  **** 	}
 119:ServerLLDN.c  **** 	
 120:ServerLLDN.c  **** 	static void lldn_server_beacon(void)
 121:ServerLLDN.c  **** 	{
 122:ServerLLDN.c  **** 		macsc_enable_manual_bts();
 123:ServerLLDN.c  **** 		appState = APP_STATE_SEND;
 124:ServerLLDN.c  **** 	}
 125:ServerLLDN.c  **** 	
 126:ServerLLDN.c  **** 	static void time_slot_handler(void)
 127:ServerLLDN.c  **** 	{
 128:ServerLLDN.c  **** 		macsc_enable_manual_bts();
 129:ServerLLDN.c  **** 		appState = APP_STATE_ATT_PAN_STATE;
 130:ServerLLDN.c  **** 	}
 131:ServerLLDN.c  **** 	
 132:ServerLLDN.c  **** 	static void downlink_delay_handler(void)
 133:ServerLLDN.c  **** 	{
 134:ServerLLDN.c  **** 		if(msgReq.options == NWK_OPT_LLDN_ACK)
 135:ServerLLDN.c  **** 		{
 136:ServerLLDN.c  **** 		appState = APP_STATE_SEND;
 137:ServerLLDN.c  **** 		}
 138:ServerLLDN.c  **** 	}
 139:ServerLLDN.c  **** 
 140:ServerLLDN.c  **** 	static void end_of_online_handler(void)
 141:ServerLLDN.c  **** 	{
 142:ServerLLDN.c  **** 		appState = APP_STATE_ATT_PAN_STATE;
 143:ServerLLDN.c  **** 		appPanState = APP_PAN_STATE_ONLINE_END_BE;
 144:ServerLLDN.c  **** 	}
 145:ServerLLDN.c  **** 	
 146:ServerLLDN.c  **** 	#if TIMESLOT_TIMER
 147:ServerLLDN.c  **** 	static void teste_handler(void)
 148:ServerLLDN.c  **** 	{
 149:ServerLLDN.c  **** 		if(msgReq.options)
 150:ServerLLDN.c  **** 			printf("\n***TIMESLOT****");
 151:ServerLLDN.c  **** 		macsc_disable_cmp_int(MACSC_CC3);
 152:ServerLLDN.c  **** 	}
 153:ServerLLDN.c  **** 	#endif
 154:ServerLLDN.c  **** 	
 155:ServerLLDN.c  **** 	static bool addToAckArray(uint8_t addres)
 156:ServerLLDN.c  **** 	{	
 157:ServerLLDN.c  **** 		int pos =(int) addres / 8;
 158:ServerLLDN.c  **** 		int bit_shift = 8 - (addres % 8);
 159:ServerLLDN.c  **** 		
 160:ServerLLDN.c  **** 		if(ACKFrame.ackFlags[pos] & 1 << bit_shift)
 161:ServerLLDN.c  **** 		{
 162:ServerLLDN.c  **** 			printf("\nAddr rep %d", addres);
 163:ServerLLDN.c  **** 			return false;
 164:ServerLLDN.c  **** 		}
 165:ServerLLDN.c  **** 		ACKFrame.ackFlags[pos] = 1 << bit_shift;
 166:ServerLLDN.c  **** 		if (pos + 1 > ACKFrame_size)
 167:ServerLLDN.c  **** 			ACKFrame_size = pos + 1;
 168:ServerLLDN.c  **** 		
 169:ServerLLDN.c  **** 		return true;
 170:ServerLLDN.c  **** 	}
 171:ServerLLDN.c  **** 
 172:ServerLLDN.c  **** 	static void addConfRequestArray(NWK_ConfigStatus_t *node)
 173:ServerLLDN.c  **** 	{
 174:ServerLLDN.c  **** 
 175:ServerLLDN.c  **** 		uint8_t i;
 176:ServerLLDN.c  **** 		for (i= 0;i < 256 && nodes_info_arr[i].mac_addr != 0; i++);
 177:ServerLLDN.c  **** 		
 178:ServerLLDN.c  **** 		assTimeSlot++;
 179:ServerLLDN.c  **** 	
 180:ServerLLDN.c  **** 		if(node->ts_dir.tsDuration > config_request_frame.conf.tsDuration)
 181:ServerLLDN.c  **** 			config_request_frame.conf.tsDuration =  node->ts_dir.tsDuration;
 182:ServerLLDN.c  **** 		
 183:ServerLLDN.c  **** 		nodes_info_arr[i].req_timeslot_duration = node->ts_dir.tsDuration;
 184:ServerLLDN.c  **** 		nodes_info_arr[i].mac_addr = node->macAddr;
 185:ServerLLDN.c  **** 		nodes_info_arr[i].assigned_time_slot = (uint8_t)i;
 186:ServerLLDN.c  **** 		
 187:ServerLLDN.c  **** 		if(conf_req_list != NULL)
 188:ServerLLDN.c  **** 		{
 189:ServerLLDN.c  **** 			nodes_info_list_t *tmp = (nodes_info_list_t*)malloc(sizeof(nodes_info_list_t));
 190:ServerLLDN.c  **** 			tmp->node = &nodes_info_arr[i];
 191:ServerLLDN.c  **** 			tmp->next = conf_req_list;
 192:ServerLLDN.c  **** 			conf_req_list = tmp;
 193:ServerLLDN.c  **** 		}
 194:ServerLLDN.c  **** 		else
 195:ServerLLDN.c  **** 		{
 196:ServerLLDN.c  **** 			conf_req_list = (nodes_info_list_t*)malloc(sizeof(nodes_info_list_t));
 197:ServerLLDN.c  **** 			conf_req_list->node = &nodes_info_arr[i];
 198:ServerLLDN.c  **** 			conf_req_list->next = NULL;
 199:ServerLLDN.c  **** 		}
 200:ServerLLDN.c  **** 	}
 201:ServerLLDN.c  **** 
 202:ServerLLDN.c  **** 	static void CopyToConfigRequest()
 203:ServerLLDN.c  **** 	{
 204:ServerLLDN.c  **** 		config_request_frame.assTimeSlot = conf_req_list->node->assigned_time_slot;
 205:ServerLLDN.c  **** 		config_request_frame.macAddr = conf_req_list->node->mac_addr;
 206:ServerLLDN.c  **** 		nodes_info_list_t *tmp = conf_req_list;
 207:ServerLLDN.c  **** 		conf_req_list = conf_req_list->next;
 208:ServerLLDN.c  **** 		tmp->node = NULL;
 209:ServerLLDN.c  **** 		tmp->next = NULL;
 210:ServerLLDN.c  **** 		free(tmp);
 211:ServerLLDN.c  **** 	}
 212:ServerLLDN.c  **** 
 213:ServerLLDN.c  **** 
 214:ServerLLDN.c  **** 	static bool appCommandInd(NWK_DataInd_t *ind)
 215:ServerLLDN.c  **** 	{
 216:ServerLLDN.c  **** 		if(ind->data[0] == LL_DISCOVER_RESPONSE)
 217:ServerLLDN.c  **** 		{
 218:ServerLLDN.c  **** 			NWK_DiscoverResponse_t *msg = (NWK_DiscoverResponse_t*)ind->data;
 219:ServerLLDN.c  **** 			addToAckArray(msg->macAddr);	
 220:ServerLLDN.c  **** 					
 221:ServerLLDN.c  **** 			#if PRINT
 222:ServerLLDN.c  **** 			printf("\nDISC %hhx", msg->macAddr);	
 223:ServerLLDN.c  **** 			#endif
 224:ServerLLDN.c  **** 		}
 225:ServerLLDN.c  **** 		else if(ind->data[0] == LL_CONFIGURATION_STATUS)
 226:ServerLLDN.c  **** 		{
 227:ServerLLDN.c  **** 			NWK_ConfigStatus_t *msg = (NWK_ConfigStatus_t*)ind->data;
 228:ServerLLDN.c  **** 			addConfRequestArray(msg);
 229:ServerLLDN.c  **** 			#if PRINT
 230:ServerLLDN.c  **** 			printf("\nCONF %d", msg->macAddr);	
 231:ServerLLDN.c  **** 			#endif
 232:ServerLLDN.c  **** 		}
 233:ServerLLDN.c  **** 		else return false;			
 234:ServerLLDN.c  **** 		return true;
 235:ServerLLDN.c  **** 	}
 236:ServerLLDN.c  **** 	
 237:ServerLLDN.c  **** 	static bool appDataInd(NWK_DataInd_t *ind)
 238:ServerLLDN.c  **** 	{
 239:ServerLLDN.c  **** 		
 240:ServerLLDN.c  **** 		int curr_ts = timeslot_counter - 2*MacLLDNMgmtTS;
 241:ServerLLDN.c  **** 		
 242:ServerLLDN.c  **** 		nodes_info_arr[curr_ts].rssi = ind->rssi;
 243:ServerLLDN.c  **** 		nodes_info_arr[curr_ts].msg_rec++;
 244:ServerLLDN.c  **** 		
 245:ServerLLDN.c  **** 		printf("\n %d payload: ", curr_ts);
 246:ServerLLDN.c  **** 		for (int i = 0; i < ind->size; i++)
 247:ServerLLDN.c  **** 			printf("%hhx", ind->data[i]);
 248:ServerLLDN.c  **** 			
 249:ServerLLDN.c  **** 	}
 250:ServerLLDN.c  **** 	
 251:ServerLLDN.c  **** 	static void appPanPrepareACK(void)
 252:ServerLLDN.c  **** 	{
 253:ServerLLDN.c  **** 		msgReq.dstAddr		= 0;
 254:ServerLLDN.c  **** 		msgReq.dstEndpoint	= APP_BEACON_ENDPOINT;
 255:ServerLLDN.c  **** 		msgReq.srcEndpoint	= APP_BEACON_ENDPOINT;
 256:ServerLLDN.c  **** 		msgReq.options		= NWK_OPT_LLDN_ACK;
 257:ServerLLDN.c  **** 		msgReq.data	= (uint8_t *)&ACKFrame;
 258:ServerLLDN.c  **** 		msgReq.size	= sizeof(uint8_t)*(ACKFrame_size + 1);
 259:ServerLLDN.c  **** 
 260:ServerLLDN.c  **** 	}
 261:ServerLLDN.c  **** 
 262:ServerLLDN.c  **** 	static void appPanReset(void)
 263:ServerLLDN.c  **** 	{
 264:ServerLLDN.c  **** 		// prepare beacon reset message
 265:ServerLLDN.c  **** 		msgReq.dstAddr		= 0;
 266:ServerLLDN.c  **** 		msgReq.dstEndpoint	= APP_BEACON_ENDPOINT;
 267:ServerLLDN.c  **** 		msgReq.srcEndpoint	= APP_BEACON_ENDPOINT;
 268:ServerLLDN.c  **** 		msgReq.options		= NWK_OPT_LLDN_BEACON | NWK_OPT_RESET_STATE;
 269:ServerLLDN.c  **** 		msgReq.data			= NULL;
 270:ServerLLDN.c  **** 		msgReq.size			= 0;
 271:ServerLLDN.c  **** 
 272:ServerLLDN.c  **** 		for(int i = 0; i < 32; i++)
 273:ServerLLDN.c  **** 			ACKFrame.ackFlags[i] = 0;
 274:ServerLLDN.c  **** 			
 275:ServerLLDN.c  **** 		for (int i = 0; i < 50; i++)
 276:ServerLLDN.c  **** 		{
 277:ServerLLDN.c  **** 			nodes_info_arr[i].mac_addr = 0;
 278:ServerLLDN.c  **** 			msg_info_array[i].mac_addr = 0;
 279:ServerLLDN.c  **** 			msg_info_array[i].coop_addr = 0;
 280:ServerLLDN.c  **** 			
 281:ServerLLDN.c  **** 			for (int j = 0; j < 50; j++)
 282:ServerLLDN.c  **** 				nodes_info_arr[i].neighbors[j] = 0;
 283:ServerLLDN.c  **** 		}
 284:ServerLLDN.c  **** 		assTimeSlot = MacLLDNMgmtTS * 2;	
 285:ServerLLDN.c  **** 		ACKFrame_size = 0;
 286:ServerLLDN.c  **** 		counter_associados = 0;
 287:ServerLLDN.c  **** 		n = 0;
 288:ServerLLDN.c  **** 	}
 289:ServerLLDN.c  **** 
 290:ServerLLDN.c  **** 	static void appPanDiscInit(void)
 291:ServerLLDN.c  **** 	{	
 292:ServerLLDN.c  **** 		/* clear Ack array of previous discovery state */
 293:ServerLLDN.c  **** 		for(int i = 0; i < 32; i++)
 294:ServerLLDN.c  **** 			ACKFrame.ackFlags[i] = 0;
 295:ServerLLDN.c  **** 		ACKFrame_size = 0;
 296:ServerLLDN.c  **** 		/* Prepare Beacon Message as first beacon in discovery state */		
 297:ServerLLDN.c  **** 		msgReq.dstAddr				= 0;
 298:ServerLLDN.c  **** 		msgReq.dstEndpoint			= APP_BEACON_ENDPOINT;
 299:ServerLLDN.c  **** 		msgReq.srcEndpoint			= APP_BEACON_ENDPOINT;
 300:ServerLLDN.c  **** 		msgReq.options				= NWK_OPT_LLDN_BEACON | NWK_OPT_DISCOVERY_STATE;
 301:ServerLLDN.c  **** 		msgReq.data					= NULL;
 302:ServerLLDN.c  **** 		msgReq.size					= 0;
 303:ServerLLDN.c  **** 		
 304:ServerLLDN.c  **** 		
 305:ServerLLDN.c  **** 		/* Only start timers if it is the first association process */
 306:ServerLLDN.c  **** 		if(cycles_counter == 0) 
 307:ServerLLDN.c  **** 		{
 308:ServerLLDN.c  **** 			
 309:ServerLLDN.c  **** 		/* Calculates Beacon Intervals according to 802.15.4e - 2012 p. 70 */
 310:ServerLLDN.c  **** 		n = 127; 
 311:ServerLLDN.c  **** 		tTS =  ((p_var*sp + (m+n)*sm + macMinLIFSPeriod)/v_var);
 312:ServerLLDN.c  **** 		#if (MASTER_MACSC == 1)
 313:ServerLLDN.c  **** 		
 314:ServerLLDN.c  **** 			beaconInterval = 2 * numBaseTimeSlotperMgmt * (tTS) / (SYMBOL_TIME);
 315:ServerLLDN.c  **** 			/*
 316:ServerLLDN.c  **** 			* Configure interrupts callback functions
 317:ServerLLDN.c  **** 			* overflow interrupt, compare 1,2,3 interrupts
 318:ServerLLDN.c  **** 			*/
 319:ServerLLDN.c  **** 			macsc_set_cmp1_int_cb(lldn_server_beacon);
 320:ServerLLDN.c  **** 			/*
 321:ServerLLDN.c  **** 			* Configure MACSC to generate compare interrupts from channels 1,2,3
 322:ServerLLDN.c  **** 			* Set compare mode to absolute, set compare value.
 323:ServerLLDN.c  **** 			*/
 324:ServerLLDN.c  **** 			macsc_enable_manual_bts();
 325:ServerLLDN.c  **** 			macsc_enable_cmp_int(MACSC_CC1);
 326:ServerLLDN.c  **** 
 327:ServerLLDN.c  **** 			macsc_use_cmp(MACSC_RELATIVE_CMP, beaconInterval , MACSC_CC1);
 328:ServerLLDN.c  **** 			
 329:ServerLLDN.c  **** 			/* Timer used in testing */
 330:ServerLLDN.c  **** 			#if TIMESLOT_TIMER
 331:ServerLLDN.c  **** 			macsc_set_cmp2_int_cb(teste_handler);	
 332:ServerLLDN.c  **** 			macsc_enable_cmp_int(MACSC_CC2);
 333:ServerLLDN.c  **** 			macsc_use_cmp(MACSC_RELATIVE_CMP, beaconInterval / 2, MACSC_CC2);
 334:ServerLLDN.c  **** 			#endif
 335:ServerLLDN.c  **** 			
 336:ServerLLDN.c  **** 		#endif
 337:ServerLLDN.c  **** 		}
 338:ServerLLDN.c  **** 	}
 339:ServerLLDN.c  **** 
 340:ServerLLDN.c  **** 	static void appPanOnlineInit()
 341:ServerLLDN.c  **** 	{
 342:ServerLLDN.c  **** 			timeslot_counter = 0;
 343:ServerLLDN.c  **** 			
 344:ServerLLDN.c  **** 			tTS =  ((p_var*sp + (m+ /*config_request_frame.conf.tsDuration */ 127 )*sm + macMinLIFSPeriod)/v
 345:ServerLLDN.c  **** 			
 346:ServerLLDN.c  **** 			n = /*config_request_frame.conf.tsDuration */ 127;
 347:ServerLLDN.c  **** 			
 348:ServerLLDN.c  **** 			msgReq.dstAddr				= 0;
 349:ServerLLDN.c  **** 			msgReq.dstEndpoint			= APP_BEACON_ENDPOINT;
 350:ServerLLDN.c  **** 			msgReq.srcEndpoint			= APP_BEACON_ENDPOINT;
 351:ServerLLDN.c  **** 			msgReq.options				= NWK_OPT_LLDN_BEACON | NWK_OPT_ONLINE_STATE;
 352:ServerLLDN.c  **** 			msgReq.data					= NULL;
 353:ServerLLDN.c  **** 			msgReq.size					= 0;
 354:ServerLLDN.c  **** 			
 355:ServerLLDN.c  **** 			// (number of time slots x mgmt time solts) x base timelosts
 356:ServerLLDN.c  **** 			beaconInterval = (assTimeSlot + 2*MacLLDNMgmtTS) * tTS / (SYMBOL_TIME);
 357:ServerLLDN.c  **** 			
 358:ServerLLDN.c  **** 			// Configure Timers
 359:ServerLLDN.c  **** 			macsc_set_cmp1_int_cb(time_slot_handler);
 360:ServerLLDN.c  **** 			
 361:ServerLLDN.c  **** 			macsc_enable_manual_bts();
 362:ServerLLDN.c  **** 			
 363:ServerLLDN.c  **** 			macsc_enable_cmp_int(MACSC_CC1);
 364:ServerLLDN.c  **** 			macsc_use_cmp(MACSC_RELATIVE_CMP, tTS / (SYMBOL_TIME), MACSC_CC1);
 365:ServerLLDN.c  **** 			
 366:ServerLLDN.c  **** 			NWK_OpenEndpoint(APP_DATA_ENDPOINT, appDataInd);
 367:ServerLLDN.c  **** 
 368:ServerLLDN.c  **** 			
 369:ServerLLDN.c  **** 	}
 370:ServerLLDN.c  **** 
 371:ServerLLDN.c  **** 
 372:ServerLLDN.c  **** #else 
 373:ServerLLDN.c  **** 	uint8_t payloadSize = 22;
 374:ServerLLDN.c  **** 	uint8_t assTimeSlot = 0xFF;
 375:ServerLLDN.c  **** 	uint8_t n = 0;
 376:ServerLLDN.c  **** 	
 377:ServerLLDN.c  **** 	static NwkFrameBeaconHeaderLLDN_t *rec_beacon;
 378:ServerLLDN.c  **** 	static NWK_DiscoverResponse_t msgDiscResponse = { .id = LL_DISCOVER_RESPONSE,
 379:ServerLLDN.c  **** 													 .macAddr = APP_ADDR,
 380:ServerLLDN.c  **** 													 .ts_dir.tsDuration = 22,
 381:ServerLLDN.c  **** 													 .ts_dir.dirIndicator = 0b1 };
 382:ServerLLDN.c  **** 	static NWK_ConfigStatus_t msgConfigStatus = { .id = LL_CONFIGURATION_STATUS,
 383:ServerLLDN.c  **** 												 .macAddr = APP_ADDR,
 384:ServerLLDN.c  **** 												 .s_macAddr = APP_ADDR,
 385:ServerLLDN.c  **** 												 .ts_dir.tsDuration = 22,
 386:ServerLLDN.c  **** 												 .ts_dir.dirIndicator = 1,
 387:ServerLLDN.c  **** 												 .assTimeSlot = 0xff };
 388:ServerLLDN.c  **** 	uint8_t data_payload = APP_ADDR;
 389:ServerLLDN.c  **** 	static bool ack_received;
 390:ServerLLDN.c  **** 	bool MacLLDNMgmtTS = 0; 
 391:ServerLLDN.c  **** 	bool associated = 0;
 392:ServerLLDN.c  **** 	
 393:ServerLLDN.c  **** 	static void send_message_timeHandler(void)
 394:ServerLLDN.c  **** 	{
 632               		.loc 6 394 0
 633               		.cfi_startproc
 634 021e CF93      		push r28
 635               	.LCFI32:
 636               		.cfi_def_cfa_offset 3
 637               		.cfi_offset 28, -2
 638 0220 DF93      		push r29
 639               	.LCFI33:
 640               		.cfi_def_cfa_offset 4
 641               		.cfi_offset 29, -3
 642 0222 CDB7      		in r28,__SP_L__
 643 0224 DEB7      		in r29,__SP_H__
 644               	.LCFI34:
 645               		.cfi_def_cfa_register 28
 646               	/* prologue: function */
 647               	/* frame size = 0 */
 648               	/* stack size = 2 */
 649               	.L__stack_usage = 2
 395:ServerLLDN.c  **** 		printf("\nmsg_hdlr");
 650               		.loc 6 395 0
 651 0226 80E0      		ldi r24,lo8(.LC2)
 652 0228 90E0      		ldi r25,hi8(.LC2)
 653 022a 892F      		mov r24,r25
 654 022c 8F93      		push r24
 655 022e 80E0      		ldi r24,lo8(.LC2)
 656 0230 90E0      		ldi r25,hi8(.LC2)
 657 0232 8F93      		push r24
 658 0234 0E94 0000 		call printf
 659 0238 0F90      		pop __tmp_reg__
 660 023a 0F90      		pop __tmp_reg__
 396:ServerLLDN.c  **** 		appState = APP_STATE_SEND;	
 661               		.loc 6 396 0
 662 023c 82E0      		ldi r24,lo8(2)
 663 023e 8093 0000 		sts appState,r24
 397:ServerLLDN.c  **** 		#if MASTER_MACSC == 0
 398:ServerLLDN.c  **** 			timer_stop();
 399:ServerLLDN.c  **** 		#endif
 400:ServerLLDN.c  **** 	}
 664               		.loc 6 400 0
 665 0242 0000      		nop
 666               	/* epilogue start */
 667 0244 DF91      		pop r29
 668 0246 CF91      		pop r28
 669 0248 0895      		ret
 670               		.cfi_endproc
 671               	.LFE131:
 674               	start_timer:
 675               	.LFB132:
 401:ServerLLDN.c  **** 
 402:ServerLLDN.c  **** 	static void start_timer(int delay)
 403:ServerLLDN.c  **** 	{
 676               		.loc 6 403 0
 677               		.cfi_startproc
 678 024a CF93      		push r28
 679               	.LCFI35:
 680               		.cfi_def_cfa_offset 3
 681               		.cfi_offset 28, -2
 682 024c DF93      		push r29
 683               	.LCFI36:
 684               		.cfi_def_cfa_offset 4
 685               		.cfi_offset 29, -3
 686 024e 00D0      		rcall .
 687               	.LCFI37:
 688               		.cfi_def_cfa_offset 6
 689 0250 CDB7      		in r28,__SP_L__
 690 0252 DEB7      		in r29,__SP_H__
 691               	.LCFI38:
 692               		.cfi_def_cfa_register 28
 693               	/* prologue: function */
 694               	/* frame size = 2 */
 695               	/* stack size = 4 */
 696               	.L__stack_usage = 4
 697 0254 9A83      		std Y+2,r25
 698 0256 8983      		std Y+1,r24
 404:ServerLLDN.c  **** 		#if MASTER_MACSC
 405:ServerLLDN.c  **** 		macsc_enable_manual_bts();
 699               		.loc 6 405 0
 700 0258 0E94 0000 		call macsc_enable_manual_bts
 406:ServerLLDN.c  **** 		macsc_set_cmp1_int_cb(send_message_timeHandler);
 701               		.loc 6 406 0
 702 025c 80E0      		ldi r24,lo8(gs(send_message_timeHandler))
 703 025e 90E0      		ldi r25,hi8(gs(send_message_timeHandler))
 704 0260 0E94 0000 		call macsc_set_cmp1_int_cb
 407:ServerLLDN.c  **** 		macsc_enable_cmp_int(MACSC_CC1);
 705               		.loc 6 407 0
 706 0264 81E0      		ldi r24,lo8(1)
 707 0266 0E94 0000 		call macsc_enable_cmp_int
 408:ServerLLDN.c  **** 		macsc_use_cmp(MACSC_RELATIVE_CMP, delay - 195, MACSC_CC1);
 708               		.loc 6 408 0
 709 026a 8981      		ldd r24,Y+1
 710 026c 9A81      		ldd r25,Y+2
 711 026e 835C      		subi r24,-61
 712 0270 9109      		sbc r25,__zero_reg__
 713 0272 092E      		mov __tmp_reg__,r25
 714 0274 000C      		lsl r0
 715 0276 AA0B      		sbc r26,r26
 716 0278 BB0B      		sbc r27,r27
 717 027a 21E0      		ldi r18,lo8(1)
 718 027c AC01      		movw r20,r24
 719 027e BD01      		movw r22,r26
 720 0280 81E0      		ldi r24,lo8(1)
 721 0282 0E94 0000 		call macsc_use_cmp
 409:ServerLLDN.c  **** 		#else
 410:ServerLLDN.c  **** 		timer_init();
 411:ServerLLDN.c  **** 		timer_delay(delay/2);
 412:ServerLLDN.c  **** 		hw_timer_setup_handler(send_message_timeHandler);
 413:ServerLLDN.c  **** 		timer_start();
 414:ServerLLDN.c  **** 		#endif
 415:ServerLLDN.c  **** 	}
 722               		.loc 6 415 0
 723 0286 0000      		nop
 724               	/* epilogue start */
 725 0288 0F90      		pop __tmp_reg__
 726 028a 0F90      		pop __tmp_reg__
 727 028c DF91      		pop r29
 728 028e CF91      		pop r28
 729 0290 0895      		ret
 730               		.cfi_endproc
 731               	.LFE132:
 733               	.global	__floatsisf
 734               	.global	__addsf3
 735               	.global	__divsf3
 736               	.global	__fixsfsi
 737               		.section	.rodata
 738               	.LC3:
 739 001b 6D73 675F 		.string	"msg_wait_time: %d"
 739      7761 6974 
 739      5F74 696D 
 739      653A 2025 
 739      6400 
 740               	.LC4:
 741 002d 0A20 5265 		.string	"\n Reset beacon"
 741      7365 7420 
 741      6265 6163 
 741      6F6E 00
 742               		.text
 744               	appBeaconInd:
 745               	.LFB133:
 416:ServerLLDN.c  **** 	
 417:ServerLLDN.c  **** 	static bool appBeaconInd(NWK_DataInd_t *ind)
 418:ServerLLDN.c  **** 	{
 746               		.loc 6 418 0
 747               		.cfi_startproc
 748 0292 CF93      		push r28
 749               	.LCFI39:
 750               		.cfi_def_cfa_offset 3
 751               		.cfi_offset 28, -2
 752 0294 DF93      		push r29
 753               	.LCFI40:
 754               		.cfi_def_cfa_offset 4
 755               		.cfi_offset 29, -3
 756 0296 CDB7      		in r28,__SP_L__
 757 0298 DEB7      		in r29,__SP_H__
 758               	.LCFI41:
 759               		.cfi_def_cfa_register 28
 760 029a 2A97      		sbiw r28,10
 761               	.LCFI42:
 762               		.cfi_def_cfa_offset 14
 763 029c 0FB6      		in __tmp_reg__,__SREG__
 764 029e F894      		cli
 765 02a0 DEBF      		out __SP_H__,r29
 766 02a2 0FBE      		out __SREG__,__tmp_reg__
 767 02a4 CDBF      		out __SP_L__,r28
 768               	/* prologue: function */
 769               	/* frame size = 10 */
 770               	/* stack size = 12 */
 771               	.L__stack_usage = 12
 772 02a6 9A87      		std Y+10,r25
 773 02a8 8987      		std Y+9,r24
 419:ServerLLDN.c  **** 		rec_beacon = (NwkFrameBeaconHeaderLLDN_t*)ind->data;
 774               		.loc 6 419 0
 775 02aa 8985      		ldd r24,Y+9
 776 02ac 9A85      		ldd r25,Y+10
 777 02ae FC01      		movw r30,r24
 778 02b0 8085      		ldd r24,Z+8
 779 02b2 9185      		ldd r25,Z+9
 780 02b4 9093 0000 		sts rec_beacon+1,r25
 781 02b8 8093 0000 		sts rec_beacon,r24
 420:ServerLLDN.c  **** 		PanId = rec_beacon->PanId;
 782               		.loc 6 420 0
 783 02bc 8091 0000 		lds r24,rec_beacon
 784 02c0 9091 0000 		lds r25,rec_beacon+1
 785 02c4 FC01      		movw r30,r24
 786 02c6 8481      		ldd r24,Z+4
 787 02c8 8093 0000 		sts PanId,r24
 421:ServerLLDN.c  **** 		//  bom implementar rotinas pra se o nodo estiver associado a um coordeandor e se no estiver
 422:ServerLLDN.c  **** 		if( ((rec_beacon->Flags.txState == DISC_MODE && !ack_received && rec_beacon->confSeqNumber == 0x0
 788               		.loc 6 422 0
 789 02cc 8091 0000 		lds r24,rec_beacon
 790 02d0 9091 0000 		lds r25,rec_beacon+1
 791 02d4 FC01      		movw r30,r24
 792 02d6 8381      		ldd r24,Z+3
 793 02d8 8770      		andi r24,lo8(7)
 794 02da 8430      		cpi r24,lo8(4)
 795 02dc 01F4      		brne .L21
 796               		.loc 6 422 0 is_stmt 0 discriminator 1
 797 02de 9091 0000 		lds r25,ack_received
 798 02e2 81E0      		ldi r24,lo8(1)
 799 02e4 8927      		eor r24,r25
 800 02e6 8823      		tst r24
 801 02e8 01F0      		breq .L21
 802               		.loc 6 422 0 discriminator 3
 803 02ea 8091 0000 		lds r24,rec_beacon
 804 02ee 9091 0000 		lds r25,rec_beacon+1
 805 02f2 FC01      		movw r30,r24
 806 02f4 8581      		ldd r24,Z+5
 807 02f6 8823      		tst r24
 808 02f8 01F0      		breq .L22
 809               	.L21:
 423:ServerLLDN.c  **** 			(rec_beacon->Flags.txState == CONFIG_MODE && ack_received)) && associated == 0)
 810               		.loc 6 423 0 is_stmt 1 discriminator 5
 811 02fa 8091 0000 		lds r24,rec_beacon
 812 02fe 9091 0000 		lds r25,rec_beacon+1
 813 0302 FC01      		movw r30,r24
 814 0304 8381      		ldd r24,Z+3
 815 0306 8770      		andi r24,lo8(7)
 422:ServerLLDN.c  **** 			(rec_beacon->Flags.txState == CONFIG_MODE && ack_received)) && associated == 0)
 816               		.loc 6 422 0 discriminator 5
 817 0308 8630      		cpi r24,lo8(6)
 818 030a 01F0      		breq .+2
 819 030c 00C0      		rjmp .L23
 820               		.loc 6 423 0
 821 030e 8091 0000 		lds r24,ack_received
 822 0312 8823      		tst r24
 823 0314 01F4      		brne .+2
 824 0316 00C0      		rjmp .L23
 825               	.L22:
 826               		.loc 6 423 0 is_stmt 0 discriminator 1
 827 0318 9091 0000 		lds r25,associated
 828 031c 81E0      		ldi r24,lo8(1)
 829 031e 8927      		eor r24,r25
 830 0320 8823      		tst r24
 831 0322 01F4      		brne .+2
 832 0324 00C0      		rjmp .L23
 833               	.LBB2:
 424:ServerLLDN.c  **** 		{
 425:ServerLLDN.c  **** 	
 426:ServerLLDN.c  **** 			int ts_time =  ((p_var*sp + (m+ rec_beacon->TimeSlotSize  )*sm + macMinLIFSPeriod)/v_var)  / (SY
 834               		.loc 6 426 0 is_stmt 1
 835 0326 8091 0000 		lds r24,rec_beacon
 836 032a 9091 0000 		lds r25,rec_beacon+1
 837 032e FC01      		movw r30,r24
 838 0330 8681      		ldd r24,Z+6
 839 0332 882F      		mov r24,r24
 840 0334 90E0      		ldi r25,0
 841 0336 0396      		adiw r24,3
 842 0338 880F      		lsl r24
 843 033a 991F      		rol r25
 844 033c 092E      		mov __tmp_reg__,r25
 845 033e 000C      		lsl r0
 846 0340 AA0B      		sbc r26,r26
 847 0342 BB0B      		sbc r27,r27
 848 0344 BC01      		movw r22,r24
 849 0346 CD01      		movw r24,r26
 850 0348 0E94 0000 		call __floatsisf
 851 034c DC01      		movw r26,r24
 852 034e CB01      		movw r24,r22
 853 0350 20E0      		ldi r18,0
 854 0352 30E0      		ldi r19,0
 855 0354 40E4      		ldi r20,lo8(64)
 856 0356 51E4      		ldi r21,lo8(65)
 857 0358 BC01      		movw r22,r24
 858 035a CD01      		movw r24,r26
 859 035c 0E94 0000 		call __addsf3
 860 0360 DC01      		movw r26,r24
 861 0362 CB01      		movw r24,r22
 862 0364 20E0      		ldi r18,0
 863 0366 30E0      		ldi r19,0
 864 0368 40E2      		ldi r20,lo8(32)
 865 036a 52E4      		ldi r21,lo8(66)
 866 036c BC01      		movw r22,r24
 867 036e CD01      		movw r24,r26
 868 0370 0E94 0000 		call __addsf3
 869 0374 DC01      		movw r26,r24
 870 0376 CB01      		movw r24,r22
 871 0378 20E0      		ldi r18,0
 872 037a 34E2      		ldi r19,lo8(36)
 873 037c 44E7      		ldi r20,lo8(116)
 874 037e 57E4      		ldi r21,lo8(71)
 875 0380 BC01      		movw r22,r24
 876 0382 CD01      		movw r24,r26
 877 0384 0E94 0000 		call __divsf3
 878 0388 DC01      		movw r26,r24
 879 038a CB01      		movw r24,r22
 880 038c 2DEB      		ldi r18,lo8(-67)
 881 038e 37E3      		ldi r19,lo8(55)
 882 0390 46E8      		ldi r20,lo8(-122)
 883 0392 57E3      		ldi r21,lo8(55)
 884 0394 BC01      		movw r22,r24
 885 0396 CD01      		movw r24,r26
 886 0398 0E94 0000 		call __divsf3
 887 039c DC01      		movw r26,r24
 888 039e CB01      		movw r24,r22
 889 03a0 BC01      		movw r22,r24
 890 03a2 CD01      		movw r24,r26
 891 03a4 0E94 0000 		call __fixsfsi
 892 03a8 DC01      		movw r26,r24
 893 03aa CB01      		movw r24,r22
 894 03ac 9A83      		std Y+2,r25
 895 03ae 8983      		std Y+1,r24
 427:ServerLLDN.c  **** 			int msg_wait_time = rec_beacon->Flags.numBaseMgmtTimeslots * rec_beacon->TimeSlotSize * 2; // sy
 896               		.loc 6 427 0
 897 03b0 8091 0000 		lds r24,rec_beacon
 898 03b4 9091 0000 		lds r25,rec_beacon+1
 899 03b8 FC01      		movw r30,r24
 900 03ba 8381      		ldd r24,Z+3
 901 03bc 8295      		swap r24
 902 03be 8695      		lsr r24
 903 03c0 8770      		andi r24,lo8(7)
 904 03c2 482F      		mov r20,r24
 905 03c4 50E0      		ldi r21,0
 906 03c6 8091 0000 		lds r24,rec_beacon
 907 03ca 9091 0000 		lds r25,rec_beacon+1
 908 03ce FC01      		movw r30,r24
 909 03d0 8681      		ldd r24,Z+6
 910 03d2 282F      		mov r18,r24
 911 03d4 30E0      		ldi r19,0
 912 03d6 429F      		mul r20,r18
 913 03d8 C001      		movw r24,r0
 914 03da 439F      		mul r20,r19
 915 03dc 900D      		add r25,r0
 916 03de 529F      		mul r21,r18
 917 03e0 900D      		add r25,r0
 918 03e2 1124      		clr r1
 919 03e4 880F      		lsl r24
 920 03e6 991F      		rol r25
 921 03e8 9C83      		std Y+4,r25
 922 03ea 8B83      		std Y+3,r24
 428:ServerLLDN.c  **** 			
 429:ServerLLDN.c  **** 			start_timer(msg_wait_time);
 923               		.loc 6 429 0
 924 03ec 8B81      		ldd r24,Y+3
 925 03ee 9C81      		ldd r25,Y+4
 926 03f0 0E94 0000 		call start_timer
 430:ServerLLDN.c  **** 			
 431:ServerLLDN.c  **** 			appState = (rec_beacon->Flags.txState == DISC_MODE) ? APP_STATE_PREP_DISC_REPONSE : APP_STATE_PR
 927               		.loc 6 431 0
 928 03f4 8091 0000 		lds r24,rec_beacon
 929 03f8 9091 0000 		lds r25,rec_beacon+1
 930 03fc FC01      		movw r30,r24
 931 03fe 8381      		ldd r24,Z+3
 932 0400 8770      		andi r24,lo8(7)
 933 0402 8430      		cpi r24,lo8(4)
 934 0404 01F4      		brne .L24
 935               		.loc 6 431 0 is_stmt 0 discriminator 1
 936 0406 84E0      		ldi r24,lo8(4)
 937 0408 00C0      		rjmp .L25
 938               	.L24:
 939               		.loc 6 431 0 discriminator 2
 940 040a 85E0      		ldi r24,lo8(5)
 941               	.L25:
 942               		.loc 6 431 0 discriminator 4
 943 040c 8093 0000 		sts appState,r24
 944               	.LBE2:
 424:ServerLLDN.c  **** 	
 945               		.loc 6 424 0 is_stmt 1 discriminator 4
 946 0410 00C0      		rjmp .L26
 947               	.L23:
 432:ServerLLDN.c  **** 		}
 433:ServerLLDN.c  **** 		else if (rec_beacon->Flags.txState == ONLINE_MODE && assTimeSlot != 0xFF && associated == 1)
 948               		.loc 6 433 0
 949 0412 8091 0000 		lds r24,rec_beacon
 950 0416 9091 0000 		lds r25,rec_beacon+1
 951 041a FC01      		movw r30,r24
 952 041c 8381      		ldd r24,Z+3
 953 041e 8770      		andi r24,lo8(7)
 954 0420 8823      		tst r24
 955 0422 01F0      		breq .+2
 956 0424 00C0      		rjmp .L27
 957               		.loc 6 433 0 is_stmt 0 discriminator 1
 958 0426 8091 0000 		lds r24,assTimeSlot
 959 042a 8F3F      		cpi r24,lo8(-1)
 960 042c 01F4      		brne .+2
 961 042e 00C0      		rjmp .L27
 962               		.loc 6 433 0 discriminator 2
 963 0430 8091 0000 		lds r24,associated
 964 0434 8823      		tst r24
 965 0436 01F4      		brne .+2
 966 0438 00C0      		rjmp .L27
 967               	.LBB3:
 434:ServerLLDN.c  **** 		{
 435:ServerLLDN.c  **** 			int ts_time = ((p_var*sp + (m+ n)*sm + macMinLIFSPeriod)/v_var)  / (SYMBOL_TIME);
 968               		.loc 6 435 0 is_stmt 1
 969 043a 8091 0000 		lds r24,n
 970 043e 882F      		mov r24,r24
 971 0440 90E0      		ldi r25,0
 972 0442 0396      		adiw r24,3
 973 0444 880F      		lsl r24
 974 0446 991F      		rol r25
 975 0448 092E      		mov __tmp_reg__,r25
 976 044a 000C      		lsl r0
 977 044c AA0B      		sbc r26,r26
 978 044e BB0B      		sbc r27,r27
 979 0450 BC01      		movw r22,r24
 980 0452 CD01      		movw r24,r26
 981 0454 0E94 0000 		call __floatsisf
 982 0458 DC01      		movw r26,r24
 983 045a CB01      		movw r24,r22
 984 045c 20E0      		ldi r18,0
 985 045e 30E0      		ldi r19,0
 986 0460 40E4      		ldi r20,lo8(64)
 987 0462 51E4      		ldi r21,lo8(65)
 988 0464 BC01      		movw r22,r24
 989 0466 CD01      		movw r24,r26
 990 0468 0E94 0000 		call __addsf3
 991 046c DC01      		movw r26,r24
 992 046e CB01      		movw r24,r22
 993 0470 20E0      		ldi r18,0
 994 0472 30E0      		ldi r19,0
 995 0474 40E2      		ldi r20,lo8(32)
 996 0476 52E4      		ldi r21,lo8(66)
 997 0478 BC01      		movw r22,r24
 998 047a CD01      		movw r24,r26
 999 047c 0E94 0000 		call __addsf3
 1000 0480 DC01      		movw r26,r24
 1001 0482 CB01      		movw r24,r22
 1002 0484 20E0      		ldi r18,0
 1003 0486 34E2      		ldi r19,lo8(36)
 1004 0488 44E7      		ldi r20,lo8(116)
 1005 048a 57E4      		ldi r21,lo8(71)
 1006 048c BC01      		movw r22,r24
 1007 048e CD01      		movw r24,r26
 1008 0490 0E94 0000 		call __divsf3
 1009 0494 DC01      		movw r26,r24
 1010 0496 CB01      		movw r24,r22
 1011 0498 2DEB      		ldi r18,lo8(-67)
 1012 049a 37E3      		ldi r19,lo8(55)
 1013 049c 46E8      		ldi r20,lo8(-122)
 1014 049e 57E3      		ldi r21,lo8(55)
 1015 04a0 BC01      		movw r22,r24
 1016 04a2 CD01      		movw r24,r26
 1017 04a4 0E94 0000 		call __divsf3
 1018 04a8 DC01      		movw r26,r24
 1019 04aa CB01      		movw r24,r22
 1020 04ac BC01      		movw r22,r24
 1021 04ae CD01      		movw r24,r26
 1022 04b0 0E94 0000 		call __fixsfsi
 1023 04b4 DC01      		movw r26,r24
 1024 04b6 CB01      		movw r24,r22
 1025 04b8 9E83      		std Y+6,r25
 1026 04ba 8D83      		std Y+5,r24
 436:ServerLLDN.c  **** 			int msg_wait_time = (2*rec_beacon->Flags.numBaseMgmtTimeslots + assTimeSlot) * ts_time;
 1027               		.loc 6 436 0
 1028 04bc 8091 0000 		lds r24,rec_beacon
 1029 04c0 9091 0000 		lds r25,rec_beacon+1
 1030 04c4 FC01      		movw r30,r24
 1031 04c6 8381      		ldd r24,Z+3
 1032 04c8 8295      		swap r24
 1033 04ca 8695      		lsr r24
 1034 04cc 8770      		andi r24,lo8(7)
 1035 04ce 882F      		mov r24,r24
 1036 04d0 90E0      		ldi r25,0
 1037 04d2 9C01      		movw r18,r24
 1038 04d4 220F      		lsl r18
 1039 04d6 331F      		rol r19
 1040 04d8 8091 0000 		lds r24,assTimeSlot
 1041 04dc 882F      		mov r24,r24
 1042 04de 90E0      		ldi r25,0
 1043 04e0 A901      		movw r20,r18
 1044 04e2 480F      		add r20,r24
 1045 04e4 591F      		adc r21,r25
 1046 04e6 2D81      		ldd r18,Y+5
 1047 04e8 3E81      		ldd r19,Y+6
 1048 04ea 429F      		mul r20,r18
 1049 04ec C001      		movw r24,r0
 1050 04ee 439F      		mul r20,r19
 1051 04f0 900D      		add r25,r0
 1052 04f2 529F      		mul r21,r18
 1053 04f4 900D      		add r25,r0
 1054 04f6 1124      		clr r1
 1055 04f8 9887      		std Y+8,r25
 1056 04fa 8F83      		std Y+7,r24
 437:ServerLLDN.c  **** 			printf("msg_wait_time: %d", msg_wait_time);
 1057               		.loc 6 437 0
 1058 04fc 8885      		ldd r24,Y+8
 1059 04fe 8F93      		push r24
 1060 0500 8F81      		ldd r24,Y+7
 1061 0502 8F93      		push r24
 1062 0504 80E0      		ldi r24,lo8(.LC3)
 1063 0506 90E0      		ldi r25,hi8(.LC3)
 1064 0508 892F      		mov r24,r25
 1065 050a 8F93      		push r24
 1066 050c 80E0      		ldi r24,lo8(.LC3)
 1067 050e 90E0      		ldi r25,hi8(.LC3)
 1068 0510 8F93      		push r24
 1069 0512 0E94 0000 		call printf
 1070 0516 0F90      		pop __tmp_reg__
 1071 0518 0F90      		pop __tmp_reg__
 1072 051a 0F90      		pop __tmp_reg__
 1073 051c 0F90      		pop __tmp_reg__
 438:ServerLLDN.c  **** 			start_timer(msg_wait_time);
 1074               		.loc 6 438 0
 1075 051e 8F81      		ldd r24,Y+7
 1076 0520 9885      		ldd r25,Y+8
 1077 0522 0E94 0000 		call start_timer
 439:ServerLLDN.c  **** 			appState = APP_STATE_PREP_DATA_FRAME;
 1078               		.loc 6 439 0
 1079 0526 86E0      		ldi r24,lo8(6)
 1080 0528 8093 0000 		sts appState,r24
 1081               	.LBE3:
 434:ServerLLDN.c  **** 			int ts_time = ((p_var*sp + (m+ n)*sm + macMinLIFSPeriod)/v_var)  / (SYMBOL_TIME);
 1082               		.loc 6 434 0
 1083 052c 00C0      		rjmp .L26
 1084               	.L27:
 440:ServerLLDN.c  **** 		}
 441:ServerLLDN.c  **** 		else if (rec_beacon->Flags.txState == RESET_MODE)
 1085               		.loc 6 441 0
 1086 052e 8091 0000 		lds r24,rec_beacon
 1087 0532 9091 0000 		lds r25,rec_beacon+1
 1088 0536 FC01      		movw r30,r24
 1089 0538 8381      		ldd r24,Z+3
 1090 053a 8770      		andi r24,lo8(7)
 1091 053c 8730      		cpi r24,lo8(7)
 1092 053e 01F4      		brne .L26
 442:ServerLLDN.c  **** 		{
 443:ServerLLDN.c  **** 			printf("\n Reset beacon");
 1093               		.loc 6 443 0
 1094 0540 80E0      		ldi r24,lo8(.LC4)
 1095 0542 90E0      		ldi r25,hi8(.LC4)
 1096 0544 892F      		mov r24,r25
 1097 0546 8F93      		push r24
 1098 0548 80E0      		ldi r24,lo8(.LC4)
 1099 054a 90E0      		ldi r25,hi8(.LC4)
 1100 054c 8F93      		push r24
 1101 054e 0E94 0000 		call printf
 1102 0552 0F90      		pop __tmp_reg__
 1103 0554 0F90      		pop __tmp_reg__
 444:ServerLLDN.c  **** 			ack_received = 0;
 1104               		.loc 6 444 0
 1105 0556 1092 0000 		sts ack_received,__zero_reg__
 445:ServerLLDN.c  **** 			associated = 0;
 1106               		.loc 6 445 0
 1107 055a 1092 0000 		sts associated,__zero_reg__
 1108               	.L26:
 446:ServerLLDN.c  **** 		}
 447:ServerLLDN.c  **** 		return true;
 1109               		.loc 6 447 0
 1110 055e 81E0      		ldi r24,lo8(1)
 1111               	/* epilogue start */
 448:ServerLLDN.c  **** 	}
 1112               		.loc 6 448 0
 1113 0560 2A96      		adiw r28,10
 1114 0562 0FB6      		in __tmp_reg__,__SREG__
 1115 0564 F894      		cli
 1116 0566 DEBF      		out __SP_H__,r29
 1117 0568 0FBE      		out __SREG__,__tmp_reg__
 1118 056a CDBF      		out __SP_L__,r28
 1119 056c DF91      		pop r29
 1120 056e CF91      		pop r28
 1121 0570 0895      		ret
 1122               		.cfi_endproc
 1123               	.LFE133:
 1125               		.section	.rodata
 1126               	.LC5:
 1127 003c 0A20 6163 		.string	"\n ack true"
 1127      6B20 7472 
 1127      7565 00
 1128               		.text
 1130               	appAckInd:
 1131               	.LFB134:
 449:ServerLLDN.c  **** 	
 450:ServerLLDN.c  **** 	static bool appAckInd(NWK_DataInd_t *ind)
 451:ServerLLDN.c  **** 	{
 1132               		.loc 6 451 0
 1133               		.cfi_startproc
 1134 0572 CF93      		push r28
 1135               	.LCFI43:
 1136               		.cfi_def_cfa_offset 3
 1137               		.cfi_offset 28, -2
 1138 0574 DF93      		push r29
 1139               	.LCFI44:
 1140               		.cfi_def_cfa_offset 4
 1141               		.cfi_offset 29, -3
 1142 0576 CDB7      		in r28,__SP_L__
 1143 0578 DEB7      		in r29,__SP_H__
 1144               	.LCFI45:
 1145               		.cfi_def_cfa_register 28
 1146 057a 2897      		sbiw r28,8
 1147               	.LCFI46:
 1148               		.cfi_def_cfa_offset 12
 1149 057c 0FB6      		in __tmp_reg__,__SREG__
 1150 057e F894      		cli
 1151 0580 DEBF      		out __SP_H__,r29
 1152 0582 0FBE      		out __SREG__,__tmp_reg__
 1153 0584 CDBF      		out __SP_L__,r28
 1154               	/* prologue: function */
 1155               	/* frame size = 8 */
 1156               	/* stack size = 10 */
 1157               	.L__stack_usage = 10
 1158 0586 9887      		std Y+8,r25
 1159 0588 8F83      		std Y+7,r24
 452:ServerLLDN.c  **** 		#if !MASTER_MACSC
 453:ServerLLDN.c  **** 		ind->data = ind->data - (uint8_t) 1;
 454:ServerLLDN.c  **** 		#endif
 455:ServerLLDN.c  **** 		NWK_ACKFormat_t *ackframe = (NWK_ACKFormat_t*)ind->data;
 1160               		.loc 6 455 0
 1161 058a 8F81      		ldd r24,Y+7
 1162 058c 9885      		ldd r25,Y+8
 1163 058e FC01      		movw r30,r24
 1164 0590 8085      		ldd r24,Z+8
 1165 0592 9185      		ldd r25,Z+9
 1166 0594 9A83      		std Y+2,r25
 1167 0596 8983      		std Y+1,r24
 456:ServerLLDN.c  **** 		if(PanId == ackframe->sourceId)
 1168               		.loc 6 456 0
 1169 0598 8981      		ldd r24,Y+1
 1170 059a 9A81      		ldd r25,Y+2
 1171 059c FC01      		movw r30,r24
 1172 059e 9081      		ld r25,Z
 1173 05a0 8091 0000 		lds r24,PanId
 1174 05a4 9817      		cp r25,r24
 1175 05a6 01F4      		brne .L30
 1176               	.LBB4:
 457:ServerLLDN.c  **** 		{
 458:ServerLLDN.c  **** 			int pos = (int) APP_ADDR / 8;
 1177               		.loc 6 458 0
 1178 05a8 1C82      		std Y+4,__zero_reg__
 1179 05aa 1B82      		std Y+3,__zero_reg__
 459:ServerLLDN.c  **** 			int bit_shift = 8 - APP_ADDR % 8;
 1180               		.loc 6 459 0
 1181 05ac 86E0      		ldi r24,lo8(6)
 1182 05ae 90E0      		ldi r25,0
 1183 05b0 9E83      		std Y+6,r25
 1184 05b2 8D83      		std Y+5,r24
 460:ServerLLDN.c  **** 			if( ackframe->ackFlags[pos] & 1 << bit_shift)	
 1185               		.loc 6 460 0
 1186 05b4 2981      		ldd r18,Y+1
 1187 05b6 3A81      		ldd r19,Y+2
 1188 05b8 8B81      		ldd r24,Y+3
 1189 05ba 9C81      		ldd r25,Y+4
 1190 05bc 820F      		add r24,r18
 1191 05be 931F      		adc r25,r19
 1192 05c0 0196      		adiw r24,1
 1193 05c2 FC01      		movw r30,r24
 1194 05c4 8081      		ld r24,Z
 1195 05c6 882F      		mov r24,r24
 1196 05c8 90E0      		ldi r25,0
 1197 05ca 0D80      		ldd r0,Y+5
 1198 05cc 00C0      		rjmp 2f
 1199               		1:
 1200 05ce 9595      		asr r25
 1201 05d0 8795      		ror r24
 1202               		2:
 1203 05d2 0A94      		dec r0
 1204 05d4 02F4      		brpl 1b
 1205 05d6 8170      		andi r24,1
 1206 05d8 9927      		clr r25
 1207 05da 892B      		or r24,r25
 1208 05dc 01F0      		breq .L30
 461:ServerLLDN.c  **** 			{
 462:ServerLLDN.c  **** 				printf("\n ack true");
 1209               		.loc 6 462 0
 1210 05de 80E0      		ldi r24,lo8(.LC5)
 1211 05e0 90E0      		ldi r25,hi8(.LC5)
 1212 05e2 892F      		mov r24,r25
 1213 05e4 8F93      		push r24
 1214 05e6 80E0      		ldi r24,lo8(.LC5)
 1215 05e8 90E0      		ldi r25,hi8(.LC5)
 1216 05ea 8F93      		push r24
 1217 05ec 0E94 0000 		call printf
 1218 05f0 0F90      		pop __tmp_reg__
 1219 05f2 0F90      		pop __tmp_reg__
 463:ServerLLDN.c  **** 				ack_received = true;
 1220               		.loc 6 463 0
 1221 05f4 81E0      		ldi r24,lo8(1)
 1222 05f6 8093 0000 		sts ack_received,r24
 1223               	.L30:
 1224               	.LBE4:
 464:ServerLLDN.c  **** 			}
 465:ServerLLDN.c  **** 		}
 466:ServerLLDN.c  **** 		return true;
 1225               		.loc 6 466 0
 1226 05fa 81E0      		ldi r24,lo8(1)
 1227               	/* epilogue start */
 467:ServerLLDN.c  **** 	}
 1228               		.loc 6 467 0
 1229 05fc 2896      		adiw r28,8
 1230 05fe 0FB6      		in __tmp_reg__,__SREG__
 1231 0600 F894      		cli
 1232 0602 DEBF      		out __SP_H__,r29
 1233 0604 0FBE      		out __SREG__,__tmp_reg__
 1234 0606 CDBF      		out __SP_L__,r28
 1235 0608 DF91      		pop r29
 1236 060a CF91      		pop r28
 1237 060c 0895      		ret
 1238               		.cfi_endproc
 1239               	.LFE134:
 1241               		.section	.rodata
 1242               	.LC6:
 1243 0047 0A41 7373 		.string	"\nAssociado!"
 1243      6F63 6961 
 1243      646F 2100 
 1244               		.text
 1246               	appCommandInd:
 1247               	.LFB135:
 468:ServerLLDN.c  **** 	
 469:ServerLLDN.c  **** 	static bool appCommandInd(NWK_DataInd_t *ind)
 470:ServerLLDN.c  **** 	{
 1248               		.loc 6 470 0
 1249               		.cfi_startproc
 1250 060e CF93      		push r28
 1251               	.LCFI47:
 1252               		.cfi_def_cfa_offset 3
 1253               		.cfi_offset 28, -2
 1254 0610 DF93      		push r29
 1255               	.LCFI48:
 1256               		.cfi_def_cfa_offset 4
 1257               		.cfi_offset 29, -3
 1258 0612 00D0      		rcall .
 1259 0614 00D0      		rcall .
 1260               	.LCFI49:
 1261               		.cfi_def_cfa_offset 8
 1262 0616 CDB7      		in r28,__SP_L__
 1263 0618 DEB7      		in r29,__SP_H__
 1264               	.LCFI50:
 1265               		.cfi_def_cfa_register 28
 1266               	/* prologue: function */
 1267               	/* frame size = 4 */
 1268               	/* stack size = 6 */
 1269               	.L__stack_usage = 6
 1270 061a 9C83      		std Y+4,r25
 1271 061c 8B83      		std Y+3,r24
 471:ServerLLDN.c  **** 		#if !MASTER_MACSC
 472:ServerLLDN.c  **** 		ind->data = ind->data - (uint8_t) 1;
 473:ServerLLDN.c  **** 		#endif
 474:ServerLLDN.c  **** 		
 475:ServerLLDN.c  **** 		if(ind->data[0] == LL_CONFIGURATION_REQUEST)
 1272               		.loc 6 475 0
 1273 061e 8B81      		ldd r24,Y+3
 1274 0620 9C81      		ldd r25,Y+4
 1275 0622 FC01      		movw r30,r24
 1276 0624 8085      		ldd r24,Z+8
 1277 0626 9185      		ldd r25,Z+9
 1278 0628 FC01      		movw r30,r24
 1279 062a 8081      		ld r24,Z
 1280 062c 8F30      		cpi r24,lo8(15)
 1281 062e 01F4      		brne .L33
 1282               	.LBB5:
 476:ServerLLDN.c  **** 		{
 477:ServerLLDN.c  **** 			NWK_ConfigRequest_t *msg = (NWK_ConfigRequest_t*)ind->data;
 1283               		.loc 6 477 0
 1284 0630 8B81      		ldd r24,Y+3
 1285 0632 9C81      		ldd r25,Y+4
 1286 0634 FC01      		movw r30,r24
 1287 0636 8085      		ldd r24,Z+8
 1288 0638 9185      		ldd r25,Z+9
 1289 063a 9A83      		std Y+2,r25
 1290 063c 8983      		std Y+1,r24
 478:ServerLLDN.c  **** 			if(msg->macAddr == APP_ADDR)
 1291               		.loc 6 478 0
 1292 063e 8981      		ldd r24,Y+1
 1293 0640 9A81      		ldd r25,Y+2
 1294 0642 FC01      		movw r30,r24
 1295 0644 8481      		ldd r24,Z+4
 1296 0646 8230      		cpi r24,lo8(2)
 1297 0648 01F4      		brne .L33
 479:ServerLLDN.c  **** 			{
 480:ServerLLDN.c  **** 				PHY_SetChannel(msg->tx_channel);
 1298               		.loc 6 480 0
 1299 064a 8981      		ldd r24,Y+1
 1300 064c 9A81      		ldd r25,Y+2
 1301 064e FC01      		movw r30,r24
 1302 0650 8281      		ldd r24,Z+2
 1303 0652 0E94 0000 		call PHY_SetChannel
 481:ServerLLDN.c  **** 				NWK_SetPanId(msg->s_macAddr);
 1304               		.loc 6 481 0
 1305 0656 8981      		ldd r24,Y+1
 1306 0658 9A81      		ldd r25,Y+2
 1307 065a FC01      		movw r30,r24
 1308 065c 8181      		ldd r24,Z+1
 1309 065e 882F      		mov r24,r24
 1310 0660 90E0      		ldi r25,0
 1311 0662 0E94 0000 		call NWK_SetPanId
 482:ServerLLDN.c  **** 				PanId = msg->s_macAddr;
 1312               		.loc 6 482 0
 1313 0666 8981      		ldd r24,Y+1
 1314 0668 9A81      		ldd r25,Y+2
 1315 066a FC01      		movw r30,r24
 1316 066c 8181      		ldd r24,Z+1
 1317 066e 8093 0000 		sts PanId,r24
 483:ServerLLDN.c  **** 				assTimeSlot = msg->assTimeSlot;
 1318               		.loc 6 483 0
 1319 0672 8981      		ldd r24,Y+1
 1320 0674 9A81      		ldd r25,Y+2
 1321 0676 FC01      		movw r30,r24
 1322 0678 8381      		ldd r24,Z+3
 1323 067a 8093 0000 		sts assTimeSlot,r24
 484:ServerLLDN.c  **** 				n = msg->conf.tsDuration;
 1324               		.loc 6 484 0
 1325 067e 8981      		ldd r24,Y+1
 1326 0680 9A81      		ldd r25,Y+2
 1327 0682 FC01      		movw r30,r24
 1328 0684 8581      		ldd r24,Z+5
 1329 0686 8F77      		andi r24,lo8(127)
 1330 0688 8093 0000 		sts n,r24
 485:ServerLLDN.c  **** 				associated = 1;
 1331               		.loc 6 485 0
 1332 068c 81E0      		ldi r24,lo8(1)
 1333 068e 8093 0000 		sts associated,r24
 486:ServerLLDN.c  **** 				printf("\nAssociado!");
 1334               		.loc 6 486 0
 1335 0692 80E0      		ldi r24,lo8(.LC6)
 1336 0694 90E0      		ldi r25,hi8(.LC6)
 1337 0696 892F      		mov r24,r25
 1338 0698 8F93      		push r24
 1339 069a 80E0      		ldi r24,lo8(.LC6)
 1340 069c 90E0      		ldi r25,hi8(.LC6)
 1341 069e 8F93      		push r24
 1342 06a0 0E94 0000 		call printf
 1343 06a4 0F90      		pop __tmp_reg__
 1344 06a6 0F90      		pop __tmp_reg__
 1345               	.L33:
 1346               	.LBE5:
 487:ServerLLDN.c  **** 			}
 488:ServerLLDN.c  **** 		}
 489:ServerLLDN.c  **** 		return true;
 1347               		.loc 6 489 0
 1348 06a8 81E0      		ldi r24,lo8(1)
 1349               	/* epilogue start */
 490:ServerLLDN.c  **** 	}
 1350               		.loc 6 490 0
 1351 06aa 0F90      		pop __tmp_reg__
 1352 06ac 0F90      		pop __tmp_reg__
 1353 06ae 0F90      		pop __tmp_reg__
 1354 06b0 0F90      		pop __tmp_reg__
 1355 06b2 DF91      		pop r29
 1356 06b4 CF91      		pop r28
 1357 06b6 0895      		ret
 1358               		.cfi_endproc
 1359               	.LFE135:
 1361               	.global	appPrepareDiscoverResponse
 1363               	appPrepareDiscoverResponse:
 1364               	.LFB136:
 491:ServerLLDN.c  **** 
 492:ServerLLDN.c  **** 	void appPrepareDiscoverResponse()
 493:ServerLLDN.c  **** 	{
 1365               		.loc 6 493 0
 1366               		.cfi_startproc
 1367 06b8 CF93      		push r28
 1368               	.LCFI51:
 1369               		.cfi_def_cfa_offset 3
 1370               		.cfi_offset 28, -2
 1371 06ba DF93      		push r29
 1372               	.LCFI52:
 1373               		.cfi_def_cfa_offset 4
 1374               		.cfi_offset 29, -3
 1375 06bc CDB7      		in r28,__SP_L__
 1376 06be DEB7      		in r29,__SP_H__
 1377               	.LCFI53:
 1378               		.cfi_def_cfa_register 28
 1379               	/* prologue: function */
 1380               	/* frame size = 0 */
 1381               	/* stack size = 2 */
 1382               	.L__stack_usage = 2
 494:ServerLLDN.c  **** 		msgReq.dstAddr				= 0;
 1383               		.loc 6 494 0
 1384 06c0 1092 0000 		sts msgReq+5+1,__zero_reg__
 1385 06c4 1092 0000 		sts msgReq+5,__zero_reg__
 495:ServerLLDN.c  **** 		msgReq.dstEndpoint			= APP_COMMAND_ENDPOINT;
 1386               		.loc 6 495 0
 1387 06c8 83E0      		ldi r24,lo8(3)
 1388 06ca 8093 0000 		sts msgReq+7,r24
 496:ServerLLDN.c  **** 		msgReq.srcEndpoint			= APP_COMMAND_ENDPOINT;
 1389               		.loc 6 496 0
 1390 06ce 83E0      		ldi r24,lo8(3)
 1391 06d0 8093 0000 		sts msgReq+8,r24
 497:ServerLLDN.c  **** 		msgReq.options				= NWK_OPT_MAC_COMMAND;
 1392               		.loc 6 497 0
 1393 06d4 80E0      		ldi r24,0
 1394 06d6 90E8      		ldi r25,lo8(-128)
 1395 06d8 9093 0000 		sts msgReq+9+1,r25
 1396 06dc 8093 0000 		sts msgReq+9,r24
 498:ServerLLDN.c  **** 		msgReq.data					= (uint8_t*)&msgDiscResponse;
 1397               		.loc 6 498 0
 1398 06e0 80E0      		ldi r24,lo8(msgDiscResponse)
 1399 06e2 90E0      		ldi r25,hi8(msgDiscResponse)
 1400 06e4 9093 0000 		sts msgReq+13+1,r25
 1401 06e8 8093 0000 		sts msgReq+13,r24
 499:ServerLLDN.c  **** 		msgReq.size					= sizeof(msgDiscResponse);
 1402               		.loc 6 499 0
 1403 06ec 83E0      		ldi r24,lo8(3)
 1404 06ee 8093 0000 		sts msgReq+15,r24
 500:ServerLLDN.c  **** 	}
 1405               		.loc 6 500 0
 1406 06f2 0000      		nop
 1407               	/* epilogue start */
 1408 06f4 DF91      		pop r29
 1409 06f6 CF91      		pop r28
 1410 06f8 0895      		ret
 1411               		.cfi_endproc
 1412               	.LFE136:
 1414               	.global	appPrepareConfigurationStatus
 1416               	appPrepareConfigurationStatus:
 1417               	.LFB137:
 501:ServerLLDN.c  **** 	
 502:ServerLLDN.c  **** 	void appPrepareConfigurationStatus()
 503:ServerLLDN.c  **** 	{		
 1418               		.loc 6 503 0
 1419               		.cfi_startproc
 1420 06fa CF93      		push r28
 1421               	.LCFI54:
 1422               		.cfi_def_cfa_offset 3
 1423               		.cfi_offset 28, -2
 1424 06fc DF93      		push r29
 1425               	.LCFI55:
 1426               		.cfi_def_cfa_offset 4
 1427               		.cfi_offset 29, -3
 1428 06fe CDB7      		in r28,__SP_L__
 1429 0700 DEB7      		in r29,__SP_H__
 1430               	.LCFI56:
 1431               		.cfi_def_cfa_register 28
 1432               	/* prologue: function */
 1433               	/* frame size = 0 */
 1434               	/* stack size = 2 */
 1435               	.L__stack_usage = 2
 504:ServerLLDN.c  **** 		msgReq.dstAddr				= 0;
 1436               		.loc 6 504 0
 1437 0702 1092 0000 		sts msgReq+5+1,__zero_reg__
 1438 0706 1092 0000 		sts msgReq+5,__zero_reg__
 505:ServerLLDN.c  **** 		msgReq.dstEndpoint			= APP_COMMAND_ENDPOINT;
 1439               		.loc 6 505 0
 1440 070a 83E0      		ldi r24,lo8(3)
 1441 070c 8093 0000 		sts msgReq+7,r24
 506:ServerLLDN.c  **** 		msgReq.srcEndpoint			= APP_COMMAND_ENDPOINT;
 1442               		.loc 6 506 0
 1443 0710 83E0      		ldi r24,lo8(3)
 1444 0712 8093 0000 		sts msgReq+8,r24
 507:ServerLLDN.c  **** 		msgReq.options				= NWK_OPT_MAC_COMMAND;
 1445               		.loc 6 507 0
 1446 0716 80E0      		ldi r24,0
 1447 0718 90E8      		ldi r25,lo8(-128)
 1448 071a 9093 0000 		sts msgReq+9+1,r25
 1449 071e 8093 0000 		sts msgReq+9,r24
 508:ServerLLDN.c  **** 		msgReq.data					= (uint8_t*)&msgConfigStatus;
 1450               		.loc 6 508 0
 1451 0722 80E0      		ldi r24,lo8(msgConfigStatus)
 1452 0724 90E0      		ldi r25,hi8(msgConfigStatus)
 1453 0726 9093 0000 		sts msgReq+13+1,r25
 1454 072a 8093 0000 		sts msgReq+13,r24
 509:ServerLLDN.c  **** 		msgReq.size					= sizeof(msgConfigStatus);
 1455               		.loc 6 509 0
 1456 072e 85E0      		ldi r24,lo8(5)
 1457 0730 8093 0000 		sts msgReq+15,r24
 510:ServerLLDN.c  **** 	}
 1458               		.loc 6 510 0
 1459 0734 0000      		nop
 1460               	/* epilogue start */
 1461 0736 DF91      		pop r29
 1462 0738 CF91      		pop r28
 1463 073a 0895      		ret
 1464               		.cfi_endproc
 1465               	.LFE137:
 1467               	.global	appPrepareDataFrame
 1469               	appPrepareDataFrame:
 1470               	.LFB138:
 511:ServerLLDN.c  **** 	
 512:ServerLLDN.c  **** 	void appPrepareDataFrame(void)
 513:ServerLLDN.c  **** 	{
 1471               		.loc 6 513 0
 1472               		.cfi_startproc
 1473 073c CF93      		push r28
 1474               	.LCFI57:
 1475               		.cfi_def_cfa_offset 3
 1476               		.cfi_offset 28, -2
 1477 073e DF93      		push r29
 1478               	.LCFI58:
 1479               		.cfi_def_cfa_offset 4
 1480               		.cfi_offset 29, -3
 1481 0740 CDB7      		in r28,__SP_L__
 1482 0742 DEB7      		in r29,__SP_H__
 1483               	.LCFI59:
 1484               		.cfi_def_cfa_register 28
 1485               	/* prologue: function */
 1486               	/* frame size = 0 */
 1487               	/* stack size = 2 */
 1488               	.L__stack_usage = 2
 514:ServerLLDN.c  **** 		
 515:ServerLLDN.c  **** 		PHY_SetTdmaMode(false);
 1489               		.loc 6 515 0
 1490 0744 80E0      		ldi r24,0
 1491 0746 0E94 0000 		call PHY_SetTdmaMode
 516:ServerLLDN.c  **** 
 517:ServerLLDN.c  **** 	
 518:ServerLLDN.c  **** 		msgReq.dstAddr				= 0;
 1492               		.loc 6 518 0
 1493 074a 1092 0000 		sts msgReq+5+1,__zero_reg__
 1494 074e 1092 0000 		sts msgReq+5,__zero_reg__
 519:ServerLLDN.c  **** 		msgReq.dstEndpoint			= APP_COMMAND_ENDPOINT;
 1495               		.loc 6 519 0
 1496 0752 83E0      		ldi r24,lo8(3)
 1497 0754 8093 0000 		sts msgReq+7,r24
 520:ServerLLDN.c  **** 		msgReq.srcEndpoint			= APP_COMMAND_ENDPOINT;
 1498               		.loc 6 520 0
 1499 0758 83E0      		ldi r24,lo8(3)
 1500 075a 8093 0000 		sts msgReq+8,r24
 521:ServerLLDN.c  **** 		msgReq.options				= NWK_OPT_LLDN_DATA;
 1501               		.loc 6 521 0
 1502 075e 80E0      		ldi r24,0
 1503 0760 90E2      		ldi r25,lo8(32)
 1504 0762 9093 0000 		sts msgReq+9+1,r25
 1505 0766 8093 0000 		sts msgReq+9,r24
 522:ServerLLDN.c  **** 		msgReq.data					= (uint8_t *)&data_payload;
 1506               		.loc 6 522 0
 1507 076a 80E0      		ldi r24,lo8(data_payload)
 1508 076c 90E0      		ldi r25,hi8(data_payload)
 1509 076e 9093 0000 		sts msgReq+13+1,r25
 1510 0772 8093 0000 		sts msgReq+13,r24
 523:ServerLLDN.c  **** 		msgReq.size					= sizeof(data_payload);
 1511               		.loc 6 523 0
 1512 0776 81E0      		ldi r24,lo8(1)
 1513 0778 8093 0000 		sts msgReq+15,r24
 524:ServerLLDN.c  **** 	}
 1514               		.loc 6 524 0
 1515 077c 0000      		nop
 1516               	/* epilogue start */
 1517 077e DF91      		pop r29
 1518 0780 CF91      		pop r28
 1519 0782 0895      		ret
 1520               		.cfi_endproc
 1521               	.LFE138:
 1524               	appInit:
 1525               	.LFB139:
 525:ServerLLDN.c  **** 	
 526:ServerLLDN.c  **** 	
 527:ServerLLDN.c  **** #endif // APP_COORDINATOR
 528:ServerLLDN.c  **** 
 529:ServerLLDN.c  **** static void appInit(void)
 530:ServerLLDN.c  **** {
 1526               		.loc 6 530 0
 1527               		.cfi_startproc
 1528 0784 CF93      		push r28
 1529               	.LCFI60:
 1530               		.cfi_def_cfa_offset 3
 1531               		.cfi_offset 28, -2
 1532 0786 DF93      		push r29
 1533               	.LCFI61:
 1534               		.cfi_def_cfa_offset 4
 1535               		.cfi_offset 29, -3
 1536 0788 CDB7      		in r28,__SP_L__
 1537 078a DEB7      		in r29,__SP_H__
 1538               	.LCFI62:
 1539               		.cfi_def_cfa_register 28
 1540               	/* prologue: function */
 1541               	/* frame size = 0 */
 1542               	/* stack size = 2 */
 1543               	.L__stack_usage = 2
 531:ServerLLDN.c  **** 	NWK_SetAddr(APP_ADDR);
 1544               		.loc 6 531 0
 1545 078c 82E0      		ldi r24,lo8(2)
 1546 078e 90E0      		ldi r25,0
 1547 0790 0E94 0000 		call NWK_SetAddr
 532:ServerLLDN.c  **** 	PHY_SetChannel(APP_CHANNEL);
 1548               		.loc 6 532 0
 1549 0794 8FE0      		ldi r24,lo8(15)
 1550 0796 0E94 0000 		call PHY_SetChannel
 533:ServerLLDN.c  **** 	PHY_SetRxState(true);
 1551               		.loc 6 533 0
 1552 079a 81E0      		ldi r24,lo8(1)
 1553 079c 0E94 0000 		call PHY_SetRxState
 534:ServerLLDN.c  **** 		
 535:ServerLLDN.c  **** 	#if APP_COORDINATOR	 
 536:ServerLLDN.c  **** 		/* Timer used for delay between messages */
 537:ServerLLDN.c  **** 		tmrDelay.interval = 2;
 538:ServerLLDN.c  **** 		tmrDelay.mode = SYS_TIMER_INTERVAL_MODE;
 539:ServerLLDN.c  **** 		tmrDelay.handler = tmrDelayHandler;
 540:ServerLLDN.c  **** 	  
 541:ServerLLDN.c  **** 		/* 
 542:ServerLLDN.c  **** 		* Disable CSMA/CA
 543:ServerLLDN.c  **** 		* Disable auto ACK
 544:ServerLLDN.c  **** 		*/
 545:ServerLLDN.c  **** 		NWK_SetPanId(APP_PANID);
 546:ServerLLDN.c  **** 		PanId = APP_PANID;
 547:ServerLLDN.c  **** 		ACKFrame.sourceId = APP_PANID;
 548:ServerLLDN.c  **** 		PHY_SetTdmaMode(true);
 549:ServerLLDN.c  **** 	NWK_OpenEndpoint(APP_COMMAND_ENDPOINT, appCommandInd);
 550:ServerLLDN.c  **** 	#else
 551:ServerLLDN.c  **** 		/*
 552:ServerLLDN.c  **** 		 * Enable CSMA/CA
 553:ServerLLDN.c  **** 		 * Enable Random CSMA seed generator
 554:ServerLLDN.c  **** 		 */
 555:ServerLLDN.c  **** 		PHY_SetTdmaMode(false);
 1554               		.loc 6 555 0
 1555 07a0 80E0      		ldi r24,0
 1556 07a2 0E94 0000 		call PHY_SetTdmaMode
 556:ServerLLDN.c  **** 		// PHY_SetOptimizedCSMAValues();
 557:ServerLLDN.c  **** 		
 558:ServerLLDN.c  **** 		payloadSize = 127;
 1557               		.loc 6 558 0
 1558 07a6 8FE7      		ldi r24,lo8(127)
 1559 07a8 8093 0000 		sts payloadSize,r24
 559:ServerLLDN.c  **** 		NWK_OpenEndpoint(APP_BEACON_ENDPOINT, appBeaconInd);
 1560               		.loc 6 559 0
 1561 07ac 60E0      		ldi r22,lo8(gs(appBeaconInd))
 1562 07ae 70E0      		ldi r23,hi8(gs(appBeaconInd))
 1563 07b0 80E0      		ldi r24,0
 1564 07b2 0E94 0000 		call NWK_OpenEndpoint
 560:ServerLLDN.c  **** 		NWK_OpenEndpoint(APP_ACK_ENDPOINT, appAckInd);
 1565               		.loc 6 560 0
 1566 07b6 60E0      		ldi r22,lo8(gs(appAckInd))
 1567 07b8 70E0      		ldi r23,hi8(gs(appAckInd))
 1568 07ba 84E0      		ldi r24,lo8(4)
 1569 07bc 0E94 0000 		call NWK_OpenEndpoint
 561:ServerLLDN.c  **** 		NWK_OpenEndpoint(APP_COMMAND_ENDPOINT, appCommandInd);
 1570               		.loc 6 561 0
 1571 07c0 60E0      		ldi r22,lo8(gs(appCommandInd))
 1572 07c2 70E0      		ldi r23,hi8(gs(appCommandInd))
 1573 07c4 83E0      		ldi r24,lo8(3)
 1574 07c6 0E94 0000 		call NWK_OpenEndpoint
 562:ServerLLDN.c  **** 		/*
 563:ServerLLDN.c  **** 		* Configure interrupts callback functions
 564:ServerLLDN.c  **** 		*/
 565:ServerLLDN.c  **** 		
 566:ServerLLDN.c  **** 	#endif // APP_COORDENATOR
 567:ServerLLDN.c  **** 	PHY_SetPromiscuousMode(true);
 1575               		.loc 6 567 0
 1576 07ca 81E0      		ldi r24,lo8(1)
 1577 07cc 0E94 0000 		call PHY_SetPromiscuousMode
 568:ServerLLDN.c  **** 
 569:ServerLLDN.c  **** }
 1578               		.loc 6 569 0
 1579 07d0 0000      		nop
 1580               	/* epilogue start */
 1581 07d2 DF91      		pop r29
 1582 07d4 CF91      		pop r28
 1583 07d6 0895      		ret
 1584               		.cfi_endproc
 1585               	.LFE139:
 1588               	APP_TaskHandler:
 1589               	.LFB140:
 570:ServerLLDN.c  **** 
 571:ServerLLDN.c  **** static void APP_TaskHandler(void)
 572:ServerLLDN.c  **** {
 1590               		.loc 6 572 0
 1591               		.cfi_startproc
 1592 07d8 CF93      		push r28
 1593               	.LCFI63:
 1594               		.cfi_def_cfa_offset 3
 1595               		.cfi_offset 28, -2
 1596 07da DF93      		push r29
 1597               	.LCFI64:
 1598               		.cfi_def_cfa_offset 4
 1599               		.cfi_offset 29, -3
 1600 07dc CDB7      		in r28,__SP_L__
 1601 07de DEB7      		in r29,__SP_H__
 1602               	.LCFI65:
 1603               		.cfi_def_cfa_register 28
 1604               	/* prologue: function */
 1605               	/* frame size = 0 */
 1606               	/* stack size = 2 */
 1607               	.L__stack_usage = 2
 573:ServerLLDN.c  **** 	switch (appState){
 1608               		.loc 6 573 0
 1609 07e0 8091 0000 		lds r24,appState
 1610 07e4 882F      		mov r24,r24
 1611 07e6 90E0      		ldi r25,0
 1612 07e8 8430      		cpi r24,4
 1613 07ea 9105      		cpc r25,__zero_reg__
 1614 07ec 01F0      		breq .L41
 1615 07ee 8530      		cpi r24,5
 1616 07f0 9105      		cpc r25,__zero_reg__
 1617 07f2 04F4      		brge .L42
 1618 07f4 0097      		sbiw r24,0
 1619 07f6 01F0      		breq .L43
 1620 07f8 0297      		sbiw r24,2
 1621 07fa 01F0      		breq .L44
 574:ServerLLDN.c  **** 		case APP_STATE_INITIAL:
 575:ServerLLDN.c  **** 		{
 576:ServerLLDN.c  **** 			appInit();
 577:ServerLLDN.c  **** 			#if APP_COORDINATOR
 578:ServerLLDN.c  **** 				appState = APP_STATE_ATT_PAN_STATE;
 579:ServerLLDN.c  **** 			#else
 580:ServerLLDN.c  **** 				appState = APP_STATE_IDLE;
 581:ServerLLDN.c  **** 			#endif
 582:ServerLLDN.c  **** 			break;
 583:ServerLLDN.c  **** 		}
 584:ServerLLDN.c  **** 		case APP_STATE_SEND:
 585:ServerLLDN.c  **** 		{
 586:ServerLLDN.c  **** 			appSendData();
 587:ServerLLDN.c  **** 			#if APP_COORDINATOR
 588:ServerLLDN.c  **** 				/* Every time a message is send updates coordinator to prepare next message */
 589:ServerLLDN.c  **** 				appState = APP_STATE_ATT_PAN_STATE;
 590:ServerLLDN.c  **** 			#else
 591:ServerLLDN.c  **** 				appState = APP_STATE_IDLE;
 592:ServerLLDN.c  **** 			#endif
 593:ServerLLDN.c  **** 			break;
 594:ServerLLDN.c  **** 		}
 595:ServerLLDN.c  **** 		#if APP_COORDINATOR // COORDINATOR SPECIFIC STATE MACHINE
 596:ServerLLDN.c  **** 		case APP_STATE_ATT_PAN_STATE:
 597:ServerLLDN.c  **** 		{
 598:ServerLLDN.c  **** 			switch(appPanState)
 599:ServerLLDN.c  **** 			{
 600:ServerLLDN.c  **** 				/* Prepare beacon to desassociate all nodes */
 601:ServerLLDN.c  **** 				case APP_PAN_STATE_RESET:
 602:ServerLLDN.c  **** 				{
 603:ServerLLDN.c  **** 					appPanReset();
 604:ServerLLDN.c  **** 					appPanState = APP_PAN_STATE_DISC_INITIAL;
 605:ServerLLDN.c  **** 					appState	= APP_STATE_SEND;
 606:ServerLLDN.c  **** 					cycles_counter = 0;
 607:ServerLLDN.c  **** 					break;
 608:ServerLLDN.c  **** 				}
 609:ServerLLDN.c  **** 				/* Prepare first Beacon of Discovery */
 610:ServerLLDN.c  **** 				case APP_PAN_STATE_DISC_INITIAL:
 611:ServerLLDN.c  **** 				{
 612:ServerLLDN.c  **** 					/* if nodes associated is equal to expected number of associated nodes stop association proces
 613:ServerLLDN.c  **** 					 * this implementation was done as is to be used in tests, for real network functionality 
 614:ServerLLDN.c  **** 					 * the number of max association processes must be done through macLLDNdiscoveryModeTimeout
 615:ServerLLDN.c  **** 					 */
 616:ServerLLDN.c  **** 					if(counter_associados == NODOS_ASSOCIADOS_ESPERADOS || cycles_counter >= 2)
 617:ServerLLDN.c  **** 					{	
 618:ServerLLDN.c  **** 						printf("\n%d, %d", cycles_counter, counter_associados);
 619:ServerLLDN.c  **** 						counter_associados = 0;
 620:ServerLLDN.c  **** 						/* if all nodes expected where associated stop beacon generation interruptions */
 621:ServerLLDN.c  **** 						// macsc_disable_cmp_int(MACSC_CC1);
 622:ServerLLDN.c  **** 						macsc_disable_cmp_int(MACSC_CC2);
 623:ServerLLDN.c  **** 						msgReq.options = 0;
 624:ServerLLDN.c  **** 						/* set coordinator node to idle further implementation of online state must be done */
 625:ServerLLDN.c  **** 						appState = APP_STATE_IDLE;
 626:ServerLLDN.c  **** 						appPanState = APP_PAN_STATE_ONLINE_INITIAL; // APP_PAN_STATE_ONLINE_INIT
 627:ServerLLDN.c  **** 						
 628:ServerLLDN.c  **** 					}
 629:ServerLLDN.c  **** 					/* if not all nodes expected where associated run through association process again */
 630:ServerLLDN.c  **** 					else 
 631:ServerLLDN.c  **** 					{
 632:ServerLLDN.c  **** 						/* prepare beacon message and start timers for beacon */
 633:ServerLLDN.c  **** 						appPanDiscInit();
 634:ServerLLDN.c  **** 						appState	= APP_STATE_IDLE;
 635:ServerLLDN.c  **** 						appPanState = APP_PAN_STATE_DISC_SECOND_BE;
 636:ServerLLDN.c  **** 					}
 637:ServerLLDN.c  **** 					break;
 638:ServerLLDN.c  **** 				}
 639:ServerLLDN.c  **** 				case APP_PAN_STATE_DISC_SECOND_BE:
 640:ServerLLDN.c  **** 				{
 641:ServerLLDN.c  **** 					/* Prepares message as: Discovery Beacon and Second Beacon */
 642:ServerLLDN.c  **** 					msgReq.options = NWK_OPT_LLDN_BEACON | NWK_OPT_DISCOVERY_STATE | NWK_OPT_SECOND_BEACON ;
 643:ServerLLDN.c  **** 					msgReq.data = NULL;
 644:ServerLLDN.c  **** 					msgReq.size = 0;
 645:ServerLLDN.c  **** 					
 646:ServerLLDN.c  **** 					appState	= APP_PAN_STATE_DISC_PREPARE_ACK;
 647:ServerLLDN.c  **** 					appPanState = APP_PAN_STATE_DISC_PREPARE_ACK;
 648:ServerLLDN.c  **** 					break;
 649:ServerLLDN.c  **** 				}
 650:ServerLLDN.c  **** 				case APP_PAN_STATE_DISC_PREPARE_ACK:
 651:ServerLLDN.c  **** 				{
 652:ServerLLDN.c  **** 					/* This timer implements a delay between messages, 
 653:ServerLLDN.c  **** 					 * if not used the nodes are not able to receive the message
 654:ServerLLDN.c  **** 					 */
 655:ServerLLDN.c  **** 					appPanPrepareACK();
 656:ServerLLDN.c  **** 					SYS_TimerStart(&tmrDelay);
 657:ServerLLDN.c  **** 					
 658:ServerLLDN.c  **** 					appPanState = APP_PAN_STATE_CONFIG_INITIAL; 
 659:ServerLLDN.c  **** 					appState = APP_STATE_IDLE;
 660:ServerLLDN.c  **** 					break;
 661:ServerLLDN.c  **** 				}
 662:ServerLLDN.c  **** 				case APP_PAN_STATE_CONFIG_INITIAL:
 663:ServerLLDN.c  **** 				{
 664:ServerLLDN.c  **** 					/* Prepares the message as: Configuration Beacon and First State Beacon */
 665:ServerLLDN.c  **** 					msgReq.options = NWK_OPT_LLDN_BEACON | NWK_OPT_CONFIG_STATE;
 666:ServerLLDN.c  **** 					msgReq.data = NULL;
 667:ServerLLDN.c  **** 					msgReq.size = 0;
 668:ServerLLDN.c  **** 					
 669:ServerLLDN.c  **** 					appState	= APP_STATE_IDLE;
 670:ServerLLDN.c  **** 					appPanState = APP_PAN_STATE_CONFIG_SECOND_BEACON;
 671:ServerLLDN.c  **** 					break;
 672:ServerLLDN.c  **** 
 673:ServerLLDN.c  **** 				}
 674:ServerLLDN.c  **** 				case APP_PAN_STATE_CONFIG_SECOND_BEACON:
 675:ServerLLDN.c  **** 				{
 676:ServerLLDN.c  **** 					/* Prepares the message as: Configuration Beacon and Second State Beacon */
 677:ServerLLDN.c  **** 					msgReq.options = NWK_OPT_LLDN_BEACON | NWK_OPT_CONFIG_STATE | NWK_OPT_SECOND_BEACON;
 678:ServerLLDN.c  **** 					msgReq.data = NULL;
 679:ServerLLDN.c  **** 					msgReq.size = 0;
 680:ServerLLDN.c  **** 					
 681:ServerLLDN.c  **** 					appState	= APP_STATE_IDLE;
 682:ServerLLDN.c  **** 					appPanState = APP_PAN_STATE_SEND_CONF_REQUEST;
 683:ServerLLDN.c  **** 					break;
 684:ServerLLDN.c  **** 				}
 685:ServerLLDN.c  **** 				case APP_PAN_STATE_SEND_CONF_REQUEST:
 686:ServerLLDN.c  **** 				{
 687:ServerLLDN.c  **** 
 688:ServerLLDN.c  **** 					if(conf_req_list != NULL)
 689:ServerLLDN.c  **** 					{
 690:ServerLLDN.c  **** 						CopyToConfigRequest();
 691:ServerLLDN.c  **** 						msgReq.options		= NWK_OPT_MAC_COMMAND;
 692:ServerLLDN.c  **** 						msgReq.data			= (uint8_t*)&config_request_frame;
 693:ServerLLDN.c  **** 						msgReq.size			= sizeof(NWK_ConfigRequest_t);
 694:ServerLLDN.c  **** 						appState	= APP_STATE_IDLE;
 695:ServerLLDN.c  **** 						appPanState = APP_PAN_STATE_SEND_CONF_REQUEST;
 696:ServerLLDN.c  **** 						
 697:ServerLLDN.c  **** 						counter_associados++;
 698:ServerLLDN.c  **** 						SYS_TimerStart(&tmrDelay);
 699:ServerLLDN.c  **** 					}
 700:ServerLLDN.c  **** 					else
 701:ServerLLDN.c  **** 					{
 702:ServerLLDN.c  **** 						appPanState = APP_PAN_STATE_CONFIG_THIRD_BEACON;
 703:ServerLLDN.c  **** 					}
 704:ServerLLDN.c  **** 					break;
 705:ServerLLDN.c  **** 				}
 706:ServerLLDN.c  **** 				case APP_PAN_STATE_CONFIG_THIRD_BEACON:
 707:ServerLLDN.c  **** 				{
 708:ServerLLDN.c  **** 					msgReq.options = NWK_OPT_LLDN_BEACON | NWK_OPT_CONFIG_STATE | NWK_OPT_THIRD_BEACON;
 709:ServerLLDN.c  **** 					msgReq.data = NULL;
 710:ServerLLDN.c  **** 					msgReq.size = 0;
 711:ServerLLDN.c  **** 					
 712:ServerLLDN.c  **** 					appState	= APP_STATE_IDLE;
 713:ServerLLDN.c  **** 					appPanState = APP_PAN_STATE_DISC_INITIAL;
 714:ServerLLDN.c  **** 					cycles_counter++;	
 715:ServerLLDN.c  **** 					
 716:ServerLLDN.c  **** 					break;
 717:ServerLLDN.c  **** 				}
 718:ServerLLDN.c  **** 				case APP_PAN_STATE_ONLINE_INITIAL:
 719:ServerLLDN.c  **** 				{
 720:ServerLLDN.c  **** 					appPanOnlineInit();
 721:ServerLLDN.c  **** 					appState = APP_STATE_SEND;
 722:ServerLLDN.c  **** 					appPanState = APP_PAN_STATE_CHECK_TS;
 723:ServerLLDN.c  **** 
 724:ServerLLDN.c  **** 					break;
 725:ServerLLDN.c  **** 				}
 726:ServerLLDN.c  **** 				case APP_PAN_STATE_CHECK_TS:
 727:ServerLLDN.c  **** 				{
 728:ServerLLDN.c  **** 					if(timeslot_counter >= assTimeSlot)
 729:ServerLLDN.c  **** 					{
 730:ServerLLDN.c  **** 						printf("\nFim de um Perodo");
 731:ServerLLDN.c  **** 						macsc_disable_cmp_int(MACSC_CC1);
 732:ServerLLDN.c  **** 						macsc_disable_cmp_int(MACSC_CC2);
 733:ServerLLDN.c  **** 						appState = APP_STATE_IDLE;
 734:ServerLLDN.c  **** 						appPanState = APP_PAN_STATE_IDLE;
 735:ServerLLDN.c  **** 					}
 736:ServerLLDN.c  **** 					else
 737:ServerLLDN.c  **** 					{
 738:ServerLLDN.c  **** 						/* check if coordinator received any message in last time slot, used to calculate success rat
 739:ServerLLDN.c  **** 						if(timeslot_counter >= 2*MacLLDNMgmtTS && !data_received)
 740:ServerLLDN.c  **** 							nodes_info_arr[timeslot_counter - 2*MacLLDNMgmtTS].msg_not_rec++;
 741:ServerLLDN.c  **** 						data_received = false;
 742:ServerLLDN.c  **** 						
 743:ServerLLDN.c  **** 						printf("\n------- slot %d --------", timeslot_counter);
 744:ServerLLDN.c  **** 						appState = APP_STATE_IDLE;
 745:ServerLLDN.c  **** 						timeslot_counter++;
 746:ServerLLDN.c  **** 					}
 747:ServerLLDN.c  **** 					break;
 748:ServerLLDN.c  **** 				}
 749:ServerLLDN.c  **** 				case APP_PAN_STATE_ONLINE_END_BE:
 750:ServerLLDN.c  **** 				{
 751:ServerLLDN.c  **** 					if(0)
 752:ServerLLDN.c  **** 					{
 753:ServerLLDN.c  **** 						// implementar as condies para entrar no processo de associao
 754:ServerLLDN.c  **** 					}
 755:ServerLLDN.c  **** 					else
 756:ServerLLDN.c  **** 					{
 757:ServerLLDN.c  **** 						// posso calcular esse valor no onlineinit, o tTS precisa ser recalculado, o seu valor muda n
 758:ServerLLDN.c  **** 						// pode voltar pro state_online_initial porque precisa reconfigurar os timers
 759:ServerLLDN.c  **** 						// precisa revisar o macsc_enable_manual_bts()
 760:ServerLLDN.c  **** 						/*
 761:ServerLLDN.c  **** 						int idle_time =  2 * numBaseTimeSlotperMgmt * (tTS) * 5 / (SYMBOL_TIME); // 5 is the total of
 762:ServerLLDN.c  **** 						macsc_set_cmp1_int_cb(lldn_server_beacon); // esta funo pode s mandar o beacon do online, 
 763:ServerLLDN.c  **** 						macsc_enable_manual_bts();
 764:ServerLLDN.c  **** 						macsc_enable_cmp_int(MACSC_CC1);
 765:ServerLLDN.c  **** 						macsc_use_cmp(MACSC_RELATIVE_CMP, idle_time, MACSC_CC1);
 766:ServerLLDN.c  **** 						*/
 767:ServerLLDN.c  **** 					}
 768:ServerLLDN.c  **** 					break;
 769:ServerLLDN.c  **** 				}
 770:ServerLLDN.c  **** 				case APP_PAN_STATE_IDLE:
 771:ServerLLDN.c  **** 				{
 772:ServerLLDN.c  **** 					msgReq.options = 0;
 773:ServerLLDN.c  **** 					appState = APP_STATE_IDLE;
 774:ServerLLDN.c  **** 					break;
 775:ServerLLDN.c  **** 				}
 776:ServerLLDN.c  **** 			}
 777:ServerLLDN.c  **** 			break;	
 778:ServerLLDN.c  **** 		}
 779:ServerLLDN.c  **** 		#else // NODES SPECIFIC STATE MACHINE
 780:ServerLLDN.c  **** 		case APP_STATE_PREP_DISC_REPONSE:
 781:ServerLLDN.c  **** 		{
 782:ServerLLDN.c  **** 			appPrepareDiscoverResponse();
 783:ServerLLDN.c  **** 			appState = APP_STATE_IDLE;	
 784:ServerLLDN.c  **** 			break;
 785:ServerLLDN.c  **** 		}
 786:ServerLLDN.c  **** 		
 787:ServerLLDN.c  **** 		case APP_STATE_PREP_CONFIG_STATUS:
 788:ServerLLDN.c  **** 		{
 789:ServerLLDN.c  **** 			// se o nodo recebeu ack na fase do discovery prepara a mensagem de configuration status
 790:ServerLLDN.c  **** 			if(ack_received && rec_beacon->confSeqNumber == 0 && associated == 0) {
 791:ServerLLDN.c  **** 				appPrepareConfigurationStatus();
 792:ServerLLDN.c  **** 			}
 793:ServerLLDN.c  **** 			// se o nodo no recebeu desativa o timer e fica em idle
 794:ServerLLDN.c  **** 			else {
 795:ServerLLDN.c  **** 				#if MASTER_MACSC
 796:ServerLLDN.c  **** 				macsc_disable_cmp_int(MACSC_CC1);
 797:ServerLLDN.c  **** 				#else
 798:ServerLLDN.c  **** 				timer_stop();
 799:ServerLLDN.c  **** 				#endif
 800:ServerLLDN.c  **** 			}
 801:ServerLLDN.c  **** 			ack_received = 0;
 802:ServerLLDN.c  **** 			appState = APP_STATE_IDLE;
 803:ServerLLDN.c  **** 			break;
 804:ServerLLDN.c  **** 		}
 805:ServerLLDN.c  **** 		case APP_STATE_PREP_DATA_FRAME:
 806:ServerLLDN.c  **** 		{
 807:ServerLLDN.c  **** 			appPrepareDataFrame();
 808:ServerLLDN.c  **** 			appState = APP_STATE_IDLE;
 809:ServerLLDN.c  **** 		}
 810:ServerLLDN.c  **** 		#endif
 811:ServerLLDN.c  **** 		default:
 812:ServerLLDN.c  **** 		{
 813:ServerLLDN.c  **** 			break;
 1622               		.loc 6 813 0
 1623 07fc 00C0      		rjmp .L50
 1624               	.L42:
 573:ServerLLDN.c  **** 	switch (appState){
 1625               		.loc 6 573 0
 1626 07fe 8530      		cpi r24,5
 1627 0800 9105      		cpc r25,__zero_reg__
 1628 0802 01F0      		breq .L45
 1629 0804 0697      		sbiw r24,6
 1630 0806 01F0      		breq .L46
 1631               		.loc 6 813 0
 1632 0808 00C0      		rjmp .L50
 1633               	.L43:
 576:ServerLLDN.c  **** 			#if APP_COORDINATOR
 1634               		.loc 6 576 0
 1635 080a 0E94 0000 		call appInit
 580:ServerLLDN.c  **** 			#endif
 1636               		.loc 6 580 0
 1637 080e 81E0      		ldi r24,lo8(1)
 1638 0810 8093 0000 		sts appState,r24
 582:ServerLLDN.c  **** 		}
 1639               		.loc 6 582 0
 1640 0814 00C0      		rjmp .L47
 1641               	.L44:
 586:ServerLLDN.c  **** 			#if APP_COORDINATOR
 1642               		.loc 6 586 0
 1643 0816 0E94 0000 		call appSendData
 591:ServerLLDN.c  **** 			#endif
 1644               		.loc 6 591 0
 1645 081a 81E0      		ldi r24,lo8(1)
 1646 081c 8093 0000 		sts appState,r24
 593:ServerLLDN.c  **** 		}
 1647               		.loc 6 593 0
 1648 0820 00C0      		rjmp .L47
 1649               	.L41:
 782:ServerLLDN.c  **** 			appState = APP_STATE_IDLE;	
 1650               		.loc 6 782 0
 1651 0822 0E94 0000 		call appPrepareDiscoverResponse
 783:ServerLLDN.c  **** 			break;
 1652               		.loc 6 783 0
 1653 0826 81E0      		ldi r24,lo8(1)
 1654 0828 8093 0000 		sts appState,r24
 784:ServerLLDN.c  **** 		}
 1655               		.loc 6 784 0
 1656 082c 00C0      		rjmp .L47
 1657               	.L45:
 790:ServerLLDN.c  **** 				appPrepareConfigurationStatus();
 1658               		.loc 6 790 0
 1659 082e 8091 0000 		lds r24,ack_received
 1660 0832 8823      		tst r24
 1661 0834 01F0      		breq .L48
 790:ServerLLDN.c  **** 				appPrepareConfigurationStatus();
 1662               		.loc 6 790 0 is_stmt 0 discriminator 1
 1663 0836 8091 0000 		lds r24,rec_beacon
 1664 083a 9091 0000 		lds r25,rec_beacon+1
 1665 083e FC01      		movw r30,r24
 1666 0840 8581      		ldd r24,Z+5
 1667 0842 8823      		tst r24
 1668 0844 01F4      		brne .L48
 790:ServerLLDN.c  **** 				appPrepareConfigurationStatus();
 1669               		.loc 6 790 0 discriminator 2
 1670 0846 9091 0000 		lds r25,associated
 1671 084a 81E0      		ldi r24,lo8(1)
 1672 084c 8927      		eor r24,r25
 1673 084e 8823      		tst r24
 1674 0850 01F0      		breq .L48
 791:ServerLLDN.c  **** 			}
 1675               		.loc 6 791 0 is_stmt 1
 1676 0852 0E94 0000 		call appPrepareConfigurationStatus
 1677 0856 00C0      		rjmp .L49
 1678               	.L48:
 796:ServerLLDN.c  **** 				#else
 1679               		.loc 6 796 0
 1680 0858 81E0      		ldi r24,lo8(1)
 1681 085a 0E94 0000 		call macsc_disable_cmp_int
 1682               	.L49:
 801:ServerLLDN.c  **** 			appState = APP_STATE_IDLE;
 1683               		.loc 6 801 0
 1684 085e 1092 0000 		sts ack_received,__zero_reg__
 802:ServerLLDN.c  **** 			break;
 1685               		.loc 6 802 0
 1686 0862 81E0      		ldi r24,lo8(1)
 1687 0864 8093 0000 		sts appState,r24
 803:ServerLLDN.c  **** 		}
 1688               		.loc 6 803 0
 1689 0868 00C0      		rjmp .L47
 1690               	.L46:
 807:ServerLLDN.c  **** 			appState = APP_STATE_IDLE;
 1691               		.loc 6 807 0
 1692 086a 0E94 0000 		call appPrepareDataFrame
 808:ServerLLDN.c  **** 		}
 1693               		.loc 6 808 0
 1694 086e 81E0      		ldi r24,lo8(1)
 1695 0870 8093 0000 		sts appState,r24
 1696               	.L50:
 1697               		.loc 6 813 0
 1698 0874 0000      		nop
 1699               	.L47:
 814:ServerLLDN.c  **** 		}
 815:ServerLLDN.c  **** 	}
 816:ServerLLDN.c  **** }
 1700               		.loc 6 816 0
 1701 0876 0000      		nop
 1702               	/* epilogue start */
 1703 0878 DF91      		pop r29
 1704 087a CF91      		pop r28
 1705 087c 0895      		ret
 1706               		.cfi_endproc
 1707               	.LFE140:
 1709               		.section	.rodata
 1710               	.LC0:
 1711 0053 00        		.byte	0
 1712 0054 C2        		.byte	-62
 1713 0055 01        		.byte	1
 1714 0056 00        		.byte	0
 1715 0057 03        		.byte	3
 1716 0058 00        		.byte	0
 1717 0059 00        		.byte	0
 1718               		.text
 1719               	.global	main
 1721               	main:
 1722               	.LFB141:
 817:ServerLLDN.c  **** 
 818:ServerLLDN.c  **** 	/*****************************************************************************
 819:ServerLLDN.c  **** 	*****************************************************************************/
 820:ServerLLDN.c  **** 	int main(void)
 821:ServerLLDN.c  **** 	{
 1723               		.loc 6 821 0
 1724               		.cfi_startproc
 1725 087e 0F93      		push r16
 1726               	.LCFI66:
 1727               		.cfi_def_cfa_offset 3
 1728               		.cfi_offset 16, -2
 1729 0880 1F93      		push r17
 1730               	.LCFI67:
 1731               		.cfi_def_cfa_offset 4
 1732               		.cfi_offset 17, -3
 1733 0882 CF93      		push r28
 1734               	.LCFI68:
 1735               		.cfi_def_cfa_offset 5
 1736               		.cfi_offset 28, -4
 1737 0884 DF93      		push r29
 1738               	.LCFI69:
 1739               		.cfi_def_cfa_offset 6
 1740               		.cfi_offset 29, -5
 1741 0886 CDB7      		in r28,__SP_L__
 1742 0888 DEB7      		in r29,__SP_H__
 1743               	.LCFI70:
 1744               		.cfi_def_cfa_register 28
 1745 088a 2797      		sbiw r28,7
 1746               	.LCFI71:
 1747               		.cfi_def_cfa_offset 13
 1748 088c 0FB6      		in __tmp_reg__,__SREG__
 1749 088e F894      		cli
 1750 0890 DEBF      		out __SP_H__,r29
 1751 0892 0FBE      		out __SREG__,__tmp_reg__
 1752 0894 CDBF      		out __SP_L__,r28
 1753               	/* prologue: function */
 1754               	/* frame size = 7 */
 1755               	/* stack size = 11 */
 1756               	.L__stack_usage = 11
 822:ServerLLDN.c  **** 		sysclk_init();
 1757               		.loc 6 822 0
 1758 0896 0E94 0000 		call sysclk_init
 823:ServerLLDN.c  **** 		board_init();
 1759               		.loc 6 823 0
 1760 089a 0E94 0000 		call board_init
 824:ServerLLDN.c  **** 
 825:ServerLLDN.c  **** 		SYS_Init();
 1761               		.loc 6 825 0
 1762 089e 0E94 0000 		call SYS_Init
 826:ServerLLDN.c  **** 		/* Disable CSMA/CA
 827:ServerLLDN.c  **** 		 * Disable auto ACK
 828:ServerLLDN.c  **** 		 * Enable Rx of LLDN Frame Type as described in 802.15.4e - 2012 
 829:ServerLLDN.c  **** 		 */
 830:ServerLLDN.c  **** 
 831:ServerLLDN.c  **** 		sm_init();
 1763               		.loc 6 831 0
 1764 08a2 0E94 0000 		call sm_init
 832:ServerLLDN.c  **** 
 833:ServerLLDN.c  **** 		// Initialize interrupt vector table support.
 834:ServerLLDN.c  **** 	#if (SIO2HOST_CHANNEL == SIO_USB)
 835:ServerLLDN.c  **** 		irq_initialize_vectors();
 836:ServerLLDN.c  **** 	#endif
 837:ServerLLDN.c  **** 		cpu_irq_enable();
 1765               		.loc 6 837 0
 1766               	/* #APP */
 1767               	 ;  837 "ServerLLDN.c" 1
 1768 08a6 7894      		sei
 1769               	 ;  0 "" 2
 838:ServerLLDN.c  **** 
 839:ServerLLDN.c  **** 	#if 1
 840:ServerLLDN.c  **** 	#if (SIO2HOST_CHANNEL == SIO_USB)
 841:ServerLLDN.c  **** 		stdio_usb_init();
 842:ServerLLDN.c  **** 	#else
 843:ServerLLDN.c  **** 		const usart_serial_options_t usart_serial_options =
 1770               		.loc 6 843 0
 1771               	/* #NOAPP */
 1772 08a8 27E0      		ldi r18,lo8(7)
 1773 08aa E0E0      		ldi r30,lo8(.LC0)
 1774 08ac F0E0      		ldi r31,hi8(.LC0)
 1775 08ae CE01      		movw r24,r28
 1776 08b0 0196      		adiw r24,1
 1777 08b2 DC01      		movw r26,r24
 1778               		0:
 1779 08b4 0190      		ld r0,Z+
 1780 08b6 0D92      		st X+,r0
 1781 08b8 2A95      		dec r18
 1782 08ba 01F4      		brne 0b
 844:ServerLLDN.c  **** 		{
 845:ServerLLDN.c  **** 			.baudrate     = USART_HOST_BAUDRATE,
 846:ServerLLDN.c  **** 			.charlength   = USART_HOST_CHAR_LENGTH,
 847:ServerLLDN.c  **** 			.paritytype   = USART_HOST_PARITY,
 848:ServerLLDN.c  **** 			.stopbits     = USART_HOST_STOP_BITS
 849:ServerLLDN.c  **** 		};
 850:ServerLLDN.c  **** 
 851:ServerLLDN.c  **** 		stdio_serial_init(USART_HOST, &usart_serial_options);
 1783               		.loc 6 851 0
 1784 08bc CE01      		movw r24,r28
 1785 08be 0196      		adiw r24,1
 1786 08c0 BC01      		movw r22,r24
 1787 08c2 80EC      		ldi r24,lo8(-64)
 1788 08c4 90E0      		ldi r25,0
 1789 08c6 0E94 0000 		call stdio_serial_init
 852:ServerLLDN.c  **** 		usart_double_baud_enable(USART_HOST);
 1790               		.loc 6 852 0
 1791 08ca 80EC      		ldi r24,lo8(-64)
 1792 08cc 90E0      		ldi r25,0
 1793 08ce 0E94 0000 		call usart_double_baud_enable
 853:ServerLLDN.c  **** 		usart_set_baudrate_precalculated(USART_HOST, USART_HOST_BAUDRATE, sysclk_get_source_clock_hz());
 1794               		.loc 6 853 0
 1795 08d2 0E94 0000 		call sysclk_get_source_clock_hz
 1796 08d6 DC01      		movw r26,r24
 1797 08d8 CB01      		movw r24,r22
 1798 08da 8C01      		movw r16,r24
 1799 08dc 9D01      		movw r18,r26
 1800 08de 40E0      		ldi r20,0
 1801 08e0 52EC      		ldi r21,lo8(-62)
 1802 08e2 61E0      		ldi r22,lo8(1)
 1803 08e4 70E0      		ldi r23,0
 1804 08e6 80EC      		ldi r24,lo8(-64)
 1805 08e8 90E0      		ldi r25,0
 1806 08ea 0E94 0000 		call usart_set_baudrate_precalculated
 1807               	.L52:
 854:ServerLLDN.c  **** 
 855:ServerLLDN.c  **** 	#endif
 856:ServerLLDN.c  **** 	#endif
 857:ServerLLDN.c  **** 		for(;;)
 858:ServerLLDN.c  **** 		{
 859:ServerLLDN.c  **** 			SYS_TaskHandler();
 1808               		.loc 6 859 0 discriminator 1
 1809 08ee 0E94 0000 		call SYS_TaskHandler
 860:ServerLLDN.c  **** 			APP_TaskHandler();
 1810               		.loc 6 860 0 discriminator 1
 1811 08f2 0E94 0000 		call APP_TaskHandler
 861:ServerLLDN.c  **** 		}
 1812               		.loc 6 861 0 discriminator 1
 1813 08f6 00C0      		rjmp .L52
 1814               		.cfi_endproc
 1815               	.LFE141:
 1817               	.Letext0:
 1818               		.file 7 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\avr8\\avr8-gnu-toolchain\\avr\\in
 1819               		.file 8 "../../../stack/LwMesh/TDMA/nwk/inc/nwkFrame.h"
 1820               		.file 9 "../../../stack/LwMesh/TDMA/nwk/inc/nwkRx.h"
 1821               		.file 10 "../../../stack/LwMesh/TDMA/nwk/inc/nwkDataReq.h"
 1822               		.file 11 "lldn.h"
 1823               		.file 12 "../../../platform/mega_rf/drivers/sleep/sleep.h"
 1824               		.file 13 "../../../platform/mega_rf/utils/status_codes.h"
 1825               		.file 14 "config/config.h"
 1826               		.file 15 "../../../platform/common/services/sleepmgr/mega_rf/sleepmgr.h"
DEFINED SYMBOLS
                            *ABS*:00000000 ServerLLDN.c
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:2      *ABS*:0000003e __SP_H__
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:3      *ABS*:0000003d __SP_L__
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:4      *ABS*:0000003f __SREG__
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:5      *ABS*:0000003b __RAMPZ__
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:6      *ABS*:00000000 __tmp_reg__
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:7      *ABS*:00000001 __zero_reg__
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:15     .bss.n:00000000 n
                            *COM*:00000004 tTS
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:20     .text:00000000 sysclk_get_main_hz
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:57     .text:0000001a sysclk_get_source_clock_hz
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:94     .progmem.data.baudctrl_1mhz:00000000 baudctrl_1mhz
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:106    .progmem.data.baudctrl_8mhz:00000000 baudctrl_8mhz
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:118    .progmem.data.baudctrl_16mhz:00000000 baudctrl_16mhz
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:129    .text:00000034 usart_double_baud_enable
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:178    .text:00000062 usart_serial_init
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:273    .text:000000de usart_serial_putchar
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:317    .text:00000106 usart_serial_getchar
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:368    .text:0000013c stdio_serial_init
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:439    .text:0000019e macsc_enable_manual_bts
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:493    .bss.appState:00000000 appState
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:498    .bss.msgReq:00000000 msgReq
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:503    .bss.PanId:00000000 PanId
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:511    .text:000001d2 appSendData
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:573    .data.payloadSize:00000000 payloadSize
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:579    .data.assTimeSlot:00000000 assTimeSlot
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:584    .bss.rec_beacon:00000000 rec_beacon
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:589    .data.msgDiscResponse:00000000 msgDiscResponse
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:596    .data.msgConfigStatus:00000000 msgConfigStatus
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:606    .data.data_payload:00000000 data_payload
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:611    .bss.ack_received:00000000 ack_received
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:617    .bss.MacLLDNMgmtTS:00000000 MacLLDNMgmtTS
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:623    .bss.associated:00000000 associated
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:630    .text:0000021e send_message_timeHandler
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:674    .text:0000024a start_timer
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:744    .text:00000292 appBeaconInd
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:1130   .text:00000572 appAckInd
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:1246   .text:0000060e appCommandInd
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:1363   .text:000006b8 appPrepareDiscoverResponse
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:1416   .text:000006fa appPrepareConfigurationStatus
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:1469   .text:0000073c appPrepareDataFrame
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:1524   .text:00000784 appInit
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:1588   .text:000007d8 APP_TaskHandler
C:\Users\GUILHE~1\AppData\Local\Temp\ccoF6pQj.s:1721   .text:0000087e main

UNDEFINED SYMBOLS
usart_init_rs232
usart_putchar
usart_getchar
stdio_base
ptr_put
ptr_get
_read
_write
fdevopen
printf
NWK_DataReq
macsc_set_cmp1_int_cb
macsc_enable_cmp_int
macsc_use_cmp
__floatsisf
__addsf3
__divsf3
__fixsfsi
PHY_SetChannel
NWK_SetPanId
PHY_SetTdmaMode
NWK_SetAddr
PHY_SetRxState
NWK_OpenEndpoint
PHY_SetPromiscuousMode
macsc_disable_cmp_int
sysclk_init
board_init
SYS_Init
sm_init
usart_set_baudrate_precalculated
SYS_TaskHandler
__do_copy_data
__do_clear_bss
