Analysis & Synthesis report for LVDS_echo_FPGA1
Fri Jun 22 17:15:04 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 11. State Machine - |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|state_rx
 12. State Machine - |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_rx
 13. State Machine - |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|state_tx
 14. State Machine - |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_tx
 15. State Machine - |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|core_state_mkFSMstate
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Added for RAM Pass-Through Logic
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated
 24. Source assignments for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out
 25. Source assignments for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out1:outclock_ddio
 26. Source assignments for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component
 27. Source assignments for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated
 28. Source assignments for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in
 29. Source assignments for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe
 30. Source assignments for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe
 31. Source assignments for LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 32. Source assignments for LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 33. Source assignments for LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 34. Source assignments for LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 35. Source assignments for LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 36. Source assignments for LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 37. Source assignments for LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 38. Source assignments for LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 39. Source assignments for LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 40. Source assignments for LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 41. Source assignments for LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_nei1:auto_generated
 42. Source assignments for LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux:cmd_demux
 43. Source assignments for LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 44. Source assignments for LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_demux:rsp_demux
 45. Source assignments for LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_demux:rsp_demux_001
 46. Source assignments for LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_demux:rsp_demux_002
 47. Source assignments for LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 48. Source assignments for LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_004
 49. Source assignments for altera_reset_controller:rst_controller
 50. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 51. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 52. Source assignments for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|altsyncram:arr_rtl_0|altsyncram_osg1:auto_generated
 53. Source assignments for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|altsyncram:arr_rtl_0|altsyncram_osg1:auto_generated
 54. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f
 55. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f
 56. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf
 57. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1
 58. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2
 59. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_3
 60. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_4
 61. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_5
 62. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_6
 63. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_7
 64. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf
 65. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1
 66. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2
 67. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_3
 68. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_4
 69. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_5
 70. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_6
 71. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_7
 72. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf
 73. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1
 74. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2
 75. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3
 76. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4
 77. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5
 78. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_6
 79. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_7
 80. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf
 81. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1
 82. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2
 83. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_3
 84. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_4
 85. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_5
 86. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_6
 87. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_7
 88. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 89. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 90. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 91. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 92. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 93. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 94. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 95. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 96. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 97. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 98. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
 99. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
100. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
101. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
102. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
103. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
104. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
105. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
106. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
107. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
108. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
109. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
110. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
111. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
112. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
113. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
114. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
115. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
116. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
117. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
118. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
119. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
120. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0
121. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge
122. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_0
123. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_1
124. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_0
125. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1
126. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:sendFlit
127. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1
128. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge
129. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_0
130. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_1
131. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0
132. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1
133. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit
134. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:core_mergeF_dataQ
135. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0
136. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1
137. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_c2nw
138. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_nw2c_0
139. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ
140. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_0
141. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_1
142. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_2
143. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_3
144. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_4
145. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_0
146. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_1
147. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4
148. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge
149. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_0
150. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_1
151. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_0
152. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1
153. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:sendFlit
154. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4|FIFO2:inout_
155. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4|SyncFIFO:outin_
156. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1
157. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component
158. Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component
159. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo
160. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo
161. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a
162. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
163. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b
164. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
165. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
166. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram
167. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
168. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
169. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
170. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
171. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
172. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_phy
173. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0
174. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
175. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
176. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
177. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
178. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator
179. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clk_counter_component_0_avalon_slave_0_translator
180. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
181. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
182. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
183. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
184. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
185. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
186. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
187. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lvds_echo_fpga1_component_0_avalon_slave_0_agent
188. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lvds_echo_fpga1_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
189. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo
190. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clk_counter_component_0_avalon_slave_0_agent
191. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clk_counter_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
192. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo
193. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
194. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
195. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
196. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
197. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
198. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
199. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router:router|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_default_decode:the_default_decode
200. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001:router_001|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
201. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002:router_002|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
202. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002:router_003|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
203. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002:router_004|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
204. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005:router_005|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode
205. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005:router_006|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode
206. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
207. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
208. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb
209. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
210. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
211. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
212. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
213. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
214. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
215. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
216. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
217. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
218. Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
219. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
220. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
221. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
222. Parameter Settings for Inferred Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|altsyncram:arr_rtl_0
223. Parameter Settings for Inferred Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|altsyncram:arr_rtl_0
224. scfifo Parameter Settings by Entity Instance
225. altsyncram Parameter Settings by Entity Instance
226. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
227. Port Connectivity Checks: "altera_reset_controller:rst_controller"
228. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
229. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
230. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
231. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005:router_005|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode"
232. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002:router_002|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode"
233. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001:router_001|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
234. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router:router|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_default_decode:the_default_decode"
235. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
236. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
237. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
238. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
239. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo"
240. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clk_counter_component_0_avalon_slave_0_agent"
241. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo"
242. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lvds_echo_fpga1_component_0_avalon_slave_0_agent"
243. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
244. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
245. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
246. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
247. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
248. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
249. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clk_counter_component_0_avalon_slave_0_translator"
250. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator"
251. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
252. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
253. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
254. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0"
255. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_phy"
256. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
257. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
258. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_pib"
259. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
260. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
261. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_itrace"
262. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk"
263. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk"
264. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug"
265. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci"
266. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_test_bench:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_test_bench"
267. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0"
268. Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0"
269. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4|FIFO2:inout_"
270. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4"
271. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:sendFlit"
272. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1"
273. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_0"
274. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_1"
275. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_0"
276. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge"
277. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4"
278. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_1"
279. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_0"
280. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_4"
281. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_3"
282. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_2"
283. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_1"
284. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_0"
285. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ"
286. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_nw2c_0"
287. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_c2nw"
288. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1"
289. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0"
290. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:core_mergeF_dataQ"
291. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit"
292. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1"
293. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0"
294. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_1"
295. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_0"
296. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge"
297. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"
298. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:sendFlit"
299. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1"
300. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_0"
301. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_1"
302. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_0"
303. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge"
304. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0"
305. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3"
306. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2"
307. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1"
308. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_119"
309. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_127"
310. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_104"
311. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_126"
312. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_89"
313. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_125"
314. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_74"
315. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_124"
316. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_44"
317. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_122"
318. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_59"
319. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_123"
320. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_29"
321. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_121"
322. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_14"
323. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_120"
324. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_119"
325. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_127"
326. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_104"
327. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_126"
328. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_89"
329. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_125"
330. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_74"
331. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_124"
332. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_59"
333. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_123"
334. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_44"
335. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_122"
336. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_29"
337. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_121"
338. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_14"
339. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_120"
340. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc"
341. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_7"
342. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_6"
343. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_5"
344. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_4"
345. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_3"
346. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2"
347. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1"
348. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs"
349. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"
350. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_7"
351. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_6"
352. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_5"
353. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_4"
354. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_3"
355. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2"
356. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1"
357. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"
358. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_7"
359. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_6"
360. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5"
361. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4"
362. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3"
363. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2"
364. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1"
365. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"
366. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_7"
367. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_6"
368. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_5"
369. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_4"
370. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_3"
371. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2"
372. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1"
373. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"
374. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_7"
375. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_6"
376. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_5"
377. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_4"
378. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_3"
379. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2"
380. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1"
381. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"
382. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc"
383. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f"
384. Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f"
385. Post-Synthesis Netlist Statistics for Top Partition
386. Elapsed Time Per Partition
387. Analysis & Synthesis Messages
388. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 22 17:15:04 2018       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; LVDS_echo_FPGA1                             ;
; Top-level Entity Name              ; LVDS_echo_FPGA1_qsys                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 10,348                                      ;
;     Total combinational functions  ; 6,968                                       ;
;     Dedicated logic registers      ; 5,762                                       ;
; Total registers                    ; 5768                                        ;
; Total pins                         ; 19                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 277,440                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+----------------------+--------------------+
; Option                                                                     ; Setting              ; Default Value      ;
+----------------------------------------------------------------------------+----------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6         ;                    ;
; Top-level entity name                                                      ; LVDS_echo_FPGA1_qsys ; LVDS_echo_FPGA1    ;
; Family name                                                                ; Cyclone IV E         ; Cyclone V          ;
; Use smart compilation                                                      ; Off                  ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                 ;
; Enable compact report table                                                ; Off                  ; Off                ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                ;
; Preserve fewer node names                                                  ; On                   ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                  ; Off                ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                 ; Auto               ;
; Safe State Machine                                                         ; Off                  ; Off                ;
; Extract Verilog State Machines                                             ; On                   ; On                 ;
; Extract VHDL State Machines                                                ; On                   ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                 ;
; Parallel Synthesis                                                         ; On                   ; On                 ;
; DSP Block Balancing                                                        ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                                         ; On                   ; On                 ;
; Power-Up Don't Care                                                        ; On                   ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                ;
; Remove Duplicate Registers                                                 ; On                   ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                ;
; Ignore SOFT Buffers                                                        ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                ;
; Optimization Technique                                                     ; Balanced             ; Balanced           ;
; Carry Chain Length                                                         ; 70                   ; 70                 ;
; Auto Carry Chains                                                          ; On                   ; On                 ;
; Auto Open-Drain Pins                                                       ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                ;
; Auto ROM Replacement                                                       ; On                   ; On                 ;
; Auto RAM Replacement                                                       ; On                   ; On                 ;
; Auto DSP Block Replacement                                                 ; On                   ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                   ; On                 ;
; Strict RAM Replacement                                                     ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                          ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                ;
; Auto RAM Block Balancing                                                   ; On                   ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                ;
; Auto Resource Sharing                                                      ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                ;
; Timing-Driven Synthesis                                                    ; On                   ; On                 ;
; Report Parameter Settings                                                  ; On                   ; On                 ;
; Report Source Assignments                                                  ; On                   ; On                 ;
; Report Connectivity Checks                                                 ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation ;
; HDL message level                                                          ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                ;
; Clock MUX Protection                                                       ; On                   ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                ;
; Block Design Naming                                                        ; Auto                 ; Auto               ;
; SDC constraint protection                                                  ; Off                  ; Off                ;
; Synthesis Effort                                                           ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                 ;
; Synthesis Seed                                                             ; 1                    ; 1                  ;
+----------------------------------------------------------------------------+----------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                           ; Library     ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; clk_counter.v                                                                                                         ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/clk_counter.v                                                                                                         ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v                                                                 ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_onchip_memory2_0.v                                     ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_onchip_memory2_0.hex                                   ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_test_bench.v                          ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck.v                     ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v                                     ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0.v                                         ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001.sv                       ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux.sv                           ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_demux.sv                         ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005.sv                        ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002.sv                        ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001.sv                        ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router.sv                            ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003.sv                       ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux.sv                           ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001.sv                     ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux.sv                         ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter.v                  ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v                                    ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_jtag_uart_0.v                                          ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_irq_mapper.sv                                          ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_reset_synchronizer.v                                                 ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_reset_synchronizer.v                                                 ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_reset_controller.v                                                   ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_reset_controller.v                                                   ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_slave_translator.sv                                           ; yes             ; User SystemVerilog HDL File                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_slave_translator.sv                                           ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_slave_agent.sv                                                ; yes             ; User SystemVerilog HDL File                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_slave_agent.sv                                                ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_master_translator.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_master_translator.sv                                          ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_master_agent.sv                                               ; yes             ; User SystemVerilog HDL File                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_master_agent.sv                                               ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                         ; yes             ; User SystemVerilog HDL File                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                         ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_arbitrator.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_arbitrator.sv                                                 ;             ;
; LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_avalon_sc_fifo.v                                                     ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_avalon_sc_fifo.v                                                     ;             ;
; src_files_2/tx.v                                                                                                      ; yes             ; User Wizard-Generated File                   ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/tx.v                                                                                                      ;             ;
; src_files_2/SyncFIFO1.v                                                                                               ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/SyncFIFO1.v                                                                                               ;             ;
; src_files_2/SyncFIFO.v                                                                                                ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/SyncFIFO.v                                                                                                ;             ;
; src_files_2/SizedFIFO.v                                                                                               ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/SizedFIFO.v                                                                                               ;             ;
; src_files_2/rx.v                                                                                                      ; yes             ; User Wizard-Generated File                   ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/rx.v                                                                                                      ;             ;
; src_files_2/RegFileLoadSyn.v                                                                                          ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFileLoadSyn.v                                                                                          ;             ;
; src_files_2/RegFile_1port.v                                                                                           ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFile_1port.v                                                                                           ;             ;
; src_files_2/module_outport_encoder.v                                                                                  ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/module_outport_encoder.v                                                                                  ;             ;
; src_files_2/module_gen_grant_carry.v                                                                                  ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/module_gen_grant_carry.v                                                                                  ;             ;
; src_files_2/mkTop_fpga1.v                                                                                             ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkTop_fpga1.v                                                                                             ;             ;
; src_files_2/mkSepRouterAllocator.v                                                                                    ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkSepRouterAllocator.v                                                                                    ;             ;
; src_files_2/mkRouterOutputArbitersRoundRobin.v                                                                        ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkRouterOutputArbitersRoundRobin.v                                                                        ;             ;
; src_files_2/mkRouterInputArbitersRoundRobin.v                                                                         ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkRouterInputArbitersRoundRobin.v                                                                         ;             ;
; src_files_2/mkOutPortFIFO.v                                                                                           ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkOutPortFIFO.v                                                                                           ;             ;
; src_files_2/mkNodeTask_host.v                                                                                         ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_host.v                                                                                         ;             ;
; src_files_2/mkNodeTask_fpga1_4.v                                                                                      ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_fpga1_4.v                                                                                      ;             ;
; src_files_2/mkNodeTask_echo1.v                                                                                        ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v                                                                                        ;             ;
; src_files_2/mkNetworkSimple1.v                                                                                        ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNetworkSimple1.v                                                                                        ;             ;
; src_files_2/mkIQRouterCoreSimple.v                                                                                    ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v                                                                                    ;             ;
; src_files_2/mkInterFPGA_LVDS.v                                                                                        ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkInterFPGA_LVDS.v                                                                                        ;             ;
; src_files_2/mkInputQueue.v                                                                                            ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkInputQueue.v                                                                                            ;             ;
; src_files_2/mkCnctBridge.v                                                                                            ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkCnctBridge.v                                                                                            ;             ;
; src_files_2/LVDS_fpga.v                                                                                               ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/LVDS_fpga.v                                                                                               ;             ;
; src_files_2/FPGA1_TopNiosInterface.v                                                                                  ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/FPGA1_TopNiosInterface.v                                                                                  ;             ;
; src_files_2/FIFO2.v                                                                                                   ; yes             ; User Verilog HDL File                        ; /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/FIFO2.v                                                                                                   ;             ;
; altlvds_tx.tdf                                                                                                        ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_tx.tdf                                                                            ;             ;
; aglobal160.inc                                                                                                        ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                            ;             ;
; stratix_pll.inc                                                                                                       ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                           ;             ;
; stratix_lvds_transmitter.inc                                                                                          ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/stratix_lvds_transmitter.inc                                                              ;             ;
; stratixii_lvds_transmitter.inc                                                                                        ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_lvds_transmitter.inc                                                            ;             ;
; stratixgx_lvds_transmitter.inc                                                                                        ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/stratixgx_lvds_transmitter.inc                                                            ;             ;
; stratixgx_pll.inc                                                                                                     ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/stratixgx_pll.inc                                                                         ;             ;
; stratixii_clkctrl.inc                                                                                                 ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_clkctrl.inc                                                                     ;             ;
; altddio_out.inc                                                                                                       ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altddio_out.inc                                                                           ;             ;
; db/tx_lvds_tx.v                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/db/tx_lvds_tx.v                                                                                                       ;             ;
; altlvds_rx.tdf                                                                                                        ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf                                                                            ;             ;
; stratix_lvds_receiver.inc                                                                                             ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/stratix_lvds_receiver.inc                                                                 ;             ;
; stratixgx_lvds_receiver.inc                                                                                           ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/stratixgx_lvds_receiver.inc                                                               ;             ;
; stratixii_lvds_receiver.inc                                                                                           ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_lvds_receiver.inc                                                               ;             ;
; altddio_in.inc                                                                                                        ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altddio_in.inc                                                                            ;             ;
; db/rx_lvds_rx.v                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/db/rx_lvds_rx.v                                                                                                       ;             ;
; scfifo.tdf                                                                                                            ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                ;             ;
; a_regfifo.inc                                                                                                         ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                             ;             ;
; a_dpfifo.inc                                                                                                          ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                              ;             ;
; a_i2fifo.inc                                                                                                          ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                              ;             ;
; a_fffifo.inc                                                                                                          ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                              ;             ;
; a_f2fifo.inc                                                                                                          ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                              ;             ;
; db/scfifo_jr21.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/db/scfifo_jr21.tdf                                                                                                    ;             ;
; db/a_dpfifo_l011.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/db/a_dpfifo_l011.tdf                                                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/db/a_fefifo_7cf.tdf                                                                                                   ;             ;
; db/cntr_do7.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/db/cntr_do7.tdf                                                                                                       ;             ;
; db/altsyncram_nio1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/db/altsyncram_nio1.tdf                                                                                                ;             ;
; db/cntr_1ob.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/db/cntr_1ob.tdf                                                                                                       ;             ;
; alt_jtag_atlantic.v                                                                                                   ; yes             ; Encrypted Megafunction                       ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                       ;             ;
; altera_sld_agent_endpoint.vhd                                                                                         ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                             ;             ;
; altera_fabric_endpoint.vhd                                                                                            ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                ;             ;
; altsyncram.tdf                                                                                                        ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                            ;             ;
; stratix_ram_block.inc                                                                                                 ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                     ;             ;
; lpm_mux.inc                                                                                                           ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                               ;             ;
; lpm_decode.inc                                                                                                        ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                            ;             ;
; a_rdenreg.inc                                                                                                         ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                             ;             ;
; altrom.inc                                                                                                            ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                                                ;             ;
; altram.inc                                                                                                            ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                                                ;             ;
; altdpram.inc                                                                                                          ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                                              ;             ;
; db/altsyncram_6mc1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/db/altsyncram_6mc1.tdf                                                                                                ;             ;
; altera_std_synchronizer.v                                                                                             ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                 ;             ;
; db/altsyncram_ac71.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/db/altsyncram_ac71.tdf                                                                                                ;             ;
; sld_virtual_jtag_basic.v                                                                                              ; yes             ; Megafunction                                 ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                     ; yes             ; Encrypted Megafunction                       ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                         ;             ;
; db/altsyncram_nei1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/db/altsyncram_nei1.tdf                                                                                                ;             ;
; sld_hub.vhd                                                                                                           ; yes             ; Encrypted Megafunction                       ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                               ; altera_sld  ;
; db/ip/slda55ad5db/alt_sld_fab.v                                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/mohil/LVDS/LVDS_echo_FPGA1/db/ip/slda55ad5db/alt_sld_fab.v                                                                                       ; alt_sld_fab ;
; db/ip/slda55ad5db/submodules/alt_sld_fab_alt_sld_fab.v                                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/mohil/LVDS/LVDS_echo_FPGA1/db/ip/slda55ad5db/submodules/alt_sld_fab_alt_sld_fab.v                                                                ; alt_sld_fab ;
; db/ip/slda55ad5db/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mohil/LVDS/LVDS_echo_FPGA1/db/ip/slda55ad5db/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                         ; alt_sld_fab ;
; db/ip/slda55ad5db/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/mohil/LVDS/LVDS_echo_FPGA1/db/ip/slda55ad5db/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                      ; alt_sld_fab ;
; db/ip/slda55ad5db/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                    ; yes             ; Encrypted Auto-Found VHDL File               ; /home/mohil/LVDS/LVDS_echo_FPGA1/db/ip/slda55ad5db/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                    ; alt_sld_fab ;
; db/ip/slda55ad5db/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/mohil/LVDS/LVDS_echo_FPGA1/db/ip/slda55ad5db/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                      ; yes             ; Encrypted Megafunction                       ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                          ;             ;
; sld_rom_sr.vhd                                                                                                        ; yes             ; Encrypted Megafunction                       ; /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                            ;             ;
; db/altsyncram_osg1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/mohil/LVDS/LVDS_echo_FPGA1/db/altsyncram_osg1.tdf                                                                                                ;             ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 10,348        ;
;                                             ;               ;
; Total combinational functions               ; 6968          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 4563          ;
;     -- 3 input functions                    ; 1714          ;
;     -- <=2 input functions                  ; 691           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 6763          ;
;     -- arithmetic mode                      ; 205           ;
;                                             ;               ;
; Total registers                             ; 5768          ;
;     -- Dedicated logic registers            ; 5762          ;
;     -- I/O registers                        ; 12            ;
;                                             ;               ;
; I/O pins                                    ; 19            ;
; Total memory bits                           ; 277440        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Total PLLs                                  ; 2             ;
;     -- PLLs                                 ; 2             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 5383          ;
; Total fan-out                               ; 45053         ;
; Average fan-out                             ; 3.47          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+
; |LVDS_echo_FPGA1_qsys                                                                                                                   ; 6968 (1)          ; 5762 (0)     ; 277440      ; 0            ; 0       ; 0         ; 19   ; 0            ; |LVDS_echo_FPGA1_qsys                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LVDS_echo_FPGA1_qsys                                         ; work         ;
;    |FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|                                                                                 ; 5412 (35)         ; 4786 (0)     ; 4032        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FPGA1_TopNiosInterface                                       ; work         ;
;       |LVDS_fpga:fpga1|                                                                                                                 ; 172 (147)         ; 186 (113)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1                                                                                                                                                                                                                                                                                                                                                                                                                              ; LVDS_fpga                                                    ; work         ;
;          |rx:rx1|                                                                                                                       ; 9 (0)             ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1                                                                                                                                                                                                                                                                                                                                                                                                                       ; rx                                                           ; work         ;
;             |altlvds_rx:ALTLVDS_RX_component|                                                                                           ; 9 (0)             ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component                                                                                                                                                                                                                                                                                                                                                                                       ; altlvds_rx                                                   ; work         ;
;                |rx_lvds_rx:auto_generated|                                                                                              ; 9 (5)             ; 40 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated                                                                                                                                                                                                                                                                                                                                                             ; rx_lvds_rx                                                   ; work         ;
;                   |rx_cntr:bitslip_cntr|                                                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr                                                                                                                                                                                                                                                                                                                                        ; rx_cntr                                                      ; work         ;
;                   |rx_dffpipe:h_dffpipe|                                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe                                                                                                                                                                                                                                                                                                                                        ; rx_dffpipe                                                   ; work         ;
;                   |rx_dffpipe:l_dffpipe|                                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe                                                                                                                                                                                                                                                                                                                                        ; rx_dffpipe                                                   ; work         ;
;                   |rx_lvds_ddio_in:ddio_in|                                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in                                                                                                                                                                                                                                                                                                                                     ; rx_lvds_ddio_in                                              ; work         ;
;                   |rx_mux:h_mux11a|                                                                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_mux:h_mux11a                                                                                                                                                                                                                                                                                                                                             ; rx_mux                                                       ; work         ;
;                   |rx_mux:l_mux6a|                                                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_mux:l_mux6a                                                                                                                                                                                                                                                                                                                                              ; rx_mux                                                       ; work         ;
;          |tx:tx1|                                                                                                                       ; 16 (0)            ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1                                                                                                                                                                                                                                                                                                                                                                                                                       ; tx                                                           ; work         ;
;             |altlvds_tx:ALTLVDS_TX_component|                                                                                           ; 16 (0)            ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component                                                                                                                                                                                                                                                                                                                                                                                       ; altlvds_tx                                                   ; work         ;
;                |tx_lvds_tx:auto_generated|                                                                                              ; 16 (4)            ; 33 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated                                                                                                                                                                                                                                                                                                                                                             ; tx_lvds_tx                                                   ; work         ;
;                   |tx_cntr:cntr13|                                                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13                                                                                                                                                                                                                                                                                                                                              ; tx_cntr                                                      ; work         ;
;                   |tx_cntr:cntr2|                                                                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2                                                                                                                                                                                                                                                                                                                                               ; tx_cntr                                                      ; work         ;
;                   |tx_ddio_out1:outclock_ddio|                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out1:outclock_ddio                                                                                                                                                                                                                                                                                                                                  ; tx_ddio_out1                                                 ; work         ;
;                   |tx_ddio_out:ddio_out|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out                                                                                                                                                                                                                                                                                                                                        ; tx_ddio_out                                                  ; work         ;
;                   |tx_shift_reg1:shift_reg23|                                                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23                                                                                                                                                                                                                                                                                                                                   ; tx_shift_reg1                                                ; work         ;
;                   |tx_shift_reg1:shift_reg24|                                                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24                                                                                                                                                                                                                                                                                                                                   ; tx_shift_reg1                                                ; work         ;
;                   |tx_shift_reg1:shift_reg25|                                                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25                                                                                                                                                                                                                                                                                                                                   ; tx_shift_reg1                                                ; work         ;
;                   |tx_shift_reg1:shift_reg26|                                                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26                                                                                                                                                                                                                                                                                                                                   ; tx_shift_reg1                                                ; work         ;
;                   |tx_shift_reg:outclk_shift|                                                                                           ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift                                                                                                                                                                                                                                                                                                                                   ; tx_shift_reg                                                 ; work         ;
;       |mkTop_fpga1:T1|                                                                                                                  ; 5205 (0)          ; 4600 (0)     ; 4032        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1                                                                                                                                                                                                                                                                                                                                                                                                                               ; mkTop_fpga1                                                  ; work         ;
;          |SizedFIFO:flitsr_port_in_0_f|                                                                                                 ; 93 (93)           ; 92 (92)      ; 2016        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f                                                                                                                                                                                                                                                                                                                                                                                                  ; SizedFIFO                                                    ; work         ;
;             |altsyncram:arr_rtl_0|                                                                                                      ; 0 (0)             ; 0 (0)        ; 2016        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|altsyncram:arr_rtl_0                                                                                                                                                                                                                                                                                                                                                                             ; altsyncram                                                   ; work         ;
;                |altsyncram_osg1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 2016        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|altsyncram:arr_rtl_0|altsyncram_osg1:auto_generated                                                                                                                                                                                                                                                                                                                                              ; altsyncram_osg1                                              ; work         ;
;          |SizedFIFO:flitsr_port_out_0_f|                                                                                                ; 92 (92)           ; 92 (92)      ; 2016        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f                                                                                                                                                                                                                                                                                                                                                                                                 ; SizedFIFO                                                    ; work         ;
;             |altsyncram:arr_rtl_0|                                                                                                      ; 0 (0)             ; 0 (0)        ; 2016        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|altsyncram:arr_rtl_0                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram                                                   ; work         ;
;                |altsyncram_osg1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 2016        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|altsyncram:arr_rtl_0|altsyncram_osg1:auto_generated                                                                                                                                                                                                                                                                                                                                             ; altsyncram_osg1                                              ; work         ;
;          |mkInterFPGA_LVDS:xfpga4|                                                                                                      ; 261 (0)           ; 390 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4                                                                                                                                                                                                                                                                                                                                                                                                       ; mkInterFPGA_LVDS                                             ; work         ;
;             |FIFO2:inout_|                                                                                                              ; 69 (69)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4|FIFO2:inout_                                                                                                                                                                                                                                                                                                                                                                                          ; FIFO2                                                        ; work         ;
;             |SyncFIFO:outin_|                                                                                                           ; 192 (192)         ; 324 (324)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4|SyncFIFO:outin_                                                                                                                                                                                                                                                                                                                                                                                       ; SyncFIFO                                                     ; work         ;
;          |mkNetworkSimple1:noc|                                                                                                         ; 3278 (0)          ; 2976 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc                                                                                                                                                                                                                                                                                                                                                                                                          ; mkNetworkSimple1                                             ; work         ;
;             |RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1|                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1                                                                                                                                                                                                                                                                                                                                          ; RegFileLoadSyn                                               ; work         ;
;             |RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2|                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2                                                                                                                                                                                                                                                                                                                                          ; RegFileLoadSyn                                               ; work         ;
;             |RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1|                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1                                                                                                                                                                                                                                                                                                                                          ; RegFileLoadSyn                                               ; work         ;
;             |RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2|                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2                                                                                                                                                                                                                                                                                                                                          ; RegFileLoadSyn                                               ; work         ;
;             |RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1|                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1                                                                                                                                                                                                                                                                                                                                          ; RegFileLoadSyn                                               ; work         ;
;             |RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2|                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2                                                                                                                                                                                                                                                                                                                                          ; RegFileLoadSyn                                               ; work         ;
;             |RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3|                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3                                                                                                                                                                                                                                                                                                                                          ; RegFileLoadSyn                                               ; work         ;
;             |RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1|                                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1                                                                                                                                                                                                                                                                                                                                            ; RegFileLoadSyn                                               ; work         ;
;             |RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2|                                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2                                                                                                                                                                                                                                                                                                                                            ; RegFileLoadSyn                                               ; work         ;
;             |RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf                                                                                                                                                                                                                                                                                                                                              ; RegFileLoadSyn                                               ; work         ;
;             |mkIQRouterCoreSimple:net_routers_router_core_1|                                                                            ; 812 (197)         ; 776 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1                                                                                                                                                                                                                                                                                                                                                           ; mkIQRouterCoreSimple                                         ; work         ;
;                |mkInputQueue:flitBuffers_1|                                                                                             ; 171 (16)          ; 256 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1                                                                                                                                                                                                                                                                                                                                ; mkInputQueue                                                 ; work         ;
;                   |RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|                                                                         ; 155 (155)         ; 248 (248)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem                                                                                                                                                                                                                                                                                    ; RegFile_1port                                                ; work         ;
;                |mkInputQueue:flitBuffers_2|                                                                                             ; 175 (16)          ; 256 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2                                                                                                                                                                                                                                                                                                                                ; mkInputQueue                                                 ; work         ;
;                   |RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|                                                                         ; 159 (159)         ; 248 (248)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem                                                                                                                                                                                                                                                                                    ; RegFile_1port                                                ; work         ;
;                |mkInputQueue:flitBuffers|                                                                                               ; 154 (16)          ; 216 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers                                                                                                                                                                                                                                                                                                                                  ; mkInputQueue                                                 ; work         ;
;                   |RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|                                                                         ; 138 (138)         ; 208 (208)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem                                                                                                                                                                                                                                                                                      ; RegFile_1port                                                ; work         ;
;                |mkOutPortFIFO:outPortFIFOs_1|                                                                                           ; 28 (28)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1                                                                                                                                                                                                                                                                                                                              ; mkOutPortFIFO                                                ; work         ;
;                |mkOutPortFIFO:outPortFIFOs_2|                                                                                           ; 24 (24)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2                                                                                                                                                                                                                                                                                                                              ; mkOutPortFIFO                                                ; work         ;
;                |mkOutPortFIFO:outPortFIFOs|                                                                                             ; 21 (21)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs                                                                                                                                                                                                                                                                                                                                ; mkOutPortFIFO                                                ; work         ;
;                |mkSepRouterAllocator:routerAlloc|                                                                                       ; 39 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc                                                                                                                                                                                                                                                                                                                          ; mkSepRouterAllocator                                         ; work         ;
;                   |mkRouterInputArbitersRoundRobin:inputArbs|                                                                           ; 23 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs                                                                                                                                                                                                                                                                                ; mkRouterInputArbitersRoundRobin                              ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_22|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_22                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_37|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_37                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                   |mkRouterOutputArbitersRoundRobin:outputArbs|                                                                         ; 16 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs                                                                                                                                                                                                                                                                              ; mkRouterOutputArbitersRoundRobin                             ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_22|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_22                                                                                                                                                                                                                           ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_7|                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_7                                                                                                                                                                                                                            ; module_gen_grant_carry                                       ; work         ;
;                |module_outport_encoder:instance_outport_encoder_0|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_0                                                                                                                                                                                                                                                                                                         ; module_outport_encoder                                       ; work         ;
;                |module_outport_encoder:instance_outport_encoder_1|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_1                                                                                                                                                                                                                                                                                                         ; module_outport_encoder                                       ; work         ;
;                |module_outport_encoder:instance_outport_encoder_2|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_2                                                                                                                                                                                                                                                                                                         ; module_outport_encoder                                       ; work         ;
;             |mkIQRouterCoreSimple:net_routers_router_core_2|                                                                            ; 499 (104)         ; 544 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2                                                                                                                                                                                                                                                                                                                                                           ; mkIQRouterCoreSimple                                         ; work         ;
;                |mkInputQueue:flitBuffers_1|                                                                                             ; 148 (16)          ; 256 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1                                                                                                                                                                                                                                                                                                                                ; mkInputQueue                                                 ; work         ;
;                   |RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|                                                                         ; 132 (132)         ; 248 (248)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem                                                                                                                                                                                                                                                                                    ; RegFile_1port                                                ; work         ;
;                |mkInputQueue:flitBuffers_2|                                                                                             ; 178 (16)          ; 256 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2                                                                                                                                                                                                                                                                                                                                ; mkInputQueue                                                 ; work         ;
;                   |RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|                                                                         ; 162 (162)         ; 248 (248)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem                                                                                                                                                                                                                                                                                    ; RegFile_1port                                                ; work         ;
;                |mkOutPortFIFO:outPortFIFOs_1|                                                                                           ; 26 (26)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1                                                                                                                                                                                                                                                                                                                              ; mkOutPortFIFO                                                ; work         ;
;                |mkOutPortFIFO:outPortFIFOs_2|                                                                                           ; 28 (28)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2                                                                                                                                                                                                                                                                                                                              ; mkOutPortFIFO                                                ; work         ;
;                |mkSepRouterAllocator:routerAlloc|                                                                                       ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc                                                                                                                                                                                                                                                                                                                          ; mkSepRouterAllocator                                         ; work         ;
;                   |mkRouterInputArbitersRoundRobin:inputArbs|                                                                           ; 6 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs                                                                                                                                                                                                                                                                                ; mkRouterInputArbitersRoundRobin                              ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_22|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_22                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_37|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_37                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                   |mkRouterOutputArbitersRoundRobin:outputArbs|                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs                                                                                                                                                                                                                                                                              ; mkRouterOutputArbitersRoundRobin                             ; work         ;
;                |module_outport_encoder:instance_outport_encoder_0|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_0                                                                                                                                                                                                                                                                                                         ; module_outport_encoder                                       ; work         ;
;                |module_outport_encoder:instance_outport_encoder_2|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_2                                                                                                                                                                                                                                                                                                         ; module_outport_encoder                                       ; work         ;
;             |mkIQRouterCoreSimple:net_routers_router_core_3|                                                                            ; 1085 (255)        ; 840 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3                                                                                                                                                                                                                                                                                                                                                           ; mkIQRouterCoreSimple                                         ; work         ;
;                |mkInputQueue:flitBuffers_1|                                                                                             ; 175 (16)          ; 256 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1                                                                                                                                                                                                                                                                                                                                ; mkInputQueue                                                 ; work         ;
;                   |RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|                                                                         ; 159 (159)         ; 248 (248)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem                                                                                                                                                                                                                                                                                    ; RegFile_1port                                                ; work         ;
;                |mkInputQueue:flitBuffers_2|                                                                                             ; 179 (16)          ; 256 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2                                                                                                                                                                                                                                                                                                                                ; mkInputQueue                                                 ; work         ;
;                   |RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|                                                                         ; 163 (163)         ; 248 (248)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem                                                                                                                                                                                                                                                                                    ; RegFile_1port                                                ; work         ;
;                |mkInputQueue:flitBuffers_3|                                                                                             ; 176 (16)          ; 256 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3                                                                                                                                                                                                                                                                                                                                ; mkInputQueue                                                 ; work         ;
;                   |RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|                                                                         ; 160 (160)         ; 248 (248)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem                                                                                                                                                                                                                                                                                    ; RegFile_1port                                                ; work         ;
;                |mkOutPortFIFO:outPortFIFOs_1|                                                                                           ; 34 (34)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_1                                                                                                                                                                                                                                                                                                                              ; mkOutPortFIFO                                                ; work         ;
;                |mkOutPortFIFO:outPortFIFOs_2|                                                                                           ; 34 (34)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_2                                                                                                                                                                                                                                                                                                                              ; mkOutPortFIFO                                                ; work         ;
;                |mkOutPortFIFO:outPortFIFOs_3|                                                                                           ; 34 (34)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_3                                                                                                                                                                                                                                                                                                                              ; mkOutPortFIFO                                                ; work         ;
;                |mkSepRouterAllocator:routerAlloc|                                                                                       ; 170 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc                                                                                                                                                                                                                                                                                                                          ; mkSepRouterAllocator                                         ; work         ;
;                   |mkRouterInputArbitersRoundRobin:inputArbs|                                                                           ; 79 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs                                                                                                                                                                                                                                                                                ; mkRouterInputArbitersRoundRobin                              ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_16|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_16                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_18|                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_18                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_21|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_21                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_22|                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_22                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_24|                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_24                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_26|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_26                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_31|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_31                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_33|                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_33                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_36|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_36                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_37|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_37                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_39|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_39                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_41|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_41                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_46|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_46                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_48|                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_48                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_51|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_51                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_52|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_52                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_54|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_54                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_56|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_56                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                   |mkRouterOutputArbitersRoundRobin:outputArbs|                                                                         ; 91 (55)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs                                                                                                                                                                                                                                                                              ; mkRouterOutputArbitersRoundRobin                             ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_113|                                                              ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_113                                                                                                                                                                                                                          ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_23|                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_23                                                                                                                                                                                                                           ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_38|                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_38                                                                                                                                                                                                                           ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_53|                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_53                                                                                                                                                                                                                           ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_68|                                                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_68                                                                                                                                                                                                                           ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_83|                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_83                                                                                                                                                                                                                           ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_8|                                                                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_8                                                                                                                                                                                                                            ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_98|                                                               ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_98                                                                                                                                                                                                                           ; module_gen_grant_carry                                       ; work         ;
;                |module_outport_encoder:instance_outport_encoder_0|                                                                      ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_0                                                                                                                                                                                                                                                                                                         ; module_outport_encoder                                       ; work         ;
;                |module_outport_encoder:instance_outport_encoder_2|                                                                      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_2                                                                                                                                                                                                                                                                                                         ; module_outport_encoder                                       ; work         ;
;                |module_outport_encoder:instance_outport_encoder_3|                                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_3                                                                                                                                                                                                                                                                                                         ; module_outport_encoder                                       ; work         ;
;             |mkIQRouterCoreSimple:net_routers_router_core|                                                                              ; 869 (209)         ; 816 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core                                                                                                                                                                                                                                                                                                                                                             ; mkIQRouterCoreSimple                                         ; work         ;
;                |mkInputQueue:flitBuffers_1|                                                                                             ; 179 (16)          ; 256 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1                                                                                                                                                                                                                                                                                                                                  ; mkInputQueue                                                 ; work         ;
;                   |RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|                                                                         ; 163 (163)         ; 248 (248)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem                                                                                                                                                                                                                                                                                      ; RegFile_1port                                                ; work         ;
;                |mkInputQueue:flitBuffers_2|                                                                                             ; 179 (16)          ; 256 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2                                                                                                                                                                                                                                                                                                                                  ; mkInputQueue                                                 ; work         ;
;                   |RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|                                                                         ; 163 (163)         ; 248 (248)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem                                                                                                                                                                                                                                                                                      ; RegFile_1port                                                ; work         ;
;                |mkInputQueue:flitBuffers|                                                                                               ; 176 (16)          ; 256 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers                                                                                                                                                                                                                                                                                                                                    ; mkInputQueue                                                 ; work         ;
;                   |RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|                                                                         ; 160 (160)         ; 248 (248)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem                                                                                                                                                                                                                                                                                        ; RegFile_1port                                                ; work         ;
;                |mkOutPortFIFO:outPortFIFOs_1|                                                                                           ; 28 (28)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1                                                                                                                                                                                                                                                                                                                                ; mkOutPortFIFO                                                ; work         ;
;                |mkOutPortFIFO:outPortFIFOs_2|                                                                                           ; 28 (28)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2                                                                                                                                                                                                                                                                                                                                ; mkOutPortFIFO                                                ; work         ;
;                |mkOutPortFIFO:outPortFIFOs|                                                                                             ; 28 (28)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs                                                                                                                                                                                                                                                                                                                                  ; mkOutPortFIFO                                                ; work         ;
;                |mkSepRouterAllocator:routerAlloc|                                                                                       ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc                                                                                                                                                                                                                                                                                                                            ; mkSepRouterAllocator                                         ; work         ;
;                   |mkRouterInputArbitersRoundRobin:inputArbs|                                                                           ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs                                                                                                                                                                                                                                                                                  ; mkRouterInputArbitersRoundRobin                              ; work         ;
;                   |mkRouterOutputArbitersRoundRobin:outputArbs|                                                                         ; 23 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs                                                                                                                                                                                                                                                                                ; mkRouterOutputArbitersRoundRobin                             ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_22|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_22                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_37|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_37                                                                                                                                                                                                                             ; module_gen_grant_carry                                       ; work         ;
;                      |module_gen_grant_carry:instance_gen_grant_carry_7|                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_7                                                                                                                                                                                                                              ; module_gen_grant_carry                                       ; work         ;
;                |module_outport_encoder:instance_outport_encoder_0|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_0                                                                                                                                                                                                                                                                                                           ; module_outport_encoder                                       ; work         ;
;                |module_outport_encoder:instance_outport_encoder_1|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_1                                                                                                                                                                                                                                                                                                           ; module_outport_encoder                                       ; work         ;
;                |module_outport_encoder:instance_outport_encoder_2|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_2                                                                                                                                                                                                                                                                                                           ; module_outport_encoder                                       ; work         ;
;          |mkNodeTask_echo1:nodes_1|                                                                                                     ; 899 (332)         ; 658 (162)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1                                                                                                                                                                                                                                                                                                                                                                                                      ; mkNodeTask_echo1                                             ; work         ;
;             |FIFO2:fromCore_outFifo_0|                                                                                                  ; 59 (59)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0                                                                                                                                                                                                                                                                                                                                                                             ; FIFO2                                                        ; work         ;
;             |FIFO2:pkt_c2nw|                                                                                                            ; 56 (56)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_c2nw                                                                                                                                                                                                                                                                                                                                                                                       ; FIFO2                                                        ; work         ;
;             |FIFO2:pkt_nw2c_0|                                                                                                          ; 55 (55)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_nw2c_0                                                                                                                                                                                                                                                                                                                                                                                     ; FIFO2                                                        ; work         ;
;             |FIFO2:splf_nw2c_0|                                                                                                         ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_0                                                                                                                                                                                                                                                                                                                                                                                    ; FIFO2                                                        ; work         ;
;             |FIFO2:splf_nw2c_1|                                                                                                         ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_1                                                                                                                                                                                                                                                                                                                                                                                    ; FIFO2                                                        ; work         ;
;             |FIFO2:splf_nw2c_2|                                                                                                         ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_2                                                                                                                                                                                                                                                                                                                                                                                    ; FIFO2                                                        ; work         ;
;             |FIFO2:splf_nw2c_3|                                                                                                         ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_3                                                                                                                                                                                                                                                                                                                                                                                    ; FIFO2                                                        ; work         ;
;             |FIFO2:splf_nw2c_4|                                                                                                         ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_4                                                                                                                                                                                                                                                                                                                                                                                    ; FIFO2                                                        ; work         ;
;             |FIFO2:toCore_inFifo_0|                                                                                                     ; 58 (58)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_0                                                                                                                                                                                                                                                                                                                                                                                ; FIFO2                                                        ; work         ;
;             |FIFO2:toCore_inFifo_1|                                                                                                     ; 58 (58)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_1                                                                                                                                                                                                                                                                                                                                                                                ; FIFO2                                                        ; work         ;
;             |mkCnctBridge:bridge|                                                                                                       ; 266 (30)          ; 219 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge                                                                                                                                                                                                                                                                                                                                                                                  ; mkCnctBridge                                                 ; work         ;
;                |FIFO2:flitsFromNw_0|                                                                                                    ; 58 (58)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_0                                                                                                                                                                                                                                                                                                                                                              ; FIFO2                                                        ; work         ;
;                |FIFO2:flitsFromNw_1|                                                                                                    ; 58 (58)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_1                                                                                                                                                                                                                                                                                                                                                              ; FIFO2                                                        ; work         ;
;                |FIFO2:flitsToNw_0|                                                                                                      ; 60 (60)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0                                                                                                                                                                                                                                                                                                                                                                ; FIFO2                                                        ; work         ;
;                |FIFO2:sendFlit|                                                                                                         ; 60 (60)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit                                                                                                                                                                                                                                                                                                                                                                   ; FIFO2                                                        ; work         ;
;          |mkNodeTask_fpga1_4:nodes_4|                                                                                                   ; 307 (0)           ; 196 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4                                                                                                                                                                                                                                                                                                                                                                                                    ; mkNodeTask_fpga1_4                                           ; work         ;
;             |mkCnctBridge:bridge|                                                                                                       ; 307 (66)          ; 196 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge                                                                                                                                                                                                                                                                                                                                                                                ; mkCnctBridge                                                 ; work         ;
;                |FIFO2:flitsFromNw_0|                                                                                                    ; 102 (102)         ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_0                                                                                                                                                                                                                                                                                                                                                            ; FIFO2                                                        ; work         ;
;                |FIFO2:flitsToNw_0|                                                                                                      ; 69 (69)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_0                                                                                                                                                                                                                                                                                                                                                              ; FIFO2                                                        ; work         ;
;                |FIFO2:sendFlit|                                                                                                         ; 70 (70)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:sendFlit                                                                                                                                                                                                                                                                                                                                                                 ; FIFO2                                                        ; work         ;
;          |mkNodeTask_host:nodes_0|                                                                                                      ; 275 (0)           ; 196 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0                                                                                                                                                                                                                                                                                                                                                                                                       ; mkNodeTask_host                                              ; work         ;
;             |mkCnctBridge:bridge|                                                                                                       ; 275 (66)          ; 196 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge                                                                                                                                                                                                                                                                                                                                                                                   ; mkCnctBridge                                                 ; work         ;
;                |FIFO2:flitsFromNw_0|                                                                                                    ; 70 (70)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_0                                                                                                                                                                                                                                                                                                                                                               ; FIFO2                                                        ; work         ;
;                |FIFO2:flitsToNw_0|                                                                                                      ; 69 (69)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_0                                                                                                                                                                                                                                                                                                                                                                 ; FIFO2                                                        ; work         ;
;                |FIFO2:sendFlit|                                                                                                         ; 70 (70)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:sendFlit                                                                                                                                                                                                                                                                                                                                                                    ; FIFO2                                                        ; work         ;
;    |LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|                                                                                       ; 141 (37)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LVDS_echo_FPGA1_qsys_jtag_uart_0                             ; work         ;
;       |LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                                                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r                    ; work         ;
;          |scfifo:rfifo|                                                                                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                               ; scfifo                                                       ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                                                    ; scfifo_jr21                                                  ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                                                               ; a_dpfifo_l011                                                ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                       ; a_fefifo_7cf                                                 ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                                                  ; cntr_do7                                                     ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                                                       ; altsyncram_nio1                                              ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                                         ; cntr_1ob                                                     ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                                               ; cntr_1ob                                                     ; work         ;
;       |LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                                                            ; LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w                    ; work         ;
;          |scfifo:wfifo|                                                                                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                               ; scfifo                                                       ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                                                    ; scfifo_jr21                                                  ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                                                               ; a_dpfifo_l011                                                ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                       ; a_fefifo_7cf                                                 ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                                                  ; cntr_do7                                                     ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                                                       ; altsyncram_nio1                                              ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                                         ; cntr_1ob                                                     ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                                               ; cntr_1ob                                                     ; work         ;
;       |alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|                                                            ; 53 (53)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                               ; alt_jtag_atlantic                                            ; work         ;
;    |LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|                                                                           ; 249 (0)           ; 155 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_mm_interconnect_0                       ; work         ;
;       |LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux:cmd_demux|                                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                             ; LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux             ; work         ;
;       |LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                     ; LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001         ; work         ;
;       |LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                                                                                     ; LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001         ; work         ;
;       |LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_004|                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                                                                                                     ; LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001         ; work         ;
;       |LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                  ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                                                                                                                         ; LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003           ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                     ; work         ;
;       |LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                                                  ; 57 (53)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                                         ; LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003           ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                     ; work         ;
;       |LVDS_echo_FPGA1_qsys_mm_interconnect_0_router:router|                                                                            ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0_router                ; work         ;
;       |LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001:router_001|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                           ; LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001            ; work         ;
;       |LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux:rsp_mux|                                                                          ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                 ; LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux               ; work         ;
;       |LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                  ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                         ; LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001           ; work         ;
;       |altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                        ; work         ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                        ; work         ;
;       |altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|                                                 ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                        ; work         ;
;       |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                               ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                        ; work         ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                        ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                        ; work         ;
;       |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                                   ; work         ;
;       |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                             ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_master_translator                              ; work         ;
;       |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                      ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_translator                              ; work         ;
;       |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                    ; work         ;
;       |altera_merlin_slave_translator:clk_counter_component_0_avalon_slave_0_translator|                                                ; 2 (2)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clk_counter_component_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                               ; work         ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                         ; 10 (10)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                               ; work         ;
;       |altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator|                                            ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                               ; work         ;
;       |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                          ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                               ; work         ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                               ; work         ;
;    |LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|                                                                                     ; 978 (0)           ; 577 (0)      ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LVDS_echo_FPGA1_qsys_nios2_gen2_0                            ; work         ;
;       |LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|                                                                                       ; 978 (688)         ; 577 (308)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                        ; LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu                        ; work         ;
;          |LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|                          ; 290 (35)          ; 269 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                                                    ; LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci              ; work         ;
;             |LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|   ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                                            ; LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper    ; work         ;
;                |LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|  ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk     ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                      ; work         ;
;                |LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|        ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck                                                            ; LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck        ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                      ; work         ;
;                |sld_virtual_jtag_basic:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_phy|                                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_phy                                                                                               ; sld_virtual_jtag_basic                                       ; work         ;
;             |LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|         ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                                  ; LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg       ; work         ;
;             |LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|           ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                                    ; LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break        ; work         ;
;             |LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug|           ; 8 (8)             ; 8 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                                    ; LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug        ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                ; altera_std_synchronizer                                      ; work         ;
;             |LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|                 ; 114 (114)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                                          ; LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem           ; work         ;
;                |LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module   ; work         ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                   ; work         ;
;                      |altsyncram_ac71:auto_generated|                                                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                              ; work         ;
;          |LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a|           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                                                     ; LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                           ; altsyncram                                                   ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                                                            ; altsyncram_6mc1                                              ; work         ;
;          |LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b|           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                                                     ; LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b_module ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                           ; altsyncram                                                   ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                                                            ; altsyncram_6mc1                                              ; work         ;
;    |LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0|                                                                             ; 1 (1)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LVDS_echo_FPGA1_qsys_onchip_memory2_0                        ; work         ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                ; altsyncram                                                   ; work         ;
;          |altsyncram_nei1:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_nei1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram_nei1                                              ; work         ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                                      ; work         ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                    ; work         ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                                    ; work         ;
;    |clk_counter:clk_counter_component_0|                                                                                                ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|clk_counter:clk_counter_component_0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; clk_counter                                                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 148 (1)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub                                                      ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 147 (0)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                ; alt_sld_fab_with_jtag_input                                  ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 147 (0)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                             ; alt_sld_fab                                                  ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 147 (1)           ; 83 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                         ; alt_sld_fab_alt_sld_fab                                      ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 146 (0)           ; 77 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                             ; alt_sld_fab_alt_sld_fab_sldfabric                            ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 146 (104)         ; 77 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                ; sld_jtag_hub                                                 ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                        ; sld_rom_sr                                                   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LVDS_echo_FPGA1_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                      ; sld_shadow_jsm                                               ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------+
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|altsyncram:arr_rtl_0|altsyncram_osg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 63           ; 32           ; 63           ; 32           ; 2016   ; None                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|altsyncram:arr_rtl_0|altsyncram_osg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 63           ; 32           ; 63           ; 32           ; 2016   ; None                                      ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                      ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                      ;
; LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_nei1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; 8192         ; 32           ; --           ; --           ; 262144 ; LVDS_echo_FPGA1_qsys_onchip_memory2_0.hex ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LVDS_echo_FPGA1_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LVDS_echo_FPGA1_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LVDS_echo_FPGA1_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LVDS_echo_FPGA1_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LVDS_echo_FPGA1_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|state_rx ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-----------------+
; Name        ; state_rx.t7 ; state_rx.t6 ; state_rx.t5 ; state_rx.t4 ; state_rx.t3 ; state_rx.t2 ; state_rx.t1     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-----------------+
; state_rx.t1 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0               ;
; state_rx.t2 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1               ;
; state_rx.t3 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1               ;
; state_rx.t4 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1               ;
; state_rx.t5 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1               ;
; state_rx.t6 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1               ;
; state_rx.t7 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1               ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_rx                                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; next_state_rx.t7 ; next_state_rx.t6 ; next_state_rx.t5 ; next_state_rx.t4 ; next_state_rx.t3 ; next_state_rx.t2 ; next_state_rx.t1 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; next_state_rx.t1 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; next_state_rx.t2 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; next_state_rx.t3 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; next_state_rx.t4 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; next_state_rx.t5 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; next_state_rx.t6 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; next_state_rx.t7 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|state_tx ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------------------------+
; Name        ; state_tx.t5 ; state_tx.t4 ; state_tx.t3 ; state_tx.t2 ; state_tx.t1 ; state_tx.t0                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------------------------+
; state_tx.t0 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                             ;
; state_tx.t1 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                             ;
; state_tx.t2 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                             ;
; state_tx.t3 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                             ;
; state_tx.t4 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                             ;
; state_tx.t5 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                             ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_tx             ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; next_state_tx.t5 ; next_state_tx.t4 ; next_state_tx.t3 ; next_state_tx.t2 ; next_state_tx.t1 ; next_state_tx.t0 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; next_state_tx.t0 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; next_state_tx.t1 ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; next_state_tx.t2 ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; next_state_tx.t3 ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; next_state_tx.t4 ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; next_state_tx.t5 ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|core_state_mkFSMstate                                                                                                                                                                       ;
+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+
; Name                       ; core_state_mkFSMstate.1010 ; core_state_mkFSMstate.1000 ; core_state_mkFSMstate.0111 ; core_state_mkFSMstate.0110 ; core_state_mkFSMstate.0101 ; core_state_mkFSMstate.0100 ; core_state_mkFSMstate.0011 ; core_state_mkFSMstate.0010 ; core_state_mkFSMstate.0001 ; core_state_mkFSMstate.0000 ;
+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+
; core_state_mkFSMstate.0000 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ;
; core_state_mkFSMstate.0001 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 1                          ;
; core_state_mkFSMstate.0010 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 1                          ;
; core_state_mkFSMstate.0011 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 1                          ;
; core_state_mkFSMstate.0100 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 1                          ;
; core_state_mkFSMstate.0101 ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ;
; core_state_mkFSMstate.0110 ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ;
; core_state_mkFSMstate.0111 ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ;
; core_state_mkFSMstate.1000 ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ;
; core_state_mkFSMstate.1010 ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ;
+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_h_reg[1]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_l_reg[1]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]                                                                                                                                                                                                                                                                                                                            ; no                                                               ; yes                                        ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]                                                                                                                                                                                                                                                                                                                            ; no                                                               ; yes                                        ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[1]                                                                                                                                                                                                                                                                                                                            ; no                                                               ; yes                                        ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[1]                                                                                                                                                                                                                                                                                                                            ; no                                                               ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0]                                                                                                                                                                                                                                                                                                                          ; no                                                               ; yes                                        ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[1]                                                                                                                                                                                                                                                                                                                          ; no                                                               ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                 ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[2..31]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ipending_reg[2..31]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|pll_lock_sync                                                                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|pll_lock_sync                                                                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[3]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data1_reg[0..31]                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ|data1_reg[0..164]                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_c2nw|data1_reg[4,30..33]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data1_reg[0..31]                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data1_reg[0..31]                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1|full_reg                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1|empty_reg                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1|full_reg                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1|empty_reg                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_tail[0..2]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_tail[0..2]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_tail[0..2]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_tail[0..2]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_tail[0..2]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_tail[0..2]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_tail[0..2]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_tail[0..2]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_tail[0..2]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_tail[0..2]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_tail[0..2]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_7                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_3                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_2                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_1                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_tail[0..2]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_tail[0..2]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_tail[0..2]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_tail[0..2]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_tail[0..2]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_7                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_6                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_5                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_4                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_3                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_2                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7_1                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_7                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_7                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_6                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_5                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_4                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_3                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_2                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6_1                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_6                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_7                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_6                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_5                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_4                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_3                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_2                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5_1                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_5                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_7                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_6                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_5                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_4                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_3                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_2                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4_1                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_4                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_7                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_6                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_5                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_4                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_3                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_2                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3_1                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_3                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_7                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_6                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_5                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_4                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_3                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_2                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2_1                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_2                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_7                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_6                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_5                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_4                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_3                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_2                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1_1                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_1                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_7                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_6                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_5                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_4                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_3                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_2                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0_1                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|as_inputArbGrants_reg_0                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_tail[0..2]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_tail[0..2]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_tail[0..2]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_tail[0..2]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_tail[0..2]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_1[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_2[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_3[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_4[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_5[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_6[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_7[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_1[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_2[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_3[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_4[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_5[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_6[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_7[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_1[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_2[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_3[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_4[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_5[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_6[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_7[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_1[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_2[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_3[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_4[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_5[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_6[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_7[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem[0..2]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_1[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_2[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_3[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_4[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_5[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_6[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_7[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_tails[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_tails[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_tails[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[0..2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_1[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_2[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_3[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_4[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_5[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_6[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_7[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_1[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_2[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_3[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_4[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_5[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_6[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_7[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_1[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_2[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_3[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_4[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_5[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_6[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_7[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_1[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_2[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_3[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_4[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_5[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_6[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_7[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_1[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_2[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_3[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_4[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_5[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_6[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_7[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem[0..2]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_1[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_2[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_3[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_4[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_5[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_6[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_7[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_tails[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_tails[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_tails[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[0..2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_1[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_2[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_3[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_4[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_5[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_6[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_7[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_1[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_2[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_3[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_4[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_5[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_6[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_7[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_1[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_2[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_3[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_4[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_5[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_6[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_7[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_1[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_2[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_3[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_4[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_5[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_6[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_7[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_1[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_2[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_3[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_4[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_5[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_6[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_7[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_tails[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_tails[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_tails[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem[0..2]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_1[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_2[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_3[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_4[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_5[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_6[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem_7[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem[0..2]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_1[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_2[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_3[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_4[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_5[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_6[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_mem_7[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem[0..2]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_1[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_2[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_3[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_4[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_5[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_6[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_7[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem[0..2]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_1[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_2[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_3[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_4[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_5[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_6[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_7[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem[0..2]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_1[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_2[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_3[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_4[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_5[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_6[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_7[0..2]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_tails[0..2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_tails[0..2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_tails[0..2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[0..2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[0..2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                  ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                  ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                  ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                  ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                  ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                  ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                  ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                  ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                  ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                  ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                  ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                  ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                  ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                  ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                  ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                  ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                  ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                  ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                  ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                  ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                  ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                   ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                   ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                   ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                   ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                   ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                   ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                   ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                   ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                   ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                   ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                   ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                   ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                   ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                   ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                   ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                   ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                                                    ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                                    ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                                                                                    ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                                    ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                                                                    ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                                    ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                                                                    ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                                    ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                                                           ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                           ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                                                                           ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                           ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                                                           ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                           ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                                           ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                           ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                                                 ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                                                                 ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                                                             ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                             ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                                             ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                             ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                                                          ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                                          ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                                                                          ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                                          ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[25,29]                                                                                                                                                                                                                                                                                             ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[4,16,19,30]                                                                                                                                                                                                                                                                                           ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[3,15,20]                                                                                                                                                                                                                                                                                           ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[14,29]                                                                                                                                                                                                                                                                                                ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[12,18,21]                                                                                                                                                                                                                                                                                          ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[6,10]                                                                                                                                                                                                                                                                                                 ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[22,30]                                                                                                                                                                                                                                                                                             ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[22]                                                                                                                                                                                                                                                                                                   ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[4]                                                                                                                                                                                                                                                                                                 ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[9,21]                                                                                                                                                                                                                                                                                                 ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[0,24]                                                                                                                                                                                                                                                                                              ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[31]                                                                                                                                                                                                                                                                                                   ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[1]                                                                                                                                                                                                                                                                                                 ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[25]                                                                                                                                                                                                                                                                                                   ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[27]                                                                                                                                                                                                                                                                                                ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[0,7,11,13,18,23,28]                                                                                                                                                                                                                                                                                   ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[13]                                                                                                                                                                                                                                                                                                ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[3]                                                                                                                                                                                                                                                                                                    ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[2,7,16,17,19,23,28,31]                                                                                                                                                                                                                                                                             ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[1,5,8,17,20,24,26,27]                                                                                                                                                                                                                                                                                 ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[10]                                                                                                                                                                                                                                                                                                ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[15]                                                                                                                                                                                                                                                                                                   ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[11,14]                                                                                                                                                                                                                                                                                             ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[2]                                                                                                                                                                                                                                                                                                    ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[5,9]                                                                                                                                                                                                                                                                                               ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[12]                                                                                                                                                                                                                                                                                                   ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[6,8,26]                                                                                                                                                                                                                                                                                            ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe1a                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4|SyncFIFO:outin_|sGEnqPtr1[0]                                                                                                                                                                                                                                                                                                                          ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4|SyncFIFO:outin_|sGEnqPtr[0]                                                                                                                                                                                                                                                                                                                           ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4|SyncFIFO:outin_|dGDeqPtr1[0]                                                                                                                                                                                                                                                                                                                          ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4|SyncFIFO:outin_|dGDeqPtr[0]                                                                                                                                                                                                                                                                                                                           ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_16[16..20]                                                                                                                                                                                                                                                                                                                           ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[12]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_16[21,22]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[11]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_16[23]                                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[3]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_16[24]                                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[10]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_15[0,1]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[9]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_15[2,3]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[8]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_15[4,5]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[7]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_15[6,7]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[6]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_15[8,9]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[5]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_15[10,11]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[4]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_15[12,13]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[3]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_15[14,15]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[2]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_15[16,17]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[1]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_15[18,19]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[0]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_15[20,21]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[24]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_15[22,23]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[23]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_15[24]                                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_14[0]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[22]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_14[1,2]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[21]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_14[3,4]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[20]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_14[5,6]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[19]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_14[7,8]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[18]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_14[9,10]                                                                                                                                                                                                                                                                                                                             ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[17]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_14[11,12]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[16]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_14[13,14]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[15]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_14[15,16]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[14]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_14[17,18]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[13]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_14[19,20]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[12]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_14[21,22]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[11]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_14[23,24]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[10]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_13[0,1]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[9]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_13[2]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_13[3,4]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[7]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_13[5..7]                                                                                                                                                                                                                                                                                                                             ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[6]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_13[8,9]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[5]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_13[10,11]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[1]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[4]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_13[12,13]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[3]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_13[14,15]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[2]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_13[16,17]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[1]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_13[18,19]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[0]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_13[20,21]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[24]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_13[22,23]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[23]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_13[24]                                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_12[0]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[22]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_12[1,2]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[21]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_12[3,4]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[20]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_12[5,6]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[19]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_12[7,8]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[18]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_12[9,10]                                                                                                                                                                                                                                                                                                                             ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[17]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_12[11,12]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[16]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_12[13,15]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[14]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_12[17,19,20]                                                                                                                                                                                                                                                                                                                         ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[12]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_12[21,23]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[10]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_11[0,2]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[8]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_11[4,6]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[6]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_11[8,10]                                                                                                                                                                                                                                                                                                                             ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_6[0..2]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[15]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_9[12]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[15]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[15,17,19,21,23]                                                                                                                                                                                                                                                                                                                    ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[15]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_12[14,16,18]                                                                                                                                                                                                                                                                                                                         ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[15]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[13]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[15]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_12[22]                                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[15]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[11]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[15]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_12[24]                                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[15]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_11[1]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[15]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[9]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[15]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_11[3,5]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[15]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[7]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[15]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_11[7,9]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[15]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[5]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[15]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_11[11]                                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[15]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[13]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[15]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_11[13]                                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[15]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[3]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[15]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_11[12,14]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[2]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_11[16,18]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[0]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_11[20,22]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[23]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_11[24]                                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_10[1,2]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[21]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_10[3,5]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[19]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_10[7,9]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[17]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_10[11,13]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[15]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_10[15,17]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[13]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_10[19,21]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[11]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_10[23]                                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_1[0,1]                                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_9[14]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_1[2,4..6,8]                                                                                                                                                                                                                                                                                                                          ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_9[18]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[5]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_1[9,10,12]                                                                                                                                                                                                                                                                                                                           ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_11[15,17,19,21]                                                                                                                                                                                                                                                                                                                      ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[24]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_11[23]                                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_10[0]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[22]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[11]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_10[4]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[20]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_10[6,8]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[18]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_10[10,12]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[16]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_10[14,16]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[14]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_10[18,20]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[12]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_10[22,24]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[9,10]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[9]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_1[3]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[7,8]                                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_1[7]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[6]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[7]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_1[11]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[4]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_1[13]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_1[14,16]                                                                                                                                                                                                                                                                                                                             ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[3]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[1]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[3]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_1[18,20]                                                                                                                                                                                                                                                                                                                             ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[3]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_6[24]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[3]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_1[22,24]                                                                                                                                                                                                                                                                                                                             ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[3]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_6[3,4,6,8,10,12,14,16,18,20,22]                                                                                                                                                                                                                                                                                                      ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[3]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_1[15,17,19]                                                                                                                                                                                                                                                                                                                          ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[2]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[0]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[2]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_1[21,23]                                                                                                                                                                                                                                                                                                                             ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[2]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_6[17,19,21,23]                                                                                                                                                                                                                                                                                                                       ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[2]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[5]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[2]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_6[7,9,11,13,15]                                                                                                                                                                                                                                                                                                                      ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[2]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_9[10]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[2]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[3]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[2]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_6[5]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[2]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_9[24]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[24]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[1,16,18,20,22]                                                                                                                                                                                                                                                                                                                     ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[24]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[24]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[24]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[6,8,10,12,14]                                                                                                                                                                                                                                                                                                                      ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[24]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[22]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[24]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[4]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[24]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[20]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[24]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[0,2]                                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[24]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[18]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[24]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_9[20]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[24]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[13..15]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[23]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_9[2,3]                                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[23]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[11]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[23]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[14..24]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[23]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_19[0..8]                                                                                                                                                                                                                                                                                                                             ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[23]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[12]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[23]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_19[9]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[23]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[10]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[23]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_9[0]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[23]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_19[10]                                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[23]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[6]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[23]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_19[11,12]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[23]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_9[11,15,19,23]                                                                                                                                                                                                                                                                                                                       ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[23]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_19[13..16]                                                                                                                                                                                                                                                                                                                           ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[23]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[0,2,4,8]                                                                                                                                                                                                                                                                                                                           ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[21]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_9[5,6,9,13,16,17,21]                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[21]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[9]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[21]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_9[4]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[21]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[19]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[21]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[16]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[17]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_9[7,8]                                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[7]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_19[17,18]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[7]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_9[1]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[7]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_19[19..24]                                                                                                                                                                                                                                                                                                                           ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[7]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_18[0,1]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[7]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_9[22]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[7]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_18[2..24]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[7]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_17[0..24]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[7]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_16[0..7]                                                                                                                                                                                                                                                                                                                             ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[7]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[5]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[7]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_16[8..15]                                                                                                                                                                                                                                                                                                                            ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[7]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ|data0_reg[1,2,7..11,13,21,22,26,28,34..36,39,42,43,46,49,51,53,55,58,61,63,71,73..75,79,83,87,91,93,99..101,103,109,111,114,119..123,125,127,137,138,144,145,150,151,156,158,161,162]                                                                                                                                          ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ|data0_reg[0]                                                                                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ|data0_reg[4..6,12,14..20,23..25,27,29..31,33,37,38,40,41,44,45,47,48,50,52,54,56,57,59,60,62,64,66..70,72,76..78,80..82,84..86,88..90,92,94..97,102,104..108,110,112,113,115..118,124,126,128..130,132..136,139..143,146..149,152..155,157,159,160,163]                                                                        ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ|data0_reg[3]                                                                                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ|data0_reg[65]                                                                                                                                                                                                                                                                                                                  ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ|data0_reg[32]                                                                                                                                                                                                                                                                                                                  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_c2nw|data0_reg[30..33]                                                                                                                                                                                                                                                                                                                     ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_c2nw|data0_reg[4]                                                                                                                                                                                                                                                                                                                          ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[1,15]                                                                                                                                                                                                                                                                                                                              ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[2]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_7[24]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[17,23]                                                                                                                                                                                                                                                                                                                             ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_4[4]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_5[3]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[21]                                                                                                                                                                                                                                                                                                                                ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_outvc                                                                                                                                                                                                                                                                                                                                       ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_dstaddr[3]                                                                                                                                                                                                                                                                                                                                  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_dstaddr[0..2]                                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_dstaddr[3]                                                                                                                                                                                                                                                                                                                                  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ|data0_reg[3]                                                                                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ|data0_reg[0]                                                                                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_8[7]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_3[8]                                                                                                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ|data0_reg[32,98,131,164]                                                                                                                                                                                                                                                                                                       ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ|data0_reg[0]                                                                                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[1]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[2]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[3]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[4]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[5]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[6]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[7]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[0]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[0]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[1]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[2]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[3]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[4]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[5]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[6]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[7]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[7]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[0]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[1]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[2]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[3]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[4]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[5]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[6]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[6]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[7]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[0]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[1]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[2]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[3]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[4]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[5]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[5]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[6]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[7]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[0]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[1]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[2]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[3]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[4]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[2]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[3]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[4]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[5]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[6]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[7]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[0]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[1]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[4]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[5]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[6]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[7]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[0]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[1]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[2]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[3]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[2]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[3]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[4]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[5]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[6]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[7]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[0]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[1]                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_1_token[3]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_2_token[4]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_3_token[5]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_4_token[6]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_5_token[7]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_6_token[0]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_7_token[1]                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_0_token[2]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_1_token[3]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_2_token[4]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_3_token[5]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_4_token[6]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_5_token[7]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_6_token[0]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|oas_7_token[1]                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|ias_0_token[2]                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_tail[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_tail[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_tail[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_tail[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_tail[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_tail[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_tail[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_tail[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_tail[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_tail[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_tail[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_tail[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_tail[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_tail[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_tail[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_tail[2]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[2]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_tail[1]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[1]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_tail[0]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                     ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                     ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                     ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                     ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                     ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                     ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_6|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_head[2]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_head[1]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_head[0]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_tail[2]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[2]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_tail[1]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[1]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_tail[0]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_tail[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_tail[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_tail[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[28]                                                                                                                                                                                                                                                                                                     ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[26]                                                                                                                                                                                                                                                                                                     ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[29]                                                                                                                                                                                                                                                                                                     ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[27]                                                                                                                                                                                                                                                                                                     ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_tail[0]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_tail[1]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_tail[2]                                                                                                                                                                                                                                                 ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_tail[2]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[2]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_tail[1]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[1]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_tail[0]                                                                                                                                                                                                                                                   ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_tail[2]                                                                                                                                                                                                                                                     ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[2]                                                                                                                                                                                                                                                     ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_tail[1]                                                                                                                                                                                                                                                     ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[1]                                                                                                                                                                                                                                                     ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_tail[0]                                                                                                                                                                                                                                                     ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                                     ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[28]                                                                                                                                                                                                                                                                                                  ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[26]                                                                                                                                                                                                                                                                                                  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[28]                                                                                                                                                                                                                                                                                                  ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[26]                                                                                                                                                                                                                                                                                                  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit|data1_reg[28]                                                                                                                                                                                                                                                                                                     ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit|data1_reg[26]                                                                                                                                                                                                                                                                                                     ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[29]                                                                                                                                                                                                                                                                                                  ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[27]                                                                                                                                                                                                                                                                                                  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[29]                                                                                                                                                                                                                                                                                                  ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[27]                                                                                                                                                                                                                                                                                                  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit|data1_reg[29]                                                                                                                                                                                                                                                                                                     ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit|data1_reg[27]                                                                                                                                                                                                                                                                                                     ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                             ; Merged with LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                          ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                      ; Merged with LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                          ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clk_counter_component_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                            ; Merged with LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                          ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                     ; Merged with LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                          ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                        ; Merged with LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                          ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                      ; Merged with LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                          ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                               ; Merged with LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                          ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                                                           ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                                           ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                                                                           ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                                           ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                                                           ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                                           ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                                           ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                                           ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                                                                    ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                                                    ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                                                                                    ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                                                    ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                                                                    ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                                                    ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                                                    ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                                                    ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[28]                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[26]                                                                                                                                                                                                                                                                                                               ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0|data0_reg[28]                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0|data0_reg[26]                                                                                                                                                                                                                                                                                                               ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data1_reg[28]                                                                                                                                                                                                                                                                                                  ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data1_reg[26]                                                                                                                                                                                                                                                                                                  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[29]                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[27]                                                                                                                                                                                                                                                                                                               ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0|data0_reg[29]                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0|data0_reg[27]                                                                                                                                                                                                                                                                                                               ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data1_reg[29]                                                                                                                                                                                                                                                                                                  ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data1_reg[27]                                                                                                                                                                                                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                                                          ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                                          ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                                                                          ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                                          ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                                             ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                             ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                                                             ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                             ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                                                 ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                                                                 ; Merged with LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data1_reg[28]                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data1_reg[26]                                                                                                                                                                                                                                                                                                               ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0|data1_reg[28]                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0|data1_reg[26]                                                                                                                                                                                                                                                                                                               ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data1_reg[29]                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data1_reg[27]                                                                                                                                                                                                                                                                                                               ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0|data1_reg[29]                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0|data1_reg[27]                                                                                                                                                                                                                                                                                                               ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|led_tx_state[2]                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ|data0_reg[0]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_c2nw|data0_reg[4]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clk_counter_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clk_counter_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lvds_echo_fpga1_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lvds_echo_fpga1_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_dstaddr[3]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data1_reg[0..27,30,31]                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0|data1_reg[26]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0|data1_reg[31]                                                                                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ|empty_reg                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[0..27,30,31]                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0|data0_reg[26]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data1_reg[26]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_heads[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[0..2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_heads[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[0..2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_heads[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[0..2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[0..2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_heads[0..2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[0..2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[0..2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[0..27,30,31]                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|empty_reg                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[26]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit|data1_reg[26]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[26]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|full_reg                                                                                                                                                                                                                                                                                                       ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|splf_c2nw_m_notDeqPort[4]                                                                                                                                                                                                                                                                                                                            ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|splf_c2nw_m_notDeqPort[0..3]                                                                                                                                                                                                                                                                                                                         ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|splf_c2nw_m_notDeqPort[4]                                                                                                                                                                                                                                                                                                                            ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ|full_reg                                                                                                                                                                                                                                                                                                                       ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|splf_c2nw_m_notDeqPort[4]                                                                                                                                                                                                                                                                                                                            ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0|data1_reg[27]                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0|data1_reg[25]                                                                                                                                                                                                                                                                                                               ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0|data0_reg[27]                                                                                                                                                                                                                                                                                                               ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0|data0_reg[25]                                                                                                                                                                                                                                                                                                               ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data1_reg[27]                                                                                                                                                                                                                                                                                                  ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data1_reg[25]                                                                                                                                                                                                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|splf_c2nw_m_notDeqPort[4]                                                                                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[27]                                                                                                                                                                                                                                                                                                  ; Merged with FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[25]                                                                                                                                                                                                                                                                                                  ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem[2]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_1[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_2[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_3[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_4[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_5[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_6[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_7[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_1[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_2[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_3[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_4[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_5[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_6[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_7[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_1[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_2[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_3[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_4[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_5[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_6[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_7[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_1[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_2[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_3[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_4[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_5[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_6[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_7[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_1[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_2[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_3[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_4[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_5[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_6[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_7[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem[2]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_1[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_2[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_3[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_4[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_5[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_6[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_7[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem[2]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_1[2]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_2[2]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_3[2]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_4[2]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_5[2]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_6[2]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_7[2]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem[2]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_1[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_2[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_3[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_4[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_5[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_6[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_7[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|full_reg                                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|empty_reg                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data1_reg[31]                                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data1_reg[31]                                                                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data1_reg[31]                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0|data1_reg[25]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data1_reg[31]                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data1_reg[31]                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0|data0_reg[25]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data1_reg[25]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[25]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit|data1_reg[25,27]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[25,27]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem[1]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_1[1]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_2[1]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_3[1]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_4[1]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_5[1]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_6[1]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_7[1]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_rx.t1                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_rx.t2                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_rx.t3                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_rx.t4                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_rx.t5                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_rx.t6                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_rx.t7                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_tx.t0                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_tx.t1                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_tx.t2                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_tx.t3                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_tx.t4                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_tx.t5                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|state_rx~2                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|state_rx~3                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|state_rx~4                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_rx~3                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_rx~4                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_rx~5                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|state_tx~2                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|state_tx~3                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|state_tx~4                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_tx~2                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_tx~3                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|next_state_tx~4                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|core_state_mkFSMstate~3                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|core_state_mkFSMstate~4                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|core_state_mkFSMstate~5                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|core_state_mkFSMstate~6                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|core_state_mkFSMstate.1010                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 3142                                                                                                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_2[13]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[0],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[1],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[2],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[3],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[4],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[5],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[6],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[7],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[8],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[9],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[10],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[11],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[12],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[13],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[14],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[15],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[16],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[17],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[18],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[19],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[20],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[21],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[22],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[23],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[24],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[0],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[1],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[2],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[3],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[4],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[5],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[6],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[7],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[8],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[9],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[10],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[11],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[12],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[13],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[14],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[15],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[16],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[17],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[18],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[19],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[20],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[21],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[22],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[23],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[24]                                                                                                                                                                                                                                                                                                  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ|data1_reg[0]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ|data0_reg[0],                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ|empty_reg,                                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[26],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[27],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[30],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[31],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0|data0_reg[26],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[26],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[27],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[30],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[31],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[26],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[26],                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|splf_c2nw_m_notDeqPort[4],                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem[2],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_1[2],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_2[2],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_3[2],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_4[2],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_5[2],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_6[2],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_7[2],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|full_reg,                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[27],                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem[1],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_1[1],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_2[1],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_3[1],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_4[1],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_5[1],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_6[1],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_7[1]                                                                                                                                                                                                                                                  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                               ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_not_empty,                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[0],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[1],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[2],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[0],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[1],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[2],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data1_reg[31]                                                                                                                                                                                                                                                                                              ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                               ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_not_empty,                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[0],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[1],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[2],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[0],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[1],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_c2nw|data1_reg[4]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_c2nw|data0_reg[4],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|data0_reg[25],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data0_reg[25],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0|data0_reg[25],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[25],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[25]                                                                                                                                                                                                                                                                                                     ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                     ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                            ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                           ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lvds_echo_fpga1_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lvds_echo_fpga1_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lvds_echo_fpga1_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lvds_echo_fpga1_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                              ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clk_counter_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clk_counter_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clk_counter_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clk_counter_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                               ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_not_empty,                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[0],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[1],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                               ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_not_empty,                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[0],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[1],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem[2]                                                                                                                                                                                                                                                  ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[0],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[1],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_not_empty,                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[0],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem[2]                                                                                                                                                                                                                                                ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[0],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[1],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                               ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_not_empty,                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[0],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem[2]                                                                                                                                                                                                                                                ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[0],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[1],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_7|outPortFIFO_ifc_fifo_mem[2]                                                                                                                                                                                                                                                ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[0],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[1],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_not_empty,                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data1_reg[31]                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                   ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                                        ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                               ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                               ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                               ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                               ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                               ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                               ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                          ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|core_state_mkFSMstate~4                                                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|core_state_mkFSMstate.1010                                                                                                                                                                                                                                                                                                                           ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                                                                 ; Stuck at VCC                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                                                                 ; Stuck at VCC                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                          ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                               ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                               ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                               ; Stuck at GND                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7|inputQueue_ifc_mf_ifc_not_empty                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                         ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                           ; Lost Fanouts                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                             ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                                           ; Lost Fanouts                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                                             ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                           ; Lost Fanouts                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                             ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1|data1_reg[0]                                                                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1|empty_reg                                                                                                                                                                                                                                                                                                                   ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|pll_lock_sync                                                                                                                                                                                                                                                                                             ; Stuck at VCC                   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|led_tx_state[2]                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                                                          ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5762  ;
; Number of registers using Synchronous Clear  ; 246   ;
; Number of registers using Synchronous Load   ; 274   ;
; Number of registers using Asynchronous Clear ; 649   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4332  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                      ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                      ; 2       ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4|SyncFIFO:outin_|sGEnqPtr1[1]                                                                                                                                                                                                          ; 6       ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                      ; 11      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                      ; 1       ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                              ; 3       ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                         ; 9       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; 1       ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                          ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 1       ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4|SyncFIFO:outin_|dGDeqPtr1[1]                                                                                                                                                                                                          ; 4       ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                     ; 4       ;
; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                          ; 20      ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                 ; 6       ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                                                               ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 2       ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]   ; 2       ;
; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]   ; 2       ;
; LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 26                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                        ; RAM Name                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[0]   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[1]   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[2]   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[3]   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[4]   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[5]   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[6]   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[7]   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[8]   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[9]   ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[10]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[11]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[12]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[13]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[14]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[15]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[16]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[17]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[18]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[19]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[20]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[21]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[22]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[23]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[24]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[25]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[26]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[27]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[28]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[29]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[30]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[31]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[32]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[33]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[34]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[35]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[36]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[37]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[38]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[39]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[40]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[41]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[42]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[43]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0_bypass[44]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0  ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[0]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[1]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[2]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[3]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[4]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[5]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[6]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[7]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[8]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[9]  ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[10] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[11] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[12] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[13] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[14] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[15] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[16] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[17] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[18] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[19] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[20] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[21] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[22] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[23] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[24] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[25] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[26] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[27] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[28] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[29] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[30] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[31] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[32] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[33] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[34] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[35] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[36] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[37] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[38] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[39] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[40] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[41] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[42] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[43] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0_bypass[44] ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0 ;
+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|core_x[15]                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_vflits_0[4]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[1]                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[2]                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem[0]                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_4[1]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_2[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_6[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_1[2]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_5[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_3[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_7[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[1]                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[2]                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem[0]                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_4[2]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_2[2]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_6[2]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_1[1]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_5[2]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_3[1]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_7[1]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[1]                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem[1]                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_4[1]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_2[1]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_6[1]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_1[1]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_5[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_3[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_7[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[0]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem[0]                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_4[0]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_2[1]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_6[0]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_1[1]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_5[1]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_3[1]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_7[1]                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[0]                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[2]                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[2]                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[1]                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem[1]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_4[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_2[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_6[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_1[1]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_5[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_3[1]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_7[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem[1]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_4[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_2[1]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_6[1]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_1[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_5[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_3[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_7[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem[0]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_4[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_2[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_6[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_1[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_5[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_3[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_7[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[2]                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[2]                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem[0]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_4[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_2[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_6[1]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_1[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_5[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_3[1]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_7[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem[1]                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_4[1]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_2[1]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_6[1]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_1[0]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_5[0]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_3[0]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_7[1]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_4[0]                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_2[0]                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_6[1]                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_1[0]                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_5[0]                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_3[1]                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_7[0]                                                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[2]                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem[0]                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_4[0]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_2[1]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_6[0]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_1[1]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_5[0]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_3[1]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_7[0]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|d_writedata[31]                                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|toCore_fc_0[6]                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|toCore_fc_1[5]                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]                                                                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|E_src2[12]                                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_f_idx[8]                                                                                                                                                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]                                                                                                                           ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|F_pc[0]                                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|fromCore_flits2send[9]                                                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                                                                    ;
; 16:1               ; 32 bits   ; 320 LEs       ; 64 LEs               ; 256 LEs                ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|D_OUT[11]                                                                                                                                                                                                                                                                                                                                    ;
; 14:1               ; 32 bits   ; 288 LEs       ; 64 LEs               ; 224 LEs                ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|D_OUT[6]                                                                                                                                                                                                                                                                                                                                    ;
; 17:1               ; 6 bits    ; 66 LEs        ; 6 LEs                ; 60 LEs                 ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|tail[3]                                                                                                                                                                                                                                                                                                                                     ;
; 17:1               ; 6 bits    ; 66 LEs        ; 6 LEs                ; 60 LEs                 ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|tail[2]                                                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx_in[7]                                                                                                                                                                                                                                                                                                                                                                 ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx_in[5]                                                                                                                                                                                                                                                                                                                                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx_in[6]                                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|core_state_mkFSMstate                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|sub_1_tx                                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|IF_outport_encoder_29_BIT_3_30_THEN_IF_outport_ETC___d1670[1]                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|IF_outport_encoder_29_BIT_3_30_THEN_IF_outport_ETC___d1670[1]                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|IF_outport_encoder_29_BIT_3_30_THEN_IF_outport_ETC___d1670[2]                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|E_logic_result[23]                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|head                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|head                                                                                                                                                                                                                                                                                                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_3|Mux0                                                                                                                                                                                                                                                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_2|Mux2                                                                                                                                                                                                                                                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_1|Mux1                                                                                                                                                                                                                                                                     ;
; 8:1                ; 32 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|Mux94                                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs|Mux1                                                                                                                                                                                                                                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1|Mux1                                                                                                                                                                                                                                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2|Mux2                                                                                                                                                                                                                                                                     ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|out_ports_0_getFlit[7]                                                                                                                                                                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1|Mux2                                                                                                                                                                                                                                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2|Mux2                                                                                                                                                                                                                                                                     ;
; 8:1                ; 32 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|Mux20                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|IF_outport_encoder_61_BIT_3_62_THEN_IF_outport_ETC___d1663[2]                                                                                                                                                                                                                                         ;
; 8:1                ; 32 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|Mux56                                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|Mux48                                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|Mux49                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|IF_outport_encoder_29_BIT_3_30_THEN_IF_outport_ETC___d1669[0]                                                                                                                                                                                                                                         ;
; 8:1                ; 32 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|Mux45                                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1|Mux2                                                                                                                                                                                                                                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs|Mux2                                                                                                                                                                                                                                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2|Mux2                                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|IF_outport_encoder_29_BIT_3_30_THEN_IF_outport_ETC___d1669[0]                                                                                                                                                                                                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|Mux19                                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|Mux28                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|IF_outport_encoder_29_BIT_3_30_THEN_IF_outport_ETC___d1669[2]                                                                                                                                                                                                                                           ;
; 8:1                ; 32 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|Mux41                                                                                                                                                                                                                                                                                                   ;
; 8:1                ; 32 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|Mux58                                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 32 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|Mux55                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|out_ports_0_getFlit[9]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]                                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|IF_outport_encoder_61_BIT_3_62_THEN_IF_outport_ETC___d1662[0]                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_MERGE_PLLS ; OFF   ; -    ; lvds_tx_pll                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                               ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out1:outclock_ddio ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                     ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                      ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component ;
+----------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                 ; Value ; From ; To                                                                                   ;
+----------------------------+-------+------+--------------------------------------------------------------------------------------+
; REMOVE_DUPLICATE_REGISTERS ; OFF   ; -    ; -                                                                                    ;
+----------------------------+-------+------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; AUTO_MERGE_PLLS                 ; OFF   ; -    ; lvds_rx_pll                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; PLL_COMPENSATE            ; ON          ; -    ; ddio_h_reg*                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                 ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[0]                                                                                                                     ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[0]                                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[0]                                                                                                                     ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[1]                                                                                                                     ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[1]                                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[1]                                                                                                                     ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[0]                                                                                                                     ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[0]                                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[0]                                                                                                                     ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[1]                                                                                                                     ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[1]                                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[1]                                                                                                                     ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_nei1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|altsyncram:arr_rtl_0|altsyncram_osg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|altsyncram:arr_rtl_0|altsyncram_osg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                    ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------+
; p1width        ; 00000000000000000000000000100000 ; Unsigned Binary                                                                         ;
; p2depth        ; 00000000000000000000000001000000 ; Unsigned Binary                                                                         ;
; p3cntr_width   ; 00000000000000000000000000000110 ; Unsigned Binary                                                                         ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                         ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                     ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------+
; p1width        ; 00000000000000000000000000100000 ; Unsigned Binary                                                                          ;
; p2depth        ; 00000000000000000000000001000000 ; Unsigned Binary                                                                          ;
; p3cntr_width   ; 00000000000000000000000000000110 ; Unsigned Binary                                                                          ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                          ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                             ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex ; String                                                                           ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                  ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                  ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                  ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                  ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                  ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex ; String                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex ; String                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_3 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex ; String                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_4 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex ; String                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_5 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex ; String                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_6 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex ; String                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_7 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex ; String                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                             ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex ; String                                                                           ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                  ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                  ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                  ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                  ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                  ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex ; String                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex ; String                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_3 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex ; String                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_4 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex ; String                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_5 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex ; String                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_6 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex ; String                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_7 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex ; String                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                             ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex ; String                                                                           ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                  ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                  ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                  ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                  ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                  ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex ; String                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex ; String                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex ; String                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex ; String                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex ; String                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_6 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex ; String                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_7 ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex ; String                                                                             ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                    ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                    ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                    ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                           ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex ; String                                                                         ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                ;
+----------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1 ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                             ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex ; String                                                                           ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                  ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                  ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                  ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                  ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                  ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2 ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                             ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex ; String                                                                           ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                  ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                  ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                  ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                  ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                  ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_3 ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                             ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex ; String                                                                           ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                  ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                  ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                  ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                  ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                  ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_4 ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                             ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex ; String                                                                           ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                  ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                  ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                  ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                  ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                  ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_5 ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                             ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex ; String                                                                           ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                  ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                  ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                  ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                  ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                  ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_6 ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                             ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex ; String                                                                           ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                  ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                  ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                  ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                  ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                  ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_7 ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value                                                                                         ; Type                                                                             ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; file           ; customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex ; String                                                                           ;
; addr_width     ; 00000000000000000000000000000100                                                              ; Unsigned Binary                                                                  ;
; data_width     ; 00000000000000000000000000000011                                                              ; Unsigned Binary                                                                  ;
; lo             ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                  ;
; hi             ; 00000000000000000000000000001111                                                              ; Unsigned Binary                                                                  ;
; binary         ; 00000000000000000000000000000000                                                              ; Unsigned Binary                                                                  ;
+----------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                              ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                   ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                   ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                    ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                     ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                     ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                      ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                     ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                     ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                      ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                     ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                     ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                      ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                     ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                     ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                      ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                     ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                     ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                      ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                     ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                     ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                      ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                     ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                     ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                      ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                     ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                     ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                      ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                     ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                     ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                      ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                     ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                     ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                      ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000011111 ; Unsigned Binary                                                                                                                                                                                       ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                       ;
; depth          ; 8                                ; Signed Integer                                                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; portid         ; 0000  ; Unsigned Binary                                                                                               ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; port_id        ; 0000  ; Unsigned Binary                                                                                                                   ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_0 ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                       ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                            ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                            ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_1 ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                       ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                            ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                            ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_0 ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                     ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                          ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                          ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1 ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                     ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                          ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                          ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:sendFlit ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                  ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                       ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                       ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; portid         ; 0001  ; Unsigned Binary                                                                                                ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; port_id        ; 0001  ; Unsigned Binary                                                                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_0 ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                        ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                             ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                             ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_1 ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                        ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                             ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                             ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0 ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                           ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                           ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1 ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                           ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                           ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                   ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                        ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                        ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:core_mergeF_dataQ ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100010 ; Unsigned Binary                                                                                             ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                             ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0 ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                         ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                              ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                              ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1 ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                         ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                              ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                              ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_c2nw ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                               ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100010 ; Unsigned Binary                                                                                    ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                    ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_nw2c_0 ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                 ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100001 ; Unsigned Binary                                                                                      ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                      ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                      ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000010100101 ; Unsigned Binary                                                                                           ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                           ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_0 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                       ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                       ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_1 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                       ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                       ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_2 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                       ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                       ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_3 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                       ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                       ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_4 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                  ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                       ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                       ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_0 ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                      ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                           ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                           ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_1 ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                      ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                           ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                           ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; portid         ; 0100  ; Unsigned Binary                                                                                                  ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; port_id        ; 0100  ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_0 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                               ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                               ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_1 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                               ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                               ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_0 ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                        ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                             ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                             ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1 ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                        ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                             ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                             ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:sendFlit ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                     ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                                          ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                          ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4|FIFO2:inout_ ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                            ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                 ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4|SyncFIFO:outin_ ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                               ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------+
; dataWidth      ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                    ;
; depth          ; 00000000000000000000000000001000 ; Unsigned Binary                                                                                    ;
; indxWidth      ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                    ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; SIZE           ; 3     ; Signed Integer                                                                         ;
; t0             ; 000   ; Unsigned Binary                                                                        ;
; t1             ; 001   ; Unsigned Binary                                                                        ;
; t2             ; 010   ; Unsigned Binary                                                                        ;
; t3             ; 011   ; Unsigned Binary                                                                        ;
; t4             ; 100   ; Unsigned Binary                                                                        ;
; t5             ; 101   ; Unsigned Binary                                                                        ;
; t6             ; 110   ; Unsigned Binary                                                                        ;
; t7             ; 111   ; Unsigned Binary                                                                        ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component ;
+-----------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value        ; Type                                                                                                      ;
+-----------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS           ; ON           ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS        ; OFF          ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS         ; ON           ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS      ; OFF          ; IGNORE_CASCADE                                                                                            ;
; NUMBER_OF_CHANNELS          ; 2            ; Signed Integer                                                                                            ;
; DESERIALIZATION_FACTOR      ; 4            ; Signed Integer                                                                                            ;
; REGISTERED_INPUT            ; TX_CORECLK   ; Untyped                                                                                                   ;
; MULTI_CLOCK                 ; OFF          ; Untyped                                                                                                   ;
; INCLOCK_PERIOD              ; 20000        ; Signed Integer                                                                                            ;
; OUTCLOCK_DIVIDE_BY          ; 2            ; Signed Integer                                                                                            ;
; INCLOCK_BOOST               ; 0            ; Signed Integer                                                                                            ;
; CENTER_ALIGN_MSB            ; UNUSED       ; Untyped                                                                                                   ;
; INTENDED_DEVICE_FAMILY      ; Cyclone IV E ; Untyped                                                                                                   ;
; DEVICE_FAMILY               ; Cyclone IV E ; Untyped                                                                                                   ;
; OUTPUT_DATA_RATE            ; 200          ; Signed Integer                                                                                            ;
; INCLOCK_DATA_ALIGNMENT      ; EDGE_ALIGNED ; Untyped                                                                                                   ;
; OUTCLOCK_ALIGNMENT          ; EDGE_ALIGNED ; Untyped                                                                                                   ;
; INCLOCK_PHASE_SHIFT         ; 0            ; Signed Integer                                                                                            ;
; OUTCLOCK_PHASE_SHIFT        ; 0            ; Signed Integer                                                                                            ;
; COMMON_RX_TX_PLL            ; OFF          ; Untyped                                                                                                   ;
; OUTCLOCK_RESOURCE           ; AUTO         ; Untyped                                                                                                   ;
; USE_EXTERNAL_PLL            ; OFF          ; Untyped                                                                                                   ;
; PREEMPHASIS_SETTING         ; 0            ; Signed Integer                                                                                            ;
; VOD_SETTING                 ; 0            ; Signed Integer                                                                                            ;
; DIFFERENTIAL_DRIVE          ; 0            ; Signed Integer                                                                                            ;
; CORECLOCK_DIVIDE_BY         ; 2            ; Signed Integer                                                                                            ;
; ENABLE_CLK_LATENCY          ; OFF          ; Untyped                                                                                                   ;
; OUTCLOCK_DUTY_CYCLE         ; 50           ; Signed Integer                                                                                            ;
; PLL_BANDWIDTH_TYPE          ; AUTO         ; Untyped                                                                                                   ;
; IMPLEMENT_IN_LES            ; ON           ; Untyped                                                                                                   ;
; PLL_SELF_RESET_ON_LOSS_LOCK ; ON           ; Untyped                                                                                                   ;
; CBXI_PARAMETER              ; tx_lvds_tx   ; Untyped                                                                                                   ;
+-----------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component ;
+--------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value        ; Type                                                                                             ;
+--------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                    ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS                 ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                  ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS               ; OFF          ; IGNORE_CASCADE                                                                                   ;
; NUMBER_OF_CHANNELS                   ; 2            ; Signed Integer                                                                                   ;
; DESERIALIZATION_FACTOR               ; 4            ; Signed Integer                                                                                   ;
; REGISTERED_OUTPUT                    ; ON           ; Untyped                                                                                          ;
; INCLOCK_PERIOD                       ; 20000        ; Signed Integer                                                                                   ;
; INCLOCK_BOOST                        ; 0            ; Signed Integer                                                                                   ;
; CDS_MODE                             ; UNUSED       ; Untyped                                                                                          ;
; INTENDED_DEVICE_FAMILY               ; Cyclone IV E ; Untyped                                                                                          ;
; DEVICE_FAMILY                        ; Cyclone IV E ; Untyped                                                                                          ;
; PORT_RX_DATA_ALIGN                   ; PORT_USED    ; Untyped                                                                                          ;
; INPUT_DATA_RATE                      ; 200          ; Signed Integer                                                                                   ;
; INCLOCK_DATA_ALIGNMENT               ; EDGE_ALIGNED ; Untyped                                                                                          ;
; INCLOCK_PHASE_SHIFT                  ; 0            ; Signed Integer                                                                                   ;
; REGISTERED_DATA_ALIGN_INPUT          ; ON           ; Untyped                                                                                          ;
; COMMON_RX_TX_PLL                     ; OFF          ; Untyped                                                                                          ;
; ENABLE_DPA_MODE                      ; OFF          ; Untyped                                                                                          ;
; ENABLE_DPA_FIFO                      ; ON           ; Untyped                                                                                          ;
; USE_DPLL_RAWPERROR                   ; OFF          ; Untyped                                                                                          ;
; USE_CORECLOCK_INPUT                  ; OFF          ; Untyped                                                                                          ;
; DPLL_LOCK_COUNT                      ; 0            ; Signed Integer                                                                                   ;
; DPLL_LOCK_WINDOW                     ; 0            ; Signed Integer                                                                                   ;
; OUTCLOCK_RESOURCE                    ; AUTO         ; Untyped                                                                                          ;
; RX_ALIGN_DATA_REG                    ; RISING_EDGE  ; Untyped                                                                                          ;
; DATA_ALIGN_ROLLOVER                  ; 4            ; Signed Integer                                                                                   ;
; LOSE_LOCK_ON_ONE_CHANGE              ; OFF          ; Untyped                                                                                          ;
; RESET_FIFO_AT_FIRST_LOCK             ; ON           ; Untyped                                                                                          ;
; USE_EXTERNAL_PLL                     ; OFF          ; Untyped                                                                                          ;
; IMPLEMENT_IN_LES                     ; ON           ; Untyped                                                                                          ;
; BUFFER_IMPLEMENTATION                ; RAM          ; Untyped                                                                                          ;
; DPA_INITIAL_PHASE_VALUE              ; 0            ; Signed Integer                                                                                   ;
; ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY ; OFF          ; Untyped                                                                                          ;
; ENABLE_DPA_INITIAL_PHASE_SELECTION   ; OFF          ; Untyped                                                                                          ;
; ENABLE_SOFT_CDR_MODE                 ; OFF          ; Untyped                                                                                          ;
; PLL_OPERATION_MODE                   ; NORMAL       ; Untyped                                                                                          ;
; SIM_DPA_IS_NEGATIVE_PPM_DRIFT        ; OFF          ; Untyped                                                                                          ;
; SIM_DPA_NET_PPM_VARIATION            ; 0            ; Signed Integer                                                                                   ;
; SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT     ; 0            ; Signed Integer                                                                                   ;
; USE_NO_PHASE_SHIFT                   ; ON           ; Untyped                                                                                          ;
; PORT_RX_CHANNEL_DATA_ALIGN           ; PORT_UNUSED  ; Untyped                                                                                          ;
; PLL_SELF_RESET_ON_LOSS_LOCK          ; ON           ; Untyped                                                                                          ;
; X_ON_BITSLIP                         ; ON           ; Untyped                                                                                          ;
; ENABLE_DPA_PLL_CALIBRATION           ; OFF          ; Untyped                                                                                          ;
; CBXI_PARAMETER                       ; rx_lvds_rx   ; Untyped                                                                                          ;
+--------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                  ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                               ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                  ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                               ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-------------------------------------------+----------------------------------------+
; Parameter Name ; Value                                     ; Type                                   ;
+----------------+-------------------------------------------+----------------------------------------+
; INIT_FILE      ; LVDS_echo_FPGA1_qsys_onchip_memory2_0.hex ; String                                 ;
+----------------+-------------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                         ;
+------------------------------------+-------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                               ; Untyped                                      ;
; WIDTH_A                            ; 32                                        ; Signed Integer                               ;
; WIDTHAD_A                          ; 13                                        ; Signed Integer                               ;
; NUMWORDS_A                         ; 8192                                      ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                      ;
; WIDTH_B                            ; 1                                         ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                                         ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                         ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                 ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                      ;
; INIT_FILE                          ; LVDS_echo_FPGA1_qsys_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 8192                                      ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_nei1                           ; Untyped                                      ;
+------------------------------------+-------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clk_counter_component_0_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                                     ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lvds_echo_fpga1_component_0_avalon_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lvds_echo_fpga1_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clk_counter_component_0_avalon_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clk_counter_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router:router|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001:router_001|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002:router_002|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002:router_003|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002:router_004|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005:router_005|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005:router_006|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|altsyncram:arr_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                  ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                  ;
; NUMWORDS_A                         ; 63                   ; Untyped                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                  ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                  ;
; NUMWORDS_B                         ; 63                   ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_osg1      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|altsyncram:arr_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 63                   ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 63                   ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_osg1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                 ;
; Entity Instance            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                ;
; Entity Instance            ; LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|altsyncram:arr_rtl_0                                                                                                                                                                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 63                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 63                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|altsyncram:arr_rtl_0                                                                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 63                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 63                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005:router_005|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002:router_002|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001:router_001|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router:router|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clk_counter_component_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lvds_echo_fpga1_component_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clk_counter_component_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+--------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                ;
+--------+-------+----------+--------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                           ;
+--------+-------+----------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                         ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_test_bench:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                              ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0" ;
+---------------------+--------+----------+----------------------------------+
; Port                ; Type   ; Severity ; Details                          ;
+---------------------+--------+----------+----------------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected           ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected           ;
+---------------------+--------+----------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0"                                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4|FIFO2:inout_" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4" ;
+---------------+-------+----------+------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------+
; instnum[1..0] ; Input ; Info     ; Stuck at GND                                                                       ;
; instnum[2]    ; Input ; Info     ; Stuck at VCC                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:sendFlit" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_0" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_1" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_0" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge" ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                      ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; corePort_0_put_flit       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; corePort_1_put_flit       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; EN_corePort_0_put         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; EN_corePort_0_get         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; EN_corePort_1_put         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; EN_corePort_1_get         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; RDY_nocPort_setNonFullVC  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; RDY_nocPort_setRecvFlit   ; Output ; Info     ; Explicitly unconnected                                                                       ;
; RDY_nocPort_setRecvPortID ; Output ; Info     ; Explicitly unconnected                                                                       ;
; RDY_corePort_0_put        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; corePort_0_get            ; Output ; Info     ; Explicitly unconnected                                                                       ;
; RDY_corePort_0_get        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; RDY_corePort_1_put        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; corePort_1_get            ; Output ; Info     ; Explicitly unconnected                                                                       ;
; RDY_corePort_1_get        ; Output ; Info     ; Explicitly unconnected                                                                       ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------+
; setRecvPortID_portid ; Input  ; Info     ; Stuck at GND                                                                  ;
; EN_setNonFullVC      ; Input  ; Info     ; Stuck at VCC                                                                  ;
; EN_setRecvFlit       ; Input  ; Info     ; Stuck at VCC                                                                  ;
; EN_setRecvPortID     ; Input  ; Info     ; Stuck at GND                                                                  ;
; RDY_setNonFullVC     ; Output ; Info     ; Explicitly unconnected                                                        ;
; RDY_setRecvFlit      ; Output ; Info     ; Explicitly unconnected                                                        ;
; RDY_setRecvPortID    ; Output ; Info     ; Explicitly unconnected                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_1" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                            ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                       ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_0" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                            ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                       ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_4" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------+
; DEQ     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; CLR     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; D_OUT   ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; EMPTY_N ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_3" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------+
; DEQ     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; CLR     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; D_OUT   ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; EMPTY_N ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_2" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------+
; DEQ     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; CLR     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; D_OUT   ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; EMPTY_N ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_1" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------+
; DEQ     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; CLR     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; D_OUT   ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; EMPTY_N ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_0" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------+
; DEQ     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; CLR     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; D_OUT   ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; EMPTY_N ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                         ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; D_IN   ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; ENQ    ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; CLR    ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; FULL_N ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_nw2c_0" ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                             ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; CLR           ; Input  ; Info     ; Stuck at GND                                                                                        ;
; D_OUT[32..29] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; D_OUT[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_c2nw" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------+
; D_IN[33..30] ; Input  ; Info     ; Stuck at GND                                                                                       ;
; D_IN[4..0]   ; Input  ; Info     ; Stuck at GND                                                                                       ;
; CLR          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; D_OUT[3..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                          ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                          ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:core_mergeF_dataQ" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; ENQ     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; DEQ     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; CLR     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; D_OUT   ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; FULL_N  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; EMPTY_N ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_1" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_0" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge" ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                    ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; RDY_nocPort_setNonFullVC  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; RDY_nocPort_setRecvFlit   ; Output ; Info     ; Explicitly unconnected                                                                     ;
; RDY_nocPort_setRecvPortID ; Output ; Info     ; Explicitly unconnected                                                                     ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                     ;
+----------------------+--------+----------+-----------------------------------------------------------------------------+
; putFlitSoft_put      ; Input  ; Info     ; Stuck at GND                                                                ;
; setRecvPortID_portid ; Input  ; Info     ; Stuck at GND                                                                ;
; EN_setNonFullVC      ; Input  ; Info     ; Stuck at VCC                                                                ;
; EN_setRecvFlit       ; Input  ; Info     ; Stuck at VCC                                                                ;
; EN_setRecvPortID     ; Input  ; Info     ; Stuck at GND                                                                ;
; EN_putFlitSoft_put   ; Input  ; Info     ; Stuck at GND                                                                ;
; EN_getFlitSoft_get   ; Input  ; Info     ; Stuck at GND                                                                ;
; RDY_setNonFullVC     ; Output ; Info     ; Explicitly unconnected                                                      ;
; RDY_setRecvFlit      ; Output ; Info     ; Explicitly unconnected                                                      ;
; RDY_setRecvPortID    ; Output ; Info     ; Explicitly unconnected                                                      ;
; RDY_putFlitSoft_put  ; Output ; Info     ; Explicitly unconnected                                                      ;
; getFlitSoft_get      ; Output ; Info     ; Explicitly unconnected                                                      ;
; RDY_getFlitSoft_get  ; Output ; Info     ; Explicitly unconnected                                                      ;
+----------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:sendFlit" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                        ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_0" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_1" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_0" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge" ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                   ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; corePort_0_put_flit       ; Input  ; Info     ; Stuck at GND                                                                              ;
; corePort_1_put_flit       ; Input  ; Info     ; Stuck at GND                                                                              ;
; EN_corePort_0_put         ; Input  ; Info     ; Stuck at GND                                                                              ;
; EN_corePort_0_get         ; Input  ; Info     ; Stuck at GND                                                                              ;
; EN_corePort_1_put         ; Input  ; Info     ; Stuck at GND                                                                              ;
; EN_corePort_1_get         ; Input  ; Info     ; Stuck at GND                                                                              ;
; RDY_nocPort_setNonFullVC  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; RDY_nocPort_setRecvFlit   ; Output ; Info     ; Explicitly unconnected                                                                    ;
; RDY_nocPort_setRecvPortID ; Output ; Info     ; Explicitly unconnected                                                                    ;
; RDY_corePort_0_put        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; corePort_0_get            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; RDY_corePort_0_get        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; RDY_corePort_1_put        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; corePort_1_get            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; RDY_corePort_1_get        ; Output ; Info     ; Explicitly unconnected                                                                    ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0" ;
+----------------------+--------+----------+----------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                    ;
+----------------------+--------+----------+----------------------------------------------------------------------------+
; setRecvPortID_portid ; Input  ; Info     ; Stuck at GND                                                               ;
; EN_setNonFullVC      ; Input  ; Info     ; Stuck at VCC                                                               ;
; EN_setRecvFlit       ; Input  ; Info     ; Stuck at VCC                                                               ;
; EN_setRecvPortID     ; Input  ; Info     ; Stuck at GND                                                               ;
; RDY_setNonFullVC     ; Output ; Info     ; Explicitly unconnected                                                     ;
; RDY_setRecvFlit      ; Output ; Info     ; Explicitly unconnected                                                     ;
; RDY_setRecvPortID    ; Output ; Info     ; Explicitly unconnected                                                     ;
+----------------------+--------+----------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3" ;
+------------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                         ; Type  ; Severity ; Details                                                                                                         ;
+------------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; EN_in_ports_1_putRoutedFlit  ; Input ; Info     ; Stuck at VCC                                                                                                    ;
; EN_in_ports_1_getNonFullVCs  ; Input ; Info     ; Stuck at VCC                                                                                                    ;
; EN_in_ports_2_putRoutedFlit  ; Input ; Info     ; Stuck at VCC                                                                                                    ;
; EN_in_ports_2_getNonFullVCs  ; Input ; Info     ; Stuck at VCC                                                                                                    ;
; EN_out_ports_1_getFlit       ; Input ; Info     ; Stuck at VCC                                                                                                    ;
; EN_out_ports_1_putNonFullVCs ; Input ; Info     ; Stuck at VCC                                                                                                    ;
; EN_out_ports_2_getFlit       ; Input ; Info     ; Stuck at VCC                                                                                                    ;
; EN_out_ports_2_putNonFullVCs ; Input ; Info     ; Stuck at VCC                                                                                                    ;
+------------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2" ;
+--------------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                                                ;
+--------------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; in_ports_3_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; in_ports_4_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; in_ports_5_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; in_ports_6_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; in_ports_7_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_ports_3_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_ports_4_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_ports_5_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_ports_6_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_ports_7_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_in_ports_1_putRoutedFlit          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; EN_in_ports_1_getNonFullVCs          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; EN_in_ports_2_putRoutedFlit          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; EN_in_ports_2_getNonFullVCs          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; EN_in_ports_3_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_in_ports_3_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_in_ports_4_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_in_ports_4_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_in_ports_5_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_in_ports_5_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_in_ports_6_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_in_ports_6_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_in_ports_7_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_in_ports_7_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_out_ports_1_getFlit               ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; EN_out_ports_1_putNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; EN_out_ports_2_getFlit               ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; EN_out_ports_2_putNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; EN_out_ports_3_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_out_ports_3_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_out_ports_4_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_out_ports_4_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_out_ports_5_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_out_ports_5_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_out_ports_6_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_out_ports_6_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_out_ports_7_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_out_ports_7_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; in_ports_3_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_ports_4_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_ports_5_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_ports_6_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_ports_7_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; out_ports_3_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; out_ports_4_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; out_ports_5_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; out_ports_6_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; out_ports_7_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+--------------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1" ;
+--------------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                                                ;
+--------------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; in_ports_3_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; in_ports_4_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; in_ports_5_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; in_ports_6_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; in_ports_7_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_ports_3_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_ports_4_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_ports_5_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_ports_6_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_ports_7_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_in_ports_1_putRoutedFlit          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; EN_in_ports_1_getNonFullVCs          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; EN_in_ports_2_putRoutedFlit          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; EN_in_ports_2_getNonFullVCs          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; EN_in_ports_3_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_in_ports_3_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_in_ports_4_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_in_ports_4_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_in_ports_5_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_in_ports_5_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_in_ports_6_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_in_ports_6_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_in_ports_7_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_in_ports_7_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_out_ports_1_getFlit               ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; EN_out_ports_1_putNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; EN_out_ports_2_getFlit               ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; EN_out_ports_2_putNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; EN_out_ports_3_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_out_ports_3_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_out_ports_4_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_out_ports_4_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_out_ports_5_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_out_ports_5_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_out_ports_6_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_out_ports_6_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_out_ports_7_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                           ;
; EN_out_ports_7_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; in_ports_3_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_ports_4_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_ports_5_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_ports_6_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_ports_7_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; out_ports_3_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; out_ports_4_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; out_ports_5_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; out_ports_6_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; out_ports_7_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+--------------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_119" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                 ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_127" ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_104" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                 ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_126" ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_89" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_125" ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_74" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_124" ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_44" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_122" ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_59" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_123" ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_29" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_121" ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_14" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_120" ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_119" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_127" ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                            ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_104" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_126" ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                            ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_89" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_125" ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                            ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_74" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_124" ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                            ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_59" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_123" ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                            ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_44" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_122" ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                            ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_29" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_121" ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                            ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_14" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_120" ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_grant_carry_c ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                            ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc" ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                         ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pipeline    ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
; EN_allocate ; Input ; Info     ; Stuck at VCC                                                                                                                                                    ;
; EN_next     ; Input ; Info     ; Stuck at VCC                                                                                                                                                    ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_7" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; EN_clear     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; RDY_enq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_deq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_first    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; notFull      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_notFull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; notEmpty     ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_notEmpty ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; count        ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_count    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_clear    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_6" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; EN_clear     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; RDY_enq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_deq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_first    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; notFull      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_notFull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; notEmpty     ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_notEmpty ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; count        ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_count    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_clear    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_5" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; EN_clear     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; RDY_enq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_deq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_first    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; notFull      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_notFull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; notEmpty     ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_notEmpty ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; count        ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_count    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_clear    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_4" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; EN_clear     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; RDY_enq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_deq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_first    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; notFull      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_notFull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; notEmpty     ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_notEmpty ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; count        ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_count    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_clear    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_3" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; EN_clear     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; RDY_enq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_deq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_first    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; notFull      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_notFull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; notEmpty     ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_notEmpty ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; count        ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_count    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_clear    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; EN_clear     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; RDY_enq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_deq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_first    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; notFull      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_notFull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; notEmpty     ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_notEmpty ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; count        ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_count    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_clear    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; EN_clear     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; RDY_enq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_deq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_first    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; notFull      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_notFull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; notEmpty     ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_notEmpty ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; count        ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_count    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; RDY_clear    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; EN_clear     ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; RDY_enq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; RDY_deq      ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; RDY_first    ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; notFull      ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; RDY_notFull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; notEmpty     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; RDY_notEmpty ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; count        ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; RDY_count    ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; RDY_clear    ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core" ;
+--------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                                              ;
+--------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; in_ports_3_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; in_ports_4_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; in_ports_5_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; in_ports_6_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; in_ports_7_putRoutedFlit_flit_in     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_ports_3_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_ports_4_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_ports_5_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_ports_6_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_ports_7_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                                                                         ;
; EN_in_ports_1_putRoutedFlit          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; EN_in_ports_1_getNonFullVCs          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; EN_in_ports_2_putRoutedFlit          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; EN_in_ports_2_getNonFullVCs          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; EN_in_ports_3_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; EN_in_ports_3_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; EN_in_ports_4_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; EN_in_ports_4_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; EN_in_ports_5_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; EN_in_ports_5_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; EN_in_ports_6_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; EN_in_ports_6_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; EN_in_ports_7_putRoutedFlit          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; EN_in_ports_7_getNonFullVCs          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; EN_out_ports_1_getFlit               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; EN_out_ports_1_putNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; EN_out_ports_2_getFlit               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; EN_out_ports_2_putNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; EN_out_ports_3_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                         ;
; EN_out_ports_3_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; EN_out_ports_4_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                         ;
; EN_out_ports_4_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; EN_out_ports_5_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                         ;
; EN_out_ports_5_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; EN_out_ports_6_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                         ;
; EN_out_ports_6_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; EN_out_ports_7_getFlit               ; Input  ; Info     ; Stuck at GND                                                                                         ;
; EN_out_ports_7_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; in_ports_3_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_ports_4_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_ports_5_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_ports_6_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_ports_7_getNonFullVCs             ; Output ; Info     ; Explicitly unconnected                                                                               ;
; out_ports_3_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; out_ports_4_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; out_ports_5_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; out_ports_6_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; out_ports_7_getFlit                  ; Output ; Info     ; Explicitly unconnected                                                                               ;
+--------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_7" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_6" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_5" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_4" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_3" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_7" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_6" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_7" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_6" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_5" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_4" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_3" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_7" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_6" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_5" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_4" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_3" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; D_IN    ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; WE      ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
; D_IN    ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
; WE      ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc" ;
+---------------------------------------+--------+----------+--------------------------------------------------------+
; Port                                  ; Type   ; Severity ; Details                                                ;
+---------------------------------------+--------+----------+--------------------------------------------------------+
; recv_ports_2_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                           ;
; recv_ports_3_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                           ;
; recv_ports_5_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                           ;
; recv_ports_6_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                           ;
; recv_ports_7_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                           ;
; recv_ports_8_putNonFullVCs_nonFullVCs ; Input  ; Info     ; Stuck at GND                                           ;
; send_ports_2_putFlit_flit_in          ; Input  ; Info     ; Stuck at GND                                           ;
; send_ports_3_putFlit_flit_in          ; Input  ; Info     ; Stuck at GND                                           ;
; send_ports_5_putFlit_flit_in          ; Input  ; Info     ; Stuck at GND                                           ;
; send_ports_6_putFlit_flit_in          ; Input  ; Info     ; Stuck at GND                                           ;
; send_ports_7_putFlit_flit_in          ; Input  ; Info     ; Stuck at GND                                           ;
; send_ports_8_putFlit_flit_in          ; Input  ; Info     ; Stuck at GND                                           ;
; EN_send_ports_0_getNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                           ;
; EN_send_ports_1_getNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                           ;
; EN_send_ports_2_putFlit               ; Input  ; Info     ; Stuck at GND                                           ;
; EN_send_ports_2_getNonFullVCs         ; Input  ; Info     ; Stuck at GND                                           ;
; EN_send_ports_3_putFlit               ; Input  ; Info     ; Stuck at GND                                           ;
; EN_send_ports_3_getNonFullVCs         ; Input  ; Info     ; Stuck at GND                                           ;
; EN_send_ports_4_getNonFullVCs         ; Input  ; Info     ; Stuck at VCC                                           ;
; EN_send_ports_5_putFlit               ; Input  ; Info     ; Stuck at GND                                           ;
; EN_send_ports_5_getNonFullVCs         ; Input  ; Info     ; Stuck at GND                                           ;
; EN_send_ports_6_putFlit               ; Input  ; Info     ; Stuck at GND                                           ;
; EN_send_ports_6_getNonFullVCs         ; Input  ; Info     ; Stuck at GND                                           ;
; EN_send_ports_7_putFlit               ; Input  ; Info     ; Stuck at GND                                           ;
; EN_send_ports_7_getNonFullVCs         ; Input  ; Info     ; Stuck at GND                                           ;
; EN_send_ports_8_putFlit               ; Input  ; Info     ; Stuck at GND                                           ;
; EN_send_ports_8_getNonFullVCs         ; Input  ; Info     ; Stuck at GND                                           ;
; EN_recv_ports_0_getFlit               ; Input  ; Info     ; Stuck at VCC                                           ;
; EN_recv_ports_1_getFlit               ; Input  ; Info     ; Stuck at VCC                                           ;
; EN_recv_ports_2_getFlit               ; Input  ; Info     ; Stuck at GND                                           ;
; EN_recv_ports_2_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                           ;
; EN_recv_ports_3_getFlit               ; Input  ; Info     ; Stuck at GND                                           ;
; EN_recv_ports_3_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                           ;
; EN_recv_ports_4_getFlit               ; Input  ; Info     ; Stuck at VCC                                           ;
; EN_recv_ports_5_getFlit               ; Input  ; Info     ; Stuck at GND                                           ;
; EN_recv_ports_5_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                           ;
; EN_recv_ports_6_getFlit               ; Input  ; Info     ; Stuck at GND                                           ;
; EN_recv_ports_6_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                           ;
; EN_recv_ports_7_getFlit               ; Input  ; Info     ; Stuck at GND                                           ;
; EN_recv_ports_7_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                           ;
; EN_recv_ports_8_getFlit               ; Input  ; Info     ; Stuck at GND                                           ;
; EN_recv_ports_8_putNonFullVCs         ; Input  ; Info     ; Stuck at GND                                           ;
; send_ports_2_getNonFullVCs            ; Output ; Info     ; Explicitly unconnected                                 ;
; send_ports_3_getNonFullVCs            ; Output ; Info     ; Explicitly unconnected                                 ;
; send_ports_5_getNonFullVCs            ; Output ; Info     ; Explicitly unconnected                                 ;
; send_ports_6_getNonFullVCs            ; Output ; Info     ; Explicitly unconnected                                 ;
; send_ports_7_getNonFullVCs            ; Output ; Info     ; Explicitly unconnected                                 ;
; send_ports_8_getNonFullVCs            ; Output ; Info     ; Explicitly unconnected                                 ;
; recv_ports_2_getFlit                  ; Output ; Info     ; Explicitly unconnected                                 ;
; recv_ports_3_getFlit                  ; Output ; Info     ; Explicitly unconnected                                 ;
; recv_ports_5_getFlit                  ; Output ; Info     ; Explicitly unconnected                                 ;
; recv_ports_6_getFlit                  ; Output ; Info     ; Explicitly unconnected                                 ;
; recv_ports_7_getFlit                  ; Output ; Info     ; Explicitly unconnected                                 ;
; recv_ports_8_getFlit                  ; Output ; Info     ; Explicitly unconnected                                 ;
; recv_ports_info_0_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                 ;
; recv_ports_info_1_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                 ;
; recv_ports_info_2_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                 ;
; recv_ports_info_3_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                 ;
; recv_ports_info_4_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                 ;
; recv_ports_info_5_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                 ;
; recv_ports_info_6_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                 ;
; recv_ports_info_7_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                 ;
; recv_ports_info_8_getRecvPortID       ; Output ; Info     ; Explicitly unconnected                                 ;
+---------------------------------------+--------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                           ;
+------+-------+----------+---------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 73                          ;
; cycloneiii_ddio_out   ; 3                           ;
; cycloneiii_ff         ; 5679                        ;
;     CLR               ; 314                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 75                          ;
;     ENA               ; 3993                        ;
;     ENA CLR           ; 171                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SCLR          ; 32                          ;
;     ENA SLD           ; 72                          ;
;     SCLR              ; 135                         ;
;     SCLR SLD          ; 16                          ;
;     SLD               ; 45                          ;
;     plain             ; 767                         ;
; cycloneiii_lcell_comb ; 6821                        ;
;     arith             ; 197                         ;
;         2 data inputs ; 154                         ;
;         3 data inputs ; 43                          ;
;     normal            ; 6624                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 47                          ;
;         2 data inputs ; 444                         ;
;         3 data inputs ; 1637                        ;
;         4 data inputs ; 4493                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 208                         ;
;                       ;                             ;
; Max LUT depth         ; 23.00                       ;
; Average LUT depth     ; 5.91                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Jun 22 17:14:04 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LVDS_echo_FPGA1 -c LVDS_echo_FPGA1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file clk_counter.v
    Info (12023): Found entity 1: clk_counter File: /home/mohil/LVDS/LVDS_echo_FPGA1/clk_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_onchip_memory2_0.v
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_onchip_memory2_0 File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_test_bench File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 21 design units, including 21 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b_module File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_itrace File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_pib File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_im File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_performance_monitors File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0.v
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_nios2_gen2_0 File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001 File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_demux File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005_default_decode File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005 File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_004_default_decode File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_004 File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002_default_decode File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002 File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001_default_decode File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001 File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_default_decode File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: LVDS_echo_FPGA1_qsys_mm_interconnect_0_router File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003 File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_002 File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001 File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_mm_interconnect_0 File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 9
Info (12021): Found 5 design units, including 5 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_jtag_uart_0.v
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_jtag_uart_0_sim_scfifo_w File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: LVDS_echo_FPGA1_qsys_jtag_uart_0_sim_scfifo_r File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: LVDS_echo_FPGA1_qsys_jtag_uart_0 File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_irq_mapper.sv
    Info (12023): Found entity 1: LVDS_echo_FPGA1_qsys_irq_mapper File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/tx.v
    Info (12023): Found entity 1: tx File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/tx.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/tb.v
    Info (12023): Found entity 1: tb File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/SyncFIFO1.v
    Info (12023): Found entity 1: SyncFIFO1 File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/SyncFIFO1.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/SyncFIFO.v
    Info (12023): Found entity 1: SyncFIFO File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/SyncFIFO.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/SizedFIFO.v
    Info (12023): Found entity 1: SizedFIFO File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/SizedFIFO.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/rx.v
    Info (12023): Found entity 1: rx File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/rx.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/RevertReg.v
    Info (12023): Found entity 1: RevertReg File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RevertReg.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/RegFileLoadSyn.v
    Info (12023): Found entity 1: RegFileLoadSyn File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFileLoadSyn.v Line: 33
Warning (10335): Unrecognized synthesis attribute "template" at src_files_2/RegFile_1port.v(50) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFile_1port.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/RegFile_1port.v
    Info (12023): Found entity 1: RegFile_1port File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFile_1port.v Line: 45
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src_files_2/RegFile.v(71) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFile.v Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/RegFile.v
    Info (12023): Found entity 1: RegFile File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFile.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/module_outport_encoder.v
    Info (12023): Found entity 1: module_outport_encoder File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/module_outport_encoder.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/module_gen_grant_carry.v
    Info (12023): Found entity 1: module_gen_grant_carry File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/module_gen_grant_carry.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkTop_fpga2.v
    Info (12023): Found entity 1: mkTop_fpga2 File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkTop_fpga2.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkTop_fpga1.v
    Info (12023): Found entity 1: mkTop_fpga1 File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkTop_fpga1.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkTb.v
    Info (12023): Found entity 1: mkTb File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkTb.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkSepRouterAllocator.v
    Info (12023): Found entity 1: mkSepRouterAllocator File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkSepRouterAllocator.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkRouterOutputArbitersStatic.v
    Info (12023): Found entity 1: mkRouterOutputArbitersStatic File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkRouterOutputArbitersStatic.v Line: 374
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkRouterOutputArbitersRoundRobin.v
    Info (12023): Found entity 1: mkRouterOutputArbitersRoundRobin File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkRouterOutputArbitersRoundRobin.v Line: 374
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkRouterInputArbitersStatic.v
    Info (12023): Found entity 1: mkRouterInputArbitersStatic File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkRouterInputArbitersStatic.v Line: 374
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkRouterInputArbitersRoundRobin.v
    Info (12023): Found entity 1: mkRouterInputArbitersRoundRobin File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkRouterInputArbitersRoundRobin.v Line: 374
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkOutputArbiter.v
    Info (12023): Found entity 1: mkOutputArbiter File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkOutputArbiter.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkOutPortFIFO.v
    Info (12023): Found entity 1: mkOutPortFIFO File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkOutPortFIFO.v Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkNodeTask_host.v
    Info (12023): Found entity 1: mkNodeTask_host File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_host.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkNodeTask_fpga2_5.v
    Info (12023): Found entity 1: mkNodeTask_fpga2_5 File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_fpga2_5.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkNodeTask_fpga1_4.v
    Info (12023): Found entity 1: mkNodeTask_fpga1_4 File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_fpga1_4.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkNodeTask_echo2.v
    Info (12023): Found entity 1: mkNodeTask_echo2 File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo2.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkNodeTask_echo1.v
    Info (12023): Found entity 1: mkNodeTask_echo1 File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkNetworkSimple2.v
    Info (12023): Found entity 1: mkNetworkSimple2 File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNetworkSimple2.v Line: 2328
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkNetworkSimple1.v
    Info (12023): Found entity 1: mkNetworkSimple1 File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNetworkSimple1.v Line: 2328
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkMFpgaTop.v
    Info (12023): Found entity 1: mkMFpgaTop File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkMFpgaTop.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkIQRouterCoreSimple.v
    Info (12023): Found entity 1: mkIQRouterCoreSimple File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1334
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkInterFPGA_LVDS.v
    Info (12023): Found entity 1: mkInterFPGA_LVDS File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkInterFPGA_LVDS.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkInputQueue.v
    Info (12023): Found entity 1: mkInputQueue File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkInputQueue.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkInputArbiter.v
    Info (12023): Found entity 1: mkInputArbiter File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkInputArbiter.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/mkCnctBridge.v
    Info (12023): Found entity 1: mkCnctBridge File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkCnctBridge.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/LVDS_fpga.v
    Info (12023): Found entity 1: LVDS_fpga File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/LVDS_fpga.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/FPGA12_TopNiosInterface.v
    Info (12023): Found entity 1: FPGA12_TopNiosInterface File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/FPGA12_TopNiosInterface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/FPGA2_rst_TopInterface.v
    Info (12023): Found entity 1: FPGA2_rst_TopInterface File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/FPGA2_rst_TopInterface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/FPGA1_TopNiosInterface.v
    Info (12023): Found entity 1: FPGA1_TopNiosInterface File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/FPGA1_TopNiosInterface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/FIFO10.v
    Info (12023): Found entity 1: FIFO10 File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/FIFO10.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/FIFO2.v
    Info (12023): Found entity 1: FIFO2 File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/FIFO2.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/FIFO1.v
    Info (12023): Found entity 1: FIFO1 File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/FIFO1.v Line: 51
Info (12021): Found 0 design units, including 0 entities, in source file src_files_2/connect_parameters.v
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src_files_2/BRAM2Load.v(65) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/BRAM2Load.v Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/BRAM2Load.v
    Info (12023): Found entity 1: BRAM2Load File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/BRAM2Load.v Line: 30
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src_files_2/BRAM2BELoad.v(67) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/BRAM2BELoad.v Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/BRAM2BELoad.v
    Info (12023): Found entity 1: BRAM2BELoad File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/BRAM2BELoad.v Line: 30
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src_files_2/BRAM2BE.v(65) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/BRAM2BE.v Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/BRAM2BE.v
    Info (12023): Found entity 1: BRAM2BE File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/BRAM2BE.v Line: 30
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src_files_2/BRAM2.v(63) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/BRAM2.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/BRAM2.v
    Info (12023): Found entity 1: BRAM2 File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/BRAM2.v Line: 30
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src_files_2/BRAM1Load.v(52) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/BRAM1Load.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/BRAM1Load.v
    Info (12023): Found entity 1: BRAM1Load File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/BRAM1Load.v Line: 30
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src_files_2/BRAM1BELoad.v(54) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/BRAM1BELoad.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/BRAM1BELoad.v
    Info (12023): Found entity 1: BRAM1BELoad File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/BRAM1BELoad.v Line: 30
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src_files_2/BRAM1BE.v(52) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/BRAM1BE.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/BRAM1BE.v
    Info (12023): Found entity 1: BRAM1BE File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/BRAM1BE.v Line: 30
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src_files_2/BRAM1.v(50) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/BRAM1.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/BRAM1.v
    Info (12023): Found entity 1: BRAM1 File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/BRAM1.v Line: 30
Warning (10335): Unrecognized synthesis attribute "ram_style" at src_files_2/Bram.v(9) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/Bram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file src_files_2/Bram.v
    Info (12023): Found entity 1: Bram File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/Bram.v Line: 11
Info (12127): Elaborating entity "LVDS_echo_FPGA1_qsys" for the top level hierarchy
Info (12128): Elaborating entity "FPGA1_TopNiosInterface" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v Line: 83
Info (12128): Elaborating entity "mkTop_fpga1" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/FPGA1_TopNiosInterface.v Line: 106
Info (12128): Elaborating entity "SizedFIFO" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkTop_fpga1.v Line: 264
Info (12128): Elaborating entity "mkNetworkSimple1" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkTop_fpga1.v Line: 363
Info (12128): Elaborating entity "RegFileLoadSyn" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNetworkSimple1.v Line: 3212
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(1): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 1
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(2): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 2
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(3): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 3
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(4): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 4
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(5): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 5
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(6): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 6
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(7): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 7
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(8): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 8
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(9): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 9
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(10): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 10
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(11): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 11
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(12): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 12
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(13): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 13
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(14): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 14
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(15): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 15
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(16): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex Line: 16
Info (12128): Elaborating entity "RegFileLoadSyn" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNetworkSimple1.v Line: 3324
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(1): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 1
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(2): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 2
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(3): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 3
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(4): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 4
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(5): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 5
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(6): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 6
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(7): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 7
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(8): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 8
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(9): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 9
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(10): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 10
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(11): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 11
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(12): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 12
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(13): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 13
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(14): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 14
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(15): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 15
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(16): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex Line: 16
Info (12128): Elaborating entity "RegFileLoadSyn" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNetworkSimple1.v Line: 3436
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(1): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 1
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(2): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 2
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(3): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 3
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(4): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 4
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(5): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 5
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(6): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 6
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(7): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 7
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(8): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 8
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(9): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 9
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(10): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 10
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(11): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 11
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(12): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 12
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(13): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 13
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(14): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 14
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(15): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 15
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(16): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex Line: 16
Info (12128): Elaborating entity "RegFileLoadSyn" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNetworkSimple1.v Line: 3548
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(1): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 1
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(2): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 2
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(3): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 3
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(4): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 4
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(5): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 5
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(6): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 6
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(7): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 7
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(8): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 8
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(9): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 9
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(10): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 10
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(11): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 11
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(12): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 12
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(13): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 13
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(14): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 14
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(15): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 15
Warning (10230): Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(16): truncated value with size 4 to match size of target (3) File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex Line: 16
Info (12128): Elaborating entity "mkIQRouterCoreSimple" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNetworkSimple1.v Line: 3714
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1592): object "inPortVL" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1592
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1597): object "inPortVL_1" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1597
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1602): object "inPortVL_2" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1602
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1607): object "inPortVL_3" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1607
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1612): object "inPortVL_4" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1612
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1617): object "inPortVL_5" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1617
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1622): object "inPortVL_6" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1622
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1627): object "inPortVL_7" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1627
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1632): object "lockedVL" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1632
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1636): object "lockedVL_1" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1636
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1640): object "lockedVL_2" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1640
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1644): object "lockedVL_3" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1644
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1648): object "lockedVL_4" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1648
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1652): object "lockedVL_5" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1652
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1656): object "lockedVL_6" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1656
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1660): object "lockedVL_7" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1660
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1664): object "selectedIO_reg_0" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1664
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1668): object "selectedIO_reg_0_1" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1668
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1672): object "selectedIO_reg_0_2" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1672
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1676): object "selectedIO_reg_0_3" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1676
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1680): object "selectedIO_reg_0_4" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1680
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1684): object "selectedIO_reg_0_5" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1684
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1688): object "selectedIO_reg_0_6" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1688
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1692): object "selectedIO_reg_0_7" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1692
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1696): object "selectedIO_reg_1" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1696
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1700): object "selectedIO_reg_1_1" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1700
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1704): object "selectedIO_reg_1_2" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1704
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1708): object "selectedIO_reg_1_3" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1708
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1712): object "selectedIO_reg_1_4" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1712
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1716): object "selectedIO_reg_1_5" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1716
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1720): object "selectedIO_reg_1_6" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1720
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1724): object "selectedIO_reg_1_7" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1724
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1728): object "selectedIO_reg_2" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1728
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1732): object "selectedIO_reg_2_1" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1732
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1736): object "selectedIO_reg_2_2" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1736
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1740): object "selectedIO_reg_2_3" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1740
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1744): object "selectedIO_reg_2_4" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1744
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1748): object "selectedIO_reg_2_5" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1748
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1752): object "selectedIO_reg_2_6" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1752
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1756): object "selectedIO_reg_2_7" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1756
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1760): object "selectedIO_reg_3" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1760
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1764): object "selectedIO_reg_3_1" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1764
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1768): object "selectedIO_reg_3_2" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1768
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1772): object "selectedIO_reg_3_3" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1772
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1776): object "selectedIO_reg_3_4" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1776
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1780): object "selectedIO_reg_3_5" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1780
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1784): object "selectedIO_reg_3_6" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1784
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1788): object "selectedIO_reg_3_7" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1788
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1792): object "selectedIO_reg_4" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1792
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1796): object "selectedIO_reg_4_1" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1796
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1800): object "selectedIO_reg_4_2" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1800
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1804): object "selectedIO_reg_4_3" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1804
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1808): object "selectedIO_reg_4_4" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1808
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1812): object "selectedIO_reg_4_5" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1812
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1816): object "selectedIO_reg_4_6" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1816
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1820): object "selectedIO_reg_4_7" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1820
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1824): object "selectedIO_reg_5" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1824
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1828): object "selectedIO_reg_5_1" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1828
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1832): object "selectedIO_reg_5_2" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1832
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1836): object "selectedIO_reg_5_3" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1836
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1840): object "selectedIO_reg_5_4" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1840
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1844): object "selectedIO_reg_5_5" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1844
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1848): object "selectedIO_reg_5_6" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1848
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1852): object "selectedIO_reg_5_7" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1852
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1856): object "selectedIO_reg_6" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1856
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1860): object "selectedIO_reg_6_1" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1860
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1864): object "selectedIO_reg_6_2" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1864
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1868): object "selectedIO_reg_6_3" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1868
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1872): object "selectedIO_reg_6_4" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1872
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1876): object "selectedIO_reg_6_5" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1876
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1880): object "selectedIO_reg_6_6" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1880
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1884): object "selectedIO_reg_6_7" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1884
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1888): object "selectedIO_reg_7" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1888
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1892): object "selectedIO_reg_7_1" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1892
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1896): object "selectedIO_reg_7_2" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1896
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1900): object "selectedIO_reg_7_3" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1900
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1904): object "selectedIO_reg_7_4" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1904
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1908): object "selectedIO_reg_7_5" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1908
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1912): object "selectedIO_reg_7_6" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1912
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1916): object "selectedIO_reg_7_7" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 1916
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2025): object "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2021" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 2025
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2026): object "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2022" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 2026
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2027): object "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2023" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 2027
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2028): object "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2024" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 2028
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2029): object "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2025" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 2029
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2030): object "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2026" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 2030
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2031): object "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2027" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 2031
Warning (10036): Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2101): object "IF_IF_outport_encoder_89_BIT_3_90_THEN_NOT_out_ETC___d2020" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 2101
Info (12128): Elaborating entity "mkInputQueue" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 2281
Info (12128): Elaborating entity "RegFile_1port" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkInputQueue.v Line: 159
Info (12128): Elaborating entity "mkOutPortFIFO" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 2370
Warning (10036): Verilog HDL or VHDL warning at mkOutPortFIFO.v(241): object "WILL_FIRE_RL_outPortFIFO_ifc_fifo_continuousAssert" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkOutPortFIFO.v Line: 241
Warning (10036): Verilog HDL or VHDL warning at mkOutPortFIFO.v(256): object "outPortFIFO_ifc_fifo_empty_6_EQ_outPortFIFO_if_ETC___d82" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkOutPortFIFO.v Line: 256
Info (12128): Elaborating entity "mkSepRouterAllocator" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 2512
Info (12128): Elaborating entity "mkRouterInputArbitersRoundRobin" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkSepRouterAllocator.v Line: 493
Info (12128): Elaborating entity "module_gen_grant_carry" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_120" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkRouterInputArbitersRoundRobin.v Line: 1091
Info (12128): Elaborating entity "mkRouterOutputArbitersRoundRobin" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkSepRouterAllocator.v Line: 521
Info (12128): Elaborating entity "module_outport_encoder" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_0" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v Line: 3178
Info (12128): Elaborating entity "mkNodeTask_host" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkTop_fpga1.v Line: 387
Info (12128): Elaborating entity "mkCnctBridge" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_host.v Line: 211
Warning (10036): Verilog HDL or VHDL warning at mkCnctBridge.v(185): object "port_id_unused" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkCnctBridge.v Line: 185
Info (12128): Elaborating entity "FIFO2" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_0" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkCnctBridge.v Line: 290
Info (12128): Elaborating entity "mkNodeTask_echo1" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkTop_fpga1.v Line: 411
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo1.v(142): object "core_dtlogger_dlog" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v Line: 142
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo1.v(151): object "core_dtlogger_tlog" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v Line: 151
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo1.v(156): object "core_mergeF_m_notDeqPort" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v Line: 156
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo1.v(164): object "core_saved_source_address" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v Line: 164
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo1.v(190): object "core_task_info" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v Line: 190
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo1.v(210): object "fromCore_dtlogger_dlog" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v Line: 210
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo1.v(219): object "fromCore_dtlogger_tlog" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v Line: 219
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo1.v(348): object "toCore_dtlogger_dlog" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v Line: 348
Warning (10036): Verilog HDL or VHDL warning at mkNodeTask_echo1.v(357): object "toCore_dtlogger_tlog" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v Line: 357
Warning (10858): Verilog HDL warning at mkNodeTask_echo1.v(533): object TASK_fopen___d171 used but never assigned File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v Line: 533
Warning (10858): Verilog HDL warning at mkNodeTask_echo1.v(534): object TASK_fopen___d172 used but never assigned File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v Line: 534
Warning (10858): Verilog HDL warning at mkNodeTask_echo1.v(535): object TASK_fopen___d263 used but never assigned File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v Line: 535
Warning (10858): Verilog HDL warning at mkNodeTask_echo1.v(536): object TASK_fopen___d264 used but never assigned File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v Line: 536
Warning (10858): Verilog HDL warning at mkNodeTask_echo1.v(537): object TASK_fopen___d342 used but never assigned File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v Line: 537
Warning (10858): Verilog HDL warning at mkNodeTask_echo1.v(538): object TASK_fopen___d343 used but never assigned File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v Line: 538
Warning (10762): Verilog HDL Case Statement warning at mkNodeTask_echo1.v(1503): can't check case statement for completeness because the case expression has too many possible states File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v Line: 1503
Info (12128): Elaborating entity "mkCnctBridge" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v Line: 615
Warning (10036): Verilog HDL or VHDL warning at mkCnctBridge.v(185): object "port_id_unused" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkCnctBridge.v Line: 185
Info (12128): Elaborating entity "FIFO2" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:core_mergeF_dataQ" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v Line: 626
Info (12128): Elaborating entity "FIFO2" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_nw2c_0" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v Line: 670
Info (12128): Elaborating entity "FIFO2" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v Line: 681
Info (12128): Elaborating entity "mkNodeTask_fpga1_4" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkTop_fpga1.v Line: 435
Info (12128): Elaborating entity "mkCnctBridge" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_fpga1_4.v Line: 211
Warning (10036): Verilog HDL or VHDL warning at mkCnctBridge.v(185): object "port_id_unused" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkCnctBridge.v Line: 185
Info (12128): Elaborating entity "mkInterFPGA_LVDS" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkTop_fpga1.v Line: 454
Info (12128): Elaborating entity "SyncFIFO" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4|SyncFIFO:outin_" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkInterFPGA_LVDS.v Line: 139
Info (12128): Elaborating entity "LVDS_fpga" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/FPGA1_TopNiosInterface.v Line: 126
Info (12128): Elaborating entity "tx" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/LVDS_fpga.v Line: 98
Info (12128): Elaborating entity "altlvds_tx" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/tx.v Line: 74
Info (12130): Elaborated megafunction instantiation "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/tx.v Line: 74
Info (12133): Instantiated megafunction "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component" with the following parameter: File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/tx.v Line: 74
    Info (12134): Parameter "center_align_msb" = "UNUSED"
    Info (12134): Parameter "common_rx_tx_pll" = "OFF"
    Info (12134): Parameter "coreclock_divide_by" = "2"
    Info (12134): Parameter "data_rate" = "200.0 Mbps"
    Info (12134): Parameter "deserialization_factor" = "4"
    Info (12134): Parameter "differential_drive" = "0"
    Info (12134): Parameter "enable_clock_pin_mode" = "UNUSED"
    Info (12134): Parameter "implement_in_les" = "ON"
    Info (12134): Parameter "inclock_boost" = "0"
    Info (12134): Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "inclock_period" = "20000"
    Info (12134): Parameter "inclock_phase_shift" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=tx"
    Info (12134): Parameter "lpm_type" = "altlvds_tx"
    Info (12134): Parameter "multi_clock" = "OFF"
    Info (12134): Parameter "number_of_channels" = "2"
    Info (12134): Parameter "outclock_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "outclock_divide_by" = "2"
    Info (12134): Parameter "outclock_duty_cycle" = "50"
    Info (12134): Parameter "outclock_multiply_by" = "1"
    Info (12134): Parameter "outclock_phase_shift" = "0"
    Info (12134): Parameter "outclock_resource" = "AUTO"
    Info (12134): Parameter "output_data_rate" = "200"
    Info (12134): Parameter "pll_compensation_mode" = "AUTO"
    Info (12134): Parameter "pll_self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "preemphasis_setting" = "0"
    Info (12134): Parameter "refclk_frequency" = "UNUSED"
    Info (12134): Parameter "registered_input" = "TX_CORECLK"
    Info (12134): Parameter "use_external_pll" = "OFF"
    Info (12134): Parameter "use_no_phase_shift" = "ON"
    Info (12134): Parameter "vod_setting" = "0"
    Info (12134): Parameter "clk_src_is_pll" = "off"
Info (12021): Found 7 design units, including 7 entities, in source file db/tx_lvds_tx.v
    Info (12023): Found entity 1: tx_ddio_out File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/tx_lvds_tx.v Line: 35
    Info (12023): Found entity 2: tx_ddio_out1 File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/tx_lvds_tx.v Line: 141
    Info (12023): Found entity 3: tx_cmpr File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/tx_lvds_tx.v Line: 208
    Info (12023): Found entity 4: tx_cntr File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/tx_lvds_tx.v Line: 250
    Info (12023): Found entity 5: tx_shift_reg File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/tx_lvds_tx.v Line: 334
    Info (12023): Found entity 6: tx_shift_reg1 File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/tx_lvds_tx.v Line: 384
    Info (12023): Found entity 7: tx_lvds_tx File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/tx_lvds_tx.v Line: 431
Info (12128): Elaborating entity "tx_lvds_tx" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated" File: /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_tx.tdf Line: 263
Warning (10036): Verilog HDL or VHDL warning at tx_lvds_tx.v(461): object "dffe19a" assigned a value but never read File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/tx_lvds_tx.v Line: 461
Info (12128): Elaborating entity "tx_ddio_out" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out" File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/tx_lvds_tx.v Line: 503
Info (12128): Elaborating entity "tx_ddio_out1" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out1:outclock_ddio" File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/tx_lvds_tx.v Line: 510
Info (12128): Elaborating entity "tx_cmpr" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cmpr:cmpr10" File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/tx_lvds_tx.v Line: 627
Info (12128): Elaborating entity "tx_cntr" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13" File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/tx_lvds_tx.v Line: 643
Info (12128): Elaborating entity "tx_shift_reg" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift" File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/tx_lvds_tx.v Line: 657
Info (12128): Elaborating entity "tx_shift_reg1" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23" File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/tx_lvds_tx.v Line: 665
Info (12128): Elaborating entity "rx" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/LVDS_fpga.v Line: 110
Info (12128): Elaborating entity "altlvds_rx" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/rx.v Line: 98
Info (12130): Elaborated megafunction instantiation "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component" File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/rx.v Line: 98
Info (12133): Instantiated megafunction "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component" with the following parameter: File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/rx.v Line: 98
    Info (12134): Parameter "buffer_implementation" = "RAM"
    Info (12134): Parameter "cds_mode" = "UNUSED"
    Info (12134): Parameter "common_rx_tx_pll" = "OFF"
    Info (12134): Parameter "data_align_rollover" = "4"
    Info (12134): Parameter "data_rate" = "200.0 Mbps"
    Info (12134): Parameter "deserialization_factor" = "4"
    Info (12134): Parameter "dpa_initial_phase_value" = "0"
    Info (12134): Parameter "dpll_lock_count" = "0"
    Info (12134): Parameter "dpll_lock_window" = "0"
    Info (12134): Parameter "enable_clock_pin_mode" = "UNUSED"
    Info (12134): Parameter "enable_dpa_align_to_rising_edge_only" = "OFF"
    Info (12134): Parameter "enable_dpa_calibration" = "ON"
    Info (12134): Parameter "enable_dpa_fifo" = "UNUSED"
    Info (12134): Parameter "enable_dpa_initial_phase_selection" = "OFF"
    Info (12134): Parameter "enable_dpa_mode" = "OFF"
    Info (12134): Parameter "enable_dpa_pll_calibration" = "OFF"
    Info (12134): Parameter "enable_soft_cdr_mode" = "OFF"
    Info (12134): Parameter "implement_in_les" = "ON"
    Info (12134): Parameter "inclock_boost" = "0"
    Info (12134): Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "inclock_period" = "20000"
    Info (12134): Parameter "inclock_phase_shift" = "0"
    Info (12134): Parameter "input_data_rate" = "200"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lose_lock_on_one_change" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=rx"
    Info (12134): Parameter "lpm_type" = "altlvds_rx"
    Info (12134): Parameter "number_of_channels" = "2"
    Info (12134): Parameter "outclock_resource" = "AUTO"
    Info (12134): Parameter "pll_operation_mode" = "UNUSED"
    Info (12134): Parameter "pll_self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "port_rx_channel_data_align" = "PORT_UNUSED"
    Info (12134): Parameter "port_rx_data_align" = "PORT_USED"
    Info (12134): Parameter "refclk_frequency" = "UNUSED"
    Info (12134): Parameter "registered_data_align_input" = "UNUSED"
    Info (12134): Parameter "registered_output" = "ON"
    Info (12134): Parameter "reset_fifo_at_first_lock" = "UNUSED"
    Info (12134): Parameter "rx_align_data_reg" = "UNUSED"
    Info (12134): Parameter "sim_dpa_is_negative_ppm_drift" = "OFF"
    Info (12134): Parameter "sim_dpa_net_ppm_variation" = "0"
    Info (12134): Parameter "sim_dpa_output_clock_phase_shift" = "0"
    Info (12134): Parameter "use_coreclock_input" = "OFF"
    Info (12134): Parameter "use_dpll_rawperror" = "OFF"
    Info (12134): Parameter "use_external_pll" = "OFF"
    Info (12134): Parameter "use_no_phase_shift" = "ON"
    Info (12134): Parameter "x_on_bitslip" = "ON"
    Info (12134): Parameter "clk_src_is_pll" = "off"
Info (12021): Found 5 design units, including 5 entities, in source file db/rx_lvds_rx.v
    Info (12023): Found entity 1: rx_lvds_ddio_in File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/rx_lvds_rx.v Line: 35
    Info (12023): Found entity 2: rx_dffpipe File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/rx_lvds_rx.v Line: 112
    Info (12023): Found entity 3: rx_cntr File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/rx_lvds_rx.v Line: 159
    Info (12023): Found entity 4: rx_mux File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/rx_lvds_rx.v Line: 268
    Info (12023): Found entity 5: rx_lvds_rx File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/rx_lvds_rx.v Line: 301
Info (12128): Elaborating entity "rx_lvds_rx" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated" File: /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf Line: 256
Info (12128): Elaborating entity "rx_lvds_ddio_in" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in" File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/rx_lvds_rx.v Line: 369
Info (12128): Elaborating entity "rx_dffpipe" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe" File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/rx_lvds_rx.v Line: 457
Info (12128): Elaborating entity "rx_cntr" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr" File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/rx_lvds_rx.v Line: 468
Info (12128): Elaborating entity "rx_mux" for hierarchy "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_mux:h_mux11a" File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/rx_lvds_rx.v Line: 473
Info (12128): Elaborating entity "clk_counter" for hierarchy "clk_counter:clk_counter_component_0" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v Line: 90
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_jtag_uart_0" for hierarchy "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v Line: 103
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w" for hierarchy "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r" for hierarchy "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic" File: /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12131): Elaborated megafunction instantiation "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic" File: /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v Line: 132
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_test_bench" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_test_bench:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_test_bench" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/altsyncram_6mc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_pib" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_im" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/altsyncram_ac71.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_phy" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_phy" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_phy" File: /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_onchip_memory2_0" for hierarchy "LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v Line: 146
Info (12128): Elaborating entity "altsyncram" for hierarchy "LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "LVDS_echo_FPGA1_qsys_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nei1.tdf
    Info (12023): Found entity 1: altsyncram_nei1 File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/altsyncram_nei1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nei1" for hierarchy "LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_nei1:auto_generated" File: /home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_mm_interconnect_0" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v Line: 192
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 479
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 539
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 603
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 667
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clk_counter_component_0_avalon_slave_0_translator" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 731
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 795
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 859
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 940
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 1021
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 1105
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 1146
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_mm_interconnect_0_router" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router:router" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 1662
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_default_decode" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router:router|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router.sv Line: 188
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001:router_001" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 1678
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001_default_decode" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001:router_001|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002:router_002" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 1694
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002_default_decode" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002:router_002|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005:router_005" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 1742
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005_default_decode" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005:router_005|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 1799
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 1822
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 1839
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 1896
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_demux" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 1936
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 2057
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 2080
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v Line: 2109
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "LVDS_echo_FPGA1_qsys_irq_mapper" for hierarchy "LVDS_echo_FPGA1_qsys_irq_mapper:irq_mapper" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v Line: 263
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_reset_controller.v Line: 220
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2018.06.22.17:14:29 Progress: Loading slda55ad5db/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda55ad5db/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/ip/slda55ad5db/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda55ad5db/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/ip/slda55ad5db/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda55ad5db/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/ip/slda55ad5db/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda55ad5db/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/ip/slda55ad5db/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda55ad5db/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/ip/slda55ad5db/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 130
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/ip/slda55ad5db/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda55ad5db/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/ip/slda55ad5db/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 23 instances of uninferred RAM logic
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFile_1port.v Line: 67
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFile_1port.v Line: 67
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFile_1port.v Line: 67
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFile_1port.v Line: 67
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFile_1port.v Line: 67
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFile_1port.v Line: 67
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFileLoadSyn.v Line: 55
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFileLoadSyn.v Line: 55
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFileLoadSyn.v Line: 55
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFile_1port.v Line: 67
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFile_1port.v Line: 67
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFileLoadSyn.v Line: 55
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFileLoadSyn.v Line: 55
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFileLoadSyn.v Line: 55
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFile_1port.v Line: 67
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFile_1port.v Line: 67
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFile_1port.v Line: 67
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFileLoadSyn.v Line: 55
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFileLoadSyn.v Line: 55
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFileLoadSyn.v Line: 55
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFileLoadSyn.v Line: 55
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2|arr" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFileLoadSyn.v Line: 55
    Info (276004): RAM logic "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4|SyncFIFO:outin_|fifoMem" is uninferred due to inappropriate RAM size File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/SyncFIFO.v Line: 89
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 63
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 63
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f|arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 63
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 63
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|altsyncram:arr_rtl_0"
Info (12133): Instantiated megafunction "FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f|altsyncram:arr_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "63"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "63"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_osg1.tdf
    Info (12023): Found entity 1: altsyncram_osg1 File: /home/mohil/LVDS/LVDS_echo_FPGA1/db/altsyncram_osg1.tdf Line: 28
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/SyncFIFO.v Line: 145
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "lvds_echo_fpga1_component_0_conduit_end_led[5]" is stuck at GND File: /home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v Line: 9
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 478 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/mohil/LVDS/LVDS_echo_FPGA1/output_files/LVDS_echo_FPGA1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 11 node(s), including 3 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 11081 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 10844 logic cells
    Info (21064): Implemented 208 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 191 warnings
    Info: Peak virtual memory: 1490 megabytes
    Info: Processing ended: Fri Jun 22 17:15:05 2018
    Info: Elapsed time: 00:01:01
    Info: Total CPU time (on all processors): 00:01:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/mohil/LVDS/LVDS_echo_FPGA1/output_files/LVDS_echo_FPGA1.map.smsg.


