

================================================================
== Vitis HLS Report for 'layernorm_output'
================================================================
* Date:           Wed Jul 31 16:59:20 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       87|       88|  0.870 us|  0.880 us|   24|   24|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln106_for_block_dim  |       87|       87|        65|          1|          1|    24|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 65


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 1
  Pipeline-0 : II = 1, D = 65, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%br_ln106 = br void %rewind_header" [Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 68 'br' 'br_ln106' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.98>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %for.body8.split.i, i1 1, void %layernorm_output.exit"   --->   Operation 69 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%dim_block61 = phi i5 0, void %entry, i5 %dim_block, void %for.body8.split.i, i5 0, void %layernorm_output.exit"   --->   Operation 70 'phi' 'dim_block61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%dim_base60 = phi i8 0, void %entry, i8 %dim_base, void %for.body8.split.i, i8 0, void %layernorm_output.exit"   --->   Operation 71 'phi' 'dim_base60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.83ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 72 'read' 'p_read_2' <Predicate = (do_init)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 73 [1/1] (1.83ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 73 'read' 'p_read_3' <Predicate = (do_init)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 74 'read' 'out_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%patch_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %patch" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 75 'read' 'patch_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i32 %p_read_3"   --->   Operation 76 'sext' 'sext_ln1270' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (3.42ns)   --->   "%r_V = mul i54 %sext_ln1270, i54 %sext_ln1270"   --->   Operation 77 'mul' 'r_V' <Predicate = (do_init)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sq_mean = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V, i32 22, i32 53"   --->   Operation 78 'partselect' 'sq_mean' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%norm_eps_V_load = load i3 %norm_eps_V"   --->   Operation 79 'load' 'norm_eps_V_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i3 %norm_eps_V_load"   --->   Operation 80 'zext' 'zext_ln813' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i32 %zext_ln813, i32 %p_read_2"   --->   Operation 81 'add' 'add_ln813' <Predicate = (do_init)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%x_V = sub i32 %add_ln813, i32 %sq_mean"   --->   Operation 82 'sub' 'x_V' <Predicate = (do_init)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i5 %dim_block61" [Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 83 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V1_addr = getelementptr i32 %x_patch_data_M_elems_V1, i64 0, i64 %zext_ln106" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 84 'getelementptr' 'x_patch_data_M_elems_V1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (0.67ns)   --->   "%x_dim_V = load i5 %x_patch_data_M_elems_V1_addr" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 85 'load' 'x_dim_V' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V_12_addr = getelementptr i32 %x_patch_data_M_elems_V_12, i64 0, i64 %zext_ln106" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 86 'getelementptr' 'x_patch_data_M_elems_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (0.67ns)   --->   "%x_dim_V_5 = load i5 %x_patch_data_M_elems_V_12_addr" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 87 'load' 'x_dim_V_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V_23_addr = getelementptr i32 %x_patch_data_M_elems_V_23, i64 0, i64 %zext_ln106" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 88 'getelementptr' 'x_patch_data_M_elems_V_23_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (0.67ns)   --->   "%x_dim_V_10 = load i5 %x_patch_data_M_elems_V_23_addr" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 89 'load' 'x_dim_V_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V_34_addr = getelementptr i32 %x_patch_data_M_elems_V_34, i64 0, i64 %zext_ln106" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 90 'getelementptr' 'x_patch_data_M_elems_V_34_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (0.67ns)   --->   "%x_dim_V_15 = load i5 %x_patch_data_M_elems_V_34_addr" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 91 'load' 'x_dim_V_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V_45_addr = getelementptr i32 %x_patch_data_M_elems_V_45, i64 0, i64 %zext_ln106" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 92 'getelementptr' 'x_patch_data_M_elems_V_45_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (0.67ns)   --->   "%x_dim_V_20 = load i5 %x_patch_data_M_elems_V_45_addr" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 93 'load' 'x_dim_V_20' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V_56_addr = getelementptr i32 %x_patch_data_M_elems_V_56, i64 0, i64 %zext_ln106" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 94 'getelementptr' 'x_patch_data_M_elems_V_56_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (0.67ns)   --->   "%x_dim_V_25 = load i5 %x_patch_data_M_elems_V_56_addr" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 95 'load' 'x_dim_V_25' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V_67_addr = getelementptr i32 %x_patch_data_M_elems_V_67, i64 0, i64 %zext_ln106" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 96 'getelementptr' 'x_patch_data_M_elems_V_67_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (0.67ns)   --->   "%x_dim_V_30 = load i5 %x_patch_data_M_elems_V_67_addr" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 97 'load' 'x_dim_V_30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V_78_addr = getelementptr i32 %x_patch_data_M_elems_V_78, i64 0, i64 %zext_ln106" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 98 'getelementptr' 'x_patch_data_M_elems_V_78_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [2/2] (0.67ns)   --->   "%x_dim_V_35 = load i5 %x_patch_data_M_elems_V_78_addr" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 99 'load' 'x_dim_V_35' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %dim_base60, i32 3, i32 7"   --->   Operation 100 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i5 %lshr_ln"   --->   Operation 101 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i128 %weights, i64 0, i64 %zext_ln1273"   --->   Operation 102 'getelementptr' 'weights_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (1.23ns)   --->   "%weights_load = load i5 %weights_addr"   --->   Operation 103 'load' 'weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 24> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr i128 %bias, i64 0, i64 %zext_ln1273"   --->   Operation 104 'getelementptr' 'bias_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (1.23ns)   --->   "%bias_load = load i5 %bias_addr"   --->   Operation 105 'load' 'bias_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 24> <RAM>
ST_2 : Operation 106 [1/1] (0.76ns)   --->   "%dim_base = add i8 %dim_base60, i8 8" [Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 106 'add' 'dim_base' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.78ns)   --->   "%dim_block = add i5 %dim_block61, i5 1" [Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 107 'add' 'dim_block' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.75ns)   --->   "%icmp_ln106 = icmp_eq  i5 %dim_block61, i5 23" [Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 108 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %rewind_header, void %layernorm_output.exit" [Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 109 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln139 = br void %rewind_header" [Deit_cpp/src/layernorm.cpp:139]   --->   Operation 110 'br' 'br_ln139' <Predicate = (icmp_ln106)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.21>
ST_3 : Operation 111 [8/8] (7.21ns)   --->   "%sext_ln1303_i = call i27 @sqrt_fixed<32, 10>, i32 %x_V"   --->   Operation 111 'call' 'sext_ln1303_i' <Predicate = (do_init)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 112 [1/2] (0.67ns)   --->   "%x_dim_V = load i5 %x_patch_data_M_elems_V1_addr" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 112 'load' 'x_dim_V' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 113 [1/2] (0.67ns)   --->   "%x_dim_V_5 = load i5 %x_patch_data_M_elems_V_12_addr" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 113 'load' 'x_dim_V_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 114 [1/2] (0.67ns)   --->   "%x_dim_V_10 = load i5 %x_patch_data_M_elems_V_23_addr" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 114 'load' 'x_dim_V_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 115 [1/2] (0.67ns)   --->   "%x_dim_V_15 = load i5 %x_patch_data_M_elems_V_34_addr" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 115 'load' 'x_dim_V_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 116 [1/2] (0.67ns)   --->   "%x_dim_V_20 = load i5 %x_patch_data_M_elems_V_45_addr" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 116 'load' 'x_dim_V_20' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 117 [1/2] (0.67ns)   --->   "%x_dim_V_25 = load i5 %x_patch_data_M_elems_V_56_addr" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 117 'load' 'x_dim_V_25' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 118 [1/2] (0.67ns)   --->   "%x_dim_V_30 = load i5 %x_patch_data_M_elems_V_67_addr" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 118 'load' 'x_dim_V_30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 119 [1/2] (0.67ns)   --->   "%x_dim_V_35 = load i5 %x_patch_data_M_elems_V_78_addr" [Deit_cpp/src/layernorm.cpp:109->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 119 'load' 'x_dim_V_35' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 120 [1/2] (1.23ns)   --->   "%weights_load = load i5 %weights_addr"   --->   Operation 120 'load' 'weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 24> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln1273 = trunc i128 %weights_load"   --->   Operation 121 'trunc' 'trunc_ln1273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/2] (1.23ns)   --->   "%bias_load = load i5 %bias_addr"   --->   Operation 122 'load' 'bias_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 24> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i128 %bias_load"   --->   Operation 123 'trunc' 'trunc_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_247_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %weights_load, i32 16, i32 31"   --->   Operation 124 'partselect' 'tmp_247_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %bias_load, i32 16, i32 31"   --->   Operation 125 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_249_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %weights_load, i32 32, i32 47"   --->   Operation 126 'partselect' 'tmp_249_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_469 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %bias_load, i32 32, i32 47"   --->   Operation 127 'partselect' 'tmp_469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_251_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %weights_load, i32 48, i32 63"   --->   Operation 128 'partselect' 'tmp_251_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_470 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %bias_load, i32 48, i32 63"   --->   Operation 129 'partselect' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_253_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %weights_load, i32 64, i32 79"   --->   Operation 130 'partselect' 'tmp_253_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_471 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %bias_load, i32 64, i32 79"   --->   Operation 131 'partselect' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_255_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %weights_load, i32 80, i32 95"   --->   Operation 132 'partselect' 'tmp_255_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_472 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %bias_load, i32 80, i32 95"   --->   Operation 133 'partselect' 'tmp_472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_257_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %weights_load, i32 96, i32 111"   --->   Operation 134 'partselect' 'tmp_257_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_473 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %bias_load, i32 96, i32 111"   --->   Operation 135 'partselect' 'tmp_473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_259_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %weights_load, i32 112, i32 127"   --->   Operation 136 'partselect' 'tmp_259_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_474 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %bias_load, i32 112, i32 127"   --->   Operation 137 'partselect' 'tmp_474' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.21>
ST_4 : Operation 138 [7/8] (7.21ns)   --->   "%sext_ln1303_i = call i27 @sqrt_fixed<32, 10>, i32 %x_V"   --->   Operation 138 'call' 'sext_ln1303_i' <Predicate = (do_init)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.21>
ST_5 : Operation 139 [6/8] (7.21ns)   --->   "%sext_ln1303_i = call i27 @sqrt_fixed<32, 10>, i32 %x_V"   --->   Operation 139 'call' 'sext_ln1303_i' <Predicate = (do_init)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.21>
ST_6 : Operation 140 [5/8] (7.21ns)   --->   "%sext_ln1303_i = call i27 @sqrt_fixed<32, 10>, i32 %x_V"   --->   Operation 140 'call' 'sext_ln1303_i' <Predicate = (do_init)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.21>
ST_7 : Operation 141 [4/8] (7.21ns)   --->   "%sext_ln1303_i = call i27 @sqrt_fixed<32, 10>, i32 %x_V"   --->   Operation 141 'call' 'sext_ln1303_i' <Predicate = (do_init)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.21>
ST_8 : Operation 142 [3/8] (7.21ns)   --->   "%sext_ln1303_i = call i27 @sqrt_fixed<32, 10>, i32 %x_V"   --->   Operation 142 'call' 'sext_ln1303_i' <Predicate = (do_init)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.21>
ST_9 : Operation 143 [2/8] (7.21ns)   --->   "%sext_ln1303_i = call i27 @sqrt_fixed<32, 10>, i32 %x_V"   --->   Operation 143 'call' 'sext_ln1303_i' <Predicate = (do_init)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.10>
ST_10 : Operation 144 [1/8] (7.10ns)   --->   "%sext_ln1303_i = call i27 @sqrt_fixed<32, 10>, i32 %x_V"   --->   Operation 144 'call' 'sext_ln1303_i' <Predicate = (do_init)> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.48>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1303 = zext i27 %sext_ln1303_i"   --->   Operation 145 'zext' 'zext_ln1303' <Predicate = (do_init)> <Delay = 0.00>
ST_11 : Operation 146 [49/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 146 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.48>
ST_12 : Operation 147 [48/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 147 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.48>
ST_13 : Operation 148 [47/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 148 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.48>
ST_14 : Operation 149 [46/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 149 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.48>
ST_15 : Operation 150 [45/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 150 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.48>
ST_16 : Operation 151 [44/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 151 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.48>
ST_17 : Operation 152 [43/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 152 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.48>
ST_18 : Operation 153 [42/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 153 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.48>
ST_19 : Operation 154 [41/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 154 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.48>
ST_20 : Operation 155 [40/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 155 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.48>
ST_21 : Operation 156 [39/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 156 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.48>
ST_22 : Operation 157 [38/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 157 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.48>
ST_23 : Operation 158 [37/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 158 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.48>
ST_24 : Operation 159 [36/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 159 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.48>
ST_25 : Operation 160 [35/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 160 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.48>
ST_26 : Operation 161 [34/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 161 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.48>
ST_27 : Operation 162 [33/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 162 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.48>
ST_28 : Operation 163 [32/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 163 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.48>
ST_29 : Operation 164 [31/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 164 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.48>
ST_30 : Operation 165 [30/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 165 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.48>
ST_31 : Operation 166 [29/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 166 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.48>
ST_32 : Operation 167 [28/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 167 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.48>
ST_33 : Operation 168 [27/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 168 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.48>
ST_34 : Operation 169 [26/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 169 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.48>
ST_35 : Operation 170 [25/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 170 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.48>
ST_36 : Operation 171 [24/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 171 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.48>
ST_37 : Operation 172 [23/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 172 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.48>
ST_38 : Operation 173 [22/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 173 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.48>
ST_39 : Operation 174 [21/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 174 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.48>
ST_40 : Operation 175 [20/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 175 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.48>
ST_41 : Operation 176 [19/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 176 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.48>
ST_42 : Operation 177 [18/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 177 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.48>
ST_43 : Operation 178 [17/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 178 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.48>
ST_44 : Operation 179 [16/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 179 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.48>
ST_45 : Operation 180 [15/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 180 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.48>
ST_46 : Operation 181 [14/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 181 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.48>
ST_47 : Operation 182 [13/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 182 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.48>
ST_48 : Operation 183 [12/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 183 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.48>
ST_49 : Operation 184 [11/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 184 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.48>
ST_50 : Operation 185 [10/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 185 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.48>
ST_51 : Operation 186 [9/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 186 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.48>
ST_52 : Operation 187 [8/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 187 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.48>
ST_53 : Operation 188 [7/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 188 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.48>
ST_54 : Operation 189 [6/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 189 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.48>
ST_55 : Operation 190 [5/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 190 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.48>
ST_56 : Operation 191 [4/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 191 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.48>
ST_57 : Operation 192 [3/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 192 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.48>
ST_58 : Operation 193 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %patch_read, i10 0" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 193 'bitconcatenate' 'shl_ln' <Predicate = (do_init)> <Delay = 0.00>
ST_58 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i18 %shl_ln" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 194 'zext' 'zext_ln138' <Predicate = (do_init)> <Delay = 0.00>
ST_58 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln138_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %patch_read, i8 0" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 195 'bitconcatenate' 'shl_ln138_1' <Predicate = (do_init)> <Delay = 0.00>
ST_58 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i16 %shl_ln138_1" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 196 'zext' 'zext_ln138_1' <Predicate = (do_init)> <Delay = 0.00>
ST_58 : Operation 197 [1/1] (0.87ns)   --->   "%sub_ln138 = sub i19 %zext_ln138, i19 %zext_ln138_1" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 197 'sub' 'sub_ln138' <Predicate = (do_init)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 198 [2/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 198 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.84>
ST_59 : Operation 199 [1/1] (0.00ns)   --->   "%inout1_addr_rewind_idx = phi i64 0, void %entry, i64 %inout1_addr_phi_idx, void %for.body8.split.i, i64 0, void %layernorm_output.exit" [Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 199 'phi' 'inout1_addr_rewind_idx' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln106_rewind = phi i54 0, void %entry, i54 %sext_ln106_phi, void %for.body8.split.i, i54 0, void %layernorm_output.exit" [Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 200 'phi' 'sext_ln106_rewind' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 201 [1/1] (0.00ns)   --->   "%p_read64_rewind = phi i32 0, void %entry, i32 %p_read64_phi, void %for.body8.split.i, i32 0, void %layernorm_output.exit" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 201 'phi' 'p_read64_rewind' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 202 [1/1] (0.42ns)   --->   "%br_ln0 = br i1 %do_init, void %for.body8.split.i, void %rewind_init"   --->   Operation 202 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_59 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i19 %sub_ln138" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 203 'sext' 'sext_ln138' <Predicate = (do_init)> <Delay = 0.00>
ST_59 : Operation 204 [1/1] (1.08ns)   --->   "%add_ln139 = add i64 %sext_ln138, i64 %out_read" [Deit_cpp/src/layernorm.cpp:139]   --->   Operation 204 'add' 'add_ln139' <Predicate = (do_init)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 205 [1/49] (1.48ns)   --->   "%udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303"   --->   Operation 205 'udiv' 'udiv_ln1303' <Predicate = (do_init)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 48> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 206 [1/1] (0.00ns)   --->   "%rstddev_V = trunc i32 %udiv_ln1303"   --->   Operation 206 'trunc' 'rstddev_V' <Predicate = (do_init)> <Delay = 0.00>
ST_59 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i32 %rstddev_V" [Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 207 'sext' 'sext_ln106' <Predicate = (do_init)> <Delay = 0.00>
ST_59 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln139, i32 5, i32 63" [Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 208 'partselect' 'trunc_ln' <Predicate = (do_init)> <Delay = 0.00>
ST_59 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln106_1 = sext i59 %trunc_ln" [Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 209 'sext' 'sext_ln106_1' <Predicate = (do_init)> <Delay = 0.00>
ST_59 : Operation 210 [1/1] (0.42ns)   --->   "%br_ln106 = br void %for.body8.split.i" [Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 210 'br' 'br_ln106' <Predicate = (do_init)> <Delay = 0.42>
ST_59 : Operation 211 [1/1] (0.00ns)   --->   "%inout1_addr_phi_idx = phi i64 %sext_ln106_1, void %rewind_init, i64 %inout1_addr_rewind_idx, void %rewind_header" [Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 211 'phi' 'inout1_addr_phi_idx' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln106_phi = phi i54 %sext_ln106, void %rewind_init, i54 %sext_ln106_rewind, void %rewind_header" [Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 212 'phi' 'sext_ln106_phi' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 213 [1/1] (0.00ns)   --->   "%p_read64_phi = phi i32 %p_read_3, void %rewind_init, i32 %p_read64_rewind, void %rewind_header" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 213 'phi' 'p_read64_phi' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 214 [1/1] (1.01ns)   --->   "%x_dim_V_40 = sub i32 %x_dim_V, i32 %p_read64_phi"   --->   Operation 214 'sub' 'x_dim_V_40' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1270_1 = sext i32 %x_dim_V_40"   --->   Operation 215 'sext' 'sext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 216 [1/1] (3.93ns)   --->   "%r_V_497 = mul i54 %sext_ln1270_1, i54 %sext_ln106_phi"   --->   Operation 216 'mul' 'r_V_497' <Predicate = true> <Delay = 3.93> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 217 [1/1] (0.00ns)   --->   "%x_dim_V_41 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_497, i32 22, i32 53"   --->   Operation 217 'partselect' 'x_dim_V_41' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 218 [1/1] (1.01ns)   --->   "%x_dim_V_42 = sub i32 %x_dim_V_5, i32 %p_read64_phi"   --->   Operation 218 'sub' 'x_dim_V_42' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1270_4 = sext i32 %x_dim_V_42"   --->   Operation 219 'sext' 'sext_ln1270_4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 220 [1/1] (3.93ns)   --->   "%r_V_500 = mul i54 %sext_ln1270_4, i54 %sext_ln106_phi"   --->   Operation 220 'mul' 'r_V_500' <Predicate = true> <Delay = 3.93> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 221 [1/1] (0.00ns)   --->   "%x_dim_V_43 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_500, i32 22, i32 53"   --->   Operation 221 'partselect' 'x_dim_V_43' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 222 [1/1] (1.01ns)   --->   "%x_dim_V_44 = sub i32 %x_dim_V_10, i32 %p_read64_phi"   --->   Operation 222 'sub' 'x_dim_V_44' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1270_7 = sext i32 %x_dim_V_44"   --->   Operation 223 'sext' 'sext_ln1270_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 224 [1/1] (3.93ns)   --->   "%r_V_503 = mul i54 %sext_ln1270_7, i54 %sext_ln106_phi"   --->   Operation 224 'mul' 'r_V_503' <Predicate = true> <Delay = 3.93> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 225 [1/1] (0.00ns)   --->   "%x_dim_V_45 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_503, i32 22, i32 53"   --->   Operation 225 'partselect' 'x_dim_V_45' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 226 [1/1] (1.01ns)   --->   "%x_dim_V_46 = sub i32 %x_dim_V_15, i32 %p_read64_phi"   --->   Operation 226 'sub' 'x_dim_V_46' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1270_10 = sext i32 %x_dim_V_46"   --->   Operation 227 'sext' 'sext_ln1270_10' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 228 [1/1] (3.93ns)   --->   "%r_V_506 = mul i54 %sext_ln1270_10, i54 %sext_ln106_phi"   --->   Operation 228 'mul' 'r_V_506' <Predicate = true> <Delay = 3.93> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 229 [1/1] (0.00ns)   --->   "%x_dim_V_47 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_506, i32 22, i32 53"   --->   Operation 229 'partselect' 'x_dim_V_47' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 230 [1/1] (1.01ns)   --->   "%x_dim_V_48 = sub i32 %x_dim_V_20, i32 %p_read64_phi"   --->   Operation 230 'sub' 'x_dim_V_48' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1270_13 = sext i32 %x_dim_V_48"   --->   Operation 231 'sext' 'sext_ln1270_13' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 232 [1/1] (3.93ns)   --->   "%r_V_509 = mul i54 %sext_ln1270_13, i54 %sext_ln106_phi"   --->   Operation 232 'mul' 'r_V_509' <Predicate = true> <Delay = 3.93> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 233 [1/1] (0.00ns)   --->   "%x_dim_V_49 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_509, i32 22, i32 53"   --->   Operation 233 'partselect' 'x_dim_V_49' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 234 [1/1] (1.01ns)   --->   "%x_dim_V_50 = sub i32 %x_dim_V_25, i32 %p_read64_phi"   --->   Operation 234 'sub' 'x_dim_V_50' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1270_16 = sext i32 %x_dim_V_50"   --->   Operation 235 'sext' 'sext_ln1270_16' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 236 [1/1] (3.93ns)   --->   "%r_V_512 = mul i54 %sext_ln1270_16, i54 %sext_ln106_phi"   --->   Operation 236 'mul' 'r_V_512' <Predicate = true> <Delay = 3.93> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 237 [1/1] (0.00ns)   --->   "%x_dim_V_51 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_512, i32 22, i32 53"   --->   Operation 237 'partselect' 'x_dim_V_51' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 238 [1/1] (1.01ns)   --->   "%x_dim_V_52 = sub i32 %x_dim_V_30, i32 %p_read64_phi"   --->   Operation 238 'sub' 'x_dim_V_52' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1270_19 = sext i32 %x_dim_V_52"   --->   Operation 239 'sext' 'sext_ln1270_19' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 240 [1/1] (3.93ns)   --->   "%r_V_515 = mul i54 %sext_ln1270_19, i54 %sext_ln106_phi"   --->   Operation 240 'mul' 'r_V_515' <Predicate = true> <Delay = 3.93> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 241 [1/1] (0.00ns)   --->   "%x_dim_V_53 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_515, i32 22, i32 53"   --->   Operation 241 'partselect' 'x_dim_V_53' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 242 [1/1] (1.01ns)   --->   "%x_dim_V_54 = sub i32 %x_dim_V_35, i32 %p_read64_phi"   --->   Operation 242 'sub' 'x_dim_V_54' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1270_22 = sext i32 %x_dim_V_54"   --->   Operation 243 'sext' 'sext_ln1270_22' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 244 [1/1] (3.93ns)   --->   "%r_V_518 = mul i54 %sext_ln1270_22, i54 %sext_ln106_phi"   --->   Operation 244 'mul' 'r_V_518' <Predicate = true> <Delay = 3.93> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 245 [1/1] (0.00ns)   --->   "%x_dim_V_55 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_518, i32 22, i32 53"   --->   Operation 245 'partselect' 'x_dim_V_55' <Predicate = true> <Delay = 0.00>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 246 [1/1] (0.00ns)   --->   "%inout1_addr = getelementptr i256 %inout1, i64 %sext_ln106_1" [Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 246 'getelementptr' 'inout1_addr' <Predicate = (do_init)> <Delay = 0.00>
ST_60 : Operation 247 [1/1] (7.30ns)   --->   "%empty_204 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %inout1_addr, i32 24" [Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 247 'writereq' 'empty_204' <Predicate = (do_init)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1270_2 = sext i32 %x_dim_V_41"   --->   Operation 248 'sext' 'sext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1270_3 = sext i16 %trunc_ln1273"   --->   Operation 249 'sext' 'sext_ln1270_3' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 250 [1/1] (3.42ns)   --->   "%mul_ln1270 = mul i43 %sext_ln1270_2, i43 %sext_ln1270_3"   --->   Operation 250 'mul' 'mul_ln1270' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 251 [1/1] (0.00ns)   --->   "%x_dim_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i43.i32.i32, i43 %mul_ln1270, i32 11, i32 42"   --->   Operation 251 'partselect' 'x_dim_V_3' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %trunc_ln813, i11 0"   --->   Operation 252 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i27 %shl_ln9"   --->   Operation 253 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 254 [1/1] (1.01ns)   --->   "%x_dim_V_4 = add i32 %x_dim_V_3, i32 %sext_ln813"   --->   Operation 254 'add' 'x_dim_V_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1270_5 = sext i32 %x_dim_V_43"   --->   Operation 255 'sext' 'sext_ln1270_5' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1270_6 = sext i16 %tmp_247_i"   --->   Operation 256 'sext' 'sext_ln1270_6' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 257 [1/1] (3.42ns)   --->   "%mul_ln1270_1 = mul i43 %sext_ln1270_5, i43 %sext_ln1270_6"   --->   Operation 257 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 258 [1/1] (0.00ns)   --->   "%x_dim_V_8 = partselect i32 @_ssdm_op_PartSelect.i32.i43.i32.i32, i43 %mul_ln1270_1, i32 11, i32 42"   --->   Operation 258 'partselect' 'x_dim_V_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 259 [1/1] (0.00ns)   --->   "%shl_ln813_4 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_s, i11 0"   --->   Operation 259 'bitconcatenate' 'shl_ln813_4' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln813_28 = sext i27 %shl_ln813_4"   --->   Operation 260 'sext' 'sext_ln813_28' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 261 [1/1] (1.01ns)   --->   "%x_dim_V_9 = add i32 %x_dim_V_8, i32 %sext_ln813_28"   --->   Operation 261 'add' 'x_dim_V_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1270_8 = sext i32 %x_dim_V_45"   --->   Operation 262 'sext' 'sext_ln1270_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1270_9 = sext i16 %tmp_249_i"   --->   Operation 263 'sext' 'sext_ln1270_9' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 264 [1/1] (3.42ns)   --->   "%mul_ln1270_2 = mul i43 %sext_ln1270_8, i43 %sext_ln1270_9"   --->   Operation 264 'mul' 'mul_ln1270_2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 265 [1/1] (0.00ns)   --->   "%x_dim_V_13 = partselect i32 @_ssdm_op_PartSelect.i32.i43.i32.i32, i43 %mul_ln1270_2, i32 11, i32 42"   --->   Operation 265 'partselect' 'x_dim_V_13' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln813_5 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_469, i11 0"   --->   Operation 266 'bitconcatenate' 'shl_ln813_5' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln813_29 = sext i27 %shl_ln813_5"   --->   Operation 267 'sext' 'sext_ln813_29' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 268 [1/1] (1.01ns)   --->   "%x_dim_V_14 = add i32 %x_dim_V_13, i32 %sext_ln813_29"   --->   Operation 268 'add' 'x_dim_V_14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1270_11 = sext i32 %x_dim_V_47"   --->   Operation 269 'sext' 'sext_ln1270_11' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1270_12 = sext i16 %tmp_251_i"   --->   Operation 270 'sext' 'sext_ln1270_12' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 271 [1/1] (3.42ns)   --->   "%mul_ln1270_3 = mul i43 %sext_ln1270_11, i43 %sext_ln1270_12"   --->   Operation 271 'mul' 'mul_ln1270_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 272 [1/1] (0.00ns)   --->   "%x_dim_V_18 = partselect i32 @_ssdm_op_PartSelect.i32.i43.i32.i32, i43 %mul_ln1270_3, i32 11, i32 42"   --->   Operation 272 'partselect' 'x_dim_V_18' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 273 [1/1] (0.00ns)   --->   "%shl_ln813_6 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_470, i11 0"   --->   Operation 273 'bitconcatenate' 'shl_ln813_6' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln813_30 = sext i27 %shl_ln813_6"   --->   Operation 274 'sext' 'sext_ln813_30' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 275 [1/1] (1.01ns)   --->   "%x_dim_V_19 = add i32 %x_dim_V_18, i32 %sext_ln813_30"   --->   Operation 275 'add' 'x_dim_V_19' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1270_14 = sext i32 %x_dim_V_49"   --->   Operation 276 'sext' 'sext_ln1270_14' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln1270_15 = sext i16 %tmp_253_i"   --->   Operation 277 'sext' 'sext_ln1270_15' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 278 [1/1] (3.42ns)   --->   "%mul_ln1270_4 = mul i43 %sext_ln1270_14, i43 %sext_ln1270_15"   --->   Operation 278 'mul' 'mul_ln1270_4' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 279 [1/1] (0.00ns)   --->   "%x_dim_V_23 = partselect i32 @_ssdm_op_PartSelect.i32.i43.i32.i32, i43 %mul_ln1270_4, i32 11, i32 42"   --->   Operation 279 'partselect' 'x_dim_V_23' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 280 [1/1] (0.00ns)   --->   "%shl_ln813_7 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_471, i11 0"   --->   Operation 280 'bitconcatenate' 'shl_ln813_7' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln813_31 = sext i27 %shl_ln813_7"   --->   Operation 281 'sext' 'sext_ln813_31' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 282 [1/1] (1.01ns)   --->   "%x_dim_V_24 = add i32 %x_dim_V_23, i32 %sext_ln813_31"   --->   Operation 282 'add' 'x_dim_V_24' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln1270_17 = sext i32 %x_dim_V_51"   --->   Operation 283 'sext' 'sext_ln1270_17' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1270_18 = sext i16 %tmp_255_i"   --->   Operation 284 'sext' 'sext_ln1270_18' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 285 [1/1] (3.42ns)   --->   "%mul_ln1270_5 = mul i43 %sext_ln1270_17, i43 %sext_ln1270_18"   --->   Operation 285 'mul' 'mul_ln1270_5' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 286 [1/1] (0.00ns)   --->   "%x_dim_V_28 = partselect i32 @_ssdm_op_PartSelect.i32.i43.i32.i32, i43 %mul_ln1270_5, i32 11, i32 42"   --->   Operation 286 'partselect' 'x_dim_V_28' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 287 [1/1] (0.00ns)   --->   "%shl_ln813_8 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_472, i11 0"   --->   Operation 287 'bitconcatenate' 'shl_ln813_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln813_32 = sext i27 %shl_ln813_8"   --->   Operation 288 'sext' 'sext_ln813_32' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 289 [1/1] (1.01ns)   --->   "%x_dim_V_29 = add i32 %x_dim_V_28, i32 %sext_ln813_32"   --->   Operation 289 'add' 'x_dim_V_29' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1270_20 = sext i32 %x_dim_V_53"   --->   Operation 290 'sext' 'sext_ln1270_20' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1270_21 = sext i16 %tmp_257_i"   --->   Operation 291 'sext' 'sext_ln1270_21' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 292 [1/1] (3.42ns)   --->   "%mul_ln1270_6 = mul i43 %sext_ln1270_20, i43 %sext_ln1270_21"   --->   Operation 292 'mul' 'mul_ln1270_6' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 293 [1/1] (0.00ns)   --->   "%x_dim_V_33 = partselect i32 @_ssdm_op_PartSelect.i32.i43.i32.i32, i43 %mul_ln1270_6, i32 11, i32 42"   --->   Operation 293 'partselect' 'x_dim_V_33' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 294 [1/1] (0.00ns)   --->   "%shl_ln813_9 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_473, i11 0"   --->   Operation 294 'bitconcatenate' 'shl_ln813_9' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln813_33 = sext i27 %shl_ln813_9"   --->   Operation 295 'sext' 'sext_ln813_33' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 296 [1/1] (1.01ns)   --->   "%x_dim_V_34 = add i32 %x_dim_V_33, i32 %sext_ln813_33"   --->   Operation 296 'add' 'x_dim_V_34' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln1270_23 = sext i32 %x_dim_V_55"   --->   Operation 297 'sext' 'sext_ln1270_23' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1270_24 = sext i16 %tmp_259_i"   --->   Operation 298 'sext' 'sext_ln1270_24' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 299 [1/1] (3.42ns)   --->   "%mul_ln1270_7 = mul i43 %sext_ln1270_23, i43 %sext_ln1270_24"   --->   Operation 299 'mul' 'mul_ln1270_7' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 300 [1/1] (0.00ns)   --->   "%x_dim_V_38 = partselect i32 @_ssdm_op_PartSelect.i32.i43.i32.i32, i43 %mul_ln1270_7, i32 11, i32 42"   --->   Operation 300 'partselect' 'x_dim_V_38' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 301 [1/1] (0.00ns)   --->   "%shl_ln813_s = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_474, i11 0"   --->   Operation 301 'bitconcatenate' 'shl_ln813_s' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln813_34 = sext i27 %shl_ln813_s"   --->   Operation 302 'sext' 'sext_ln813_34' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 303 [1/1] (1.01ns)   --->   "%x_dim_V_39 = add i32 %x_dim_V_38, i32 %sext_ln813_34"   --->   Operation 303 'add' 'x_dim_V_39' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 304 [1/1] (0.00ns)   --->   "%inout1_addr_32 = getelementptr i256 %inout1, i64 %inout1_addr_phi_idx" [Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 304 'getelementptr' 'inout1_addr_32' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 305 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 305 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 306 [1/1] (0.00ns)   --->   "%specpipeline_ln108 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/layernorm.cpp:108->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 306 'specpipeline' 'specpipeline_ln108' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 307 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 307 'specloopname' 'specloopname_ln106' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 308 [1/1] (0.00ns)   --->   "%or_ln119_i = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %x_dim_V_39, i32 %x_dim_V_34, i32 %x_dim_V_29, i32 %x_dim_V_24, i32 %x_dim_V_19, i32 %x_dim_V_14, i32 %x_dim_V_9, i32 %x_dim_V_4" [Deit_cpp/src/layernorm.cpp:119->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 308 'bitconcatenate' 'or_ln119_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 309 [1/1] (7.30ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %inout1_addr_32, i256 %or_ln119_i, i32 4294967295" [Deit_cpp/src/layernorm.cpp:119->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 309 'write' 'write_ln119' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 310 [5/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout1_addr_32" [Deit_cpp/src/layernorm.cpp:121->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 310 'writeresp' 'empty' <Predicate = (icmp_ln106)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 311 [4/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout1_addr_32" [Deit_cpp/src/layernorm.cpp:121->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 311 'writeresp' 'empty' <Predicate = (icmp_ln106)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 312 [3/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout1_addr_32" [Deit_cpp/src/layernorm.cpp:121->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 312 'writeresp' 'empty' <Predicate = (icmp_ln106)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 313 [2/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout1_addr_32" [Deit_cpp/src/layernorm.cpp:121->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 313 'writeresp' 'empty' <Predicate = (icmp_ln106)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 314 [1/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout1_addr_32" [Deit_cpp/src/layernorm.cpp:121->Deit_cpp/src/layernorm.cpp:139]   --->   Operation 314 'writeresp' 'empty' <Predicate = (icmp_ln106)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 315 [1/1] (0.00ns)   --->   "%return_ln139 = return void @_ssdm_op_Return" [Deit_cpp/src/layernorm.cpp:139]   --->   Operation 315 'return' 'return_ln139' <Predicate = (icmp_ln106)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [20]  (0.427 ns)

 <State 2>: 5.99ns
The critical path consists of the following:
	wire read operation ('p_read_3', Deit_cpp/src/layernorm.cpp:138) on port 'p_read' (Deit_cpp/src/layernorm.cpp:138) [29]  (1.84 ns)
	'mul' operation ('r.V') [40]  (3.42 ns)
	'sub' operation ('x.V') [45]  (0.731 ns)

 <State 3>: 7.22ns
The critical path consists of the following:
	'call' operation ('sext_ln1303_i') to 'sqrt_fixed<32, 10>' [46]  (7.22 ns)

 <State 4>: 7.22ns
The critical path consists of the following:
	'call' operation ('sext_ln1303_i') to 'sqrt_fixed<32, 10>' [46]  (7.22 ns)

 <State 5>: 7.22ns
The critical path consists of the following:
	'call' operation ('sext_ln1303_i') to 'sqrt_fixed<32, 10>' [46]  (7.22 ns)

 <State 6>: 7.22ns
The critical path consists of the following:
	'call' operation ('sext_ln1303_i') to 'sqrt_fixed<32, 10>' [46]  (7.22 ns)

 <State 7>: 7.22ns
The critical path consists of the following:
	'call' operation ('sext_ln1303_i') to 'sqrt_fixed<32, 10>' [46]  (7.22 ns)

 <State 8>: 7.22ns
The critical path consists of the following:
	'call' operation ('sext_ln1303_i') to 'sqrt_fixed<32, 10>' [46]  (7.22 ns)

 <State 9>: 7.22ns
The critical path consists of the following:
	'call' operation ('sext_ln1303_i') to 'sqrt_fixed<32, 10>' [46]  (7.22 ns)

 <State 10>: 7.1ns
The critical path consists of the following:
	'call' operation ('sext_ln1303_i') to 'sqrt_fixed<32, 10>' [46]  (7.1 ns)

 <State 11>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 12>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 13>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 14>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 15>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 16>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 17>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 18>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 19>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 20>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 21>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 22>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 23>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 24>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 25>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 26>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 27>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 28>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 29>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 30>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 31>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 32>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 33>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 34>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 35>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 36>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 37>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 38>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 39>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 40>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 41>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 42>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 43>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 44>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 45>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 46>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 47>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 48>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 49>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 50>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 51>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 52>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 53>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 54>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 55>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 56>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 57>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 58>: 1.49ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)

 <State 59>: 5.85ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1303') [48]  (1.49 ns)
	multiplexor before 'phi' operation ('sext_ln106_phi', Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139) with incoming values : ('sext_ln106', Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139) [58]  (0.427 ns)
	'phi' operation ('sext_ln106_phi', Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139) with incoming values : ('sext_ln106', Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139) [58]  (0 ns)
	'mul' operation ('r.V') [83]  (3.94 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('inout1_addr', Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139) [53]  (0 ns)
	bus request operation ('empty_204', Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139) on port 'inout1' (Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139) [54]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('inout1_addr_32', Deit_cpp/src/layernorm.cpp:106->Deit_cpp/src/layernorm.cpp:139) [60]  (0 ns)
	bus write operation ('write_ln119', Deit_cpp/src/layernorm.cpp:119->Deit_cpp/src/layernorm.cpp:139) on port 'inout1' (Deit_cpp/src/layernorm.cpp:119->Deit_cpp/src/layernorm.cpp:139) [192]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty', Deit_cpp/src/layernorm.cpp:121->Deit_cpp/src/layernorm.cpp:139) on port 'inout1' (Deit_cpp/src/layernorm.cpp:121->Deit_cpp/src/layernorm.cpp:139) [198]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty', Deit_cpp/src/layernorm.cpp:121->Deit_cpp/src/layernorm.cpp:139) on port 'inout1' (Deit_cpp/src/layernorm.cpp:121->Deit_cpp/src/layernorm.cpp:139) [198]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty', Deit_cpp/src/layernorm.cpp:121->Deit_cpp/src/layernorm.cpp:139) on port 'inout1' (Deit_cpp/src/layernorm.cpp:121->Deit_cpp/src/layernorm.cpp:139) [198]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty', Deit_cpp/src/layernorm.cpp:121->Deit_cpp/src/layernorm.cpp:139) on port 'inout1' (Deit_cpp/src/layernorm.cpp:121->Deit_cpp/src/layernorm.cpp:139) [198]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty', Deit_cpp/src/layernorm.cpp:121->Deit_cpp/src/layernorm.cpp:139) on port 'inout1' (Deit_cpp/src/layernorm.cpp:121->Deit_cpp/src/layernorm.cpp:139) [198]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
