
FreshAndClean.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001214  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080012d4  080012d4  000112d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001304  08001304  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001304  08001304  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001304  08001304  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001304  08001304  00011304  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001308  08001308  00011308  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800130c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001318  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001318  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   000048ed  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000f7f  00000000  00000000  00024964  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000003d8  00000000  00000000  000258e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000002ca  00000000  00000000  00025cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000183cc  00000000  00000000  00025f8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00005018  00000000  00000000  0003e356  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f919  00000000  00000000  0004336e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000bf8  00000000  00000000  000d2c88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000097  00000000  00000000  000d3880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080012bc 	.word	0x080012bc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080012bc 	.word	0x080012bc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
 * @retval int
 *
 *
 */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0

	Setup();
 8000226:	f000 f82f 	bl	8000288 <Setup>
	uint32_t debouncer = 0;
 800022a:	2300      	movs	r3, #0
 800022c:	607b      	str	r3, [r7, #4]

	while(1){
		debouncer = (debouncer << 1); // Always shift every loop iteration
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	005b      	lsls	r3, r3, #1
 8000232:	607b      	str	r3, [r7, #4]
		if (GPIOA->IDR & 1<<0 ) {
 8000234:	2390      	movs	r3, #144	; 0x90
 8000236:	05db      	lsls	r3, r3, #23
 8000238:	691b      	ldr	r3, [r3, #16]
 800023a:	2201      	movs	r2, #1
 800023c:	4013      	ands	r3, r2
 800023e:	d003      	beq.n	8000248 <main+0x28>



			debouncer |= 0x01; // Set lowest bit of bit-vector
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	2201      	movs	r2, #1
 8000244:	4313      	orrs	r3, r2
 8000246:	607b      	str	r3, [r7, #4]


		}

		if (debouncer == 0xFFFFFFFF) {
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	3301      	adds	r3, #1
 800024c:	d107      	bne.n	800025e <main+0x3e>
			// This code triggers repeatedly when button is steady high!
			GPIOC -> ODR |= 1<<9;
 800024e:	4b0b      	ldr	r3, [pc, #44]	; (800027c <main+0x5c>)
 8000250:	695a      	ldr	r2, [r3, #20]
 8000252:	4b0a      	ldr	r3, [pc, #40]	; (800027c <main+0x5c>)
 8000254:	2180      	movs	r1, #128	; 0x80
 8000256:	0089      	lsls	r1, r1, #2
 8000258:	430a      	orrs	r2, r1
 800025a:	615a      	str	r2, [r3, #20]
 800025c:	e7e7      	b.n	800022e <main+0xe>


		}
		else if (debouncer == 0x00000000) {
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	2b00      	cmp	r3, #0
 8000262:	d0e4      	beq.n	800022e <main+0xe>

			// This code triggers repeatedly when button is steady low!
		}
		else if (debouncer == 0x7FFFFFFF) {
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	4a06      	ldr	r2, [pc, #24]	; (8000280 <main+0x60>)
 8000268:	4293      	cmp	r3, r2
 800026a:	d1e0      	bne.n	800022e <main+0xe>


			// This code triggers only once when transitioning to steady high!
			GPIOC -> ODR &= ~(1<<9);
 800026c:	4b03      	ldr	r3, [pc, #12]	; (800027c <main+0x5c>)
 800026e:	695a      	ldr	r2, [r3, #20]
 8000270:	4b02      	ldr	r3, [pc, #8]	; (800027c <main+0x5c>)
 8000272:	4904      	ldr	r1, [pc, #16]	; (8000284 <main+0x64>)
 8000274:	400a      	ands	r2, r1
 8000276:	615a      	str	r2, [r3, #20]
		debouncer = (debouncer << 1); // Always shift every loop iteration
 8000278:	e7d9      	b.n	800022e <main+0xe>
 800027a:	46c0      	nop			; (mov r8, r8)
 800027c:	48000800 	.word	0x48000800
 8000280:	7fffffff 	.word	0x7fffffff
 8000284:	fffffdff 	.word	0xfffffdff

08000288 <Setup>:
		//}* USER CODE END 3 */
	}

}
void Setup(void)
{
 8000288:	b580      	push	{r7, lr}
 800028a:	af00      	add	r7, sp, #0
	HAL_Init(); // Reset of all peripherals, init the Flash and Systick
 800028c:	f000 f902 	bl	8000494 <HAL_Init>
	SystemClock_Config(); //Configure the system clock
 8000290:	f000 f82a 	bl	80002e8 <SystemClock_Config>
	/* This example uses HAL library calls to control
	the GPIOC peripheral. Youâ€™ll be redoing this code
	with hardware register access. */
	//__HAL_RCC_GPIOC_CLK_ENABLE();
	RCC->APB1ENR |= RCC_AHBENR_GPIOCEN; // Enable peripheral clock to TIMER2// Enable the GPIOC clock in the RCC
 8000294:	4b12      	ldr	r3, [pc, #72]	; (80002e0 <Setup+0x58>)
 8000296:	69da      	ldr	r2, [r3, #28]
 8000298:	4b11      	ldr	r3, [pc, #68]	; (80002e0 <Setup+0x58>)
 800029a:	2180      	movs	r1, #128	; 0x80
 800029c:	0309      	lsls	r1, r1, #12
 800029e:	430a      	orrs	r2, r1
 80002a0:	61da      	str	r2, [r3, #28]
	// Set up a configuration struct to pass to the initialization function

	GPIOC->MODER = 0;
 80002a2:	4b10      	ldr	r3, [pc, #64]	; (80002e4 <Setup+0x5c>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	601a      	str	r2, [r3, #0]
	//LEDS
	//GPIOC->MODER = GPIOC->MODER | 1 | 1<<1 ;
	// Red led pin PC6 blue led PC7
	GPIOC->MODER = GPIOC->MODER  | 1<<12 | 1<<14 ;
 80002a8:	4b0e      	ldr	r3, [pc, #56]	; (80002e4 <Setup+0x5c>)
 80002aa:	681a      	ldr	r2, [r3, #0]
 80002ac:	4b0d      	ldr	r3, [pc, #52]	; (80002e4 <Setup+0x5c>)
 80002ae:	21a0      	movs	r1, #160	; 0xa0
 80002b0:	01c9      	lsls	r1, r1, #7
 80002b2:	430a      	orrs	r2, r1
 80002b4:	601a      	str	r2, [r3, #0]
	// Drain Led to reset state
	GPIOC->OTYPER = GPIOC->OTYPER | 0<<6 | 0<<7;
 80002b6:	4a0b      	ldr	r2, [pc, #44]	; (80002e4 <Setup+0x5c>)
 80002b8:	4b0a      	ldr	r3, [pc, #40]	; (80002e4 <Setup+0x5c>)
 80002ba:	6852      	ldr	r2, [r2, #4]
 80002bc:	605a      	str	r2, [r3, #4]
	// Led to internal output speed to slow
	GPIOC->OSPEEDR = GPIOC->OSPEEDR | 0<<12 | 0<<14;
 80002be:	4a09      	ldr	r2, [pc, #36]	; (80002e4 <Setup+0x5c>)
 80002c0:	4b08      	ldr	r3, [pc, #32]	; (80002e4 <Setup+0x5c>)
 80002c2:	6892      	ldr	r2, [r2, #8]
 80002c4:	609a      	str	r2, [r3, #8]
	// Pullup/pulldown register
	GPIOC->PUPDR = GPIOC->PUPDR | 0<<12 | 0<<13 | 0<<14 | 0<<15 ;
 80002c6:	4a07      	ldr	r2, [pc, #28]	; (80002e4 <Setup+0x5c>)
 80002c8:	4b06      	ldr	r3, [pc, #24]	; (80002e4 <Setup+0x5c>)
 80002ca:	68d2      	ldr	r2, [r2, #12]
 80002cc:	60da      	str	r2, [r3, #12]
	//user button B1
	GPIOA->MODER = GPIOA->MODER | 0<<0 | 0<<1 ;
 80002ce:	2390      	movs	r3, #144	; 0x90
 80002d0:	05da      	lsls	r2, r3, #23
 80002d2:	2390      	movs	r3, #144	; 0x90
 80002d4:	05db      	lsls	r3, r3, #23
 80002d6:	6812      	ldr	r2, [r2, #0]
 80002d8:	601a      	str	r2, [r3, #0]
}
 80002da:	46c0      	nop			; (mov r8, r8)
 80002dc:	46bd      	mov	sp, r7
 80002de:	bd80      	pop	{r7, pc}
 80002e0:	40021000 	.word	0x40021000
 80002e4:	48000800 	.word	0x48000800

080002e8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80002e8:	b590      	push	{r4, r7, lr}
 80002ea:	b099      	sub	sp, #100	; 0x64
 80002ec:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ee:	242c      	movs	r4, #44	; 0x2c
 80002f0:	193b      	adds	r3, r7, r4
 80002f2:	0018      	movs	r0, r3
 80002f4:	2334      	movs	r3, #52	; 0x34
 80002f6:	001a      	movs	r2, r3
 80002f8:	2100      	movs	r1, #0
 80002fa:	f000 ffb3 	bl	8001264 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002fe:	231c      	movs	r3, #28
 8000300:	18fb      	adds	r3, r7, r3
 8000302:	0018      	movs	r0, r3
 8000304:	2310      	movs	r3, #16
 8000306:	001a      	movs	r2, r3
 8000308:	2100      	movs	r1, #0
 800030a:	f000 ffab 	bl	8001264 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800030e:	003b      	movs	r3, r7
 8000310:	0018      	movs	r0, r3
 8000312:	231c      	movs	r3, #28
 8000314:	001a      	movs	r2, r3
 8000316:	2100      	movs	r1, #0
 8000318:	f000 ffa4 	bl	8001264 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 800031c:	0021      	movs	r1, r4
 800031e:	187b      	adds	r3, r7, r1
 8000320:	2222      	movs	r2, #34	; 0x22
 8000322:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000324:	187b      	adds	r3, r7, r1
 8000326:	2201      	movs	r2, #1
 8000328:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800032a:	187b      	adds	r3, r7, r1
 800032c:	2201      	movs	r2, #1
 800032e:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000330:	187b      	adds	r3, r7, r1
 8000332:	2210      	movs	r2, #16
 8000334:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000336:	187b      	adds	r3, r7, r1
 8000338:	2202      	movs	r2, #2
 800033a:	625a      	str	r2, [r3, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800033c:	187b      	adds	r3, r7, r1
 800033e:	2280      	movs	r2, #128	; 0x80
 8000340:	0212      	lsls	r2, r2, #8
 8000342:	629a      	str	r2, [r3, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000344:	187b      	adds	r3, r7, r1
 8000346:	2280      	movs	r2, #128	; 0x80
 8000348:	0352      	lsls	r2, r2, #13
 800034a:	62da      	str	r2, [r3, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800034c:	187b      	adds	r3, r7, r1
 800034e:	2200      	movs	r2, #0
 8000350:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000352:	187b      	adds	r3, r7, r1
 8000354:	0018      	movs	r0, r3
 8000356:	f000 f9b5 	bl	80006c4 <HAL_RCC_OscConfig>
 800035a:	1e03      	subs	r3, r0, #0
 800035c:	d001      	beq.n	8000362 <SystemClock_Config+0x7a>
	{
		Error_Handler();
 800035e:	f000 f829 	bl	80003b4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000362:	211c      	movs	r1, #28
 8000364:	187b      	adds	r3, r7, r1
 8000366:	2207      	movs	r2, #7
 8000368:	601a      	str	r2, [r3, #0]
			|RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800036a:	187b      	adds	r3, r7, r1
 800036c:	2202      	movs	r2, #2
 800036e:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000370:	187b      	adds	r3, r7, r1
 8000372:	2200      	movs	r2, #0
 8000374:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000376:	187b      	adds	r3, r7, r1
 8000378:	2200      	movs	r2, #0
 800037a:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800037c:	187b      	adds	r3, r7, r1
 800037e:	2101      	movs	r1, #1
 8000380:	0018      	movs	r0, r3
 8000382:	f000 fd25 	bl	8000dd0 <HAL_RCC_ClockConfig>
 8000386:	1e03      	subs	r3, r0, #0
 8000388:	d001      	beq.n	800038e <SystemClock_Config+0xa6>
	{
		Error_Handler();
 800038a:	f000 f813 	bl	80003b4 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800038e:	003b      	movs	r3, r7
 8000390:	2280      	movs	r2, #128	; 0x80
 8000392:	0292      	lsls	r2, r2, #10
 8000394:	601a      	str	r2, [r3, #0]
	PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000396:	003b      	movs	r3, r7
 8000398:	2200      	movs	r2, #0
 800039a:	619a      	str	r2, [r3, #24]

	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800039c:	003b      	movs	r3, r7
 800039e:	0018      	movs	r0, r3
 80003a0:	f000 fe62 	bl	8001068 <HAL_RCCEx_PeriphCLKConfig>
 80003a4:	1e03      	subs	r3, r0, #0
 80003a6:	d001      	beq.n	80003ac <SystemClock_Config+0xc4>
	{
		Error_Handler();
 80003a8:	f000 f804 	bl	80003b4 <Error_Handler>
	}
}
 80003ac:	46c0      	nop			; (mov r8, r8)
 80003ae:	46bd      	mov	sp, r7
 80003b0:	b019      	add	sp, #100	; 0x64
 80003b2:	bd90      	pop	{r4, r7, pc}

080003b4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003b8:	b672      	cpsid	i
}
 80003ba:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80003bc:	e7fe      	b.n	80003bc <Error_Handler+0x8>
	...

080003c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b082      	sub	sp, #8
 80003c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003c6:	4b0f      	ldr	r3, [pc, #60]	; (8000404 <HAL_MspInit+0x44>)
 80003c8:	699a      	ldr	r2, [r3, #24]
 80003ca:	4b0e      	ldr	r3, [pc, #56]	; (8000404 <HAL_MspInit+0x44>)
 80003cc:	2101      	movs	r1, #1
 80003ce:	430a      	orrs	r2, r1
 80003d0:	619a      	str	r2, [r3, #24]
 80003d2:	4b0c      	ldr	r3, [pc, #48]	; (8000404 <HAL_MspInit+0x44>)
 80003d4:	699b      	ldr	r3, [r3, #24]
 80003d6:	2201      	movs	r2, #1
 80003d8:	4013      	ands	r3, r2
 80003da:	607b      	str	r3, [r7, #4]
 80003dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003de:	4b09      	ldr	r3, [pc, #36]	; (8000404 <HAL_MspInit+0x44>)
 80003e0:	69da      	ldr	r2, [r3, #28]
 80003e2:	4b08      	ldr	r3, [pc, #32]	; (8000404 <HAL_MspInit+0x44>)
 80003e4:	2180      	movs	r1, #128	; 0x80
 80003e6:	0549      	lsls	r1, r1, #21
 80003e8:	430a      	orrs	r2, r1
 80003ea:	61da      	str	r2, [r3, #28]
 80003ec:	4b05      	ldr	r3, [pc, #20]	; (8000404 <HAL_MspInit+0x44>)
 80003ee:	69da      	ldr	r2, [r3, #28]
 80003f0:	2380      	movs	r3, #128	; 0x80
 80003f2:	055b      	lsls	r3, r3, #21
 80003f4:	4013      	ands	r3, r2
 80003f6:	603b      	str	r3, [r7, #0]
 80003f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003fa:	46c0      	nop			; (mov r8, r8)
 80003fc:	46bd      	mov	sp, r7
 80003fe:	b002      	add	sp, #8
 8000400:	bd80      	pop	{r7, pc}
 8000402:	46c0      	nop			; (mov r8, r8)
 8000404:	40021000 	.word	0x40021000

08000408 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800040c:	e7fe      	b.n	800040c <NMI_Handler+0x4>

0800040e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800040e:	b580      	push	{r7, lr}
 8000410:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000412:	e7fe      	b.n	8000412 <HardFault_Handler+0x4>

08000414 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000418:	46c0      	nop			; (mov r8, r8)
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}

0800041e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800041e:	b580      	push	{r7, lr}
 8000420:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000422:	46c0      	nop			; (mov r8, r8)
 8000424:	46bd      	mov	sp, r7
 8000426:	bd80      	pop	{r7, pc}

08000428 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800042c:	f000 f87a 	bl	8000524 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000430:	46c0      	nop			; (mov r8, r8)
 8000432:	46bd      	mov	sp, r7
 8000434:	bd80      	pop	{r7, pc}

08000436 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000436:	b580      	push	{r7, lr}
 8000438:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	46bd      	mov	sp, r7
 800043e:	bd80      	pop	{r7, pc}

08000440 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000440:	480d      	ldr	r0, [pc, #52]	; (8000478 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000442:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000444:	f7ff fff7 	bl	8000436 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000448:	480c      	ldr	r0, [pc, #48]	; (800047c <LoopForever+0x6>)
  ldr r1, =_edata
 800044a:	490d      	ldr	r1, [pc, #52]	; (8000480 <LoopForever+0xa>)
  ldr r2, =_sidata
 800044c:	4a0d      	ldr	r2, [pc, #52]	; (8000484 <LoopForever+0xe>)
  movs r3, #0
 800044e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000450:	e002      	b.n	8000458 <LoopCopyDataInit>

08000452 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000452:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000454:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000456:	3304      	adds	r3, #4

08000458 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000458:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800045a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800045c:	d3f9      	bcc.n	8000452 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800045e:	4a0a      	ldr	r2, [pc, #40]	; (8000488 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000460:	4c0a      	ldr	r4, [pc, #40]	; (800048c <LoopForever+0x16>)
  movs r3, #0
 8000462:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000464:	e001      	b.n	800046a <LoopFillZerobss>

08000466 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000466:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000468:	3204      	adds	r2, #4

0800046a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800046a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800046c:	d3fb      	bcc.n	8000466 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800046e:	f000 ff01 	bl	8001274 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000472:	f7ff fed5 	bl	8000220 <main>

08000476 <LoopForever>:

LoopForever:
    b LoopForever
 8000476:	e7fe      	b.n	8000476 <LoopForever>
  ldr   r0, =_estack
 8000478:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800047c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000480:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000484:	0800130c 	.word	0x0800130c
  ldr r2, =_sbss
 8000488:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800048c:	2000002c 	.word	0x2000002c

08000490 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000490:	e7fe      	b.n	8000490 <ADC1_COMP_IRQHandler>
	...

08000494 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000498:	4b07      	ldr	r3, [pc, #28]	; (80004b8 <HAL_Init+0x24>)
 800049a:	681a      	ldr	r2, [r3, #0]
 800049c:	4b06      	ldr	r3, [pc, #24]	; (80004b8 <HAL_Init+0x24>)
 800049e:	2110      	movs	r1, #16
 80004a0:	430a      	orrs	r2, r1
 80004a2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80004a4:	2000      	movs	r0, #0
 80004a6:	f000 f809 	bl	80004bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004aa:	f7ff ff89 	bl	80003c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004ae:	2300      	movs	r3, #0
}
 80004b0:	0018      	movs	r0, r3
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	46c0      	nop			; (mov r8, r8)
 80004b8:	40022000 	.word	0x40022000

080004bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004bc:	b590      	push	{r4, r7, lr}
 80004be:	b083      	sub	sp, #12
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004c4:	4b14      	ldr	r3, [pc, #80]	; (8000518 <HAL_InitTick+0x5c>)
 80004c6:	681c      	ldr	r4, [r3, #0]
 80004c8:	4b14      	ldr	r3, [pc, #80]	; (800051c <HAL_InitTick+0x60>)
 80004ca:	781b      	ldrb	r3, [r3, #0]
 80004cc:	0019      	movs	r1, r3
 80004ce:	23fa      	movs	r3, #250	; 0xfa
 80004d0:	0098      	lsls	r0, r3, #2
 80004d2:	f7ff fe19 	bl	8000108 <__udivsi3>
 80004d6:	0003      	movs	r3, r0
 80004d8:	0019      	movs	r1, r3
 80004da:	0020      	movs	r0, r4
 80004dc:	f7ff fe14 	bl	8000108 <__udivsi3>
 80004e0:	0003      	movs	r3, r0
 80004e2:	0018      	movs	r0, r3
 80004e4:	f000 f8e1 	bl	80006aa <HAL_SYSTICK_Config>
 80004e8:	1e03      	subs	r3, r0, #0
 80004ea:	d001      	beq.n	80004f0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80004ec:	2301      	movs	r3, #1
 80004ee:	e00f      	b.n	8000510 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	2b03      	cmp	r3, #3
 80004f4:	d80b      	bhi.n	800050e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004f6:	6879      	ldr	r1, [r7, #4]
 80004f8:	2301      	movs	r3, #1
 80004fa:	425b      	negs	r3, r3
 80004fc:	2200      	movs	r2, #0
 80004fe:	0018      	movs	r0, r3
 8000500:	f000 f8be 	bl	8000680 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000504:	4b06      	ldr	r3, [pc, #24]	; (8000520 <HAL_InitTick+0x64>)
 8000506:	687a      	ldr	r2, [r7, #4]
 8000508:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800050a:	2300      	movs	r3, #0
 800050c:	e000      	b.n	8000510 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800050e:	2301      	movs	r3, #1
}
 8000510:	0018      	movs	r0, r3
 8000512:	46bd      	mov	sp, r7
 8000514:	b003      	add	sp, #12
 8000516:	bd90      	pop	{r4, r7, pc}
 8000518:	20000000 	.word	0x20000000
 800051c:	20000008 	.word	0x20000008
 8000520:	20000004 	.word	0x20000004

08000524 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000528:	4b05      	ldr	r3, [pc, #20]	; (8000540 <HAL_IncTick+0x1c>)
 800052a:	781b      	ldrb	r3, [r3, #0]
 800052c:	001a      	movs	r2, r3
 800052e:	4b05      	ldr	r3, [pc, #20]	; (8000544 <HAL_IncTick+0x20>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	18d2      	adds	r2, r2, r3
 8000534:	4b03      	ldr	r3, [pc, #12]	; (8000544 <HAL_IncTick+0x20>)
 8000536:	601a      	str	r2, [r3, #0]
}
 8000538:	46c0      	nop			; (mov r8, r8)
 800053a:	46bd      	mov	sp, r7
 800053c:	bd80      	pop	{r7, pc}
 800053e:	46c0      	nop			; (mov r8, r8)
 8000540:	20000008 	.word	0x20000008
 8000544:	20000028 	.word	0x20000028

08000548 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
  return uwTick;
 800054c:	4b02      	ldr	r3, [pc, #8]	; (8000558 <HAL_GetTick+0x10>)
 800054e:	681b      	ldr	r3, [r3, #0]
}
 8000550:	0018      	movs	r0, r3
 8000552:	46bd      	mov	sp, r7
 8000554:	bd80      	pop	{r7, pc}
 8000556:	46c0      	nop			; (mov r8, r8)
 8000558:	20000028 	.word	0x20000028

0800055c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800055c:	b590      	push	{r4, r7, lr}
 800055e:	b083      	sub	sp, #12
 8000560:	af00      	add	r7, sp, #0
 8000562:	0002      	movs	r2, r0
 8000564:	6039      	str	r1, [r7, #0]
 8000566:	1dfb      	adds	r3, r7, #7
 8000568:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800056a:	1dfb      	adds	r3, r7, #7
 800056c:	781b      	ldrb	r3, [r3, #0]
 800056e:	2b7f      	cmp	r3, #127	; 0x7f
 8000570:	d828      	bhi.n	80005c4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000572:	4a2f      	ldr	r2, [pc, #188]	; (8000630 <__NVIC_SetPriority+0xd4>)
 8000574:	1dfb      	adds	r3, r7, #7
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	b25b      	sxtb	r3, r3
 800057a:	089b      	lsrs	r3, r3, #2
 800057c:	33c0      	adds	r3, #192	; 0xc0
 800057e:	009b      	lsls	r3, r3, #2
 8000580:	589b      	ldr	r3, [r3, r2]
 8000582:	1dfa      	adds	r2, r7, #7
 8000584:	7812      	ldrb	r2, [r2, #0]
 8000586:	0011      	movs	r1, r2
 8000588:	2203      	movs	r2, #3
 800058a:	400a      	ands	r2, r1
 800058c:	00d2      	lsls	r2, r2, #3
 800058e:	21ff      	movs	r1, #255	; 0xff
 8000590:	4091      	lsls	r1, r2
 8000592:	000a      	movs	r2, r1
 8000594:	43d2      	mvns	r2, r2
 8000596:	401a      	ands	r2, r3
 8000598:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800059a:	683b      	ldr	r3, [r7, #0]
 800059c:	019b      	lsls	r3, r3, #6
 800059e:	22ff      	movs	r2, #255	; 0xff
 80005a0:	401a      	ands	r2, r3
 80005a2:	1dfb      	adds	r3, r7, #7
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	0018      	movs	r0, r3
 80005a8:	2303      	movs	r3, #3
 80005aa:	4003      	ands	r3, r0
 80005ac:	00db      	lsls	r3, r3, #3
 80005ae:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80005b0:	481f      	ldr	r0, [pc, #124]	; (8000630 <__NVIC_SetPriority+0xd4>)
 80005b2:	1dfb      	adds	r3, r7, #7
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	b25b      	sxtb	r3, r3
 80005b8:	089b      	lsrs	r3, r3, #2
 80005ba:	430a      	orrs	r2, r1
 80005bc:	33c0      	adds	r3, #192	; 0xc0
 80005be:	009b      	lsls	r3, r3, #2
 80005c0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80005c2:	e031      	b.n	8000628 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80005c4:	4a1b      	ldr	r2, [pc, #108]	; (8000634 <__NVIC_SetPriority+0xd8>)
 80005c6:	1dfb      	adds	r3, r7, #7
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	0019      	movs	r1, r3
 80005cc:	230f      	movs	r3, #15
 80005ce:	400b      	ands	r3, r1
 80005d0:	3b08      	subs	r3, #8
 80005d2:	089b      	lsrs	r3, r3, #2
 80005d4:	3306      	adds	r3, #6
 80005d6:	009b      	lsls	r3, r3, #2
 80005d8:	18d3      	adds	r3, r2, r3
 80005da:	3304      	adds	r3, #4
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	1dfa      	adds	r2, r7, #7
 80005e0:	7812      	ldrb	r2, [r2, #0]
 80005e2:	0011      	movs	r1, r2
 80005e4:	2203      	movs	r2, #3
 80005e6:	400a      	ands	r2, r1
 80005e8:	00d2      	lsls	r2, r2, #3
 80005ea:	21ff      	movs	r1, #255	; 0xff
 80005ec:	4091      	lsls	r1, r2
 80005ee:	000a      	movs	r2, r1
 80005f0:	43d2      	mvns	r2, r2
 80005f2:	401a      	ands	r2, r3
 80005f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	019b      	lsls	r3, r3, #6
 80005fa:	22ff      	movs	r2, #255	; 0xff
 80005fc:	401a      	ands	r2, r3
 80005fe:	1dfb      	adds	r3, r7, #7
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	0018      	movs	r0, r3
 8000604:	2303      	movs	r3, #3
 8000606:	4003      	ands	r3, r0
 8000608:	00db      	lsls	r3, r3, #3
 800060a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800060c:	4809      	ldr	r0, [pc, #36]	; (8000634 <__NVIC_SetPriority+0xd8>)
 800060e:	1dfb      	adds	r3, r7, #7
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	001c      	movs	r4, r3
 8000614:	230f      	movs	r3, #15
 8000616:	4023      	ands	r3, r4
 8000618:	3b08      	subs	r3, #8
 800061a:	089b      	lsrs	r3, r3, #2
 800061c:	430a      	orrs	r2, r1
 800061e:	3306      	adds	r3, #6
 8000620:	009b      	lsls	r3, r3, #2
 8000622:	18c3      	adds	r3, r0, r3
 8000624:	3304      	adds	r3, #4
 8000626:	601a      	str	r2, [r3, #0]
}
 8000628:	46c0      	nop			; (mov r8, r8)
 800062a:	46bd      	mov	sp, r7
 800062c:	b003      	add	sp, #12
 800062e:	bd90      	pop	{r4, r7, pc}
 8000630:	e000e100 	.word	0xe000e100
 8000634:	e000ed00 	.word	0xe000ed00

08000638 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	1e5a      	subs	r2, r3, #1
 8000644:	2380      	movs	r3, #128	; 0x80
 8000646:	045b      	lsls	r3, r3, #17
 8000648:	429a      	cmp	r2, r3
 800064a:	d301      	bcc.n	8000650 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800064c:	2301      	movs	r3, #1
 800064e:	e010      	b.n	8000672 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000650:	4b0a      	ldr	r3, [pc, #40]	; (800067c <SysTick_Config+0x44>)
 8000652:	687a      	ldr	r2, [r7, #4]
 8000654:	3a01      	subs	r2, #1
 8000656:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000658:	2301      	movs	r3, #1
 800065a:	425b      	negs	r3, r3
 800065c:	2103      	movs	r1, #3
 800065e:	0018      	movs	r0, r3
 8000660:	f7ff ff7c 	bl	800055c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000664:	4b05      	ldr	r3, [pc, #20]	; (800067c <SysTick_Config+0x44>)
 8000666:	2200      	movs	r2, #0
 8000668:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800066a:	4b04      	ldr	r3, [pc, #16]	; (800067c <SysTick_Config+0x44>)
 800066c:	2207      	movs	r2, #7
 800066e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000670:	2300      	movs	r3, #0
}
 8000672:	0018      	movs	r0, r3
 8000674:	46bd      	mov	sp, r7
 8000676:	b002      	add	sp, #8
 8000678:	bd80      	pop	{r7, pc}
 800067a:	46c0      	nop			; (mov r8, r8)
 800067c:	e000e010 	.word	0xe000e010

08000680 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000680:	b580      	push	{r7, lr}
 8000682:	b084      	sub	sp, #16
 8000684:	af00      	add	r7, sp, #0
 8000686:	60b9      	str	r1, [r7, #8]
 8000688:	607a      	str	r2, [r7, #4]
 800068a:	210f      	movs	r1, #15
 800068c:	187b      	adds	r3, r7, r1
 800068e:	1c02      	adds	r2, r0, #0
 8000690:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000692:	68ba      	ldr	r2, [r7, #8]
 8000694:	187b      	adds	r3, r7, r1
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	b25b      	sxtb	r3, r3
 800069a:	0011      	movs	r1, r2
 800069c:	0018      	movs	r0, r3
 800069e:	f7ff ff5d 	bl	800055c <__NVIC_SetPriority>
}
 80006a2:	46c0      	nop			; (mov r8, r8)
 80006a4:	46bd      	mov	sp, r7
 80006a6:	b004      	add	sp, #16
 80006a8:	bd80      	pop	{r7, pc}

080006aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006aa:	b580      	push	{r7, lr}
 80006ac:	b082      	sub	sp, #8
 80006ae:	af00      	add	r7, sp, #0
 80006b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	0018      	movs	r0, r3
 80006b6:	f7ff ffbf 	bl	8000638 <SysTick_Config>
 80006ba:	0003      	movs	r3, r0
}
 80006bc:	0018      	movs	r0, r3
 80006be:	46bd      	mov	sp, r7
 80006c0:	b002      	add	sp, #8
 80006c2:	bd80      	pop	{r7, pc}

080006c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b088      	sub	sp, #32
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d102      	bne.n	80006d8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80006d2:	2301      	movs	r3, #1
 80006d4:	f000 fb76 	bl	8000dc4 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	2201      	movs	r2, #1
 80006de:	4013      	ands	r3, r2
 80006e0:	d100      	bne.n	80006e4 <HAL_RCC_OscConfig+0x20>
 80006e2:	e08e      	b.n	8000802 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80006e4:	4bc5      	ldr	r3, [pc, #788]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 80006e6:	685b      	ldr	r3, [r3, #4]
 80006e8:	220c      	movs	r2, #12
 80006ea:	4013      	ands	r3, r2
 80006ec:	2b04      	cmp	r3, #4
 80006ee:	d00e      	beq.n	800070e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80006f0:	4bc2      	ldr	r3, [pc, #776]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 80006f2:	685b      	ldr	r3, [r3, #4]
 80006f4:	220c      	movs	r2, #12
 80006f6:	4013      	ands	r3, r2
 80006f8:	2b08      	cmp	r3, #8
 80006fa:	d117      	bne.n	800072c <HAL_RCC_OscConfig+0x68>
 80006fc:	4bbf      	ldr	r3, [pc, #764]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 80006fe:	685a      	ldr	r2, [r3, #4]
 8000700:	23c0      	movs	r3, #192	; 0xc0
 8000702:	025b      	lsls	r3, r3, #9
 8000704:	401a      	ands	r2, r3
 8000706:	2380      	movs	r3, #128	; 0x80
 8000708:	025b      	lsls	r3, r3, #9
 800070a:	429a      	cmp	r2, r3
 800070c:	d10e      	bne.n	800072c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800070e:	4bbb      	ldr	r3, [pc, #748]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 8000710:	681a      	ldr	r2, [r3, #0]
 8000712:	2380      	movs	r3, #128	; 0x80
 8000714:	029b      	lsls	r3, r3, #10
 8000716:	4013      	ands	r3, r2
 8000718:	d100      	bne.n	800071c <HAL_RCC_OscConfig+0x58>
 800071a:	e071      	b.n	8000800 <HAL_RCC_OscConfig+0x13c>
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	685b      	ldr	r3, [r3, #4]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d000      	beq.n	8000726 <HAL_RCC_OscConfig+0x62>
 8000724:	e06c      	b.n	8000800 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000726:	2301      	movs	r3, #1
 8000728:	f000 fb4c 	bl	8000dc4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	685b      	ldr	r3, [r3, #4]
 8000730:	2b01      	cmp	r3, #1
 8000732:	d107      	bne.n	8000744 <HAL_RCC_OscConfig+0x80>
 8000734:	4bb1      	ldr	r3, [pc, #708]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 8000736:	681a      	ldr	r2, [r3, #0]
 8000738:	4bb0      	ldr	r3, [pc, #704]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 800073a:	2180      	movs	r1, #128	; 0x80
 800073c:	0249      	lsls	r1, r1, #9
 800073e:	430a      	orrs	r2, r1
 8000740:	601a      	str	r2, [r3, #0]
 8000742:	e02f      	b.n	80007a4 <HAL_RCC_OscConfig+0xe0>
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	685b      	ldr	r3, [r3, #4]
 8000748:	2b00      	cmp	r3, #0
 800074a:	d10c      	bne.n	8000766 <HAL_RCC_OscConfig+0xa2>
 800074c:	4bab      	ldr	r3, [pc, #684]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 800074e:	681a      	ldr	r2, [r3, #0]
 8000750:	4baa      	ldr	r3, [pc, #680]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 8000752:	49ab      	ldr	r1, [pc, #684]	; (8000a00 <HAL_RCC_OscConfig+0x33c>)
 8000754:	400a      	ands	r2, r1
 8000756:	601a      	str	r2, [r3, #0]
 8000758:	4ba8      	ldr	r3, [pc, #672]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 800075a:	681a      	ldr	r2, [r3, #0]
 800075c:	4ba7      	ldr	r3, [pc, #668]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 800075e:	49a9      	ldr	r1, [pc, #676]	; (8000a04 <HAL_RCC_OscConfig+0x340>)
 8000760:	400a      	ands	r2, r1
 8000762:	601a      	str	r2, [r3, #0]
 8000764:	e01e      	b.n	80007a4 <HAL_RCC_OscConfig+0xe0>
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	685b      	ldr	r3, [r3, #4]
 800076a:	2b05      	cmp	r3, #5
 800076c:	d10e      	bne.n	800078c <HAL_RCC_OscConfig+0xc8>
 800076e:	4ba3      	ldr	r3, [pc, #652]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 8000770:	681a      	ldr	r2, [r3, #0]
 8000772:	4ba2      	ldr	r3, [pc, #648]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 8000774:	2180      	movs	r1, #128	; 0x80
 8000776:	02c9      	lsls	r1, r1, #11
 8000778:	430a      	orrs	r2, r1
 800077a:	601a      	str	r2, [r3, #0]
 800077c:	4b9f      	ldr	r3, [pc, #636]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 800077e:	681a      	ldr	r2, [r3, #0]
 8000780:	4b9e      	ldr	r3, [pc, #632]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 8000782:	2180      	movs	r1, #128	; 0x80
 8000784:	0249      	lsls	r1, r1, #9
 8000786:	430a      	orrs	r2, r1
 8000788:	601a      	str	r2, [r3, #0]
 800078a:	e00b      	b.n	80007a4 <HAL_RCC_OscConfig+0xe0>
 800078c:	4b9b      	ldr	r3, [pc, #620]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 800078e:	681a      	ldr	r2, [r3, #0]
 8000790:	4b9a      	ldr	r3, [pc, #616]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 8000792:	499b      	ldr	r1, [pc, #620]	; (8000a00 <HAL_RCC_OscConfig+0x33c>)
 8000794:	400a      	ands	r2, r1
 8000796:	601a      	str	r2, [r3, #0]
 8000798:	4b98      	ldr	r3, [pc, #608]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 800079a:	681a      	ldr	r2, [r3, #0]
 800079c:	4b97      	ldr	r3, [pc, #604]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 800079e:	4999      	ldr	r1, [pc, #612]	; (8000a04 <HAL_RCC_OscConfig+0x340>)
 80007a0:	400a      	ands	r2, r1
 80007a2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	685b      	ldr	r3, [r3, #4]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d014      	beq.n	80007d6 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80007ac:	f7ff fecc 	bl	8000548 <HAL_GetTick>
 80007b0:	0003      	movs	r3, r0
 80007b2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80007b4:	e008      	b.n	80007c8 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80007b6:	f7ff fec7 	bl	8000548 <HAL_GetTick>
 80007ba:	0002      	movs	r2, r0
 80007bc:	69bb      	ldr	r3, [r7, #24]
 80007be:	1ad3      	subs	r3, r2, r3
 80007c0:	2b64      	cmp	r3, #100	; 0x64
 80007c2:	d901      	bls.n	80007c8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80007c4:	2303      	movs	r3, #3
 80007c6:	e2fd      	b.n	8000dc4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80007c8:	4b8c      	ldr	r3, [pc, #560]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 80007ca:	681a      	ldr	r2, [r3, #0]
 80007cc:	2380      	movs	r3, #128	; 0x80
 80007ce:	029b      	lsls	r3, r3, #10
 80007d0:	4013      	ands	r3, r2
 80007d2:	d0f0      	beq.n	80007b6 <HAL_RCC_OscConfig+0xf2>
 80007d4:	e015      	b.n	8000802 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80007d6:	f7ff feb7 	bl	8000548 <HAL_GetTick>
 80007da:	0003      	movs	r3, r0
 80007dc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007de:	e008      	b.n	80007f2 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80007e0:	f7ff feb2 	bl	8000548 <HAL_GetTick>
 80007e4:	0002      	movs	r2, r0
 80007e6:	69bb      	ldr	r3, [r7, #24]
 80007e8:	1ad3      	subs	r3, r2, r3
 80007ea:	2b64      	cmp	r3, #100	; 0x64
 80007ec:	d901      	bls.n	80007f2 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80007ee:	2303      	movs	r3, #3
 80007f0:	e2e8      	b.n	8000dc4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007f2:	4b82      	ldr	r3, [pc, #520]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 80007f4:	681a      	ldr	r2, [r3, #0]
 80007f6:	2380      	movs	r3, #128	; 0x80
 80007f8:	029b      	lsls	r3, r3, #10
 80007fa:	4013      	ands	r3, r2
 80007fc:	d1f0      	bne.n	80007e0 <HAL_RCC_OscConfig+0x11c>
 80007fe:	e000      	b.n	8000802 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000800:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	2202      	movs	r2, #2
 8000808:	4013      	ands	r3, r2
 800080a:	d100      	bne.n	800080e <HAL_RCC_OscConfig+0x14a>
 800080c:	e06c      	b.n	80008e8 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800080e:	4b7b      	ldr	r3, [pc, #492]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 8000810:	685b      	ldr	r3, [r3, #4]
 8000812:	220c      	movs	r2, #12
 8000814:	4013      	ands	r3, r2
 8000816:	d00e      	beq.n	8000836 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000818:	4b78      	ldr	r3, [pc, #480]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 800081a:	685b      	ldr	r3, [r3, #4]
 800081c:	220c      	movs	r2, #12
 800081e:	4013      	ands	r3, r2
 8000820:	2b08      	cmp	r3, #8
 8000822:	d11f      	bne.n	8000864 <HAL_RCC_OscConfig+0x1a0>
 8000824:	4b75      	ldr	r3, [pc, #468]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 8000826:	685a      	ldr	r2, [r3, #4]
 8000828:	23c0      	movs	r3, #192	; 0xc0
 800082a:	025b      	lsls	r3, r3, #9
 800082c:	401a      	ands	r2, r3
 800082e:	2380      	movs	r3, #128	; 0x80
 8000830:	021b      	lsls	r3, r3, #8
 8000832:	429a      	cmp	r2, r3
 8000834:	d116      	bne.n	8000864 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000836:	4b71      	ldr	r3, [pc, #452]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	2202      	movs	r2, #2
 800083c:	4013      	ands	r3, r2
 800083e:	d005      	beq.n	800084c <HAL_RCC_OscConfig+0x188>
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	68db      	ldr	r3, [r3, #12]
 8000844:	2b01      	cmp	r3, #1
 8000846:	d001      	beq.n	800084c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000848:	2301      	movs	r3, #1
 800084a:	e2bb      	b.n	8000dc4 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800084c:	4b6b      	ldr	r3, [pc, #428]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	22f8      	movs	r2, #248	; 0xf8
 8000852:	4393      	bics	r3, r2
 8000854:	0019      	movs	r1, r3
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	691b      	ldr	r3, [r3, #16]
 800085a:	00da      	lsls	r2, r3, #3
 800085c:	4b67      	ldr	r3, [pc, #412]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 800085e:	430a      	orrs	r2, r1
 8000860:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000862:	e041      	b.n	80008e8 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	68db      	ldr	r3, [r3, #12]
 8000868:	2b00      	cmp	r3, #0
 800086a:	d024      	beq.n	80008b6 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800086c:	4b63      	ldr	r3, [pc, #396]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 800086e:	681a      	ldr	r2, [r3, #0]
 8000870:	4b62      	ldr	r3, [pc, #392]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 8000872:	2101      	movs	r1, #1
 8000874:	430a      	orrs	r2, r1
 8000876:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000878:	f7ff fe66 	bl	8000548 <HAL_GetTick>
 800087c:	0003      	movs	r3, r0
 800087e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000880:	e008      	b.n	8000894 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000882:	f7ff fe61 	bl	8000548 <HAL_GetTick>
 8000886:	0002      	movs	r2, r0
 8000888:	69bb      	ldr	r3, [r7, #24]
 800088a:	1ad3      	subs	r3, r2, r3
 800088c:	2b02      	cmp	r3, #2
 800088e:	d901      	bls.n	8000894 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8000890:	2303      	movs	r3, #3
 8000892:	e297      	b.n	8000dc4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000894:	4b59      	ldr	r3, [pc, #356]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	2202      	movs	r2, #2
 800089a:	4013      	ands	r3, r2
 800089c:	d0f1      	beq.n	8000882 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800089e:	4b57      	ldr	r3, [pc, #348]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	22f8      	movs	r2, #248	; 0xf8
 80008a4:	4393      	bics	r3, r2
 80008a6:	0019      	movs	r1, r3
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	691b      	ldr	r3, [r3, #16]
 80008ac:	00da      	lsls	r2, r3, #3
 80008ae:	4b53      	ldr	r3, [pc, #332]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 80008b0:	430a      	orrs	r2, r1
 80008b2:	601a      	str	r2, [r3, #0]
 80008b4:	e018      	b.n	80008e8 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80008b6:	4b51      	ldr	r3, [pc, #324]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 80008b8:	681a      	ldr	r2, [r3, #0]
 80008ba:	4b50      	ldr	r3, [pc, #320]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 80008bc:	2101      	movs	r1, #1
 80008be:	438a      	bics	r2, r1
 80008c0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008c2:	f7ff fe41 	bl	8000548 <HAL_GetTick>
 80008c6:	0003      	movs	r3, r0
 80008c8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80008ca:	e008      	b.n	80008de <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80008cc:	f7ff fe3c 	bl	8000548 <HAL_GetTick>
 80008d0:	0002      	movs	r2, r0
 80008d2:	69bb      	ldr	r3, [r7, #24]
 80008d4:	1ad3      	subs	r3, r2, r3
 80008d6:	2b02      	cmp	r3, #2
 80008d8:	d901      	bls.n	80008de <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80008da:	2303      	movs	r3, #3
 80008dc:	e272      	b.n	8000dc4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80008de:	4b47      	ldr	r3, [pc, #284]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	2202      	movs	r2, #2
 80008e4:	4013      	ands	r3, r2
 80008e6:	d1f1      	bne.n	80008cc <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	2208      	movs	r2, #8
 80008ee:	4013      	ands	r3, r2
 80008f0:	d036      	beq.n	8000960 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	69db      	ldr	r3, [r3, #28]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d019      	beq.n	800092e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80008fa:	4b40      	ldr	r3, [pc, #256]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 80008fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80008fe:	4b3f      	ldr	r3, [pc, #252]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 8000900:	2101      	movs	r1, #1
 8000902:	430a      	orrs	r2, r1
 8000904:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000906:	f7ff fe1f 	bl	8000548 <HAL_GetTick>
 800090a:	0003      	movs	r3, r0
 800090c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800090e:	e008      	b.n	8000922 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000910:	f7ff fe1a 	bl	8000548 <HAL_GetTick>
 8000914:	0002      	movs	r2, r0
 8000916:	69bb      	ldr	r3, [r7, #24]
 8000918:	1ad3      	subs	r3, r2, r3
 800091a:	2b02      	cmp	r3, #2
 800091c:	d901      	bls.n	8000922 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800091e:	2303      	movs	r3, #3
 8000920:	e250      	b.n	8000dc4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000922:	4b36      	ldr	r3, [pc, #216]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 8000924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000926:	2202      	movs	r2, #2
 8000928:	4013      	ands	r3, r2
 800092a:	d0f1      	beq.n	8000910 <HAL_RCC_OscConfig+0x24c>
 800092c:	e018      	b.n	8000960 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800092e:	4b33      	ldr	r3, [pc, #204]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 8000930:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000932:	4b32      	ldr	r3, [pc, #200]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 8000934:	2101      	movs	r1, #1
 8000936:	438a      	bics	r2, r1
 8000938:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800093a:	f7ff fe05 	bl	8000548 <HAL_GetTick>
 800093e:	0003      	movs	r3, r0
 8000940:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000942:	e008      	b.n	8000956 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000944:	f7ff fe00 	bl	8000548 <HAL_GetTick>
 8000948:	0002      	movs	r2, r0
 800094a:	69bb      	ldr	r3, [r7, #24]
 800094c:	1ad3      	subs	r3, r2, r3
 800094e:	2b02      	cmp	r3, #2
 8000950:	d901      	bls.n	8000956 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8000952:	2303      	movs	r3, #3
 8000954:	e236      	b.n	8000dc4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000956:	4b29      	ldr	r3, [pc, #164]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 8000958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800095a:	2202      	movs	r2, #2
 800095c:	4013      	ands	r3, r2
 800095e:	d1f1      	bne.n	8000944 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	2204      	movs	r2, #4
 8000966:	4013      	ands	r3, r2
 8000968:	d100      	bne.n	800096c <HAL_RCC_OscConfig+0x2a8>
 800096a:	e0b5      	b.n	8000ad8 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 800096c:	201f      	movs	r0, #31
 800096e:	183b      	adds	r3, r7, r0
 8000970:	2200      	movs	r2, #0
 8000972:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000974:	4b21      	ldr	r3, [pc, #132]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 8000976:	69da      	ldr	r2, [r3, #28]
 8000978:	2380      	movs	r3, #128	; 0x80
 800097a:	055b      	lsls	r3, r3, #21
 800097c:	4013      	ands	r3, r2
 800097e:	d110      	bne.n	80009a2 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000980:	4b1e      	ldr	r3, [pc, #120]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 8000982:	69da      	ldr	r2, [r3, #28]
 8000984:	4b1d      	ldr	r3, [pc, #116]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 8000986:	2180      	movs	r1, #128	; 0x80
 8000988:	0549      	lsls	r1, r1, #21
 800098a:	430a      	orrs	r2, r1
 800098c:	61da      	str	r2, [r3, #28]
 800098e:	4b1b      	ldr	r3, [pc, #108]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 8000990:	69da      	ldr	r2, [r3, #28]
 8000992:	2380      	movs	r3, #128	; 0x80
 8000994:	055b      	lsls	r3, r3, #21
 8000996:	4013      	ands	r3, r2
 8000998:	60fb      	str	r3, [r7, #12]
 800099a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800099c:	183b      	adds	r3, r7, r0
 800099e:	2201      	movs	r2, #1
 80009a0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009a2:	4b19      	ldr	r3, [pc, #100]	; (8000a08 <HAL_RCC_OscConfig+0x344>)
 80009a4:	681a      	ldr	r2, [r3, #0]
 80009a6:	2380      	movs	r3, #128	; 0x80
 80009a8:	005b      	lsls	r3, r3, #1
 80009aa:	4013      	ands	r3, r2
 80009ac:	d11a      	bne.n	80009e4 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80009ae:	4b16      	ldr	r3, [pc, #88]	; (8000a08 <HAL_RCC_OscConfig+0x344>)
 80009b0:	681a      	ldr	r2, [r3, #0]
 80009b2:	4b15      	ldr	r3, [pc, #84]	; (8000a08 <HAL_RCC_OscConfig+0x344>)
 80009b4:	2180      	movs	r1, #128	; 0x80
 80009b6:	0049      	lsls	r1, r1, #1
 80009b8:	430a      	orrs	r2, r1
 80009ba:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80009bc:	f7ff fdc4 	bl	8000548 <HAL_GetTick>
 80009c0:	0003      	movs	r3, r0
 80009c2:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009c4:	e008      	b.n	80009d8 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80009c6:	f7ff fdbf 	bl	8000548 <HAL_GetTick>
 80009ca:	0002      	movs	r2, r0
 80009cc:	69bb      	ldr	r3, [r7, #24]
 80009ce:	1ad3      	subs	r3, r2, r3
 80009d0:	2b64      	cmp	r3, #100	; 0x64
 80009d2:	d901      	bls.n	80009d8 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80009d4:	2303      	movs	r3, #3
 80009d6:	e1f5      	b.n	8000dc4 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009d8:	4b0b      	ldr	r3, [pc, #44]	; (8000a08 <HAL_RCC_OscConfig+0x344>)
 80009da:	681a      	ldr	r2, [r3, #0]
 80009dc:	2380      	movs	r3, #128	; 0x80
 80009de:	005b      	lsls	r3, r3, #1
 80009e0:	4013      	ands	r3, r2
 80009e2:	d0f0      	beq.n	80009c6 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	689b      	ldr	r3, [r3, #8]
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	d10f      	bne.n	8000a0c <HAL_RCC_OscConfig+0x348>
 80009ec:	4b03      	ldr	r3, [pc, #12]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 80009ee:	6a1a      	ldr	r2, [r3, #32]
 80009f0:	4b02      	ldr	r3, [pc, #8]	; (80009fc <HAL_RCC_OscConfig+0x338>)
 80009f2:	2101      	movs	r1, #1
 80009f4:	430a      	orrs	r2, r1
 80009f6:	621a      	str	r2, [r3, #32]
 80009f8:	e036      	b.n	8000a68 <HAL_RCC_OscConfig+0x3a4>
 80009fa:	46c0      	nop			; (mov r8, r8)
 80009fc:	40021000 	.word	0x40021000
 8000a00:	fffeffff 	.word	0xfffeffff
 8000a04:	fffbffff 	.word	0xfffbffff
 8000a08:	40007000 	.word	0x40007000
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	689b      	ldr	r3, [r3, #8]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d10c      	bne.n	8000a2e <HAL_RCC_OscConfig+0x36a>
 8000a14:	4bca      	ldr	r3, [pc, #808]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000a16:	6a1a      	ldr	r2, [r3, #32]
 8000a18:	4bc9      	ldr	r3, [pc, #804]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000a1a:	2101      	movs	r1, #1
 8000a1c:	438a      	bics	r2, r1
 8000a1e:	621a      	str	r2, [r3, #32]
 8000a20:	4bc7      	ldr	r3, [pc, #796]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000a22:	6a1a      	ldr	r2, [r3, #32]
 8000a24:	4bc6      	ldr	r3, [pc, #792]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000a26:	2104      	movs	r1, #4
 8000a28:	438a      	bics	r2, r1
 8000a2a:	621a      	str	r2, [r3, #32]
 8000a2c:	e01c      	b.n	8000a68 <HAL_RCC_OscConfig+0x3a4>
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	689b      	ldr	r3, [r3, #8]
 8000a32:	2b05      	cmp	r3, #5
 8000a34:	d10c      	bne.n	8000a50 <HAL_RCC_OscConfig+0x38c>
 8000a36:	4bc2      	ldr	r3, [pc, #776]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000a38:	6a1a      	ldr	r2, [r3, #32]
 8000a3a:	4bc1      	ldr	r3, [pc, #772]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000a3c:	2104      	movs	r1, #4
 8000a3e:	430a      	orrs	r2, r1
 8000a40:	621a      	str	r2, [r3, #32]
 8000a42:	4bbf      	ldr	r3, [pc, #764]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000a44:	6a1a      	ldr	r2, [r3, #32]
 8000a46:	4bbe      	ldr	r3, [pc, #760]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000a48:	2101      	movs	r1, #1
 8000a4a:	430a      	orrs	r2, r1
 8000a4c:	621a      	str	r2, [r3, #32]
 8000a4e:	e00b      	b.n	8000a68 <HAL_RCC_OscConfig+0x3a4>
 8000a50:	4bbb      	ldr	r3, [pc, #748]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000a52:	6a1a      	ldr	r2, [r3, #32]
 8000a54:	4bba      	ldr	r3, [pc, #744]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000a56:	2101      	movs	r1, #1
 8000a58:	438a      	bics	r2, r1
 8000a5a:	621a      	str	r2, [r3, #32]
 8000a5c:	4bb8      	ldr	r3, [pc, #736]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000a5e:	6a1a      	ldr	r2, [r3, #32]
 8000a60:	4bb7      	ldr	r3, [pc, #732]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000a62:	2104      	movs	r1, #4
 8000a64:	438a      	bics	r2, r1
 8000a66:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	689b      	ldr	r3, [r3, #8]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d014      	beq.n	8000a9a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a70:	f7ff fd6a 	bl	8000548 <HAL_GetTick>
 8000a74:	0003      	movs	r3, r0
 8000a76:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a78:	e009      	b.n	8000a8e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a7a:	f7ff fd65 	bl	8000548 <HAL_GetTick>
 8000a7e:	0002      	movs	r2, r0
 8000a80:	69bb      	ldr	r3, [r7, #24]
 8000a82:	1ad3      	subs	r3, r2, r3
 8000a84:	4aaf      	ldr	r2, [pc, #700]	; (8000d44 <HAL_RCC_OscConfig+0x680>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d901      	bls.n	8000a8e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8000a8a:	2303      	movs	r3, #3
 8000a8c:	e19a      	b.n	8000dc4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a8e:	4bac      	ldr	r3, [pc, #688]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000a90:	6a1b      	ldr	r3, [r3, #32]
 8000a92:	2202      	movs	r2, #2
 8000a94:	4013      	ands	r3, r2
 8000a96:	d0f0      	beq.n	8000a7a <HAL_RCC_OscConfig+0x3b6>
 8000a98:	e013      	b.n	8000ac2 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a9a:	f7ff fd55 	bl	8000548 <HAL_GetTick>
 8000a9e:	0003      	movs	r3, r0
 8000aa0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000aa2:	e009      	b.n	8000ab8 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000aa4:	f7ff fd50 	bl	8000548 <HAL_GetTick>
 8000aa8:	0002      	movs	r2, r0
 8000aaa:	69bb      	ldr	r3, [r7, #24]
 8000aac:	1ad3      	subs	r3, r2, r3
 8000aae:	4aa5      	ldr	r2, [pc, #660]	; (8000d44 <HAL_RCC_OscConfig+0x680>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d901      	bls.n	8000ab8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8000ab4:	2303      	movs	r3, #3
 8000ab6:	e185      	b.n	8000dc4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ab8:	4ba1      	ldr	r3, [pc, #644]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000aba:	6a1b      	ldr	r3, [r3, #32]
 8000abc:	2202      	movs	r2, #2
 8000abe:	4013      	ands	r3, r2
 8000ac0:	d1f0      	bne.n	8000aa4 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000ac2:	231f      	movs	r3, #31
 8000ac4:	18fb      	adds	r3, r7, r3
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	2b01      	cmp	r3, #1
 8000aca:	d105      	bne.n	8000ad8 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000acc:	4b9c      	ldr	r3, [pc, #624]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000ace:	69da      	ldr	r2, [r3, #28]
 8000ad0:	4b9b      	ldr	r3, [pc, #620]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000ad2:	499d      	ldr	r1, [pc, #628]	; (8000d48 <HAL_RCC_OscConfig+0x684>)
 8000ad4:	400a      	ands	r2, r1
 8000ad6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	2210      	movs	r2, #16
 8000ade:	4013      	ands	r3, r2
 8000ae0:	d063      	beq.n	8000baa <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	695b      	ldr	r3, [r3, #20]
 8000ae6:	2b01      	cmp	r3, #1
 8000ae8:	d12a      	bne.n	8000b40 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000aea:	4b95      	ldr	r3, [pc, #596]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000aec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000aee:	4b94      	ldr	r3, [pc, #592]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000af0:	2104      	movs	r1, #4
 8000af2:	430a      	orrs	r2, r1
 8000af4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000af6:	4b92      	ldr	r3, [pc, #584]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000af8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000afa:	4b91      	ldr	r3, [pc, #580]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000afc:	2101      	movs	r1, #1
 8000afe:	430a      	orrs	r2, r1
 8000b00:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b02:	f7ff fd21 	bl	8000548 <HAL_GetTick>
 8000b06:	0003      	movs	r3, r0
 8000b08:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000b0a:	e008      	b.n	8000b1e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000b0c:	f7ff fd1c 	bl	8000548 <HAL_GetTick>
 8000b10:	0002      	movs	r2, r0
 8000b12:	69bb      	ldr	r3, [r7, #24]
 8000b14:	1ad3      	subs	r3, r2, r3
 8000b16:	2b02      	cmp	r3, #2
 8000b18:	d901      	bls.n	8000b1e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8000b1a:	2303      	movs	r3, #3
 8000b1c:	e152      	b.n	8000dc4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000b1e:	4b88      	ldr	r3, [pc, #544]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000b20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b22:	2202      	movs	r2, #2
 8000b24:	4013      	ands	r3, r2
 8000b26:	d0f1      	beq.n	8000b0c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000b28:	4b85      	ldr	r3, [pc, #532]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000b2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b2c:	22f8      	movs	r2, #248	; 0xf8
 8000b2e:	4393      	bics	r3, r2
 8000b30:	0019      	movs	r1, r3
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	699b      	ldr	r3, [r3, #24]
 8000b36:	00da      	lsls	r2, r3, #3
 8000b38:	4b81      	ldr	r3, [pc, #516]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000b3a:	430a      	orrs	r2, r1
 8000b3c:	635a      	str	r2, [r3, #52]	; 0x34
 8000b3e:	e034      	b.n	8000baa <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	695b      	ldr	r3, [r3, #20]
 8000b44:	3305      	adds	r3, #5
 8000b46:	d111      	bne.n	8000b6c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000b48:	4b7d      	ldr	r3, [pc, #500]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000b4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b4c:	4b7c      	ldr	r3, [pc, #496]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000b4e:	2104      	movs	r1, #4
 8000b50:	438a      	bics	r2, r1
 8000b52:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000b54:	4b7a      	ldr	r3, [pc, #488]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000b56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b58:	22f8      	movs	r2, #248	; 0xf8
 8000b5a:	4393      	bics	r3, r2
 8000b5c:	0019      	movs	r1, r3
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	699b      	ldr	r3, [r3, #24]
 8000b62:	00da      	lsls	r2, r3, #3
 8000b64:	4b76      	ldr	r3, [pc, #472]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000b66:	430a      	orrs	r2, r1
 8000b68:	635a      	str	r2, [r3, #52]	; 0x34
 8000b6a:	e01e      	b.n	8000baa <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000b6c:	4b74      	ldr	r3, [pc, #464]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000b6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b70:	4b73      	ldr	r3, [pc, #460]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000b72:	2104      	movs	r1, #4
 8000b74:	430a      	orrs	r2, r1
 8000b76:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8000b78:	4b71      	ldr	r3, [pc, #452]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000b7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b7c:	4b70      	ldr	r3, [pc, #448]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000b7e:	2101      	movs	r1, #1
 8000b80:	438a      	bics	r2, r1
 8000b82:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b84:	f7ff fce0 	bl	8000548 <HAL_GetTick>
 8000b88:	0003      	movs	r3, r0
 8000b8a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000b8c:	e008      	b.n	8000ba0 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000b8e:	f7ff fcdb 	bl	8000548 <HAL_GetTick>
 8000b92:	0002      	movs	r2, r0
 8000b94:	69bb      	ldr	r3, [r7, #24]
 8000b96:	1ad3      	subs	r3, r2, r3
 8000b98:	2b02      	cmp	r3, #2
 8000b9a:	d901      	bls.n	8000ba0 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8000b9c:	2303      	movs	r3, #3
 8000b9e:	e111      	b.n	8000dc4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000ba0:	4b67      	ldr	r3, [pc, #412]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000ba2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ba4:	2202      	movs	r2, #2
 8000ba6:	4013      	ands	r3, r2
 8000ba8:	d1f1      	bne.n	8000b8e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	2220      	movs	r2, #32
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	d05c      	beq.n	8000c6e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000bb4:	4b62      	ldr	r3, [pc, #392]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	220c      	movs	r2, #12
 8000bba:	4013      	ands	r3, r2
 8000bbc:	2b0c      	cmp	r3, #12
 8000bbe:	d00e      	beq.n	8000bde <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000bc0:	4b5f      	ldr	r3, [pc, #380]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000bc2:	685b      	ldr	r3, [r3, #4]
 8000bc4:	220c      	movs	r2, #12
 8000bc6:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000bc8:	2b08      	cmp	r3, #8
 8000bca:	d114      	bne.n	8000bf6 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000bcc:	4b5c      	ldr	r3, [pc, #368]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000bce:	685a      	ldr	r2, [r3, #4]
 8000bd0:	23c0      	movs	r3, #192	; 0xc0
 8000bd2:	025b      	lsls	r3, r3, #9
 8000bd4:	401a      	ands	r2, r3
 8000bd6:	23c0      	movs	r3, #192	; 0xc0
 8000bd8:	025b      	lsls	r3, r3, #9
 8000bda:	429a      	cmp	r2, r3
 8000bdc:	d10b      	bne.n	8000bf6 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000bde:	4b58      	ldr	r3, [pc, #352]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000be0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000be2:	2380      	movs	r3, #128	; 0x80
 8000be4:	029b      	lsls	r3, r3, #10
 8000be6:	4013      	ands	r3, r2
 8000be8:	d040      	beq.n	8000c6c <HAL_RCC_OscConfig+0x5a8>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	6a1b      	ldr	r3, [r3, #32]
 8000bee:	2b01      	cmp	r3, #1
 8000bf0:	d03c      	beq.n	8000c6c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	e0e6      	b.n	8000dc4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6a1b      	ldr	r3, [r3, #32]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d01b      	beq.n	8000c36 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8000bfe:	4b50      	ldr	r3, [pc, #320]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000c00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c02:	4b4f      	ldr	r3, [pc, #316]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000c04:	2180      	movs	r1, #128	; 0x80
 8000c06:	0249      	lsls	r1, r1, #9
 8000c08:	430a      	orrs	r2, r1
 8000c0a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c0c:	f7ff fc9c 	bl	8000548 <HAL_GetTick>
 8000c10:	0003      	movs	r3, r0
 8000c12:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000c14:	e008      	b.n	8000c28 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000c16:	f7ff fc97 	bl	8000548 <HAL_GetTick>
 8000c1a:	0002      	movs	r2, r0
 8000c1c:	69bb      	ldr	r3, [r7, #24]
 8000c1e:	1ad3      	subs	r3, r2, r3
 8000c20:	2b02      	cmp	r3, #2
 8000c22:	d901      	bls.n	8000c28 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8000c24:	2303      	movs	r3, #3
 8000c26:	e0cd      	b.n	8000dc4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000c28:	4b45      	ldr	r3, [pc, #276]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000c2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c2c:	2380      	movs	r3, #128	; 0x80
 8000c2e:	029b      	lsls	r3, r3, #10
 8000c30:	4013      	ands	r3, r2
 8000c32:	d0f0      	beq.n	8000c16 <HAL_RCC_OscConfig+0x552>
 8000c34:	e01b      	b.n	8000c6e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8000c36:	4b42      	ldr	r3, [pc, #264]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000c38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c3a:	4b41      	ldr	r3, [pc, #260]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000c3c:	4943      	ldr	r1, [pc, #268]	; (8000d4c <HAL_RCC_OscConfig+0x688>)
 8000c3e:	400a      	ands	r2, r1
 8000c40:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c42:	f7ff fc81 	bl	8000548 <HAL_GetTick>
 8000c46:	0003      	movs	r3, r0
 8000c48:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000c4a:	e008      	b.n	8000c5e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000c4c:	f7ff fc7c 	bl	8000548 <HAL_GetTick>
 8000c50:	0002      	movs	r2, r0
 8000c52:	69bb      	ldr	r3, [r7, #24]
 8000c54:	1ad3      	subs	r3, r2, r3
 8000c56:	2b02      	cmp	r3, #2
 8000c58:	d901      	bls.n	8000c5e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8000c5a:	2303      	movs	r3, #3
 8000c5c:	e0b2      	b.n	8000dc4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000c5e:	4b38      	ldr	r3, [pc, #224]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000c60:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c62:	2380      	movs	r3, #128	; 0x80
 8000c64:	029b      	lsls	r3, r3, #10
 8000c66:	4013      	ands	r3, r2
 8000c68:	d1f0      	bne.n	8000c4c <HAL_RCC_OscConfig+0x588>
 8000c6a:	e000      	b.n	8000c6e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000c6c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d100      	bne.n	8000c78 <HAL_RCC_OscConfig+0x5b4>
 8000c76:	e0a4      	b.n	8000dc2 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c78:	4b31      	ldr	r3, [pc, #196]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	220c      	movs	r2, #12
 8000c7e:	4013      	ands	r3, r2
 8000c80:	2b08      	cmp	r3, #8
 8000c82:	d100      	bne.n	8000c86 <HAL_RCC_OscConfig+0x5c2>
 8000c84:	e078      	b.n	8000d78 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c8a:	2b02      	cmp	r3, #2
 8000c8c:	d14c      	bne.n	8000d28 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c8e:	4b2c      	ldr	r3, [pc, #176]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	4b2b      	ldr	r3, [pc, #172]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000c94:	492e      	ldr	r1, [pc, #184]	; (8000d50 <HAL_RCC_OscConfig+0x68c>)
 8000c96:	400a      	ands	r2, r1
 8000c98:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c9a:	f7ff fc55 	bl	8000548 <HAL_GetTick>
 8000c9e:	0003      	movs	r3, r0
 8000ca0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ca2:	e008      	b.n	8000cb6 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ca4:	f7ff fc50 	bl	8000548 <HAL_GetTick>
 8000ca8:	0002      	movs	r2, r0
 8000caa:	69bb      	ldr	r3, [r7, #24]
 8000cac:	1ad3      	subs	r3, r2, r3
 8000cae:	2b02      	cmp	r3, #2
 8000cb0:	d901      	bls.n	8000cb6 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8000cb2:	2303      	movs	r3, #3
 8000cb4:	e086      	b.n	8000dc4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000cb6:	4b22      	ldr	r3, [pc, #136]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000cb8:	681a      	ldr	r2, [r3, #0]
 8000cba:	2380      	movs	r3, #128	; 0x80
 8000cbc:	049b      	lsls	r3, r3, #18
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	d1f0      	bne.n	8000ca4 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000cc2:	4b1f      	ldr	r3, [pc, #124]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cc6:	220f      	movs	r2, #15
 8000cc8:	4393      	bics	r3, r2
 8000cca:	0019      	movs	r1, r3
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000cd0:	4b1b      	ldr	r3, [pc, #108]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000cd2:	430a      	orrs	r2, r1
 8000cd4:	62da      	str	r2, [r3, #44]	; 0x2c
 8000cd6:	4b1a      	ldr	r3, [pc, #104]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	4a1e      	ldr	r2, [pc, #120]	; (8000d54 <HAL_RCC_OscConfig+0x690>)
 8000cdc:	4013      	ands	r3, r2
 8000cde:	0019      	movs	r1, r3
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ce8:	431a      	orrs	r2, r3
 8000cea:	4b15      	ldr	r3, [pc, #84]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000cec:	430a      	orrs	r2, r1
 8000cee:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000cf0:	4b13      	ldr	r3, [pc, #76]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000cf2:	681a      	ldr	r2, [r3, #0]
 8000cf4:	4b12      	ldr	r3, [pc, #72]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000cf6:	2180      	movs	r1, #128	; 0x80
 8000cf8:	0449      	lsls	r1, r1, #17
 8000cfa:	430a      	orrs	r2, r1
 8000cfc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cfe:	f7ff fc23 	bl	8000548 <HAL_GetTick>
 8000d02:	0003      	movs	r3, r0
 8000d04:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d06:	e008      	b.n	8000d1a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d08:	f7ff fc1e 	bl	8000548 <HAL_GetTick>
 8000d0c:	0002      	movs	r2, r0
 8000d0e:	69bb      	ldr	r3, [r7, #24]
 8000d10:	1ad3      	subs	r3, r2, r3
 8000d12:	2b02      	cmp	r3, #2
 8000d14:	d901      	bls.n	8000d1a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8000d16:	2303      	movs	r3, #3
 8000d18:	e054      	b.n	8000dc4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d1a:	4b09      	ldr	r3, [pc, #36]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000d1c:	681a      	ldr	r2, [r3, #0]
 8000d1e:	2380      	movs	r3, #128	; 0x80
 8000d20:	049b      	lsls	r3, r3, #18
 8000d22:	4013      	ands	r3, r2
 8000d24:	d0f0      	beq.n	8000d08 <HAL_RCC_OscConfig+0x644>
 8000d26:	e04c      	b.n	8000dc2 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d28:	4b05      	ldr	r3, [pc, #20]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000d2a:	681a      	ldr	r2, [r3, #0]
 8000d2c:	4b04      	ldr	r3, [pc, #16]	; (8000d40 <HAL_RCC_OscConfig+0x67c>)
 8000d2e:	4908      	ldr	r1, [pc, #32]	; (8000d50 <HAL_RCC_OscConfig+0x68c>)
 8000d30:	400a      	ands	r2, r1
 8000d32:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d34:	f7ff fc08 	bl	8000548 <HAL_GetTick>
 8000d38:	0003      	movs	r3, r0
 8000d3a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d3c:	e015      	b.n	8000d6a <HAL_RCC_OscConfig+0x6a6>
 8000d3e:	46c0      	nop			; (mov r8, r8)
 8000d40:	40021000 	.word	0x40021000
 8000d44:	00001388 	.word	0x00001388
 8000d48:	efffffff 	.word	0xefffffff
 8000d4c:	fffeffff 	.word	0xfffeffff
 8000d50:	feffffff 	.word	0xfeffffff
 8000d54:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d58:	f7ff fbf6 	bl	8000548 <HAL_GetTick>
 8000d5c:	0002      	movs	r2, r0
 8000d5e:	69bb      	ldr	r3, [r7, #24]
 8000d60:	1ad3      	subs	r3, r2, r3
 8000d62:	2b02      	cmp	r3, #2
 8000d64:	d901      	bls.n	8000d6a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8000d66:	2303      	movs	r3, #3
 8000d68:	e02c      	b.n	8000dc4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d6a:	4b18      	ldr	r3, [pc, #96]	; (8000dcc <HAL_RCC_OscConfig+0x708>)
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	2380      	movs	r3, #128	; 0x80
 8000d70:	049b      	lsls	r3, r3, #18
 8000d72:	4013      	ands	r3, r2
 8000d74:	d1f0      	bne.n	8000d58 <HAL_RCC_OscConfig+0x694>
 8000d76:	e024      	b.n	8000dc2 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d7c:	2b01      	cmp	r3, #1
 8000d7e:	d101      	bne.n	8000d84 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8000d80:	2301      	movs	r3, #1
 8000d82:	e01f      	b.n	8000dc4 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8000d84:	4b11      	ldr	r3, [pc, #68]	; (8000dcc <HAL_RCC_OscConfig+0x708>)
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8000d8a:	4b10      	ldr	r3, [pc, #64]	; (8000dcc <HAL_RCC_OscConfig+0x708>)
 8000d8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d8e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000d90:	697a      	ldr	r2, [r7, #20]
 8000d92:	23c0      	movs	r3, #192	; 0xc0
 8000d94:	025b      	lsls	r3, r3, #9
 8000d96:	401a      	ands	r2, r3
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	d10e      	bne.n	8000dbe <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8000da0:	693b      	ldr	r3, [r7, #16]
 8000da2:	220f      	movs	r2, #15
 8000da4:	401a      	ands	r2, r3
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000daa:	429a      	cmp	r2, r3
 8000dac:	d107      	bne.n	8000dbe <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8000dae:	697a      	ldr	r2, [r7, #20]
 8000db0:	23f0      	movs	r3, #240	; 0xf0
 8000db2:	039b      	lsls	r3, r3, #14
 8000db4:	401a      	ands	r2, r3
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8000dba:	429a      	cmp	r2, r3
 8000dbc:	d001      	beq.n	8000dc2 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	e000      	b.n	8000dc4 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8000dc2:	2300      	movs	r3, #0
}
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	b008      	add	sp, #32
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	40021000 	.word	0x40021000

08000dd0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b084      	sub	sp, #16
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
 8000dd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d101      	bne.n	8000de4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000de0:	2301      	movs	r3, #1
 8000de2:	e0bf      	b.n	8000f64 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000de4:	4b61      	ldr	r3, [pc, #388]	; (8000f6c <HAL_RCC_ClockConfig+0x19c>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	2201      	movs	r2, #1
 8000dea:	4013      	ands	r3, r2
 8000dec:	683a      	ldr	r2, [r7, #0]
 8000dee:	429a      	cmp	r2, r3
 8000df0:	d911      	bls.n	8000e16 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000df2:	4b5e      	ldr	r3, [pc, #376]	; (8000f6c <HAL_RCC_ClockConfig+0x19c>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	2201      	movs	r2, #1
 8000df8:	4393      	bics	r3, r2
 8000dfa:	0019      	movs	r1, r3
 8000dfc:	4b5b      	ldr	r3, [pc, #364]	; (8000f6c <HAL_RCC_ClockConfig+0x19c>)
 8000dfe:	683a      	ldr	r2, [r7, #0]
 8000e00:	430a      	orrs	r2, r1
 8000e02:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e04:	4b59      	ldr	r3, [pc, #356]	; (8000f6c <HAL_RCC_ClockConfig+0x19c>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	2201      	movs	r2, #1
 8000e0a:	4013      	ands	r3, r2
 8000e0c:	683a      	ldr	r2, [r7, #0]
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	d001      	beq.n	8000e16 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8000e12:	2301      	movs	r3, #1
 8000e14:	e0a6      	b.n	8000f64 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	2202      	movs	r2, #2
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	d015      	beq.n	8000e4c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	2204      	movs	r2, #4
 8000e26:	4013      	ands	r3, r2
 8000e28:	d006      	beq.n	8000e38 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8000e2a:	4b51      	ldr	r3, [pc, #324]	; (8000f70 <HAL_RCC_ClockConfig+0x1a0>)
 8000e2c:	685a      	ldr	r2, [r3, #4]
 8000e2e:	4b50      	ldr	r3, [pc, #320]	; (8000f70 <HAL_RCC_ClockConfig+0x1a0>)
 8000e30:	21e0      	movs	r1, #224	; 0xe0
 8000e32:	00c9      	lsls	r1, r1, #3
 8000e34:	430a      	orrs	r2, r1
 8000e36:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000e38:	4b4d      	ldr	r3, [pc, #308]	; (8000f70 <HAL_RCC_ClockConfig+0x1a0>)
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	22f0      	movs	r2, #240	; 0xf0
 8000e3e:	4393      	bics	r3, r2
 8000e40:	0019      	movs	r1, r3
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	689a      	ldr	r2, [r3, #8]
 8000e46:	4b4a      	ldr	r3, [pc, #296]	; (8000f70 <HAL_RCC_ClockConfig+0x1a0>)
 8000e48:	430a      	orrs	r2, r1
 8000e4a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	2201      	movs	r2, #1
 8000e52:	4013      	ands	r3, r2
 8000e54:	d04c      	beq.n	8000ef0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	d107      	bne.n	8000e6e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e5e:	4b44      	ldr	r3, [pc, #272]	; (8000f70 <HAL_RCC_ClockConfig+0x1a0>)
 8000e60:	681a      	ldr	r2, [r3, #0]
 8000e62:	2380      	movs	r3, #128	; 0x80
 8000e64:	029b      	lsls	r3, r3, #10
 8000e66:	4013      	ands	r3, r2
 8000e68:	d120      	bne.n	8000eac <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	e07a      	b.n	8000f64 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	2b02      	cmp	r3, #2
 8000e74:	d107      	bne.n	8000e86 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e76:	4b3e      	ldr	r3, [pc, #248]	; (8000f70 <HAL_RCC_ClockConfig+0x1a0>)
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	2380      	movs	r3, #128	; 0x80
 8000e7c:	049b      	lsls	r3, r3, #18
 8000e7e:	4013      	ands	r3, r2
 8000e80:	d114      	bne.n	8000eac <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8000e82:	2301      	movs	r3, #1
 8000e84:	e06e      	b.n	8000f64 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	2b03      	cmp	r3, #3
 8000e8c:	d107      	bne.n	8000e9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000e8e:	4b38      	ldr	r3, [pc, #224]	; (8000f70 <HAL_RCC_ClockConfig+0x1a0>)
 8000e90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e92:	2380      	movs	r3, #128	; 0x80
 8000e94:	029b      	lsls	r3, r3, #10
 8000e96:	4013      	ands	r3, r2
 8000e98:	d108      	bne.n	8000eac <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	e062      	b.n	8000f64 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e9e:	4b34      	ldr	r3, [pc, #208]	; (8000f70 <HAL_RCC_ClockConfig+0x1a0>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	2202      	movs	r2, #2
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	d101      	bne.n	8000eac <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	e05b      	b.n	8000f64 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000eac:	4b30      	ldr	r3, [pc, #192]	; (8000f70 <HAL_RCC_ClockConfig+0x1a0>)
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	2203      	movs	r2, #3
 8000eb2:	4393      	bics	r3, r2
 8000eb4:	0019      	movs	r1, r3
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	685a      	ldr	r2, [r3, #4]
 8000eba:	4b2d      	ldr	r3, [pc, #180]	; (8000f70 <HAL_RCC_ClockConfig+0x1a0>)
 8000ebc:	430a      	orrs	r2, r1
 8000ebe:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000ec0:	f7ff fb42 	bl	8000548 <HAL_GetTick>
 8000ec4:	0003      	movs	r3, r0
 8000ec6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000ec8:	e009      	b.n	8000ede <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000eca:	f7ff fb3d 	bl	8000548 <HAL_GetTick>
 8000ece:	0002      	movs	r2, r0
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	1ad3      	subs	r3, r2, r3
 8000ed4:	4a27      	ldr	r2, [pc, #156]	; (8000f74 <HAL_RCC_ClockConfig+0x1a4>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d901      	bls.n	8000ede <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000eda:	2303      	movs	r3, #3
 8000edc:	e042      	b.n	8000f64 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000ede:	4b24      	ldr	r3, [pc, #144]	; (8000f70 <HAL_RCC_ClockConfig+0x1a0>)
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	220c      	movs	r2, #12
 8000ee4:	401a      	ands	r2, r3
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	009b      	lsls	r3, r3, #2
 8000eec:	429a      	cmp	r2, r3
 8000eee:	d1ec      	bne.n	8000eca <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000ef0:	4b1e      	ldr	r3, [pc, #120]	; (8000f6c <HAL_RCC_ClockConfig+0x19c>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	683a      	ldr	r2, [r7, #0]
 8000efa:	429a      	cmp	r2, r3
 8000efc:	d211      	bcs.n	8000f22 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000efe:	4b1b      	ldr	r3, [pc, #108]	; (8000f6c <HAL_RCC_ClockConfig+0x19c>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	2201      	movs	r2, #1
 8000f04:	4393      	bics	r3, r2
 8000f06:	0019      	movs	r1, r3
 8000f08:	4b18      	ldr	r3, [pc, #96]	; (8000f6c <HAL_RCC_ClockConfig+0x19c>)
 8000f0a:	683a      	ldr	r2, [r7, #0]
 8000f0c:	430a      	orrs	r2, r1
 8000f0e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f10:	4b16      	ldr	r3, [pc, #88]	; (8000f6c <HAL_RCC_ClockConfig+0x19c>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	2201      	movs	r2, #1
 8000f16:	4013      	ands	r3, r2
 8000f18:	683a      	ldr	r2, [r7, #0]
 8000f1a:	429a      	cmp	r2, r3
 8000f1c:	d001      	beq.n	8000f22 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e020      	b.n	8000f64 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	2204      	movs	r2, #4
 8000f28:	4013      	ands	r3, r2
 8000f2a:	d009      	beq.n	8000f40 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000f2c:	4b10      	ldr	r3, [pc, #64]	; (8000f70 <HAL_RCC_ClockConfig+0x1a0>)
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	4a11      	ldr	r2, [pc, #68]	; (8000f78 <HAL_RCC_ClockConfig+0x1a8>)
 8000f32:	4013      	ands	r3, r2
 8000f34:	0019      	movs	r1, r3
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	68da      	ldr	r2, [r3, #12]
 8000f3a:	4b0d      	ldr	r3, [pc, #52]	; (8000f70 <HAL_RCC_ClockConfig+0x1a0>)
 8000f3c:	430a      	orrs	r2, r1
 8000f3e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000f40:	f000 f820 	bl	8000f84 <HAL_RCC_GetSysClockFreq>
 8000f44:	0001      	movs	r1, r0
 8000f46:	4b0a      	ldr	r3, [pc, #40]	; (8000f70 <HAL_RCC_ClockConfig+0x1a0>)
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	091b      	lsrs	r3, r3, #4
 8000f4c:	220f      	movs	r2, #15
 8000f4e:	4013      	ands	r3, r2
 8000f50:	4a0a      	ldr	r2, [pc, #40]	; (8000f7c <HAL_RCC_ClockConfig+0x1ac>)
 8000f52:	5cd3      	ldrb	r3, [r2, r3]
 8000f54:	000a      	movs	r2, r1
 8000f56:	40da      	lsrs	r2, r3
 8000f58:	4b09      	ldr	r3, [pc, #36]	; (8000f80 <HAL_RCC_ClockConfig+0x1b0>)
 8000f5a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000f5c:	2000      	movs	r0, #0
 8000f5e:	f7ff faad 	bl	80004bc <HAL_InitTick>
  
  return HAL_OK;
 8000f62:	2300      	movs	r3, #0
}
 8000f64:	0018      	movs	r0, r3
 8000f66:	46bd      	mov	sp, r7
 8000f68:	b004      	add	sp, #16
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	40022000 	.word	0x40022000
 8000f70:	40021000 	.word	0x40021000
 8000f74:	00001388 	.word	0x00001388
 8000f78:	fffff8ff 	.word	0xfffff8ff
 8000f7c:	080012d4 	.word	0x080012d4
 8000f80:	20000000 	.word	0x20000000

08000f84 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b086      	sub	sp, #24
 8000f88:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	60fb      	str	r3, [r7, #12]
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60bb      	str	r3, [r7, #8]
 8000f92:	2300      	movs	r3, #0
 8000f94:	617b      	str	r3, [r7, #20]
 8000f96:	2300      	movs	r3, #0
 8000f98:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8000f9e:	4b2d      	ldr	r3, [pc, #180]	; (8001054 <HAL_RCC_GetSysClockFreq+0xd0>)
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	220c      	movs	r2, #12
 8000fa8:	4013      	ands	r3, r2
 8000faa:	2b0c      	cmp	r3, #12
 8000fac:	d046      	beq.n	800103c <HAL_RCC_GetSysClockFreq+0xb8>
 8000fae:	d848      	bhi.n	8001042 <HAL_RCC_GetSysClockFreq+0xbe>
 8000fb0:	2b04      	cmp	r3, #4
 8000fb2:	d002      	beq.n	8000fba <HAL_RCC_GetSysClockFreq+0x36>
 8000fb4:	2b08      	cmp	r3, #8
 8000fb6:	d003      	beq.n	8000fc0 <HAL_RCC_GetSysClockFreq+0x3c>
 8000fb8:	e043      	b.n	8001042 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000fba:	4b27      	ldr	r3, [pc, #156]	; (8001058 <HAL_RCC_GetSysClockFreq+0xd4>)
 8000fbc:	613b      	str	r3, [r7, #16]
      break;
 8000fbe:	e043      	b.n	8001048 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	0c9b      	lsrs	r3, r3, #18
 8000fc4:	220f      	movs	r2, #15
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	4a24      	ldr	r2, [pc, #144]	; (800105c <HAL_RCC_GetSysClockFreq+0xd8>)
 8000fca:	5cd3      	ldrb	r3, [r2, r3]
 8000fcc:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000fce:	4b21      	ldr	r3, [pc, #132]	; (8001054 <HAL_RCC_GetSysClockFreq+0xd0>)
 8000fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fd2:	220f      	movs	r2, #15
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	4a22      	ldr	r2, [pc, #136]	; (8001060 <HAL_RCC_GetSysClockFreq+0xdc>)
 8000fd8:	5cd3      	ldrb	r3, [r2, r3]
 8000fda:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000fdc:	68fa      	ldr	r2, [r7, #12]
 8000fde:	23c0      	movs	r3, #192	; 0xc0
 8000fe0:	025b      	lsls	r3, r3, #9
 8000fe2:	401a      	ands	r2, r3
 8000fe4:	2380      	movs	r3, #128	; 0x80
 8000fe6:	025b      	lsls	r3, r3, #9
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	d109      	bne.n	8001000 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8000fec:	68b9      	ldr	r1, [r7, #8]
 8000fee:	481a      	ldr	r0, [pc, #104]	; (8001058 <HAL_RCC_GetSysClockFreq+0xd4>)
 8000ff0:	f7ff f88a 	bl	8000108 <__udivsi3>
 8000ff4:	0003      	movs	r3, r0
 8000ff6:	001a      	movs	r2, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	4353      	muls	r3, r2
 8000ffc:	617b      	str	r3, [r7, #20]
 8000ffe:	e01a      	b.n	8001036 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001000:	68fa      	ldr	r2, [r7, #12]
 8001002:	23c0      	movs	r3, #192	; 0xc0
 8001004:	025b      	lsls	r3, r3, #9
 8001006:	401a      	ands	r2, r3
 8001008:	23c0      	movs	r3, #192	; 0xc0
 800100a:	025b      	lsls	r3, r3, #9
 800100c:	429a      	cmp	r2, r3
 800100e:	d109      	bne.n	8001024 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001010:	68b9      	ldr	r1, [r7, #8]
 8001012:	4814      	ldr	r0, [pc, #80]	; (8001064 <HAL_RCC_GetSysClockFreq+0xe0>)
 8001014:	f7ff f878 	bl	8000108 <__udivsi3>
 8001018:	0003      	movs	r3, r0
 800101a:	001a      	movs	r2, r3
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	4353      	muls	r3, r2
 8001020:	617b      	str	r3, [r7, #20]
 8001022:	e008      	b.n	8001036 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001024:	68b9      	ldr	r1, [r7, #8]
 8001026:	480c      	ldr	r0, [pc, #48]	; (8001058 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001028:	f7ff f86e 	bl	8000108 <__udivsi3>
 800102c:	0003      	movs	r3, r0
 800102e:	001a      	movs	r2, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	4353      	muls	r3, r2
 8001034:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	613b      	str	r3, [r7, #16]
      break;
 800103a:	e005      	b.n	8001048 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 800103c:	4b09      	ldr	r3, [pc, #36]	; (8001064 <HAL_RCC_GetSysClockFreq+0xe0>)
 800103e:	613b      	str	r3, [r7, #16]
      break;
 8001040:	e002      	b.n	8001048 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001042:	4b05      	ldr	r3, [pc, #20]	; (8001058 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001044:	613b      	str	r3, [r7, #16]
      break;
 8001046:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001048:	693b      	ldr	r3, [r7, #16]
}
 800104a:	0018      	movs	r0, r3
 800104c:	46bd      	mov	sp, r7
 800104e:	b006      	add	sp, #24
 8001050:	bd80      	pop	{r7, pc}
 8001052:	46c0      	nop			; (mov r8, r8)
 8001054:	40021000 	.word	0x40021000
 8001058:	007a1200 	.word	0x007a1200
 800105c:	080012e4 	.word	0x080012e4
 8001060:	080012f4 	.word	0x080012f4
 8001064:	02dc6c00 	.word	0x02dc6c00

08001068 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b086      	sub	sp, #24
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001070:	2300      	movs	r3, #0
 8001072:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001074:	2300      	movs	r3, #0
 8001076:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	2380      	movs	r3, #128	; 0x80
 800107e:	025b      	lsls	r3, r3, #9
 8001080:	4013      	ands	r3, r2
 8001082:	d100      	bne.n	8001086 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001084:	e08e      	b.n	80011a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001086:	2017      	movs	r0, #23
 8001088:	183b      	adds	r3, r7, r0
 800108a:	2200      	movs	r2, #0
 800108c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800108e:	4b6e      	ldr	r3, [pc, #440]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001090:	69da      	ldr	r2, [r3, #28]
 8001092:	2380      	movs	r3, #128	; 0x80
 8001094:	055b      	lsls	r3, r3, #21
 8001096:	4013      	ands	r3, r2
 8001098:	d110      	bne.n	80010bc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800109a:	4b6b      	ldr	r3, [pc, #428]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800109c:	69da      	ldr	r2, [r3, #28]
 800109e:	4b6a      	ldr	r3, [pc, #424]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80010a0:	2180      	movs	r1, #128	; 0x80
 80010a2:	0549      	lsls	r1, r1, #21
 80010a4:	430a      	orrs	r2, r1
 80010a6:	61da      	str	r2, [r3, #28]
 80010a8:	4b67      	ldr	r3, [pc, #412]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80010aa:	69da      	ldr	r2, [r3, #28]
 80010ac:	2380      	movs	r3, #128	; 0x80
 80010ae:	055b      	lsls	r3, r3, #21
 80010b0:	4013      	ands	r3, r2
 80010b2:	60bb      	str	r3, [r7, #8]
 80010b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010b6:	183b      	adds	r3, r7, r0
 80010b8:	2201      	movs	r2, #1
 80010ba:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010bc:	4b63      	ldr	r3, [pc, #396]	; (800124c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	2380      	movs	r3, #128	; 0x80
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	4013      	ands	r3, r2
 80010c6:	d11a      	bne.n	80010fe <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010c8:	4b60      	ldr	r3, [pc, #384]	; (800124c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	4b5f      	ldr	r3, [pc, #380]	; (800124c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80010ce:	2180      	movs	r1, #128	; 0x80
 80010d0:	0049      	lsls	r1, r1, #1
 80010d2:	430a      	orrs	r2, r1
 80010d4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010d6:	f7ff fa37 	bl	8000548 <HAL_GetTick>
 80010da:	0003      	movs	r3, r0
 80010dc:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010de:	e008      	b.n	80010f2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010e0:	f7ff fa32 	bl	8000548 <HAL_GetTick>
 80010e4:	0002      	movs	r2, r0
 80010e6:	693b      	ldr	r3, [r7, #16]
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	2b64      	cmp	r3, #100	; 0x64
 80010ec:	d901      	bls.n	80010f2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80010ee:	2303      	movs	r3, #3
 80010f0:	e0a6      	b.n	8001240 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010f2:	4b56      	ldr	r3, [pc, #344]	; (800124c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	2380      	movs	r3, #128	; 0x80
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	4013      	ands	r3, r2
 80010fc:	d0f0      	beq.n	80010e0 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80010fe:	4b52      	ldr	r3, [pc, #328]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001100:	6a1a      	ldr	r2, [r3, #32]
 8001102:	23c0      	movs	r3, #192	; 0xc0
 8001104:	009b      	lsls	r3, r3, #2
 8001106:	4013      	ands	r3, r2
 8001108:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d034      	beq.n	800117a <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	685a      	ldr	r2, [r3, #4]
 8001114:	23c0      	movs	r3, #192	; 0xc0
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	4013      	ands	r3, r2
 800111a:	68fa      	ldr	r2, [r7, #12]
 800111c:	429a      	cmp	r2, r3
 800111e:	d02c      	beq.n	800117a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001120:	4b49      	ldr	r3, [pc, #292]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001122:	6a1b      	ldr	r3, [r3, #32]
 8001124:	4a4a      	ldr	r2, [pc, #296]	; (8001250 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001126:	4013      	ands	r3, r2
 8001128:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800112a:	4b47      	ldr	r3, [pc, #284]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800112c:	6a1a      	ldr	r2, [r3, #32]
 800112e:	4b46      	ldr	r3, [pc, #280]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001130:	2180      	movs	r1, #128	; 0x80
 8001132:	0249      	lsls	r1, r1, #9
 8001134:	430a      	orrs	r2, r1
 8001136:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001138:	4b43      	ldr	r3, [pc, #268]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800113a:	6a1a      	ldr	r2, [r3, #32]
 800113c:	4b42      	ldr	r3, [pc, #264]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800113e:	4945      	ldr	r1, [pc, #276]	; (8001254 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8001140:	400a      	ands	r2, r1
 8001142:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001144:	4b40      	ldr	r3, [pc, #256]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001146:	68fa      	ldr	r2, [r7, #12]
 8001148:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	2201      	movs	r2, #1
 800114e:	4013      	ands	r3, r2
 8001150:	d013      	beq.n	800117a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001152:	f7ff f9f9 	bl	8000548 <HAL_GetTick>
 8001156:	0003      	movs	r3, r0
 8001158:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800115a:	e009      	b.n	8001170 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800115c:	f7ff f9f4 	bl	8000548 <HAL_GetTick>
 8001160:	0002      	movs	r2, r0
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	4a3c      	ldr	r2, [pc, #240]	; (8001258 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8001168:	4293      	cmp	r3, r2
 800116a:	d901      	bls.n	8001170 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 800116c:	2303      	movs	r3, #3
 800116e:	e067      	b.n	8001240 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001170:	4b35      	ldr	r3, [pc, #212]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001172:	6a1b      	ldr	r3, [r3, #32]
 8001174:	2202      	movs	r2, #2
 8001176:	4013      	ands	r3, r2
 8001178:	d0f0      	beq.n	800115c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800117a:	4b33      	ldr	r3, [pc, #204]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800117c:	6a1b      	ldr	r3, [r3, #32]
 800117e:	4a34      	ldr	r2, [pc, #208]	; (8001250 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001180:	4013      	ands	r3, r2
 8001182:	0019      	movs	r1, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	685a      	ldr	r2, [r3, #4]
 8001188:	4b2f      	ldr	r3, [pc, #188]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800118a:	430a      	orrs	r2, r1
 800118c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800118e:	2317      	movs	r3, #23
 8001190:	18fb      	adds	r3, r7, r3
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	2b01      	cmp	r3, #1
 8001196:	d105      	bne.n	80011a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001198:	4b2b      	ldr	r3, [pc, #172]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800119a:	69da      	ldr	r2, [r3, #28]
 800119c:	4b2a      	ldr	r3, [pc, #168]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800119e:	492f      	ldr	r1, [pc, #188]	; (800125c <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80011a0:	400a      	ands	r2, r1
 80011a2:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	2201      	movs	r2, #1
 80011aa:	4013      	ands	r3, r2
 80011ac:	d009      	beq.n	80011c2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80011ae:	4b26      	ldr	r3, [pc, #152]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b2:	2203      	movs	r2, #3
 80011b4:	4393      	bics	r3, r2
 80011b6:	0019      	movs	r1, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	689a      	ldr	r2, [r3, #8]
 80011bc:	4b22      	ldr	r3, [pc, #136]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80011be:	430a      	orrs	r2, r1
 80011c0:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	2202      	movs	r2, #2
 80011c8:	4013      	ands	r3, r2
 80011ca:	d009      	beq.n	80011e0 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80011cc:	4b1e      	ldr	r3, [pc, #120]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80011ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d0:	4a23      	ldr	r2, [pc, #140]	; (8001260 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80011d2:	4013      	ands	r3, r2
 80011d4:	0019      	movs	r1, r3
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	68da      	ldr	r2, [r3, #12]
 80011da:	4b1b      	ldr	r3, [pc, #108]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80011dc:	430a      	orrs	r2, r1
 80011de:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	2220      	movs	r2, #32
 80011e6:	4013      	ands	r3, r2
 80011e8:	d009      	beq.n	80011fe <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80011ea:	4b17      	ldr	r3, [pc, #92]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	2210      	movs	r2, #16
 80011f0:	4393      	bics	r3, r2
 80011f2:	0019      	movs	r1, r3
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	691a      	ldr	r2, [r3, #16]
 80011f8:	4b13      	ldr	r3, [pc, #76]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80011fa:	430a      	orrs	r2, r1
 80011fc:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	2380      	movs	r3, #128	; 0x80
 8001204:	029b      	lsls	r3, r3, #10
 8001206:	4013      	ands	r3, r2
 8001208:	d009      	beq.n	800121e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800120a:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120e:	2280      	movs	r2, #128	; 0x80
 8001210:	4393      	bics	r3, r2
 8001212:	0019      	movs	r1, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	699a      	ldr	r2, [r3, #24]
 8001218:	4b0b      	ldr	r3, [pc, #44]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800121a:	430a      	orrs	r2, r1
 800121c:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	2380      	movs	r3, #128	; 0x80
 8001224:	00db      	lsls	r3, r3, #3
 8001226:	4013      	ands	r3, r2
 8001228:	d009      	beq.n	800123e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800122a:	4b07      	ldr	r3, [pc, #28]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800122c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122e:	2240      	movs	r2, #64	; 0x40
 8001230:	4393      	bics	r3, r2
 8001232:	0019      	movs	r1, r3
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	695a      	ldr	r2, [r3, #20]
 8001238:	4b03      	ldr	r3, [pc, #12]	; (8001248 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800123a:	430a      	orrs	r2, r1
 800123c:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800123e:	2300      	movs	r3, #0
}
 8001240:	0018      	movs	r0, r3
 8001242:	46bd      	mov	sp, r7
 8001244:	b006      	add	sp, #24
 8001246:	bd80      	pop	{r7, pc}
 8001248:	40021000 	.word	0x40021000
 800124c:	40007000 	.word	0x40007000
 8001250:	fffffcff 	.word	0xfffffcff
 8001254:	fffeffff 	.word	0xfffeffff
 8001258:	00001388 	.word	0x00001388
 800125c:	efffffff 	.word	0xefffffff
 8001260:	fffcffff 	.word	0xfffcffff

08001264 <memset>:
 8001264:	0003      	movs	r3, r0
 8001266:	1882      	adds	r2, r0, r2
 8001268:	4293      	cmp	r3, r2
 800126a:	d100      	bne.n	800126e <memset+0xa>
 800126c:	4770      	bx	lr
 800126e:	7019      	strb	r1, [r3, #0]
 8001270:	3301      	adds	r3, #1
 8001272:	e7f9      	b.n	8001268 <memset+0x4>

08001274 <__libc_init_array>:
 8001274:	b570      	push	{r4, r5, r6, lr}
 8001276:	2600      	movs	r6, #0
 8001278:	4c0c      	ldr	r4, [pc, #48]	; (80012ac <__libc_init_array+0x38>)
 800127a:	4d0d      	ldr	r5, [pc, #52]	; (80012b0 <__libc_init_array+0x3c>)
 800127c:	1b64      	subs	r4, r4, r5
 800127e:	10a4      	asrs	r4, r4, #2
 8001280:	42a6      	cmp	r6, r4
 8001282:	d109      	bne.n	8001298 <__libc_init_array+0x24>
 8001284:	2600      	movs	r6, #0
 8001286:	f000 f819 	bl	80012bc <_init>
 800128a:	4c0a      	ldr	r4, [pc, #40]	; (80012b4 <__libc_init_array+0x40>)
 800128c:	4d0a      	ldr	r5, [pc, #40]	; (80012b8 <__libc_init_array+0x44>)
 800128e:	1b64      	subs	r4, r4, r5
 8001290:	10a4      	asrs	r4, r4, #2
 8001292:	42a6      	cmp	r6, r4
 8001294:	d105      	bne.n	80012a2 <__libc_init_array+0x2e>
 8001296:	bd70      	pop	{r4, r5, r6, pc}
 8001298:	00b3      	lsls	r3, r6, #2
 800129a:	58eb      	ldr	r3, [r5, r3]
 800129c:	4798      	blx	r3
 800129e:	3601      	adds	r6, #1
 80012a0:	e7ee      	b.n	8001280 <__libc_init_array+0xc>
 80012a2:	00b3      	lsls	r3, r6, #2
 80012a4:	58eb      	ldr	r3, [r5, r3]
 80012a6:	4798      	blx	r3
 80012a8:	3601      	adds	r6, #1
 80012aa:	e7f2      	b.n	8001292 <__libc_init_array+0x1e>
 80012ac:	08001304 	.word	0x08001304
 80012b0:	08001304 	.word	0x08001304
 80012b4:	08001308 	.word	0x08001308
 80012b8:	08001304 	.word	0x08001304

080012bc <_init>:
 80012bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012be:	46c0      	nop			; (mov r8, r8)
 80012c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012c2:	bc08      	pop	{r3}
 80012c4:	469e      	mov	lr, r3
 80012c6:	4770      	bx	lr

080012c8 <_fini>:
 80012c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012ca:	46c0      	nop			; (mov r8, r8)
 80012cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012ce:	bc08      	pop	{r3}
 80012d0:	469e      	mov	lr, r3
 80012d2:	4770      	bx	lr
