

================================================================
== Vitis HLS Report for 'relu_combined'
================================================================
* Date:           Wed May 25 02:55:27 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        relu_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|        ?|  10.000 ns|         ?|    2|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_23_1  |        3|        ?|         4|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_34_2  |        6|        ?|         7|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_46_3  |        9|        ?|        10|          2|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 3
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 8 5 6 7 }
  Pipeline-1 : II = 1, D = 4, States = { 10 11 12 13 }
  Pipeline-2 : II = 2, D = 10, States = { 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 24 2 10 
2 --> 9 3 
3 --> 4 
4 --> 8 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 5 
9 --> 24 14 
10 --> 9 11 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 24 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 14 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.45>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 25 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_2, i32 0, i32 0, void @empty_16, i32 0, i32 200, void @empty_9, void @empty_15, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_7, i32 0, i32 0, void @empty_16, i32 2, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %x, i64 666, i64 207, i64 2"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_7, i32 0, i32 0, void @empty_16, i32 2, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dx, i64 666, i64 207, i64 2"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_7, i32 0, i32 0, void @empty_16, i32 2, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y, i64 666, i64 207, i64 2"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_7, i32 0, i32 0, void @empty_16, i32 2, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dy, i64 666, i64 207, i64 2"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_0, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_5, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_6, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_5, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_3, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_5, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_4, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_5, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %debugip"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_8, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_5, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%debugip_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %debugip" [relu_combined/main.cpp:5]   --->   Operation 54 'read' 'debugip_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop" [relu_combined/main.cpp:5]   --->   Operation 55 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim" [relu_combined/main.cpp:5]   --->   Operation 56 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%debug_dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_dx" [relu_combined/main.cpp:5]   --->   Operation 57 'read' 'debug_dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%debug_x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_x" [relu_combined/main.cpp:5]   --->   Operation 58 'read' 'debug_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (2.47ns)   --->   "%cmp173 = icmp_sgt  i32 %dim_read, i32 0" [relu_combined/main.cpp:5]   --->   Operation 59 'icmp' 'cmp173' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %fwprop_read, void, void" [relu_combined/main.cpp:21]   --->   Operation 60 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %cmp173, void %._crit_edge, void %.lr.ph83" [relu_combined/main.cpp:34]   --->   Operation 61 'br' 'br_ln34' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %dim_read" [relu_combined/main.cpp:34]   --->   Operation 62 'trunc' 'trunc_ln34' <Predicate = (!fwprop_read & cmp173)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%br_ln34 = br void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21" [relu_combined/main.cpp:34]   --->   Operation 63 'br' 'br_ln34' <Predicate = (!fwprop_read & cmp173)> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %cmp173, void %._crit_edge, void %.lr.ph77" [relu_combined/main.cpp:23]   --->   Operation 64 'br' 'br_ln23' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %dim_read" [relu_combined/main.cpp:23]   --->   Operation 65 'trunc' 'trunc_ln23' <Predicate = (fwprop_read & cmp173)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%br_ln23 = br void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [relu_combined/main.cpp:23]   --->   Operation 66 'br' 'br_ln23' <Predicate = (fwprop_read & cmp173)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%i_1 = phi i31 0, void %.lr.ph83, i31 %add_ln34, void" [relu_combined/main.cpp:34]   --->   Operation 67 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.52ns)   --->   "%add_ln34 = add i31 %i_1, i31 1" [relu_combined/main.cpp:34]   --->   Operation 68 'add' 'add_ln34' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 69 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (2.47ns)   --->   "%icmp_ln34 = icmp_eq  i31 %i_1, i31 %trunc_ln34" [relu_combined/main.cpp:34]   --->   Operation 70 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 71 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21.split, void %._crit_edge78.loopexit" [relu_combined/main.cpp:34]   --->   Operation 72 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1494_2 = trunc i31 %i_1"   --->   Operation 73 'trunc' 'trunc_ln1494_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i10 %trunc_ln1494_2"   --->   Operation 74 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1494_1"   --->   Operation 75 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 76 [3/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 76 'load' 'x_load_1' <Predicate = (!icmp_ln34)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21"   --->   Operation 77 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.68>
ST_3 : Operation 78 [2/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 78 'load' 'x_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 4.11>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [relu_combined/main.cpp:34]   --->   Operation 79 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 80 'load' 'x_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 81 [1/1] (2.42ns)   --->   "%icmp_ln1494_1 = icmp_sgt  i16 %x_load_1, i16 0"   --->   Operation 81 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln1494_1, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, void" [relu_combined/main.cpp:35]   --->   Operation 82 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %zext_ln1494_1" [relu_combined/main.cpp:36]   --->   Operation 83 'getelementptr' 'dy_addr' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_4 : Operation 84 [3/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr" [relu_combined/main.cpp:36]   --->   Operation 84 'load' 'dy_load' <Predicate = (icmp_ln1494_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 5 <SV = 5> <Delay = 4.93>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%dx_addr_1 = getelementptr i16 %dx, i32 0, i32 %zext_ln1494_1" [relu_combined/main.cpp:39]   --->   Operation 85 'getelementptr' 'dx_addr_1' <Predicate = (!icmp_ln1494_1)> <Delay = 0.00>
ST_5 : Operation 86 [3/3] (3.25ns)   --->   "%store_ln39 = store i16 0, i10 %dx_addr_1" [relu_combined/main.cpp:39]   --->   Operation 86 'store' 'store_ln39' <Predicate = (!icmp_ln1494_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 87 [1/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr" [relu_combined/main.cpp:36]   --->   Operation 87 'load' 'dy_load' <Predicate = (icmp_ln1494_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln1494_1" [relu_combined/main.cpp:36]   --->   Operation 88 'getelementptr' 'dx_addr' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (3.25ns)   --->   "%store_ln36 = store i16 %dy_load, i10 %dx_addr" [relu_combined/main.cpp:36]   --->   Operation 89 'store' 'store_ln36' <Predicate = (icmp_ln1494_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln37 = br void" [relu_combined/main.cpp:37]   --->   Operation 90 'br' 'br_ln37' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>

State 6 <SV = 6> <Delay = 3.25>
ST_6 : Operation 91 [2/3] (3.25ns)   --->   "%store_ln39 = store i16 0, i10 %dx_addr_1" [relu_combined/main.cpp:39]   --->   Operation 91 'store' 'store_ln39' <Predicate = (!icmp_ln1494_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 7 <SV = 7> <Delay = 3.25>
ST_7 : Operation 92 [1/3] (3.25ns)   --->   "%store_ln39 = store i16 0, i10 %dx_addr_1" [relu_combined/main.cpp:39]   --->   Operation 92 'store' 'store_ln39' <Predicate = (!icmp_ln1494_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!icmp_ln1494_1)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.68>
ST_8 : Operation 94 [2/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr" [relu_combined/main.cpp:36]   --->   Operation 94 'load' 'dy_load' <Predicate = (icmp_ln1494_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 9 <SV = 2> <Delay = 1.58>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge78"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge78"   --->   Operation 96 'br' 'br_ln0' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %debugip_read, void %._crit_edge, void %.lr.ph" [relu_combined/main.cpp:45]   --->   Operation 97 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %dim_read" [relu_combined/main.cpp:46]   --->   Operation 98 'trunc' 'trunc_ln46' <Predicate = (debugip_read)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_x_read, i32 1, i32 31" [relu_combined/main.cpp:46]   --->   Operation 99 'partselect' 'trunc_ln3' <Predicate = (debugip_read)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i31 %trunc_ln3" [relu_combined/main.cpp:46]   --->   Operation 100 'sext' 'sext_ln46' <Predicate = (debugip_read)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_dx_read, i32 1, i32 31" [relu_combined/main.cpp:46]   --->   Operation 101 'partselect' 'trunc_ln46_1' <Predicate = (debugip_read)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i31 %trunc_ln46_1" [relu_combined/main.cpp:46]   --->   Operation 102 'sext' 'sext_ln46_1' <Predicate = (debugip_read)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (1.58ns)   --->   "%br_ln46 = br void" [relu_combined/main.cpp:46]   --->   Operation 103 'br' 'br_ln46' <Predicate = (debugip_read)> <Delay = 1.58>

State 10 <SV = 1> <Delay = 2.52>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%i = phi i31 0, void %.lr.ph77, i31 %add_ln23, void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split" [relu_combined/main.cpp:23]   --->   Operation 104 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (2.52ns)   --->   "%add_ln23 = add i31 %i, i31 1" [relu_combined/main.cpp:23]   --->   Operation 105 'add' 'add_ln23' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 106 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (2.47ns)   --->   "%icmp_ln23 = icmp_eq  i31 %i, i31 %trunc_ln23" [relu_combined/main.cpp:23]   --->   Operation 107 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 108 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split, void %._crit_edge78.loopexit10" [relu_combined/main.cpp:23]   --->   Operation 109 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i31 %i"   --->   Operation 110 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i10 %trunc_ln1494"   --->   Operation 111 'zext' 'zext_ln1494' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln1494"   --->   Operation 112 'getelementptr' 'x_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 113 [3/3] (1.68ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 113 'load' 'x_load' <Predicate = (!icmp_ln23)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 11 <SV = 2> <Delay = 1.68>
ST_11 : Operation 114 [2/3] (1.68ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 114 'load' 'x_load' <Predicate = (!icmp_ln23)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 12 <SV = 3> <Delay = 4.86>
ST_12 : Operation 115 [1/3] (1.68ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 115 'load' 'x_load' <Predicate = (!icmp_ln23)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln1494_1 = trunc i16 %x_load"   --->   Operation 116 'trunc' 'trunc_ln1494_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp_sgt  i16 %x_load, i16 0"   --->   Operation 117 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln23)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.75ns)   --->   "%select_ln24 = select i1 %icmp_ln1494, i15 %trunc_ln1494_1, i15 0" [relu_combined/main.cpp:24]   --->   Operation 118 'select' 'select_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 4> <Delay = 3.25>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [relu_combined/main.cpp:23]   --->   Operation 119 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln1494" [relu_combined/main.cpp:25]   --->   Operation 120 'getelementptr' 'y_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i15 %select_ln24" [relu_combined/main.cpp:25]   --->   Operation 121 'zext' 'zext_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln25 = store i16 %zext_ln25, i10 %y_addr" [relu_combined/main.cpp:25]   --->   Operation 122 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 123 'br' 'br_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 14 <SV = 3> <Delay = 2.52>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln46, void %.split, i31 0, void %.lr.ph" [relu_combined/main.cpp:47]   --->   Operation 124 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (2.52ns)   --->   "%add_ln46 = add i31 %i_2, i31 1" [relu_combined/main.cpp:46]   --->   Operation 125 'add' 'add_ln46' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 126 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (2.47ns)   --->   "%icmp_ln46 = icmp_eq  i31 %i_2, i31 %trunc_ln46" [relu_combined/main.cpp:46]   --->   Operation 127 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 128 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %.split, void %._crit_edge.loopexit" [relu_combined/main.cpp:46]   --->   Operation 129 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i31 %i_2" [relu_combined/main.cpp:47]   --->   Operation 130 'zext' 'zext_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr i16 %x, i32 0, i32 %zext_ln47" [relu_combined/main.cpp:47]   --->   Operation 131 'getelementptr' 'x_addr_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 132 [3/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2" [relu_combined/main.cpp:47]   --->   Operation 132 'load' 'x_load_2' <Predicate = (!icmp_ln46)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_14 : Operation 133 [1/1] (2.52ns)   --->   "%add_ln47 = add i32 %zext_ln47, i32 %sext_ln46" [relu_combined/main.cpp:47]   --->   Operation 133 'add' 'add_ln47' <Predicate = (!icmp_ln46)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %add_ln47" [relu_combined/main.cpp:47]   --->   Operation 134 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%dx_addr_2 = getelementptr i16 %dx, i32 0, i32 %zext_ln47" [relu_combined/main.cpp:48]   --->   Operation 135 'getelementptr' 'dx_addr_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 136 [3/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr_2" [relu_combined/main.cpp:48]   --->   Operation 136 'load' 'dx_load' <Predicate = (!icmp_ln46)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_14 : Operation 137 [1/1] (2.52ns)   --->   "%add_ln48 = add i32 %zext_ln47, i32 %sext_ln46_1" [relu_combined/main.cpp:48]   --->   Operation 137 'add' 'add_ln48' <Predicate = (!icmp_ln46)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %add_ln48" [relu_combined/main.cpp:48]   --->   Operation 138 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 15 <SV = 4> <Delay = 1.68>
ST_15 : Operation 139 [2/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2" [relu_combined/main.cpp:47]   --->   Operation 139 'load' 'x_load_2' <Predicate = (!icmp_ln46)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_15 : Operation 140 [2/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr_2" [relu_combined/main.cpp:48]   --->   Operation 140 'load' 'dx_load' <Predicate = (!icmp_ln46)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 16 <SV = 5> <Delay = 7.30>
ST_16 : Operation 141 [1/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2" [relu_combined/main.cpp:47]   --->   Operation 141 'load' 'x_load_2' <Predicate = (!icmp_ln46)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_16 : Operation 142 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [relu_combined/main.cpp:47]   --->   Operation 142 'writereq' 'gmem_addr_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 143 [1/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr_2" [relu_combined/main.cpp:48]   --->   Operation 143 'load' 'dx_load' <Predicate = (!icmp_ln46)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 17 <SV = 6> <Delay = 7.30>
ST_17 : Operation 144 [1/1] (7.30ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr, i16 %x_load_2, i2 3" [relu_combined/main.cpp:47]   --->   Operation 144 'write' 'write_ln47' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 145 [1/1] (7.30ns)   --->   "%gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [relu_combined/main.cpp:48]   --->   Operation 145 'writereq' 'gmem_addr_1_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 7> <Delay = 7.30>
ST_18 : Operation 146 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr" [relu_combined/main.cpp:47]   --->   Operation 146 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 147 [1/1] (7.30ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_1, i16 %dx_load, i2 3" [relu_combined/main.cpp:48]   --->   Operation 147 'write' 'write_ln48' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 8> <Delay = 7.30>
ST_19 : Operation 148 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr" [relu_combined/main.cpp:47]   --->   Operation 148 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 149 [5/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [relu_combined/main.cpp:48]   --->   Operation 149 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 9> <Delay = 7.30>
ST_20 : Operation 150 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr" [relu_combined/main.cpp:47]   --->   Operation 150 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 151 [4/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [relu_combined/main.cpp:48]   --->   Operation 151 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 10> <Delay = 7.30>
ST_21 : Operation 152 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr" [relu_combined/main.cpp:47]   --->   Operation 152 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 153 [3/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [relu_combined/main.cpp:48]   --->   Operation 153 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 11> <Delay = 7.30>
ST_22 : Operation 154 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr" [relu_combined/main.cpp:47]   --->   Operation 154 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 155 [2/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [relu_combined/main.cpp:48]   --->   Operation 155 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 12> <Delay = 7.30>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [relu_combined/main.cpp:46]   --->   Operation 156 'specloopname' 'specloopname_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_23 : Operation 157 [1/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [relu_combined/main.cpp:48]   --->   Operation 157 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 158 'br' 'br_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 24 <SV = 4> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 159 'br' 'br_ln0' <Predicate = (cmp173 & debugip_read)> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln53 = ret" [relu_combined/main.cpp:53]   --->   Operation 160 'ret' 'ret_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.45ns
The critical path consists of the following:
	s_axi read on port 'dim' (relu_combined/main.cpp:5) [42]  (1 ns)
	'icmp' operation ('cmp173', relu_combined/main.cpp:5) [45]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 2>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', relu_combined/main.cpp:34) with incoming values : ('add_ln34', relu_combined/main.cpp:34) [53]  (0 ns)
	'add' operation ('add_ln34', relu_combined/main.cpp:34) [54]  (2.52 ns)

 <State 3>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load_1') on array 'x' [64]  (1.68 ns)

 <State 4>: 4.11ns
The critical path consists of the following:
	'load' operation ('x_load_1') on array 'x' [64]  (1.68 ns)
	'icmp' operation ('icmp_ln1494_1') [65]  (2.43 ns)

 <State 5>: 4.94ns
The critical path consists of the following:
	'load' operation ('dy_load', relu_combined/main.cpp:36) on array 'dy' [73]  (1.68 ns)
	'store' operation ('store_ln36', relu_combined/main.cpp:36) of variable 'dy_load', relu_combined/main.cpp:36 on array 'dx' [75]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln39', relu_combined/main.cpp:39) of constant 0 on array 'dx' [69]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln39', relu_combined/main.cpp:39) of constant 0 on array 'dx' [69]  (3.25 ns)

 <State 8>: 1.68ns
The critical path consists of the following:
	'load' operation ('dy_load', relu_combined/main.cpp:36) on array 'dy' [73]  (1.68 ns)

 <State 9>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', relu_combined/main.cpp:47) with incoming values : ('add_ln46', relu_combined/main.cpp:46) [118]  (1.59 ns)

 <State 10>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', relu_combined/main.cpp:23) with incoming values : ('add_ln23', relu_combined/main.cpp:23) [87]  (0 ns)
	'add' operation ('add_ln23', relu_combined/main.cpp:23) [88]  (2.52 ns)

 <State 11>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load') on array 'x' [98]  (1.68 ns)

 <State 12>: 4.86ns
The critical path consists of the following:
	'load' operation ('x_load') on array 'x' [98]  (1.68 ns)
	'icmp' operation ('icmp_ln1494') [100]  (2.43 ns)
	'select' operation ('select_ln24', relu_combined/main.cpp:24) [102]  (0.754 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('y_addr', relu_combined/main.cpp:25) [101]  (0 ns)
	'store' operation ('store_ln25', relu_combined/main.cpp:25) of variable 'zext_ln25', relu_combined/main.cpp:25 on array 'y' [104]  (3.25 ns)

 <State 14>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', relu_combined/main.cpp:47) with incoming values : ('add_ln46', relu_combined/main.cpp:46) [118]  (0 ns)
	'add' operation ('add_ln46', relu_combined/main.cpp:46) [119]  (2.52 ns)

 <State 15>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load_2', relu_combined/main.cpp:47) on array 'x' [128]  (1.68 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (relu_combined/main.cpp:47) [131]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (relu_combined/main.cpp:47) [132]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (relu_combined/main.cpp:47) [133]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (relu_combined/main.cpp:47) [133]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (relu_combined/main.cpp:47) [133]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (relu_combined/main.cpp:47) [133]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (relu_combined/main.cpp:47) [133]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (relu_combined/main.cpp:48) [140]  (7.3 ns)

 <State 24>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
