Analysis & Synthesis report for RiscV_Final
Thu Dec  4 12:22:16 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |wrapper_processor|processor:dut|pipelined:CPU|machine_controller:MC|state
 10. State Machine - |wrapper_processor|processor:dut|APB_UART_top:uart|APB_Interface:apb_interface|state
 11. State Machine - |wrapper_processor|processor:dut|pipelined:CPU|apb_master:AM|cs
 12. State Machine - |wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|fifo_state
 13. State Machine - |wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|state
 14. State Machine - |wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_state
 15. State Machine - |wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|state
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Added for RAM Pass-Through Logic
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|altsyncram:fifo_mem_rtl_0|altsyncram_1fo1:auto_generated
 24. Parameter Settings for User Entity Instance: processor:dut|pipelined:CPU|IMEM:IMEM
 25. Parameter Settings for User Entity Instance: processor:dut|pipelined:CPU|lsu:lsu
 26. Parameter Settings for User Entity Instance: processor:dut|pipelined:CPU|CSR:CSR
 27. Parameter Settings for User Entity Instance: processor:dut|timer:timer|rw_control:reg_control
 28. Parameter Settings for User Entity Instance: processor:dut|APB_UART_top:uart|APB_Interface:apb_interface
 29. Parameter Settings for User Entity Instance: processor:dut|APB_UART_top:uart|uart_receiver:uart_rx
 30. Parameter Settings for User Entity Instance: processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx
 31. Parameter Settings for Inferred Entity Instance: processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|altsyncram:fifo_mem_rtl_0
 32. altsyncram Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "processor:dut|APB_UART_top:uart"
 34. Port Connectivity Checks: "processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"
 35. Port Connectivity Checks: "processor:dut|interrupt_controller:plic"
 36. Port Connectivity Checks: "processor:dut|timer:timer"
 37. Port Connectivity Checks: "processor:dut|pipelined:CPU|machine_controller:MC"
 38. Port Connectivity Checks: "processor:dut|pipelined:CPU|MEM_WB:MEM_WB"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec  4 12:22:16 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; RiscV_Final                                     ;
; Top-level Entity Name           ; wrapper_processor                               ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 4731                                            ;
; Total pins                      ; 190                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 32                                              ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; wrapper_processor  ; RiscV_Final        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 2.61        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  27.6%      ;
;     Processor 3            ;  27.6%      ;
;     Processor 4            ;  22.5%      ;
;     Processor 5            ;  22.5%      ;
;     Processor 6            ;  13.4%      ;
;     Processor 7            ;  12.7%      ;
;     Processor 8            ;  12.0%      ;
;     Processor 9            ;  12.0%      ;
;     Processor 10           ;  11.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; RISC_V/plic/pri_deter.sv         ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/plic/pri_deter.sv                           ;         ;
; RISC_V/plic/intr_ctrl.sv         ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/plic/intr_ctrl.sv                           ;         ;
; RISC_V/plic/int_sensing.sv       ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/plic/int_sensing.sv                         ;         ;
; RISC_V/plic/edge_detection.sv    ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/plic/edge_detection.sv                      ;         ;
; RISC_V/plic/apb_rw.sv            ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/plic/apb_rw.sv                              ;         ;
; RISC_V/timer/timer.sv            ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/timer/timer.sv                              ;         ;
; RISC_V/timer/rw_control.sv       ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/timer/rw_control.sv                         ;         ;
; RISC_V/timer/counter.sv          ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/timer/counter.sv                            ;         ;
; RISC_V/timer/compare.sv          ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/timer/compare.sv                            ;         ;
; RISC_V/timer/clk_sel.sv          ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/timer/clk_sel.sv                            ;         ;
; RISC_V/uart/uart_transmitter.sv  ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv                    ;         ;
; RISC_V/uart/uart_receiver.sv     ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv                       ;         ;
; RISC_V/uart/BCLK_Generator.sv    ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/uart/BCLK_Generator.sv                      ;         ;
; RISC_V/uart/apb_uart_top.sv      ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/uart/apb_uart_top.sv                        ;         ;
; RISC_V/uart/apb_interface.sv     ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/uart/apb_interface.sv                       ;         ;
; RISC_V/wrapper_processor.sv      ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/wrapper_processor.sv                        ;         ;
; RISC_V/srl.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/srl.sv                                      ;         ;
; RISC_V/sra.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/sra.sv                                      ;         ;
; RISC_V/sll.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/sll.sv                                      ;         ;
; RISC_V/regfile.sv                ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/regfile.sv                                  ;         ;
; RISC_V/processor.sv              ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/processor.sv                                ;         ;
; RISC_V/pipelined.sv              ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/pipelined.sv                                ;         ;
; RISC_V/PCNEXT.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/PCNEXT.sv                                   ;         ;
; RISC_V/pc_intr.sv                ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/pc_intr.sv                                  ;         ;
; RISC_V/pc_ctrl_taken.sv          ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/pc_ctrl_taken.sv                            ;         ;
; RISC_V/PC.sv                     ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/PC.sv                                       ;         ;
; RISC_V/MEM_WB.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/MEM_WB.sv                                   ;         ;
; RISC_V/machine_control.sv        ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/machine_control.sv                          ;         ;
; RISC_V/lsu.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/lsu.sv                                      ;         ;
; RISC_V/immgen.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/immgen.sv                                   ;         ;
; RISC_V/IMEM.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/IMEM.sv                                     ;         ;
; RISC_V/IF_ID.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/IF_ID.sv                                    ;         ;
; RISC_V/ID_EX.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/ID_EX.sv                                    ;         ;
; RISC_V/hazard_unit.sv            ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/hazard_unit.sv                              ;         ;
; RISC_V/forward_unit.sv           ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/forward_unit.sv                             ;         ;
; RISC_V/EX_MEM.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/EX_MEM.sv                                   ;         ;
; RISC_V/ctrl_unit.sv              ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/ctrl_unit.sv                                ;         ;
; RISC_V/CSR.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/CSR.sv                                      ;         ;
; RISC_V/brc.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/brc.sv                                      ;         ;
; RISC_V/branch_predictor.sv       ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/branch_predictor.sv                         ;         ;
; RISC_V/apb_master.sv             ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/apb_master.sv                               ;         ;
; RISC_V/alu.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/DATN_FINAL/RISC_V/alu.sv                                      ;         ;
; /test5/test_sim.txt              ; yes             ; Auto-Found File              ; /test5/test_sim.txt                                              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal241.inc                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/aglobal241.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_1fo1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/DATN_FINAL/db/altsyncram_1fo1.tdf                             ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                            ;
+---------------------------------------------+------------------------------------------+
; Resource                                    ; Usage                                    ;
+---------------------------------------------+------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 14688                                    ;
;                                             ;                                          ;
; Combinational ALUT usage for logic          ; 20019                                    ;
;     -- 7 input functions                    ; 300                                      ;
;     -- 6 input functions                    ; 8919                                     ;
;     -- 5 input functions                    ; 1261                                     ;
;     -- 4 input functions                    ; 835                                      ;
;     -- <=3 input functions                  ; 8704                                     ;
;                                             ;                                          ;
; Dedicated logic registers                   ; 4731                                     ;
;                                             ;                                          ;
; I/O pins                                    ; 190                                      ;
; Total MLAB memory bits                      ; 0                                        ;
; Total block memory bits                     ; 32                                       ;
;                                             ;                                          ;
; Total DSP Blocks                            ; 0                                        ;
;                                             ;                                          ;
; Maximum fan-out node                        ; processor:dut|pipelined:CPU|lsu:lsu|gclk ;
; Maximum fan-out                             ; 2560                                     ;
; Total fan-out                               ; 106267                                   ;
; Average fan-out                             ; 4.23                                     ;
+---------------------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                               ; Entity Name          ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |wrapper_processor                              ; 20019 (0)           ; 4731 (188)                ; 32                ; 0          ; 190  ; 0            ; |wrapper_processor                                                                                                                ; wrapper_processor    ; work         ;
;    |processor:dut|                              ; 20019 (1)           ; 4543 (0)                  ; 32                ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut                                                                                                  ; processor            ; work         ;
;       |APB_UART_top:uart|                       ; 197 (0)             ; 142 (0)                   ; 32                ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|APB_UART_top:uart                                                                                ; APB_UART_top         ; work         ;
;          |APB_Interface:apb_interface|          ; 30 (30)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|APB_UART_top:uart|APB_Interface:apb_interface                                                    ; APB_Interface        ; work         ;
;          |BCLK_Generator:bclk_gen|              ; 62 (62)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|APB_UART_top:uart|BCLK_Generator:bclk_gen                                                        ; BCLK_Generator       ; work         ;
;          |uart_receiver:uart_rx|                ; 62 (62)             ; 47 (47)                   ; 32                ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx                                                          ; uart_receiver        ; work         ;
;             |altsyncram:fifo_mem_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|altsyncram:fifo_mem_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_1fo1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|altsyncram:fifo_mem_rtl_0|altsyncram_1fo1:auto_generated ; altsyncram_1fo1      ; work         ;
;          |uart_transmitter:uart_tx|             ; 43 (43)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx                                                       ; uart_transmitter     ; work         ;
;       |interrupt_controller:plic|               ; 231 (0)             ; 159 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|interrupt_controller:plic                                                                        ; interrupt_controller ; work         ;
;          |apb_rw:apb_protocol|                  ; 169 (169)           ; 132 (132)                 ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol                                                    ; apb_rw               ; work         ;
;          |int_sensing:int_sense|                ; 16 (16)             ; 13 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|interrupt_controller:plic|int_sensing:int_sense                                                  ; int_sensing          ; work         ;
;             |edge_detection:IRQ0_detector|      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|interrupt_controller:plic|int_sensing:int_sense|edge_detection:IRQ0_detector                     ; edge_detection       ; work         ;
;             |edge_detection:IRQ1_detector|      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|interrupt_controller:plic|int_sensing:int_sense|edge_detection:IRQ1_detector                     ; edge_detection       ; work         ;
;             |edge_detection:IRQ2_detector|      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|interrupt_controller:plic|int_sensing:int_sense|edge_detection:IRQ2_detector                     ; edge_detection       ; work         ;
;             |edge_detection:IRQ3_detector|      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|interrupt_controller:plic|int_sensing:int_sense|edge_detection:IRQ3_detector                     ; edge_detection       ; work         ;
;             |edge_detection:IRQ4_detector|      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|interrupt_controller:plic|int_sensing:int_sense|edge_detection:IRQ4_detector                     ; edge_detection       ; work         ;
;          |prio_deter:prio_deter|                ; 46 (46)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|interrupt_controller:plic|prio_deter:prio_deter                                                  ; prio_deter           ; work         ;
;       |pipelined:CPU|                           ; 19469 (337)         ; 4099 (3)                  ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU                                                                                    ; pipelined            ; work         ;
;          |CSR:CSR|                              ; 280 (280)           ; 102 (102)                 ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|CSR:CSR                                                                            ; CSR                  ; work         ;
;          |EX_MEM:EX_MEM|                        ; 0 (0)               ; 112 (112)                 ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|EX_MEM:EX_MEM                                                                      ; EX_MEM               ; work         ;
;          |ID_EX:ID_EX|                          ; 183 (183)           ; 229 (229)                 ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|ID_EX:ID_EX                                                                        ; ID_EX                ; work         ;
;          |IF_ID:IF_ID|                          ; 2 (2)               ; 96 (96)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|IF_ID:IF_ID                                                                        ; IF_ID                ; work         ;
;          |IMEM:IMEM|                            ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|IMEM:IMEM                                                                          ; IMEM                 ; work         ;
;          |MEM_WB:MEM_WB|                        ; 0 (0)               ; 108 (108)                 ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|MEM_WB:MEM_WB                                                                      ; MEM_WB               ; work         ;
;          |PC:PC|                                ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|PC:PC                                                                              ; PC                   ; work         ;
;          |PCNEXT:PCNEXT|                        ; 78 (78)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|PCNEXT:PCNEXT                                                                      ; PCNEXT               ; work         ;
;          |alu:alu|                              ; 499 (382)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|alu:alu                                                                            ; alu                  ; work         ;
;             |sll:SLLdut|                        ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|alu:alu|sll:SLLdut                                                                 ; sll                  ; work         ;
;             |srl:SRLdut|                        ; 68 (68)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|alu:alu|srl:SRLdut                                                                 ; srl                  ; work         ;
;          |apb_master:AM|                        ; 132 (132)           ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|apb_master:AM                                                                      ; apb_master           ; work         ;
;          |branch_predictor:bp|                  ; 5687 (5687)         ; 190 (190)                 ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp                                                                ; branch_predictor     ; work         ;
;          |brc:brc|                              ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|brc:brc                                                                            ; brc                  ; work         ;
;          |ctrl_unit:ctrl_unit|                  ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|ctrl_unit:ctrl_unit                                                                ; ctrl_unit            ; work         ;
;          |forward_unit:FU|                      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|forward_unit:FU                                                                    ; forward_unit         ; work         ;
;          |hazard_unit:HU|                       ; 79 (79)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|hazard_unit:HU                                                                     ; hazard_unit          ; work         ;
;          |immgen:immgen|                        ; 65 (65)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|immgen:immgen                                                                      ; immgen               ; work         ;
;          |lsu:lsu|                              ; 11515 (11515)       ; 2560 (2560)               ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu                                                                            ; lsu                  ; work         ;
;          |machine_controller:MC|                ; 16 (16)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|machine_controller:MC                                                              ; machine_controller   ; work         ;
;          |pc_ctrl_taken:pc_ctrl_taken|          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|pc_ctrl_taken:pc_ctrl_taken                                                        ; pc_ctrl_taken        ; work         ;
;          |pc_intr:pc_intr|                      ; 98 (98)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|pc_intr:pc_intr                                                                    ; pc_intr              ; work         ;
;          |regfile:regfile|                      ; 402 (402)           ; 512 (512)                 ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|pipelined:CPU|regfile:regfile                                                                    ; regfile              ; work         ;
;       |timer:timer|                             ; 121 (0)             ; 143 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|timer:timer                                                                                      ; timer                ; work         ;
;          |clk_sel:sys_clk|                      ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|timer:timer|clk_sel:sys_clk                                                                      ; clk_sel              ; work         ;
;          |compare:compare_module|               ; 36 (36)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|timer:timer|compare:compare_module                                                               ; compare              ; work         ;
;          |counter:counter_module|               ; 33 (33)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|timer:timer|counter:counter_module                                                               ; counter              ; work         ;
;          |rw_control:reg_control|               ; 46 (46)             ; 71 (71)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper_processor|processor:dut|timer:timer|rw_control:reg_control                                                               ; rw_control           ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|altsyncram:fifo_mem_rtl_0|altsyncram_1fo1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 2            ; 16           ; 2            ; 32   ; None ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |wrapper_processor|processor:dut|pipelined:CPU|machine_controller:MC|state ;
+-------------------+-------------------+------------------+-----------------+---------------+
; Name              ; state.TRAP_RETURN ; state.TRAP_TAKEN ; state.OPERATING ; state.IDLE    ;
+-------------------+-------------------+------------------+-----------------+---------------+
; state.IDLE        ; 0                 ; 0                ; 0               ; 0             ;
; state.OPERATING   ; 0                 ; 0                ; 1               ; 1             ;
; state.TRAP_TAKEN  ; 0                 ; 1                ; 0               ; 1             ;
; state.TRAP_RETURN ; 1                 ; 0                ; 0               ; 1             ;
+-------------------+-------------------+------------------+-----------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper_processor|processor:dut|APB_UART_top:uart|APB_Interface:apb_interface|state ;
+--------------+------------+--------------+-----------------------------------------------------------+
; Name         ; state.IDLE ; state.ACCESS ; state.SETUP                                               ;
+--------------+------------+--------------+-----------------------------------------------------------+
; state.IDLE   ; 0          ; 0            ; 0                                                         ;
; state.SETUP  ; 1          ; 0            ; 1                                                         ;
; state.ACCESS ; 1          ; 1            ; 0                                                         ;
+--------------+------------+--------------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |wrapper_processor|processor:dut|pipelined:CPU|apb_master:AM|cs ;
+-----------+---------+-----------+-----------------------------------------------+
; Name      ; cs.IDLE ; cs.ACCESS ; cs.SETUP                                      ;
+-----------+---------+-----------+-----------------------------------------------+
; cs.IDLE   ; 0       ; 0         ; 0                                             ;
; cs.SETUP  ; 1       ; 0         ; 1                                             ;
; cs.ACCESS ; 1       ; 1         ; 0                                             ;
+-----------+---------+-----------+-----------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|fifo_state ;
+---------------------+--------------------+---------------------+--------------------+------------------+
; Name                ; fifo_state.WAIT_TX ; fifo_state.START_TX ; fifo_state.LOADING ; fifo_state.IDLE  ;
+---------------------+--------------------+---------------------+--------------------+------------------+
; fifo_state.IDLE     ; 0                  ; 0                   ; 0                  ; 0                ;
; fifo_state.LOADING  ; 0                  ; 0                   ; 1                  ; 1                ;
; fifo_state.START_TX ; 0                  ; 1                   ; 0                  ; 1                ;
; fifo_state.WAIT_TX  ; 1                  ; 0                   ; 0                  ; 1                ;
+---------------------+--------------------+---------------------+--------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|state ;
+-------------------+------------------+------------------+-------------------+---------------------+
; Name              ; state.STOP_STATE ; state.DATA_STATE ; state.START_STATE ; state.IDLE_STATE    ;
+-------------------+------------------+------------------+-------------------+---------------------+
; state.IDLE_STATE  ; 0                ; 0                ; 0                 ; 0                   ;
; state.START_STATE ; 0                ; 0                ; 1                 ; 1                   ;
; state.DATA_STATE  ; 0                ; 1                ; 0                 ; 1                   ;
; state.STOP_STATE  ; 1                ; 0                ; 0                 ; 1                   ;
+-------------------+------------------+------------------+-------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_state ;
+--------------------+--------------------------------------------------------------------------------+
; Name               ; fifo_state.WAITING                                                             ;
+--------------------+--------------------------------------------------------------------------------+
; fifo_state.IDLE    ; 0                                                                              ;
; fifo_state.WAITING ; 1                                                                              ;
+--------------------+--------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|state ;
+-------------------+------------------+------------------+-------------------+------------------+
; Name              ; state.STOP_STATE ; state.DATA_STATE ; state.START_STATE ; state.IDLE_STATE ;
+-------------------+------------------+------------------+-------------------+------------------+
; state.IDLE_STATE  ; 0                ; 0                ; 0                 ; 0                ;
; state.START_STATE ; 0                ; 0                ; 1                 ; 1                ;
; state.DATA_STATE  ; 0                ; 1                ; 0                 ; 1                ;
; state.STOP_STATE  ; 1                ; 0                ; 0                 ; 1                ;
+-------------------+------------------+------------------+-------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                             ;
+------------------------------------------------------------------+-----------------------------------------------------+------------------------+
; Latch Name                                                       ; Latch Enable Signal                                 ; Free of Timing Hazards ;
+------------------------------------------------------------------+-----------------------------------------------------+------------------------+
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~576 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~577 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~578 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~579 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~580 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~581 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~582 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~583 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~584 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~585 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~586 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~587 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~588 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~589 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~590 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~591 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~592 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~593 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~594 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~595 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~596 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~597 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~598 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~599 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~600 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~601 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~602 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~603 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~604 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~605 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~606 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~607 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~608 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~609 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~610 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~611 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~612 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~613 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~614 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~615 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~616 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~617 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~618 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~619 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~620 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~621 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~622 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~623 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~624 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~625 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~626 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~627 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~628 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~629 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~630 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~631 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~632 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~633 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~634 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~635 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~636 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~637 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~638 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc~639 ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~0            ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~1            ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~2            ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~3            ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~4            ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~5            ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~6            ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~7            ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~8            ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~9            ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~10           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~11           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~12           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~13           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~14           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~15           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~16           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~17           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~18           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~19           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~20           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~21           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~22           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~23           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~24           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~25           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~26           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~27           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~28           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~29           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~30           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~31           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~32           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~33           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~34           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag~35           ; processor:dut|pipelined:CPU|branch_predictor:bp|tag ; yes                    ;
; Number of user-specified and inferred latches = 5664             ;                                                     ;                        ;
+------------------------------------------------------------------+-----------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Register name                                                                                     ; Reason for Removal                                                                 ;
+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; processor:dut|interrupt_controller:plic|int_sensing:int_sense|edge_detection:IRQ7_detector|data_q ; Stuck at GND due to stuck port data_in                                             ;
; processor:dut|interrupt_controller:plic|int_sensing:int_sense|edge_detection:IRQ6_detector|data_q ; Stuck at GND due to stuck port data_in                                             ;
; processor:dut|interrupt_controller:plic|int_sensing:int_sense|edge_detection:IRQ5_detector|data_q ; Stuck at GND due to stuck port data_in                                             ;
; processor:dut|interrupt_controller:plic|apb_rw:apb_protocol|ipr[3,7,11,15,19,23,27,31]            ; Stuck at GND due to stuck port data_in                                             ;
; processor:dut|interrupt_controller:plic|apb_rw:apb_protocol|ssr[2..31]                            ; Stuck at GND due to stuck port data_in                                             ;
; processor:dut|pipelined:CPU|branch_predictor:bp|tag.we_a                                          ; Stuck at VCC due to stuck port data_in                                             ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc.we_a                                 ; Stuck at VCC due to stuck port data_in                                             ;
; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|rdata[0..7]                                 ; Stuck at GND due to stuck port data_in                                             ;
; processor:dut|interrupt_controller:plic|apb_rw:apb_protocol|syscr[0,1,4..31]                      ; Stuck at GND due to stuck port data_in                                             ;
; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|LENGTHDATA[0..3]                            ; Merged with processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|datalength[3] ;
; processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|datalength[0..2]                         ; Merged with processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|datalength[3] ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc.waddr_a[5]                           ; Merged with processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[5]         ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc.waddr_a[4]                           ; Merged with processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[4]         ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc.waddr_a[3]                           ; Merged with processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[3]         ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc.waddr_a[2]                           ; Merged with processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[2]         ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc.waddr_a[1]                           ; Merged with processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[1]         ;
; processor:dut|pipelined:CPU|branch_predictor:bp|predicted_pc.waddr_a[0]                           ; Merged with processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[0]         ;
; processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|write_pt[4]                              ; Merged with processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|length[4]     ;
; processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|write_pt[3]                              ; Merged with processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|length[3]     ;
; processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|write_pt[2]                              ; Merged with processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|length[2]     ;
; processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|write_pt[1]                              ; Merged with processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|length[1]     ;
; processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|write_pt[0]                              ; Merged with processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|length[0]     ;
; processor:dut|pipelined:CPU|apb_master:AM|paddr_q[13..15]                                         ; Merged with processor:dut|pipelined:CPU|apb_master:AM|paddr_q[12]                  ;
; processor:dut|pipelined:CPU|ID_EX:ID_EX|o_ld_en[2]                                                ; Merged with processor:dut|pipelined:CPU|ID_EX:ID_EX|o_instr[14]                    ;
; processor:dut|pipelined:CPU|ID_EX:ID_EX|o_ld_en[1]                                                ; Merged with processor:dut|pipelined:CPU|ID_EX:ID_EX|o_instr[13]                    ;
; processor:dut|pipelined:CPU|ID_EX:ID_EX|o_ld_en[0]                                                ; Merged with processor:dut|pipelined:CPU|ID_EX:ID_EX|o_instr[12]                    ;
; processor:dut|interrupt_controller:plic|apb_rw:apb_protocol|isr[8..31]                            ; Stuck at GND due to stuck port data_in                                             ;
; processor:dut|pipelined:CPU|IF_ID:IF_ID|instr_ID[11]                                              ; Stuck at GND due to stuck port data_in                                             ;
; processor:dut|pipelined:CPU|ID_EX:ID_EX|o_instr[11]                                               ; Stuck at GND due to stuck port data_in                                             ;
; processor:dut|pipelined:CPU|apb_master:AM|paddr_q[12]                                             ; Stuck at GND due to stuck port data_in                                             ;
; processor:dut|pipelined:CPU|EX_MEM:EX_MEM|o_instr[0,1]                                            ; Lost fanout                                                                        ;
; processor:dut|pipelined:CPU|EX_MEM:EX_MEM|o_instr[11]                                             ; Stuck at GND due to stuck port data_in                                             ;
; processor:dut|pipelined:CPU|MEM_WB:MEM_WB|o_instr[11]                                             ; Stuck at GND due to stuck port data_in                                             ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][0]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][31]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][30]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][29]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][28]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][27]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][26]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][25]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][24]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][23]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][22]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][21]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][20]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][19]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][18]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][17]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][16]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][15]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][14]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][13]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][12]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][11]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][10]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][9]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][8]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][7]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][6]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][5]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][4]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][3]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][2]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][1]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][0]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][31]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][30]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][29]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][28]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][27]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][26]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][25]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][24]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][23]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][22]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][21]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][20]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][19]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][18]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][17]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][16]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][15]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][14]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][13]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][12]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][11]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][10]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][9]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][8]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][7]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][6]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][5]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][4]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][3]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][2]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][1]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][0]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][31]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][30]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][29]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][28]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][27]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][26]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][25]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][24]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][23]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][22]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][21]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][20]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][19]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][18]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][17]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][16]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][15]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][14]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][13]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][12]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][11]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][10]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][9]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][8]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][7]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][6]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][5]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][4]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][3]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][2]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][1]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][0]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][31]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][30]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][29]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][28]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][27]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][26]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][25]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][24]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][23]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][22]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][21]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][20]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][19]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][18]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][17]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][16]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][15]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][14]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][13]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][12]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][11]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][10]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][9]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][8]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][7]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][6]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][5]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][4]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][3]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][2]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][1]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][0]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][31]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][30]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][29]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][28]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][27]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][26]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][25]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][24]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][23]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][22]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][21]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][20]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][19]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][18]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][17]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][16]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][15]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][14]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][13]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][12]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][11]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][10]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][9]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][8]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][7]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][6]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][5]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][4]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][3]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][2]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][1]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][0]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][31]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][30]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][29]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][28]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][27]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][26]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][25]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][24]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][23]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][22]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][21]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][20]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][19]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][18]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][17]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][16]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][15]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][14]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][13]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][12]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][11]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][10]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][9]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][8]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][7]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][6]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][5]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][4]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][3]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][2]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][1]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][0]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][31]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][30]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][29]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][28]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][27]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][26]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][25]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][24]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][23]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][22]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][21]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][20]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][19]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][18]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][17]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][16]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][15]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][14]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][13]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][12]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][11]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][10]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][9]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][8]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][7]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][6]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][5]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][4]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][3]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][2]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][1]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][0]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][31]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][30]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][29]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][28]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][27]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][26]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][25]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][24]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][23]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][22]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][21]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][20]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][19]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][18]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][17]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][16]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][15]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][14]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][13]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][12]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][11]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][10]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][9]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][8]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][7]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][6]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][5]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][4]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][3]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][2]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][1]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][0]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][31]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][30]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][29]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][28]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][27]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][26]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][25]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][24]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][23]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][22]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][21]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][20]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][19]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][18]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][17]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][16]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][15]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][14]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][13]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][12]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][11]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][10]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][9]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][8]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][7]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][6]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][5]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][4]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][3]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][2]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][1]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][0]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][31]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][30]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][29]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][28]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][27]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][26]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][25]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][24]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][23]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][22]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][21]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][20]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][19]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][18]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][17]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][16]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][15]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][14]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][13]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][12]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][11]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][10]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][9]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][8]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][7]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][6]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][5]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][4]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][3]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][2]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][1]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][0]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][31]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][30]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][29]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][28]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][27]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][26]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][25]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][24]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][23]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][22]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][21]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][20]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][19]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][18]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][17]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][16]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][15]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][14]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][13]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][12]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][11]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][10]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][9]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][8]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][7]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][6]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][5]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][4]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][3]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][2]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][1]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][0]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][31]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][30]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][29]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][28]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][27]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][26]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][25]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][24]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][23]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][22]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][21]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][20]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][19]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][18]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][17]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][16]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][15]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][14]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][13]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][12]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][11]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][10]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][9]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][8]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][7]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][6]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][5]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][4]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][3]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][2]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][1]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][0]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][31]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][30]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][29]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][28]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][27]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][26]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][25]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][24]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][23]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][22]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][21]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][20]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][19]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][18]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][17]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][16]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][15]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][14]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][13]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][12]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][11]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][10]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][9]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][8]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][7]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][6]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][5]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][4]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][3]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][2]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][1]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][0]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][31]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][30]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][29]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][28]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][27]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][26]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][25]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][24]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][23]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][22]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][21]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][20]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][19]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][18]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][17]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][16]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][15]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][14]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][13]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][12]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][11]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][10]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][9]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][8]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][7]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][6]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][5]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][4]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][3]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][2]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][1]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][0]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][31]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][30]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][29]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][28]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][27]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][26]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][25]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][24]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][23]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][22]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][21]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][20]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][19]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][18]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][17]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][16]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][15]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][14]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][13]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][12]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][11]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][10]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][9]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][8]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][7]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][6]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][5]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][4]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][3]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][2]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][1]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][0]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][31]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][30]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][29]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][28]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][27]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][26]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][25]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][24]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][23]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][22]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][21]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][20]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][19]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][18]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][17]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][16]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][15]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][14]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][13]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][12]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][11]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][10]                                      ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][9]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][8]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][7]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][6]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][5]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][4]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][3]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][2]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][1]                                       ; Stuck at GND due to stuck port clock_enable                                        ;
; processor:dut|pipelined:CPU|machine_controller:MC|state~4                                         ; Lost fanout                                                                        ;
; processor:dut|pipelined:CPU|machine_controller:MC|state~5                                         ; Lost fanout                                                                        ;
; processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|fifo_state~9                             ; Lost fanout                                                                        ;
; processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|fifo_state~10                            ; Lost fanout                                                                        ;
; processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|state~4                                  ; Lost fanout                                                                        ;
; processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|state~5                                  ; Lost fanout                                                                        ;
; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_state~7                                ; Lost fanout                                                                        ;
; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|state~4                                     ; Lost fanout                                                                        ;
; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|state~5                                     ; Lost fanout                                                                        ;
; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem~1                                  ; Stuck at VCC due to stuck port data_in                                             ;
; Total Number of Removed Registers = 658                                                           ;                                                                                    ;
+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                       ;
+-------------------------------------------------------+---------------------------+---------------------------------------------------------------+
; Register name                                         ; Reason for Removal        ; Registers Removed due to This Register                        ;
+-------------------------------------------------------+---------------------------+---------------------------------------------------------------+
; processor:dut|pipelined:CPU|EX_MEM:EX_MEM|o_instr[11] ; Stuck at GND              ; processor:dut|pipelined:CPU|MEM_WB:MEM_WB|o_instr[11],        ;
;                                                       ; due to stuck port data_in ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][0],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][31], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][30], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][29], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][28], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][27], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][26], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][25], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][24], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][23], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][22], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][21], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][20], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][19], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][18], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][17], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][16], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][15], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][14], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][13], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][12], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][11], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][10], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][9],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][8],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][7],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][6],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][5],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][4],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][3],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][2],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][1],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[16][0],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][31], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][30], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][29], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][28], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][27], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][26], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][25], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][24], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][23], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][22], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][21], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][20], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][19], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][18], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][17], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][16], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][15], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][14], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][13], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][12], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][11], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][10], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][9],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][8],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][7],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][6],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][5],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][4],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][3],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][2],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][1],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[17][0],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][31], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][30], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][29], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][28], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][27], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][26], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][25], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][24], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][23], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][22], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][21], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][20], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][19], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][18], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][17], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][16], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][15], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][14], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][13], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][12], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][11], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][10], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][9],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][8],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][7],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][6],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][5],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][4],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][3],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][2],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][1],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[18][0],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][31], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][30], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][29], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][28], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][27], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][26], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][25], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][24], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][23], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][22], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][21], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][20], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][19], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][18], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][17], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][16], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][15], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][14], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][13], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][12], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][11], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][10], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][9],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][8],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][7],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][6],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][5],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][4],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][3],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][2],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][1],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[19][0],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][31], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][30], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][29], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][28], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][27], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][26], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][25], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][24], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][23], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][22], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][21], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][20], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][19], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][18], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][17], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][16], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][15], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][14], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][13], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][12], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][11], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][10], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][9],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][8],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][7],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][6],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][5],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][4],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][3],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][2],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][1],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[20][0],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][31], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][30], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][29], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][28], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][27], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][26], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][25], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][24], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][23], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][22], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][21], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][20], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][19], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][18], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][17], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][16], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][15], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][14], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][13], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][12], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][11], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][10], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][9],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][8],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][7],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][6],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][5],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][4],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][3],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][2],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][1],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[21][0],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][31], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][30], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][29], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][28], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][27], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][26], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][25], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][24], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][23], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][22], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][21], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][20], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][19], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][18], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][17], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][16], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][15], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][14], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][13], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][12], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][11], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][10], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][9],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][8],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][7],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][6],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][5],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][4],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][3],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][2],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][1],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[22][0],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][31], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][30], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][29], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][28], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][27], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][26], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][25], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][24], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][23], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][22], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][21], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][20], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][19], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][18], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][17], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][16], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][15], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][14], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][13], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][12], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][11], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][10], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][9],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][8],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][7],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][6],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][5],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][4],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][3],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][2],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][1],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[23][0],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][31], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][30], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][29], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][28], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][27], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][26], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][25], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][24], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][23], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][22], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][21], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][20], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][19], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][18], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][17], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][16], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][15], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][14], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][13], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][12], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][11], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][10], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][9],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][8],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][7],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][6],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][5],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][4],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][3],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][2],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][1],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[24][0],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][31], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][30], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][29], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][28], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][27], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][26], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][25], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][24], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][23], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][22], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][21], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][20], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][19], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][18], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][17], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][16], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][15], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][14], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][13], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][12], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][11], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][10], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][9],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][8],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][7],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][6],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][5],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][4],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][3],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][2],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][1],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[25][0],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][31], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][30], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][29], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][28], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][27], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][26], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][25], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][24], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][23], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][22], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][21], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][20], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][19], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][18], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][17], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][16], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][15], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][14], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][13], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][12], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][11], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][10], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][9],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][8],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][7],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][6],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][5],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][4],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][3],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][2],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][1],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[26][0],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][31], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][30], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][29], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][28], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][27], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][26], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][25], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][24], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][23], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][22], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][21], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][20], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][19], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][18], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][17], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][16], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][15], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][14], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][13], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][12], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][11], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][10], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][9],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][8],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][7],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][6],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][5],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][4],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][3],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][2],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][1],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[27][0],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][31], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][30], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][29], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][28], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][27], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][26], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][25], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][24], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][23], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][22], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][21], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][20], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][19], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][18], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][17], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][16], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][15], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][14], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][13], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][12], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][11], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][10], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][9],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][8],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][7],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][6],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][5],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][4],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][3],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][2],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][1],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[28][0],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][31], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][30], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][29], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][28], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][27], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][26], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][25], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][24], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][23], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][22], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][21], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][20], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][19], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][18], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][17], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][16], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][15], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][14], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][13], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][12], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][11], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][10], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][9],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][8],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][7],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][6],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][5],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][4],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][3],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][2],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][1],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[29][0],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][31], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][30], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][29], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][28], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][27], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][26], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][25], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][24], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][23], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][22], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][21], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][20], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][19], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][18], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][17], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][16], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][15], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][14], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][13], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][12], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][11], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][10], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][9],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][8],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][7],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][6],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][5],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][4],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][3],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][2],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][1],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[30][0],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][31], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][30], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][29], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][28], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][27], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][26], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][25], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][24], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][23], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][22], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][21], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][20], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][19], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][18], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][17], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][16], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][15], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][14], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][13], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][12], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][11], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][10], ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][9],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][8],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][7],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][6],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][5],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][4],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][3],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][2],  ;
;                                                       ;                           ; processor:dut|pipelined:CPU|regfile:regfile|reg_addr[31][1]   ;
; processor:dut|pipelined:CPU|IF_ID:IF_ID|instr_ID[11]  ; Stuck at GND              ; processor:dut|pipelined:CPU|ID_EX:ID_EX|o_instr[11]           ;
;                                                       ; due to stuck port data_in ;                                                               ;
+-------------------------------------------------------+---------------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4731  ;
; Number of registers using Synchronous Clear  ; 538   ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 1424  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4004  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------+
; Inverted Register Statistics                                                      ;
+-------------------------------------------------------------------------+---------+
; Inverted Register                                                       ; Fan out ;
+-------------------------------------------------------------------------+---------+
; processor:dut|APB_UART_top:uart|APB_Interface:apb_interface|reg_bclk[4] ; 3       ;
; processor:dut|APB_UART_top:uart|APB_Interface:apb_interface|reg_bclk[6] ; 3       ;
; processor:dut|APB_UART_top:uart|APB_Interface:apb_interface|reg_bclk[7] ; 3       ;
; processor:dut|APB_UART_top:uart|APB_Interface:apb_interface|reg_bclk[0] ; 3       ;
; processor:dut|interrupt_controller:plic|apb_rw:apb_protocol|tmo[4]      ; 2       ;
; processor:dut|interrupt_controller:plic|apb_rw:apb_protocol|tmo[5]      ; 2       ;
; processor:dut|interrupt_controller:plic|apb_rw:apb_protocol|tmo[6]      ; 2       ;
; processor:dut|interrupt_controller:plic|apb_rw:apb_protocol|tmo[7]      ; 2       ;
; processor:dut|interrupt_controller:plic|apb_rw:apb_protocol|tmo[0]      ; 2       ;
; processor:dut|interrupt_controller:plic|apb_rw:apb_protocol|tmo[1]      ; 2       ;
; processor:dut|interrupt_controller:plic|apb_rw:apb_protocol|tmo[3]      ; 2       ;
; processor:dut|interrupt_controller:plic|apb_rw:apb_protocol|tmo[2]      ; 2       ;
; processor:dut|APB_UART_top:uart|APB_Interface:apb_interface|reg_bclk[8] ; 2       ;
; processor:dut|APB_UART_top:uart|APB_Interface:apb_interface|reg_bclk[9] ; 2       ;
; Total number of inverted registers = 14                                 ;         ;
+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                             ;
+---------------------------------------------------------------------------------+----------------------------------------------------------------------+
; Register Name                                                                   ; RAM Name                                                             ;
+---------------------------------------------------------------------------------+----------------------------------------------------------------------+
; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0_bypass[0]  ; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0 ;
; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0_bypass[1]  ; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0 ;
; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0_bypass[2]  ; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0 ;
; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0_bypass[3]  ; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0 ;
; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0_bypass[4]  ; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0 ;
; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0_bypass[5]  ; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0 ;
; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0_bypass[6]  ; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0 ;
; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0_bypass[7]  ; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0 ;
; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0_bypass[8]  ; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0 ;
; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0_bypass[9]  ; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0 ;
; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0_bypass[10] ; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0 ;
+---------------------------------------------------------------------------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[255][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[254][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[253][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[252][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[251][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[250][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[249][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[248][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[247][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[246][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[245][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[244][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[243][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[242][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[241][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[240][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[239][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[238][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[237][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[236][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[235][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[234][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[233][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[232][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[231][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[230][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[229][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[228][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[227][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[226][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[225][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[224][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[223][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[222][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[221][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[220][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[219][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[218][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[217][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[216][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[215][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[214][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[213][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[212][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[211][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[210][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[209][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[208][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[207][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[206][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[205][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[204][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[203][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[202][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[201][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[200][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[199][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[198][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[197][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[196][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[195][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[194][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[193][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[192][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[191][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[190][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[189][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[188][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[187][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[186][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[185][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[184][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[183][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[182][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[181][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[180][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[179][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[178][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[177][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[176][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[175][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[174][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[173][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[172][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[171][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[170][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[169][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[168][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[167][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[166][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[165][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[164][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[163][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[162][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[161][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[160][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[159][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[158][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[157][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[156][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[155][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[154][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[153][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[152][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[151][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[150][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[149][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[148][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[147][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[146][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[145][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[144][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[143][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[142][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[141][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[140][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[139][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[138][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[137][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[136][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[135][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[134][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[133][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[132][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[131][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[130][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[129][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[128][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[127][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[126][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[125][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[124][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[123][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[122][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[121][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[120][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[119][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[118][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[117][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[116][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[115][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[114][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[113][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[112][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[111][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[110][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[109][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[108][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[107][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[106][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[105][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[104][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[103][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[102][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[101][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[100][0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[99][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[98][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[97][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[96][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[95][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[94][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[93][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[92][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[91][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[90][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[89][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[88][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[87][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[86][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[85][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[84][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[83][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[82][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[81][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[80][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[79][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[78][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[77][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[76][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[75][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[74][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[73][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[72][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[71][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[70][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[69][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[68][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[67][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[66][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[65][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[64][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[63][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[62][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[61][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[60][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[59][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[58][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[57][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[56][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[55][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[54][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[53][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[52][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[51][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[50][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[49][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[48][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[47][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[46][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[45][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[44][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[43][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[42][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[41][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[40][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[39][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[38][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[37][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[36][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[35][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[34][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[33][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[32][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[31][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[30][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[29][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[28][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[27][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[26][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[25][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[24][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[23][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[22][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[21][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[20][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[19][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[18][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[17][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[16][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[15][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[14][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[13][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[12][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[11][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[10][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[9][0]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[8][0]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[7][0]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[6][0]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[5][0]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[4][0]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[3][0]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[2][0]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[1][0]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|mem[0][0]                           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol|tmo[13]     ;
; 3:1                ; 186 bits  ; 372 LEs       ; 0 LEs                ; 372 LEs                ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|ID_EX:ID_EX|o_imm_data[1]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|ID_EX:ID_EX|o_instr[0]                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|CSR:CSR|mtie                                ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|CSR:CSR|mtvec_base[12]                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|CSR:CSR|mtvec_mode[1]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|pc_intr:pc_intr|pc4save[16]                 ;
; 3:1                ; 93 bits   ; 186 LEs       ; 0 LEs                ; 186 LEs                ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|IF_ID:IF_ID|o_predict_pc[11]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|IF_ID:IF_ID|instr_ID[1]                     ;
; 5:1                ; 28 bits   ; 84 LEs        ; 28 LEs               ; 56 LEs                 ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|CSR:CSR|mcause[30]                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|CSR:CSR|mcause[3]                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|CSR:CSR|mepc[27]                            ;
; 35:1               ; 32 bits   ; 736 LEs       ; 672 LEs              ; 64 LEs                 ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|ID_EX:ID_EX|o_rs2_data[13]                  ;
; 132:1              ; 3 bits    ; 264 LEs       ; 42 LEs               ; 222 LEs                ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|ID_EX:ID_EX|o_alu_op[0]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol|tmo[4]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|immgen:immgen|Selector31                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|rs1_data_sel[15]                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|rs2_data_sel[31]                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|operand_b[3]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|o_pc[13]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|machine_controller:MC|nxt_state.TRAP_RETURN ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|CSR:CSR|Add0                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|CSR:CSR|Mux6                                ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|machine_controller:MC|intr_cause[1]         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|data4wrcsr[12]                              ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|regfile:regfile|o_rs1_data[4]               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|immgen:immgen|Selector12                    ;
; 128:1              ; 3 bits    ; 255 LEs       ; 54 LEs               ; 201 LEs                ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|immgen:immgen|Selector28                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|immgen:immgen|Selector7                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|PCNEXT:PCNEXT|nxt_pc[0]                     ;
; 10:1               ; 30 bits   ; 180 LEs       ; 150 LEs              ; 30 LEs                 ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|PCNEXT:PCNEXT|nxt_pc[27]                    ;
; 45:1               ; 7 bits    ; 210 LEs       ; 182 LEs              ; 28 LEs                 ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|Selector25                          ;
; 173:1              ; 7 bits    ; 805 LEs       ; 511 LEs              ; 294 LEs                ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|Selector14                          ;
; 205:1              ; 8 bits    ; 1088 LEs      ; 752 LEs              ; 336 LEs                ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|Selector6                           ;
; 204:1              ; 7 bits    ; 952 LEs       ; 651 LEs              ; 301 LEs                ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|Selector18                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|Mux40                               ;
; 128:1              ; 8 bits    ; 680 LEs       ; 680 LEs              ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|Mux109                              ;
; 128:1              ; 8 bits    ; 680 LEs       ; 680 LEs              ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|Mux92                               ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|Mux101                              ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|Mux85                               ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|Mux40                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[63][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[62][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[61][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[60][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[59][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[58][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[57][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[56][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[55][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[54][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[53][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[52][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[51][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[50][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[49][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[48][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[47][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[46][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[45][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[44][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[43][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[42][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[41][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[40][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[39][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[38][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[37][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[36][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[35][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[34][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[33][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[32][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[31][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[30][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[29][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[28][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[27][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[26][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[25][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[24][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[23][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[22][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[21][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[20][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[19][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[18][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[17][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[16][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[15][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[14][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[13][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[12][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[11][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[10][0]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[9][0]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[8][0]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[7][0]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[6][0]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[5][0]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[4][0]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[3][0]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[2][0]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[1][0]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|out_data[0][0]                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|rdata[8]          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|alu:alu|sll:SLLdut|Mux5                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|alu:alu|sll:SLLdut|Mux0                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|alu:alu|sll:SLLdut|Mux6                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|alu:alu|sll:SLLdut|Mux3                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|alu:alu|srl:SRLdut|Mux20                    ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|alu:alu|srl:SRLdut|Mux20                    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|regfile:regfile|Mux83                       ;
; 64:1               ; 2 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|Mux1                    ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|alu:alu|Mux25                               ;
; 22:1               ; 7 bits    ; 98 LEs        ; 91 LEs               ; 7 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|alu:alu|Mux11                               ;
; 23:1               ; 6 bits    ; 90 LEs        ; 78 LEs               ; 12 LEs                 ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|alu:alu|Mux22                               ;
; 24:1               ; 3 bits    ; 48 LEs        ; 42 LEs               ; 6 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|alu:alu|Mux30                               ;
; 24:1               ; 3 bits    ; 48 LEs        ; 42 LEs               ; 6 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|alu:alu|Mux4                                ;
; 27:1               ; 2 bits    ; 36 LEs        ; 32 LEs               ; 4 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|alu:alu|Mux2                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|addrsel.DMEM                        ;
; 128:1              ; 9 bits    ; 765 LEs       ; 387 LEs              ; 378 LEs                ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu|Mux112                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |wrapper_processor|processor:dut|timer:timer|counter:counter_module|cnt_reg[29]            ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol|Selector0   ;
; 8:1                ; 21 bits   ; 105 LEs       ; 105 LEs              ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol|Selector1   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol|Selector31  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |wrapper_processor|processor:dut|APB_UART_top:uart|BCLK_Generator:bclk_gen|b_regtx[10]     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |wrapper_processor|processor:dut|APB_UART_top:uart|BCLK_Generator:bclk_gen|b_regrx[5]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|counter[3]     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|index[0]       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|index[0]          ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|counter[4]        ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|timer:timer|rw_control:reg_control|prdata[18]             ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|apb_master:AM|to_cpu_data[24]               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|wb_data_WB[8]                               ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |wrapper_processor|processor:dut|timer:timer|rw_control:reg_control|prdata[5]              ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |wrapper_processor|processor:dut|timer:timer|rw_control:reg_control|prdata[1]              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|apb_master:AM|to_cpu_data[6]                ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx|Selector4      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |wrapper_processor|processor:dut|pipelined:CPU|apb_master:AM|to_cpu_data[3]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|altsyncram:fifo_mem_rtl_0|altsyncram_1fo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:dut|pipelined:CPU|IMEM:IMEM ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; SIZE           ; 1024  ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:dut|pipelined:CPU|lsu:lsu ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; LW             ; 010   ; Unsigned Binary                                         ;
; LB             ; 000   ; Unsigned Binary                                         ;
; LBU            ; 100   ; Unsigned Binary                                         ;
; LH             ; 001   ; Unsigned Binary                                         ;
; LHU            ; 101   ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:dut|pipelined:CPU|CSR:CSR ;
+----------------+--------------+--------------------------------------------------+
; Parameter Name ; Value        ; Type                                             ;
+----------------+--------------+--------------------------------------------------+
; MSTATUS        ; 001100000000 ; Unsigned Binary                                  ;
; MIE            ; 001100000100 ; Unsigned Binary                                  ;
; MEPC           ; 001101000001 ; Unsigned Binary                                  ;
; MCAUSE         ; 001101000010 ; Unsigned Binary                                  ;
; MTVEC          ; 001100000101 ; Unsigned Binary                                  ;
; MIP            ; 001101000100 ; Unsigned Binary                                  ;
+----------------+--------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:dut|timer:timer|rw_control:reg_control ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; A              ; 001   ; Unsigned Binary                                                      ;
; B              ; 010   ; Unsigned Binary                                                      ;
; C              ; 100   ; Unsigned Binary                                                      ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:dut|APB_UART_top:uart|APB_Interface:apb_interface ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                                                                 ;
; SETUP          ; 01    ; Unsigned Binary                                                                 ;
; ACCESS         ; 10    ; Unsigned Binary                                                                 ;
; WAIT           ; 11    ; Unsigned Binary                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:dut|APB_UART_top:uart|uart_receiver:uart_rx ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; IDLE_STATE     ; 00    ; Unsigned Binary                                                           ;
; START_STATE    ; 01    ; Unsigned Binary                                                           ;
; DATA_STATE     ; 10    ; Unsigned Binary                                                           ;
; STOP_STATE     ; 11    ; Unsigned Binary                                                           ;
; FIFOLENGTH     ; 16    ; Signed Integer                                                            ;
; FIFOWIDTH      ; 9     ; Signed Integer                                                            ;
; IDLE           ; 00    ; Unsigned Binary                                                           ;
; WAITING        ; 01    ; Unsigned Binary                                                           ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; FIFOLENGTH     ; 16    ; Signed Integer                                                               ;
; FIFOWIDTH      ; 7     ; Signed Integer                                                               ;
; IDLE           ; 00    ; Unsigned Binary                                                              ;
; LOADING        ; 01    ; Unsigned Binary                                                              ;
; START_TX       ; 10    ; Unsigned Binary                                                              ;
; WAIT_TX        ; 11    ; Unsigned Binary                                                              ;
; bclk_length    ; 16    ; Signed Integer                                                               ;
; IDLE_STATE     ; 00    ; Unsigned Binary                                                              ;
; START_STATE    ; 01    ; Unsigned Binary                                                              ;
; DATA_STATE     ; 10    ; Unsigned Binary                                                              ;
; STOP_STATE     ; 11    ; Unsigned Binary                                                              ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|altsyncram:fifo_mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                              ;
; WIDTH_A                            ; 2                    ; Untyped                                                              ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                              ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 2                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_1fo1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                               ;
; Entity Instance                           ; processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|altsyncram:fifo_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 2                                                                               ;
;     -- NUMWORDS_A                         ; 16                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 2                                                                               ;
;     -- NUMWORDS_B                         ; 16                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "processor:dut|APB_UART_top:uart" ;
+---------------+--------+----------+-------------------------+
; Port          ; Type   ; Severity ; Details                 ;
+---------------+--------+----------+-------------------------+
; paddr[31..16] ; Input  ; Info     ; Stuck at GND            ;
; rxd           ; Input  ; Info     ; Explicitly unconnected  ;
; pslverr       ; Output ; Info     ; Explicitly unconnected  ;
; txd           ; Output ; Info     ; Explicitly unconnected  ;
; itx_thr       ; Output ; Info     ; Explicitly unconnected  ;
; irx_thr       ; Output ; Info     ; Explicitly unconnected  ;
; irx_ov        ; Output ; Info     ; Explicitly unconnected  ;
; i_pe          ; Output ; Info     ; Explicitly unconnected  ;
; i_fre         ; Output ; Info     ; Explicitly unconnected  ;
+---------------+--------+----------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; syscr        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iscr[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ier[31..8]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tmo          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ssr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:dut|interrupt_controller:plic" ;
+--------------+--------+----------+----------------------------------+
; Port         ; Type   ; Severity ; Details                          ;
+--------------+--------+----------+----------------------------------+
; paddr[31..8] ; Input  ; Info     ; Stuck at GND                     ;
; IRQ[7..5]    ; Input  ; Info     ; Stuck at GND                     ;
; pslverr      ; Output ; Info     ; Explicitly unconnected           ;
+--------------+--------+----------+----------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "processor:dut|timer:timer" ;
+---------+--------+----------+-------------------------+
; Port    ; Type   ; Severity ; Details                 ;
+---------+--------+----------+-------------------------+
; pslverr ; Output ; Info     ; Explicitly unconnected  ;
+---------+--------+----------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:dut|pipelined:CPU|machine_controller:MC"                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; flush_ID ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; flush_EX ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:dut|pipelined:CPU|MEM_WB:MEM_WB"                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_insn_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 4731                        ;
;     CLR               ; 582                         ;
;     CLR SCLR          ; 46                          ;
;     ENA               ; 2804                        ;
;     ENA CLR           ; 756                         ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA CLR SLD       ; 32                          ;
;     ENA SCLR          ; 404                         ;
;     SCLR              ; 80                          ;
;     plain             ; 19                          ;
; arriav_lcell_comb     ; 20019                       ;
;     arith             ; 323                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 187                         ;
;         2 data inputs ; 99                          ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 26                          ;
;         5 data inputs ; 4                           ;
;     extend            ; 300                         ;
;         7 data inputs ; 300                         ;
;     normal            ; 19332                       ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 750                         ;
;         3 data inputs ; 7584                        ;
;         4 data inputs ; 809                         ;
;         5 data inputs ; 1257                        ;
;         6 data inputs ; 8919                        ;
;     shared            ; 64                          ;
;         2 data inputs ; 64                          ;
; boundary_port         ; 190                         ;
; stratixv_ram_block    ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 25.50                       ;
; Average LUT depth     ; 8.18                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Thu Dec  4 12:21:48 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RiscV_Final -c RiscV_Final
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/plic/pri_deter.sv
    Info (12023): Found entity 1: prio_deter File: D:/DATN_FINAL/RISC_V/plic/pri_deter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/plic/intr_ctrl.sv
    Info (12023): Found entity 1: interrupt_controller File: D:/DATN_FINAL/RISC_V/plic/intr_ctrl.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/plic/int_sensing.sv
    Info (12023): Found entity 1: int_sensing File: D:/DATN_FINAL/RISC_V/plic/int_sensing.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/plic/edge_detection.sv
    Info (12023): Found entity 1: edge_detection File: D:/DATN_FINAL/RISC_V/plic/edge_detection.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/plic/apb_rw.sv
    Info (12023): Found entity 1: apb_rw File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/timer/timer.sv
    Info (12023): Found entity 1: timer File: D:/DATN_FINAL/RISC_V/timer/timer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/timer/rw_control.sv
    Info (12023): Found entity 1: rw_control File: D:/DATN_FINAL/RISC_V/timer/rw_control.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/timer/counter.sv
    Info (12023): Found entity 1: counter File: D:/DATN_FINAL/RISC_V/timer/counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/timer/compare.sv
    Info (12023): Found entity 1: compare File: D:/DATN_FINAL/RISC_V/timer/compare.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/timer/clk_sel.sv
    Info (12023): Found entity 1: clk_sel File: D:/DATN_FINAL/RISC_V/timer/clk_sel.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/uart/uart_transmitter.sv
    Info (12023): Found entity 1: uart_transmitter File: D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/uart/uart_receiver.sv
    Info (12023): Found entity 1: uart_receiver File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/uart/bclk_generator.sv
    Info (12023): Found entity 1: BCLK_Generator File: D:/DATN_FINAL/RISC_V/uart/BCLK_Generator.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/uart/apb_uart_top.sv
    Info (12023): Found entity 1: APB_UART_top File: D:/DATN_FINAL/RISC_V/uart/apb_uart_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/uart/apb_interface.sv
    Info (12023): Found entity 1: APB_Interface File: D:/DATN_FINAL/RISC_V/uart/apb_interface.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/wrapper_processor.sv
    Info (12023): Found entity 1: wrapper_processor File: D:/DATN_FINAL/RISC_V/wrapper_processor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/srl.sv
    Info (12023): Found entity 1: srl File: D:/DATN_FINAL/RISC_V/srl.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/sra.sv
    Info (12023): Found entity 1: sra File: D:/DATN_FINAL/RISC_V/sra.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/sll.sv
    Info (12023): Found entity 1: sll File: D:/DATN_FINAL/RISC_V/sll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/regfile.sv
    Info (12023): Found entity 1: regfile File: D:/DATN_FINAL/RISC_V/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/processor.sv
    Info (12023): Found entity 1: processor File: D:/DATN_FINAL/RISC_V/processor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/pipelined.sv
    Info (12023): Found entity 1: pipelined File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/pcnext.sv
    Info (12023): Found entity 1: PCNEXT File: D:/DATN_FINAL/RISC_V/PCNEXT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/pc_intr.sv
    Info (12023): Found entity 1: pc_intr File: D:/DATN_FINAL/RISC_V/pc_intr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/pc_ctrl_taken.sv
    Info (12023): Found entity 1: pc_ctrl_taken File: D:/DATN_FINAL/RISC_V/pc_ctrl_taken.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/pc.sv
    Info (12023): Found entity 1: PC File: D:/DATN_FINAL/RISC_V/PC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mem_wb.sv
    Info (12023): Found entity 1: MEM_WB File: D:/DATN_FINAL/RISC_V/MEM_WB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/machine_control.sv
    Info (12023): Found entity 1: machine_controller File: D:/DATN_FINAL/RISC_V/machine_control.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/lsu.sv
    Info (12023): Found entity 1: lsu File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 245
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/immgen.sv
    Info (12023): Found entity 1: immgen File: D:/DATN_FINAL/RISC_V/immgen.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/imem.sv
    Info (12023): Found entity 1: IMEM File: D:/DATN_FINAL/RISC_V/IMEM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/if_id.sv
    Info (12023): Found entity 1: IF_ID File: D:/DATN_FINAL/RISC_V/IF_ID.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/id_ex.sv
    Info (12023): Found entity 1: ID_EX File: D:/DATN_FINAL/RISC_V/ID_EX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/hazard_unit.sv
    Info (12023): Found entity 1: hazard_unit File: D:/DATN_FINAL/RISC_V/hazard_unit.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/forward_unit.sv
    Info (12023): Found entity 1: forward_unit File: D:/DATN_FINAL/RISC_V/forward_unit.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/ex_mem.sv
    Info (12023): Found entity 1: EX_MEM File: D:/DATN_FINAL/RISC_V/EX_MEM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/ctrl_unit.sv
    Info (12023): Found entity 1: ctrl_unit File: D:/DATN_FINAL/RISC_V/ctrl_unit.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/csr.sv
    Info (12023): Found entity 1: CSR File: D:/DATN_FINAL/RISC_V/CSR.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/brc.sv
    Info (12023): Found entity 1: brc File: D:/DATN_FINAL/RISC_V/brc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/branch_predictor.sv
    Info (12023): Found entity 1: branch_predictor File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/apb_master.sv
    Info (12023): Found entity 1: apb_master File: D:/DATN_FINAL/RISC_V/apb_master.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/alu.sv
    Info (12023): Found entity 1: alu File: D:/DATN_FINAL/RISC_V/alu.sv Line: 14
Warning (10236): Verilog HDL Implicit Net warning at uart_transmitter.sv(204): created implicit net for "tx_busy" File: D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv Line: 204
Warning (10236): Verilog HDL Implicit Net warning at uart_receiver.sv(67): created implicit net for "fifo_empty" File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 67
Warning (10236): Verilog HDL Implicit Net warning at uart_receiver.sv(70): created implicit net for "fifo_full" File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 70
Warning (10236): Verilog HDL Implicit Net warning at uart_receiver.sv(206): created implicit net for "rx_busy" File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 206
Warning (10236): Verilog HDL Implicit Net warning at processor.sv(24): created implicit net for "intr_ev" File: D:/DATN_FINAL/RISC_V/processor.sv Line: 24
Warning (10236): Verilog HDL Implicit Net warning at pipelined.sv(249): created implicit net for "br_less" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 249
Warning (10236): Verilog HDL Implicit Net warning at pipelined.sv(250): created implicit net for "br_equal" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 250
Warning (10236): Verilog HDL Implicit Net warning at pipelined.sv(293): created implicit net for "insn_vld_MEM" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 293
Warning (10236): Verilog HDL Implicit Net warning at pipelined.sv(460): created implicit net for "mie" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 460
Info (12127): Elaborating entity "wrapper_processor" for the top level hierarchy
Info (12128): Elaborating entity "processor" for hierarchy "processor:dut" File: D:/DATN_FINAL/RISC_V/wrapper_processor.sv Line: 51
Info (12128): Elaborating entity "pipelined" for hierarchy "processor:dut|pipelined:CPU" File: D:/DATN_FINAL/RISC_V/processor.sv Line: 51
Info (12128): Elaborating entity "branch_predictor" for hierarchy "processor:dut|pipelined:CPU|branch_predictor:bp" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 103
Info (12128): Elaborating entity "PCNEXT" for hierarchy "processor:dut|pipelined:CPU|PCNEXT:PCNEXT" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 138
Info (12128): Elaborating entity "PC" for hierarchy "processor:dut|pipelined:CPU|PC:PC" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 146
Info (12128): Elaborating entity "IMEM" for hierarchy "processor:dut|pipelined:CPU|IMEM:IMEM" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 151
Warning (10850): Verilog HDL warning at IMEM.sv(12): number of words (5) in memory file does not match the number of elements in the address range [0:1023] File: D:/DATN_FINAL/RISC_V/IMEM.sv Line: 12
Warning (10030): Net "memory.data_a" at IMEM.sv(8) has no driver or initial value, using a default initial value '0' File: D:/DATN_FINAL/RISC_V/IMEM.sv Line: 8
Warning (10030): Net "memory.waddr_a" at IMEM.sv(8) has no driver or initial value, using a default initial value '0' File: D:/DATN_FINAL/RISC_V/IMEM.sv Line: 8
Warning (10030): Net "memory.we_a" at IMEM.sv(8) has no driver or initial value, using a default initial value '0' File: D:/DATN_FINAL/RISC_V/IMEM.sv Line: 8
Info (12128): Elaborating entity "IF_ID" for hierarchy "processor:dut|pipelined:CPU|IF_ID:IF_ID" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 163
Info (12128): Elaborating entity "ctrl_unit" for hierarchy "processor:dut|pipelined:CPU|ctrl_unit:ctrl_unit" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 182
Info (12128): Elaborating entity "regfile" for hierarchy "processor:dut|pipelined:CPU|regfile:regfile" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 194
Info (12128): Elaborating entity "immgen" for hierarchy "processor:dut|pipelined:CPU|immgen:immgen" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 197
Info (12128): Elaborating entity "ID_EX" for hierarchy "processor:dut|pipelined:CPU|ID_EX:ID_EX" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 237
Info (12128): Elaborating entity "brc" for hierarchy "processor:dut|pipelined:CPU|brc:brc" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 250
Info (12128): Elaborating entity "alu" for hierarchy "processor:dut|pipelined:CPU|alu:alu" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 268
Info (12128): Elaborating entity "sll" for hierarchy "processor:dut|pipelined:CPU|alu:alu|sll:SLLdut" File: D:/DATN_FINAL/RISC_V/alu.sv Line: 28
Info (12128): Elaborating entity "srl" for hierarchy "processor:dut|pipelined:CPU|alu:alu|srl:SRLdut" File: D:/DATN_FINAL/RISC_V/alu.sv Line: 29
Info (12128): Elaborating entity "sra" for hierarchy "processor:dut|pipelined:CPU|alu:alu|sra:SRAdut" File: D:/DATN_FINAL/RISC_V/alu.sv Line: 30
Info (12128): Elaborating entity "pc_ctrl_taken" for hierarchy "processor:dut|pipelined:CPU|pc_ctrl_taken:pc_ctrl_taken" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 278
Info (12128): Elaborating entity "EX_MEM" for hierarchy "processor:dut|pipelined:CPU|EX_MEM:EX_MEM" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 302
Info (12128): Elaborating entity "lsu" for hierarchy "processor:dut|pipelined:CPU|lsu:lsu" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 337
Warning (10230): Verilog HDL assignment warning at lsu.sv(379): truncated value with size 8 to match size of target (7) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 379
Warning (10230): Verilog HDL assignment warning at lsu.sv(380): truncated value with size 8 to match size of target (7) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 380
Warning (10230): Verilog HDL assignment warning at lsu.sv(381): truncated value with size 8 to match size of target (7) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 381
Warning (10230): Verilog HDL assignment warning at lsu.sv(382): truncated value with size 8 to match size of target (7) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 382
Warning (10230): Verilog HDL assignment warning at lsu.sv(383): truncated value with size 8 to match size of target (7) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 383
Warning (10230): Verilog HDL assignment warning at lsu.sv(384): truncated value with size 8 to match size of target (7) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 384
Warning (10230): Verilog HDL assignment warning at lsu.sv(385): truncated value with size 8 to match size of target (7) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 385
Warning (10230): Verilog HDL assignment warning at lsu.sv(386): truncated value with size 8 to match size of target (7) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 386
Info (10041): Inferred latch for "data_memory[63][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[63][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[62][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[61][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[60][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[59][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[58][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[57][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[56][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[55][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[54][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[53][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[52][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[51][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[50][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[49][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[48][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[47][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[46][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[45][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[44][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[43][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[42][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[41][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[40][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[39][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[38][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[37][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[36][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[35][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[34][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[33][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[32][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[31][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[30][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[29][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[28][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[27][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[26][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[25][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[24][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[23][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[22][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[21][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[20][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[19][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[18][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[17][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[16][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[15][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[14][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[13][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[12][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[11][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[10][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[9][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[8][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[7][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[6][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[5][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[4][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[3][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[2][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[1][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][0][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][0][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][0][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][0][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][0][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][0][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][0][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][0][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][1][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][1][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][1][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][1][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][1][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][1][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][1][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][1][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][2][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][2][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][2][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][2][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][2][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][2][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][2][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][2][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][3][0]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][3][1]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][3][2]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][3][3]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][3][4]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][3][5]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][3][6]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10041): Inferred latch for "data_memory[0][3][7]" at lsu.sv(422) File: D:/DATN_FINAL/RISC_V/lsu.sv Line: 422
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_memory" into its bus
Info (12128): Elaborating entity "MEM_WB" for hierarchy "processor:dut|pipelined:CPU|MEM_WB:MEM_WB" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 357
Info (12128): Elaborating entity "hazard_unit" for hierarchy "processor:dut|pipelined:CPU|hazard_unit:HU" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 401
Info (12128): Elaborating entity "forward_unit" for hierarchy "processor:dut|pipelined:CPU|forward_unit:FU" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 410
Info (12128): Elaborating entity "CSR" for hierarchy "processor:dut|pipelined:CPU|CSR:CSR" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 464
Warning (10036): Verilog HDL or VHDL warning at CSR.sv(38): object "mip_addr" assigned a value but never read File: D:/DATN_FINAL/RISC_V/CSR.sv Line: 38
Warning (10858): Verilog HDL warning at CSR.sv(39): object mepc_base used but never assigned File: D:/DATN_FINAL/RISC_V/CSR.sv Line: 39
Warning (10030): Net "mepc_base" at CSR.sv(39) has no driver or initial value, using a default initial value '0' File: D:/DATN_FINAL/RISC_V/CSR.sv Line: 39
Info (12128): Elaborating entity "pc_intr" for hierarchy "processor:dut|pipelined:CPU|pc_intr:pc_intr" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 475
Info (12128): Elaborating entity "machine_controller" for hierarchy "processor:dut|pipelined:CPU|machine_controller:MC" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 499
Info (12128): Elaborating entity "apb_master" for hierarchy "processor:dut|pipelined:CPU|apb_master:AM" File: D:/DATN_FINAL/RISC_V/pipelined.sv Line: 532
Warning (10036): Verilog HDL or VHDL warning at apb_master.sv(27): object "psel_q" assigned a value but never read File: D:/DATN_FINAL/RISC_V/apb_master.sv Line: 27
Warning (10036): Verilog HDL or VHDL warning at apb_master.sv(27): object "penable_q" assigned a value but never read File: D:/DATN_FINAL/RISC_V/apb_master.sv Line: 27
Info (12128): Elaborating entity "timer" for hierarchy "processor:dut|timer:timer" File: D:/DATN_FINAL/RISC_V/processor.sv Line: 66
Info (12128): Elaborating entity "clk_sel" for hierarchy "processor:dut|timer:timer|clk_sel:sys_clk" File: D:/DATN_FINAL/RISC_V/timer/timer.sv Line: 34
Warning (10235): Verilog HDL Always Construct warning at clk_sel.sv(14): variable "cks" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/DATN_FINAL/RISC_V/timer/clk_sel.sv Line: 14
Info (12128): Elaborating entity "counter" for hierarchy "processor:dut|timer:timer|counter:counter_module" File: D:/DATN_FINAL/RISC_V/timer/timer.sv Line: 48
Info (12128): Elaborating entity "compare" for hierarchy "processor:dut|timer:timer|compare:compare_module" File: D:/DATN_FINAL/RISC_V/timer/timer.sv Line: 62
Info (12128): Elaborating entity "rw_control" for hierarchy "processor:dut|timer:timer|rw_control:reg_control" File: D:/DATN_FINAL/RISC_V/timer/timer.sv Line: 83
Warning (10240): Verilog HDL Always Construct warning at rw_control.sv(65): inferring latch(es) for variable "tcr_reg", which holds its previous value in one or more paths through the always construct File: D:/DATN_FINAL/RISC_V/timer/rw_control.sv Line: 65
Info (10264): Verilog HDL Case Statement information at rw_control.sv(109): all case item expressions in this case statement are onehot File: D:/DATN_FINAL/RISC_V/timer/rw_control.sv Line: 109
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "processor:dut|interrupt_controller:plic" File: D:/DATN_FINAL/RISC_V/processor.sv Line: 82
Info (12128): Elaborating entity "apb_rw" for hierarchy "processor:dut|interrupt_controller:plic|apb_rw:apb_protocol" File: D:/DATN_FINAL/RISC_V/plic/intr_ctrl.sv Line: 57
Info (10264): Verilog HDL Case Statement information at apb_rw.sv(98): all case item expressions in this case statement are onehot File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 98
Warning (10240): Verilog HDL Always Construct warning at apb_rw.sv(97): inferring latch(es) for variable "prdata", which holds its previous value in one or more paths through the always construct File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 97
Info (10041): Inferred latch for "prdata[0]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[1]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[2]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[3]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[4]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[5]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[6]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[7]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[8]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[9]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[10]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[11]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[12]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[13]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[14]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[15]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[16]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[17]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[18]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[19]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[20]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[21]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[22]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[23]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[24]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[25]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[26]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[27]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[28]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[29]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[30]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (10041): Inferred latch for "prdata[31]" at apb_rw.sv(109) File: D:/DATN_FINAL/RISC_V/plic/apb_rw.sv Line: 109
Info (12128): Elaborating entity "int_sensing" for hierarchy "processor:dut|interrupt_controller:plic|int_sensing:int_sense" File: D:/DATN_FINAL/RISC_V/plic/intr_ctrl.sv Line: 80
Info (12128): Elaborating entity "edge_detection" for hierarchy "processor:dut|interrupt_controller:plic|int_sensing:int_sense|edge_detection:IRQ0_detector" File: D:/DATN_FINAL/RISC_V/plic/int_sensing.sv Line: 28
Info (12128): Elaborating entity "prio_deter" for hierarchy "processor:dut|interrupt_controller:plic|prio_deter:prio_deter" File: D:/DATN_FINAL/RISC_V/plic/intr_ctrl.sv Line: 98
Info (12128): Elaborating entity "APB_UART_top" for hierarchy "processor:dut|APB_UART_top:uart" File: D:/DATN_FINAL/RISC_V/processor.sv Line: 101
Info (12128): Elaborating entity "APB_Interface" for hierarchy "processor:dut|APB_UART_top:uart|APB_Interface:apb_interface" File: D:/DATN_FINAL/RISC_V/uart/apb_uart_top.sv Line: 112
Warning (10230): Verilog HDL assignment warning at apb_interface.sv(97): truncated value with size 32 to match size of target (1) File: D:/DATN_FINAL/RISC_V/uart/apb_interface.sv Line: 97
Warning (10230): Verilog HDL assignment warning at apb_interface.sv(98): truncated value with size 32 to match size of target (1) File: D:/DATN_FINAL/RISC_V/uart/apb_interface.sv Line: 98
Warning (10230): Verilog HDL assignment warning at apb_interface.sv(165): truncated value with size 33 to match size of target (32) File: D:/DATN_FINAL/RISC_V/uart/apb_interface.sv Line: 165
Info (12128): Elaborating entity "BCLK_Generator" for hierarchy "processor:dut|APB_UART_top:uart|BCLK_Generator:bclk_gen" File: D:/DATN_FINAL/RISC_V/uart/apb_uart_top.sv Line: 129
Warning (10230): Verilog HDL assignment warning at BCLK_Generator.sv(39): truncated value with size 32 to match size of target (11) File: D:/DATN_FINAL/RISC_V/uart/BCLK_Generator.sv Line: 39
Warning (10230): Verilog HDL assignment warning at BCLK_Generator.sv(50): truncated value with size 32 to match size of target (11) File: D:/DATN_FINAL/RISC_V/uart/BCLK_Generator.sv Line: 50
Info (12128): Elaborating entity "uart_receiver" for hierarchy "processor:dut|APB_UART_top:uart|uart_receiver:uart_rx" File: D:/DATN_FINAL/RISC_V/uart/apb_uart_top.sv Line: 148
Warning (10036): Verilog HDL or VHDL warning at uart_receiver.sv(39): object "rx_done" assigned a value but never read File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 39
Warning (10230): Verilog HDL assignment warning at uart_receiver.sv(67): truncated value with size 32 to match size of target (1) File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 67
Warning (10230): Verilog HDL assignment warning at uart_receiver.sv(70): truncated value with size 32 to match size of target (1) File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 70
Warning (10230): Verilog HDL assignment warning at uart_receiver.sv(84): truncated value with size 32 to match size of target (5) File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 84
Warning (10230): Verilog HDL assignment warning at uart_receiver.sv(85): truncated value with size 32 to match size of target (5) File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 85
Warning (10230): Verilog HDL assignment warning at uart_receiver.sv(88): truncated value with size 32 to match size of target (5) File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 88
Warning (10230): Verilog HDL assignment warning at uart_receiver.sv(89): truncated value with size 32 to match size of target (5) File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 89
Warning (10199): Verilog HDL Case Statement warning at uart_receiver.sv(103): case item expression never matches the case expression File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 103
Warning (10199): Verilog HDL Case Statement warning at uart_receiver.sv(104): case item expression never matches the case expression File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 104
Warning (10240): Verilog HDL Always Construct warning at uart_receiver.sv(152): inferring latch(es) for variable "data_temp", which holds its previous value in one or more paths through the always construct File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 152
Warning (10230): Verilog HDL assignment warning at uart_receiver.sv(206): truncated value with size 32 to match size of target (1) File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 206
Warning (10230): Verilog HDL assignment warning at uart_receiver.sv(211): truncated value with size 32 to match size of target (1) File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 211
Info (10041): Inferred latch for "data_temp[0]" at uart_receiver.sv(152) File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 152
Info (10041): Inferred latch for "data_temp[1]" at uart_receiver.sv(152) File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 152
Info (10041): Inferred latch for "data_temp[2]" at uart_receiver.sv(152) File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 152
Info (10041): Inferred latch for "data_temp[3]" at uart_receiver.sv(152) File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 152
Info (10041): Inferred latch for "data_temp[4]" at uart_receiver.sv(152) File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 152
Info (10041): Inferred latch for "data_temp[5]" at uart_receiver.sv(152) File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 152
Info (10041): Inferred latch for "data_temp[6]" at uart_receiver.sv(152) File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 152
Info (10041): Inferred latch for "data_temp[7]" at uart_receiver.sv(152) File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 152
Info (10041): Inferred latch for "data_temp[8]" at uart_receiver.sv(152) File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 152
Info (10041): Inferred latch for "data_temp[9]" at uart_receiver.sv(152) File: D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv Line: 152
Info (12128): Elaborating entity "uart_transmitter" for hierarchy "processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx" File: D:/DATN_FINAL/RISC_V/uart/apb_uart_top.sv Line: 165
Warning (10036): Verilog HDL or VHDL warning at uart_transmitter.sv(120): object "tx_done" assigned a value but never read File: D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv Line: 120
Warning (10230): Verilog HDL assignment warning at uart_transmitter.sv(56): truncated value with size 32 to match size of target (1) File: D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv Line: 56
Warning (10230): Verilog HDL assignment warning at uart_transmitter.sv(59): truncated value with size 32 to match size of target (1) File: D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv Line: 59
Warning (10230): Verilog HDL assignment warning at uart_transmitter.sv(69): truncated value with size 32 to match size of target (5) File: D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv Line: 69
Warning (10230): Verilog HDL assignment warning at uart_transmitter.sv(70): truncated value with size 32 to match size of target (5) File: D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv Line: 70
Warning (10230): Verilog HDL assignment warning at uart_transmitter.sv(73): truncated value with size 32 to match size of target (5) File: D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv Line: 73
Warning (10199): Verilog HDL Case Statement warning at uart_transmitter.sv(83): case item expression never matches the case expression File: D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv Line: 83
Warning (10199): Verilog HDL Case Statement warning at uart_transmitter.sv(84): case item expression never matches the case expression File: D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv Line: 84
Warning (10230): Verilog HDL assignment warning at uart_transmitter.sv(111): truncated value with size 32 to match size of target (1) File: D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv Line: 111
Warning (10230): Verilog HDL assignment warning at uart_transmitter.sv(112): truncated value with size 32 to match size of target (1) File: D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv Line: 112
Warning (10230): Verilog HDL assignment warning at uart_transmitter.sv(171): truncated value with size 5 to match size of target (4) File: D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv Line: 171
Warning (10230): Verilog HDL assignment warning at uart_transmitter.sv(186): truncated value with size 5 to match size of target (4) File: D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv Line: 186
Warning (10230): Verilog HDL assignment warning at uart_transmitter.sv(197): truncated value with size 5 to match size of target (4) File: D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv Line: 197
Warning (10230): Verilog HDL assignment warning at uart_transmitter.sv(204): truncated value with size 32 to match size of target (1) File: D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv Line: 204
Warning (276020): Inferred RAM node "processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/DATN_FINAL/db/RiscV_Final.ram0_IMEM_257482.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|fifo_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|altsyncram:fifo_mem_rtl_0"
Info (12133): Instantiated megafunction "processor:dut|APB_UART_top:uart|uart_receiver:uart_rx|altsyncram:fifo_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "2"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1fo1.tdf
    Info (12023): Found entity 1: altsyncram_1fo1 File: D:/DATN_FINAL/db/altsyncram_1fo1.tdf Line: 28
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[2]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[2]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[2]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[3]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[3]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[3]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[4]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[4]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[4]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[5]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[5]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[5]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[0][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[0][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[0][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[2][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[2][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[2][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[4][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[4][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[4][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[6][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[6][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[6][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[1][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[1][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[1][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[3][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[3][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[3][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[5][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[5][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[5][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[7][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[7][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[7][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[8][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[8][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[8][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[10][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[10][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[10][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[12][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[12][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[12][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[14][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[14][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[14][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[9][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[9][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[9][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[11][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[11][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[11][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[13][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[13][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[13][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[15][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[15][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[15][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[16][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[16][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[16][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[18][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[18][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[18][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[20][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[20][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[20][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[22][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[22][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[22][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[17][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[17][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[17][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[19][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[19][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[19][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[21][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[21][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[21][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[23][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[23][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[23][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[24][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[24][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[24][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[26][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[26][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[26][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[28][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[28][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[28][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[30][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[30][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[30][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[25][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[25][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[25][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[27][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[27][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[27][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[29][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[29][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[29][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[31][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[31][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[31][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[32][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[32][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[32][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[34][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[34][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[34][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[36][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[36][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[36][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[38][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[38][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[38][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[33][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[33][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[33][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[35][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[35][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[35][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[37][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[37][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[37][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[39][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[39][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[39][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[40][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[40][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[40][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[42][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[42][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[42][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[44][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[44][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[44][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[46][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[46][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[46][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[41][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[41][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[41][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[43][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[43][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[43][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[45][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[45][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[45][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[47][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[47][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[47][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[48][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[48][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[48][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[49][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[49][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[49][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[56][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[56][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[56][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[57][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[57][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[57][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[50][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[50][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[50][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[51][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[51][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[51][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[58][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[58][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[58][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[59][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[59][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[59][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[52][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[52][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[52][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[53][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[53][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[53][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[60][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[60][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[60][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[61][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[61][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[61][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[54][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[54][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[54][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[55][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[55][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[55][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[62][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[62][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[62][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[63][1]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[63][1]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[63][1]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[0][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[0][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[0][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[16][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[16][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[16][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[32][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[32][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[32][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[48][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[48][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[48][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[4][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[4][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[4][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[20][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[20][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[20][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[36][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[36][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[36][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[52][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[52][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[52][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[8][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[8][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[8][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[24][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[24][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[24][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[40][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[40][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[40][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[56][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[56][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[56][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[12][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[12][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[12][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[28][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[28][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[28][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[44][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[44][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[44][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[60][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[60][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[60][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[1][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[1][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[1][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[17][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[17][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[17][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[33][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[33][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[33][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[49][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[49][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[49][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[5][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[5][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[5][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[21][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[21][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[21][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[37][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[37][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[37][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[53][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[53][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[53][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[9][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[9][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[9][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[25][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[25][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[25][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[41][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[41][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[41][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[57][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[57][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[57][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[13][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[13][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[13][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[29][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[29][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[29][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[45][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[45][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[45][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[61][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[61][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[61][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[2][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[2][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[2][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[18][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[18][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[18][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[34][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[34][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[34][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[50][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[50][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[50][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[6][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[6][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[6][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[22][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[22][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[22][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[38][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[38][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[38][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[54][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[54][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[54][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[10][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[10][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[10][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[26][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[26][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[26][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[42][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[42][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[42][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[58][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[58][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[58][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[14][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[14][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[14][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[30][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[30][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[30][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[46][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[46][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[46][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[62][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[62][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[62][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[3][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[3][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[3][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[19][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[19][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[19][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[35][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[35][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[35][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[51][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[51][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[51][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[7][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[7][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[7][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[23][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[23][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[23][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[39][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[39][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[39][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[55][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[55][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[55][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[11][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[11][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[11][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[27][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[27][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[27][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[43][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[43][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[43][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[59][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[59][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[59][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[15][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[15][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[15][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[31][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[31][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[31][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[47][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[47][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[47][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
    Warning (13310): Register "processor:dut|pipelined:CPU|branch_predictor:bp|state[63][0]" is converted into an equivalent circuit using register "processor:dut|pipelined:CPU|branch_predictor:bp|state[63][0]~synth" and latch "processor:dut|pipelined:CPU|branch_predictor:bp|state[63][0]~synth" File: D:/DATN_FINAL/RISC_V/branch_predictor.sv Line: 53
Info (286030): Timing-Driven Synthesis is running
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/DATN_FINAL/output_files/RiscV_Final.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 21872 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 38 input pins
    Info (21059): Implemented 152 output pins
    Info (21061): Implemented 21680 logic cells
    Info (21064): Implemented 2 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 199 warnings
    Info: Peak virtual memory: 5097 megabytes
    Info: Processing ended: Thu Dec  4 12:22:16 2025
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:56


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/DATN_FINAL/output_files/RiscV_Final.map.smsg.


