
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002714                       # Number of seconds simulated
sim_ticks                                  2713760000                       # Number of ticks simulated
final_tick                                 2713760000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62827                       # Simulator instruction rate (inst/s)
host_op_rate                                   102460                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               56965574                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671656                       # Number of bytes of host memory used
host_seconds                                    47.64                       # Real time elapsed on the host
sim_insts                                     2992996                       # Number of instructions simulated
sim_ops                                       4881025                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2713760000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         160448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             213696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3339                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          19621485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          59123872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              78745357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     19621485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19621485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         19621485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         59123872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             78745357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7032                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3339                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3339                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 213696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  213696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2713648000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3339                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    233.122807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.135726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.250614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          223     24.45%     24.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          504     55.26%     79.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           44      4.82%     84.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           31      3.40%     87.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           19      2.08%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      1.86%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      1.10%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.44%     93.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           60      6.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          912                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        53248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       160448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 19621484.582276988775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 59123872.413183182478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28821250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     99970750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34640.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39876.65                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     66185750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               128792000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16695000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19822.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38572.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        78.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     78.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2419                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     812712.79                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4055520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2144175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13680240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         165338160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             54028020                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              6735360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       674634330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       187857120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        156668160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1265141085                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            466.194905                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2577556750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     10023000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      69940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    609064750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    489201750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      56032750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1479497750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2513280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1316865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10160220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         73756800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             30297780                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2580480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       298212030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        81646560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        431283000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              931767015                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            343.349086                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2640538750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3449000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      31200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1774004000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    212629000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      38508000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    653970000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2713760000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1385051                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1385051                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            119153                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               786122                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   20225                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3481                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          786122                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             405290                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           380832                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        46200                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2713760000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      565221                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      396868                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           490                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            79                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2713760000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2713760000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      358812                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           119                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2713760000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2713761                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             434659                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7911827                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1385051                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             425515                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2123862                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  238486                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        112                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           337                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           25                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    358766                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 19509                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2678292                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.694949                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.610457                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   821797     30.68%     30.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   113414      4.23%     34.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    36272      1.35%     36.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78333      2.92%     39.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   112256      4.19%     43.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    56602      2.11%     45.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    95571      3.57%     49.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    64349      2.40%     51.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1299698     48.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2678292                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.510381                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.915447                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   425232                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                616757                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1357561                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                159499                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 119243                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11377133                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 119243                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   525405                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  562841                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2340                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1372818                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 95645                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10673070                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2249                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   8025                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    438                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  39027                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            13525254                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25456650                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15619825                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             57505                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6107000                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7418254                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 95                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             65                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    418325                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               709199                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              576268                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             72817                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            48178                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9238520                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  81                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7732551                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            239525                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4357575                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5418062                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             54                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2678292                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.887120                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.880484                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1146077     42.79%     42.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               73208      2.73%     45.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              120282      4.49%     50.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              144740      5.40%     55.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              249232      9.31%     64.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              136939      5.11%     69.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              486221     18.15%     87.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              187134      6.99%     94.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              134459      5.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2678292                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  472997     99.73%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     10      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    685      0.14%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   405      0.09%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               115      0.02%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               30      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             50404      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6654015     86.05%     86.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   27      0.00%     86.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1165      0.02%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 123      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  364      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  735      0.01%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  898      0.01%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 586      0.01%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                176      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               544713      7.04%     93.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              392366      5.07%     98.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           45139      0.58%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41834      0.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7732551                       # Type of FU issued
system.cpu.iq.rate                           2.849385                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      474259                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.061333                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18677114                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13487843                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7366500                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              180064                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             108426                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        86659                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8066318                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   90088                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            28996                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       289721                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          139                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           98                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       267529                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           203                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 119243                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  531904                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4306                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9238601                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              6664                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                709199                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               576268                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 61                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    678                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3418                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             98                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          45928                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        89103                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               135031                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7540656                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                565190                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            191895                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       962054                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   776087                       # Number of branches executed
system.cpu.iew.exec_stores                     396864                       # Number of stores executed
system.cpu.iew.exec_rate                     2.778674                       # Inst execution rate
system.cpu.iew.wb_sent                        7504891                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7453159                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5430730                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7967702                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.746432                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.681593                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4357714                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            119173                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2059547                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.369951                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.944254                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       907985     44.09%     44.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       256016     12.43%     56.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       182686      8.87%     65.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       148158      7.19%     72.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        85851      4.17%     76.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        56741      2.76%     79.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        63128      3.07%     82.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        62570      3.04%     85.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       296412     14.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2059547                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2992996                       # Number of instructions committed
system.cpu.commit.committedOps                4881025                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         728217                       # Number of memory references committed
system.cpu.commit.loads                        419478                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     542915                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      84924                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4862780                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8778                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16513      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4133242     84.68%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377856      7.74%     92.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267443      5.48%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        41622      0.85%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        41296      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4881025                       # Class of committed instruction
system.cpu.commit.bw_lim_events                296412                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11001874                       # The number of ROB reads
system.cpu.rob.rob_writes                    19104456                       # The number of ROB writes
system.cpu.timesIdled                             497                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35469                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2992996                       # Number of Instructions Simulated
system.cpu.committedOps                       4881025                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.906704                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.906704                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.102896                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.102896                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10258466                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6241003                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     47722                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    45660                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3553083                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3236819                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2655637                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2713760000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           976.451753                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              839198                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2956                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            283.896482                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            227000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   976.451753                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.953566                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953566                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          608                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1691648                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1691648                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2713760000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       528600                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          528600                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       307642                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         307642                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       836242                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           836242                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       836242                       # number of overall hits
system.cpu.dcache.overall_hits::total          836242                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7007                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7007                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1097                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1097                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         8104                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8104                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8104                       # number of overall misses
system.cpu.dcache.overall_misses::total          8104                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    591063000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    591063000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    117304000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    117304000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    708367000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    708367000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    708367000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    708367000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       535607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       535607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       844346                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       844346                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       844346                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       844346                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013082                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013082                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003553                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003553                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009598                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009598                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009598                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009598                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 84353.218210                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84353.218210                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 106931.631723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106931.631723                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 87409.550839                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87409.550839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 87409.550839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87409.550839                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7195                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               173                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.589595                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          871                       # number of writebacks
system.cpu.dcache.writebacks::total               871                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5140                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5140                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         5148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5148                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5148                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1867                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1867                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1089                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1089                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         2956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2956                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2956                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    182816000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    182816000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    114477000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    114477000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    297293000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    297293000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    297293000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    297293000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003486                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003486                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003501                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003501                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003501                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003501                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 97919.657204                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 97919.657204                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 105121.212121                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 105121.212121                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 100572.733424                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 100572.733424                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 100572.733424                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 100572.733424                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1932                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2713760000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2713760000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2713760000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           685.976331                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              358469                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               846                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            423.722222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   685.976331                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.669899                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.669899                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          731                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          681                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.713867                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            718378                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           718378                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2713760000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       357623                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          357623                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       357623                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           357623                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       357623                       # number of overall hits
system.cpu.icache.overall_hits::total          357623                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1143                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1143                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1143                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1143                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1143                       # number of overall misses
system.cpu.icache.overall_misses::total          1143                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    115776998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    115776998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    115776998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    115776998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    115776998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    115776998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       358766                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       358766                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       358766                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       358766                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       358766                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       358766                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003186                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003186                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003186                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003186                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003186                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003186                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101292.211724                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101292.211724                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101292.211724                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101292.211724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101292.211724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101292.211724                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          475                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    79.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          115                       # number of writebacks
system.cpu.icache.writebacks::total               115                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          297                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          297                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          297                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          297                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          297                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          297                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          846                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          846                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          846                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          846                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          846                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          846                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     91012998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     91012998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     91012998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     91012998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     91012998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     91012998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002358                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002358                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002358                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002358                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002358                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002358                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 107580.375887                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107580.375887                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 107580.375887                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107580.375887                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 107580.375887                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107580.375887                       # average overall mshr miss latency
system.cpu.icache.replacements                    115                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2713760000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2713760000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2713760000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2722.540163                       # Cycle average of tags in use
system.l2.tags.total_refs                        5842                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3339                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.749626                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       763.852495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1958.687668                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.059774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.083085                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2935                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.101898                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     50075                       # Number of tag accesses
system.l2.tags.data_accesses                    50075                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2713760000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          871                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              871                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          114                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              114                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               165                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   165                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           284                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               284                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  449                       # number of demand (read+write) hits
system.l2.demand_hits::total                      463                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data                 449                       # number of overall hits
system.l2.overall_hits::total                     463                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             924                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 924                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              832                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1583                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1583                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                832                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2507                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3339                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               832                       # number of overall misses
system.l2.overall_misses::.cpu.data              2507                       # number of overall misses
system.l2.overall_misses::total                  3339                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    107695000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     107695000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     88155000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     88155000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    171150000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    171150000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     88155000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    278845000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        367000000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     88155000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    278845000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       367000000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          871                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          871                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          114                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          114                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1089                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1089                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          846                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            846                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data         1867                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1867                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              846                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2956                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3802                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             846                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2956                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3802                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.848485                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.848485                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.983452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.983452                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.847884                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.847884                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.983452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.848106                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.878222                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.983452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.848106                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.878222                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 116553.030303                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116553.030303                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105955.528846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105955.528846                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 108117.498421                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108117.498421                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 105955.528846                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111226.565616                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109913.147649                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105955.528846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111226.565616                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109913.147649                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          924                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            924                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          832                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1583                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3339                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3339                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     89215000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     89215000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     71515000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     71515000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    139490000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    139490000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     71515000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    228705000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    300220000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     71515000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    228705000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    300220000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.848485                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.848485                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.983452                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983452                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.847884                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.847884                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.983452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.848106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.878222                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.983452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.848106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.878222                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 96553.030303                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96553.030303                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85955.528846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85955.528846                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88117.498421                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88117.498421                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85955.528846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91226.565616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89913.147649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85955.528846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91226.565616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89913.147649                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3339                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2713760000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2415                       # Transaction distribution
system.membus.trans_dist::ReadExReq               924                       # Transaction distribution
system.membus.trans_dist::ReadExResp              924                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2415                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       213696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       213696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  213696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3339                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3339    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3339                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3339000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17742750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         5849                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2047                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2713760000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2713                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          871                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          115                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1061                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1089                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1089                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           846                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1867                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  9651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        61504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       244928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 306432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3802                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001841                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042875                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3795     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      7      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3802                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7821000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2539998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8868000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
