<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta http-equiv="Content-Style-Type" content="text/css" />
		<meta name="generator" content="MediaWiki 1.15alpha" />
		<meta name="keywords" content="ARM architecture,Articles with unsourced statements since July 2007,Special:Search/ARM architecture,2007,32-bit,3DO Interactive Multiplayer,4K,AMD 29000,AMULET microprocessor,ARM7TDMI,ARM9E" />
		<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=ARM_architecture&amp;action=edit" />
		<link rel="edit" title="Edit this page" href="/w/index.php?title=ARM_architecture&amp;action=edit" />
		<link rel="apple-touch-icon" href="http://en.wikipedia.org/apple-touch-icon.png" />
		<link rel="shortcut icon" href="/favicon.ico" />
		<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)" />
		<link rel="copyright" href="http://www.gnu.org/copyleft/fdl.html" />
		<link rel="alternate" type="application/rss+xml" title="Wikipedia RSS Feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=rss" />
		<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom Feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom" />
		<title>ARM architecture - Wikipedia, the free encyclopedia</title>
		<link rel="stylesheet" href="/skins-1.5/common/shared.css?207xx" type="text/css" media="screen" />
		<link rel="stylesheet" href="/skins-1.5/common/commonPrint.css?207xx" type="text/css" media="print" />
		<link rel="stylesheet" href="/skins-1.5/monobook/main.css?207xx" type="text/css" media="screen" />
		<link rel="stylesheet" href="/skins-1.5/chick/main.css?207xx" type="text/css" media="handheld" />
		<!--[if lt IE 5.5000]><link rel="stylesheet" href="/skins-1.5/monobook/IE50Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 5.5000]><link rel="stylesheet" href="/skins-1.5/monobook/IE55Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 6]><link rel="stylesheet" href="/skins-1.5/monobook/IE60Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 7]><link rel="stylesheet" href="/skins-1.5/monobook/IE70Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Common.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Print.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" media="print" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Handheld.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" media="handheld" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Monobook.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" />
		<link rel="stylesheet" href="/w/index.php?title=-&amp;action=raw&amp;maxage=2678400&amp;gen=css" type="text/css" />
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js?207xx"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->

		<script type= "text/javascript">/*<![CDATA[*/
		var skin = "monobook";
		var stylepath = "/skins-1.5";
		var wgArticlePath = "/wiki/$1";
		var wgScriptPath = "/w";
		var wgScript = "/w/index.php";
		var wgVariantArticlePath = false;
		var wgActionPaths = {};
		var wgServer = "http://en.wikipedia.org";
		var wgCanonicalNamespace = "";
		var wgCanonicalSpecialPageName = false;
		var wgNamespaceNumber = 0;
		var wgPageName = "ARM_architecture";
		var wgTitle = "ARM architecture";
		var wgAction = "view";
		var wgArticleId = "60558";
		var wgIsArticle = true;
		var wgUserName = null;
		var wgUserGroups = null;
		var wgUserLanguage = "en";
		var wgContentLanguage = "en";
		var wgBreakFrames = false;
		var wgCurRevisionId = 281455996;
		var wgVersion = "1.15alpha";
		var wgEnableAPI = true;
		var wgEnableWriteAPI = true;
		var wgSeparatorTransformTable = ["", ""];
		var wgDigitTransformTable = ["", ""];
		var wgMWSuggestTemplate = "http://en.wikipedia.org/w/api.php?action=opensearch\x26search={searchTerms}\x26namespace={namespaces}\x26suggest";
		var wgDBname = "enwiki";
		var wgSearchNamespaces = [0];
		var wgMWSuggestMessages = ["with suggestions", "no suggestions"];
		var wgRestrictionEdit = [];
		var wgRestrictionMove = [];
		/*]]>*/</script>

		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?207xx"><!-- wikibits js --></script>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js?207xx"></script>
		<script type="text/javascript" src="/skins-1.5/common/mwsuggest.js?207xx"></script>
<script type="text/javascript">/*<![CDATA[*/
var wgNotice='';var wgNoticeLocal='';
/*]]>*/</script>		<script type="text/javascript" src="http://upload.wikimedia.org/centralnotice/wikipedia/en/centralnotice.js?207xx"></script>
<style type="text/css">/*<![CDATA[*/
.source-c {line-height: normal;}
.source-c li, .source-c pre {
	line-height: normal; border: 0px none white;
}
/**
 * GeSHi Dynamically Generated Stylesheet
 * --------------------------------------
 * Dynamically generated stylesheet for c
 * CSS class: source-c, CSS id: 
 * GeSHi (C) 2004 - 2007 Nigel McNie (http://qbnz.com/highlighter)
 */
.source-c .de1, .source-c .de2 {font-family: 'Courier New', Courier, monospace; font-weight: normal;}
.source-c  {}
.source-c .head {}
.source-c .foot {}
.source-c .imp {font-weight: bold; color: red;}
.source-c .ln-xtra {color: #cc0; background-color: #ffc;}
.source-c li {font-family: 'Courier New', Courier, monospace; color: black; font-weight: normal; font-style: normal;}
.source-c li.li2 {font-weight: bold;}
.source-c .kw1 {color: #b1b100;}
.source-c .kw2 {color: #000000; font-weight: bold;}
.source-c .kw3 {color: #000066;}
.source-c .kw4 {color: #993333;}
.source-c .co1 {color: #808080; font-style: italic;}
.source-c .co2 {color: #339933;}
.source-c .coMULTI {color: #808080; font-style: italic;}
.source-c .es0 {color: #000099; font-weight: bold;}
.source-c .br0 {color: #66cc66;}
.source-c .st0 {color: #ff0000;}
.source-c .nu0 {color: #cc66cc;}
.source-c .me1 {color: #202020;}
.source-c .me2 {color: #202020;}

/*]]>*/
</style>
<style type="text/css">/*<![CDATA[*/
@import "/w/index.php?title=MediaWiki:Geshi.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
/*]]>*/
</style><style type="text/css">/*<![CDATA[*/
.source-asm {line-height: normal;}
.source-asm li, .source-asm pre {
	line-height: normal; border: 0px none white;
}
/**
 * GeSHi Dynamically Generated Stylesheet
 * --------------------------------------
 * Dynamically generated stylesheet for asm
 * CSS class: source-asm, CSS id: 
 * GeSHi (C) 2004 - 2007 Nigel McNie (http://qbnz.com/highlighter)
 */
.source-asm .de1, .source-asm .de2 {font-family: 'Courier New', Courier, monospace; font-weight: normal;}
.source-asm  {}
.source-asm .head {}
.source-asm .foot {}
.source-asm .imp {font-weight: bold; color: red;}
.source-asm .ln-xtra {color: #cc0; background-color: #ffc;}
.source-asm li {font-family: 'Courier New', Courier, monospace; color: black; font-weight: normal; font-style: normal;}
.source-asm li.li2 {font-weight: bold;}
.source-asm .kw1 {color: #00007f;}
.source-asm .kw2 {color: #0000ff;}
.source-asm .kw3 {color: #46aa03; font-weight:bold;}
.source-asm .kw4 {color: #0000ff;}
.source-asm .kw5 {color: #0000ff;}
.source-asm .co1 {color: #adadad; font-style: italic;}
.source-asm .es0 {color: #000099; font-weight: bold;}
.source-asm .br0 {color: #66cc66;}
.source-asm .st0 {color: #7f007f;}
.source-asm .nu0 {color: #ff0000;}
.source-asm .re0 {color: #ff0000;}
.source-asm .re1 {color: #ff0000;}

/*]]>*/
</style>
<style type="text/css">/*<![CDATA[*/
@import "/w/index.php?title=MediaWiki:Geshi.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
/*]]>*/
</style>		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js&amp;useskin=monobook"><!-- site js --></script>
	</head>
<body class="mediawiki ltr ns-0 ns-subject page-ARM_architecture skin-monobook">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><script type='text/javascript'>if (wgNotice != '') document.writeln(wgNotice);</script></div>		<h1 id="firstHeading" class="firstHeading">ARM architecture</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub"></div>
									<div id="jump-to-nav">Jump to: <a href="#column-one">navigation</a>, <a href="#searchInput">search</a></div>			<!-- start content -->
			<p>The <b>ARM architecture</b> (previously, the <b>Advanced RISC Machine</b>, and prior to that <b>Acorn RISC Machine</b>) is a <a href="/wiki/32-bit" title="32-bit">32-bit</a> <a href="/wiki/RISC" title="RISC" class="mw-redirect">RISC</a> <a href="/wiki/Central_processing_unit" title="Central processing unit">processor</a> architecture developed by <a href="/wiki/ARM_Limited" title="ARM Limited" class="mw-redirect">ARM Limited</a> that is widely used in <a href="/wiki/Embedded_system" title="Embedded system">embedded</a> designs. Because of their power saving features, ARM <a href="/wiki/Central_processing_unit" title="Central processing unit">CPUs</a> are dominant in the mobile electronics market, where low <a href="/wiki/Power_consumption" title="Power consumption" class="mw-redirect">power consumption</a> is a critical design goal. As of 2007, about 98 percent of the more than a billion <a href="/wiki/Mobile_phone" title="Mobile phone">mobile phones</a> sold each year use at least one ARM CPU.<sup id="cite_ref-Krazit_0-0" class="reference"><a href="#cite_note-Krazit-0" title=""><span>[</span>1<span>]</span></a></sup></p>
<p>Today, the ARM family accounts for approximately 90% of all embedded 32-bit RISC CPUs.<sup id="cite_ref-1" class="reference"><a href="#cite_note-1" title=""><span>[</span>2<span>]</span></a></sup> ARM CPUs are found in most corners of consumer electronics, from portable devices (<a href="/wiki/Personal_digital_assistant" title="Personal digital assistant">PDAs</a>, mobile phones, <a href="/wiki/IPods" title="IPods" class="mw-redirect">iPods</a> and other digital media and music players, handheld gaming units, and <a href="/wiki/Calculator" title="Calculator">calculators</a>) to computer peripherals (<a href="/wiki/Hard_drive" title="Hard drive" class="mw-redirect">hard drives</a>, desktop <a href="/wiki/Router" title="Router">routers</a>). However, since the decline of ARM Ltd's former parent company <a href="/wiki/Acorn_Computers" title="Acorn Computers">Acorn Computers</a>, it no longer designs chips oriented towards desktop or main processor functions, and has never been used in a supercomputer or cluster. Prominent branches in this family include <a href="/wiki/Marvell_Technology_Group" title="Marvell Technology Group">Marvell</a>'s (formerly <a href="/wiki/Intel" title="Intel" class="mw-redirect">Intel</a>'s) <a href="/wiki/XScale" title="XScale">XScale</a>, the ST-Ericsson's (formerly <a href="/wiki/ST_Microelectronics" title="ST Microelectronics" class="mw-redirect">ST Microelectronics</a>) <a href="/w/index.php?title=NOMADIK&amp;action=edit&amp;redlink=1" class="new" title="NOMADIK (page does not exist)">NOMADIK</a> series and the <a href="/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a> <a href="/wiki/OMAP" title="OMAP" class="mw-redirect">OMAP</a> series.</p>
<p>The ARM architecture is the most widely used <a href="/wiki/32-bit" title="32-bit">32-bit</a> <a href="/wiki/Central_processing_unit" title="Central processing unit">CPU</a> architecture in the world.<sup id="cite_ref-2" class="reference"><a href="#cite_note-2" title=""><span>[</span>3<span>]</span></a></sup><sup id="cite_ref-3" class="reference"><a href="#cite_note-3" title=""><span>[</span>4<span>]</span></a></sup><sup id="cite_ref-4" class="reference"><a href="#cite_note-4" title=""><span>[</span>5<span>]</span></a></sup> The ARM architecture is used in about 3/4 of all 32 bit processors sold.<sup id="cite_ref-5" class="reference"><a href="#cite_note-5" title=""><span>[</span>6<span>]</span></a></sup></p>
<p><br /></p>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a href="#History"><span class="tocnumber">1</span> <span class="toctext">History</span></a></li>
<li class="toclevel-1"><a href="#ARM_cores"><span class="tocnumber">2</span> <span class="toctext">ARM cores</span></a></li>
<li class="toclevel-1"><a href="#Design_notes"><span class="tocnumber">3</span> <span class="toctext">Design notes</span></a>
<ul>
<li class="toclevel-2"><a href="#Thumb"><span class="tocnumber">3.1</span> <span class="toctext">Thumb</span></a></li>
<li class="toclevel-2"><a href="#DSP_Enhancement_Instructions"><span class="tocnumber">3.2</span> <span class="toctext">DSP Enhancement Instructions</span></a></li>
<li class="toclevel-2"><a href="#Jazelle"><span class="tocnumber">3.3</span> <span class="toctext">Jazelle</span></a></li>
<li class="toclevel-2"><a href="#Thumb-2"><span class="tocnumber">3.4</span> <span class="toctext">Thumb-2</span></a></li>
<li class="toclevel-2"><a href="#Thumb_Execution_Environment_.28ThumbEE.29"><span class="tocnumber">3.5</span> <span class="toctext">Thumb Execution Environment (ThumbEE)</span></a></li>
<li class="toclevel-2"><a href="#Advanced_SIMD_.28NEON.29"><span class="tocnumber">3.6</span> <span class="toctext">Advanced SIMD (NEON)</span></a></li>
<li class="toclevel-2"><a href="#VFP"><span class="tocnumber">3.7</span> <span class="toctext">VFP</span></a></li>
<li class="toclevel-2"><a href="#Security_Extensions_.28TrustZone.29"><span class="tocnumber">3.8</span> <span class="toctext">Security Extensions (TrustZone)</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#ARM_licensees"><span class="tocnumber">4</span> <span class="toctext">ARM licensees</span></a>
<ul>
<li class="toclevel-2"><a href="#Approximate_licensing_costs"><span class="tocnumber">4.1</span> <span class="toctext">Approximate licensing costs</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#References"><span class="tocnumber">5</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1"><a href="#See_also"><span class="tocnumber">6</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1"><a href="#External_links"><span class="tocnumber">7</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script>
<p><a name="History" id="History"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=1" title="Edit section: History">edit</a>]</span> <span class="mw-headline">History</span></h2>
<div class="thumb tright">
<div class="thumbinner" style="width:182px;"><a href="/wiki/File:Conexant_arm.jpg" class="image" title="A Conexant ARM processor used mainly in routers"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/f/f3/Conexant_arm.jpg/180px-Conexant_arm.jpg" width="180" height="119" border="0" class="thumbimage" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:Conexant_arm.jpg" class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
A <a href="/wiki/Conexant" title="Conexant">Conexant</a> ARM processor used mainly in <a href="/wiki/Router" title="Router">routers</a></div>
</div>
</div>
<p>The ARM design was started in 1983 as a development project at <a href="/wiki/Acorn_computers" title="Acorn computers" class="mw-redirect">Acorn Computers Ltd</a> to build a compact RISC CPU. Led by <a href="/wiki/Sophie_Wilson" title="Sophie Wilson">Sophie Wilson</a> and <a href="/wiki/Steve_Furber" title="Steve Furber">Steve Furber</a>, a key design goal was achieving low-latency input/output (interrupt) handling like the <a href="/wiki/MOS_Technology_6502" title="MOS Technology 6502">MOS Technology 6502</a> used in <a href="/wiki/Acorn_computers" title="Acorn computers" class="mw-redirect">Acorn</a>'s existing computer designs. The 6502's memory access architecture allowed developers to produce fast machines without the use of costly direct memory access hardware. The team completed development samples called <b>ARM1</b> by April 1985,<sup id="cite_ref-6" class="reference"><a href="#cite_note-6" title=""><span>[</span>7<span>]</span></a></sup> and the first "real" production systems as <b>ARM2</b> the following year.</p>
<p>The ARM2 featured a 32-bit <a href="/wiki/Data_bus" title="Data bus" class="mw-redirect">data bus</a>, a 26-bit (64 <a href="/wiki/Megabyte" title="Megabyte">Mbyte</a>) <a href="/wiki/Address_space" title="Address space">address space</a> and sixteen 32-bit <a href="/wiki/Processor_register" title="Processor register">registers</a>. Program code had to lie within the first 64 <a href="/wiki/Megabyte" title="Megabyte">Mbyte</a> of the memory, as the <a href="/wiki/Program_counter" title="Program counter">program counter</a> was limited to 26 bits because the top 6 bits of the 32-bit register served as status flags. The ARM2 was possibly the simplest useful 32-bit microprocessor in the world, with only 30,000 <a href="/wiki/Transistor" title="Transistor">transistors</a> (compare with Motorola's six-year older <a href="/wiki/Motorola_68000" title="Motorola 68000">68000</a> model with around 70,000 transistors). Much of this simplicity comes from not having <a href="/wiki/Microcode" title="Microcode">microcode</a> (which represents about one-quarter to one-third of the 68000) and, like most CPUs of the day, not including any <a href="/wiki/Cache" title="Cache">cache</a> This simplicity led to its low power usage, while performing better than the <a href="/wiki/Intel_80286" title="Intel 80286">Intel 80286</a>.<sup id="cite_ref-7" class="reference"><a href="#cite_note-7" title=""><span>[</span>8<span>]</span></a></sup> A successor, <b>ARM3</b>, was produced with a 4KB cache, which further improved performance.</p>
<p>In the late 1980s <a href="/wiki/Apple_Computer" title="Apple Computer" class="mw-redirect">Apple Computer</a> and <a href="/wiki/VLSI_Technology" title="VLSI Technology">VLSI Technology</a> started working with Acorn on newer versions of the ARM core. The work was so important that Acorn spun off the design team in 1990 into a new company called Advanced RISC Machines Ltd. For this reason, ARM is sometimes expanded as <b>Advanced RISC Machine</b> instead of Acorn RISC Machine. Advanced RISC Machines became ARM Ltd when its parent company, <a href="/wiki/ARM_Holdings_plc" title="ARM Holdings plc" class="mw-redirect">ARM Holdings plc</a>, floated on the <a href="/wiki/London_Stock_Exchange" title="London Stock Exchange">London Stock Exchange</a> and <a href="/wiki/NASDAQ" title="NASDAQ">NASDAQ</a> in 1998.<sup id="cite_ref-8" class="reference"><a href="#cite_note-8" title=""><span>[</span>9<span>]</span></a></sup></p>
<p>The new Apple-ARM work would eventually turn into the <b>ARM6</b>, first released in early 1992. Apple used the ARM6-based ARM 610 as the basis for their <a href="/wiki/Apple_Newton" title="Apple Newton" class="mw-redirect">Apple Newton</a> PDA. In 1994, Acorn used the ARM 610 as the main <a href="/wiki/Central_processing_unit" title="Central processing unit">CPU</a> in their <a href="/wiki/Risc_PC" title="Risc PC">Risc PC</a> computers. <a href="/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">DEC</a> licensed the ARM6 architecture (which caused some confusion because they also produced the <a href="/wiki/DEC_Alpha" title="DEC Alpha">DEC Alpha</a>) and produced the <b><a href="/wiki/StrongARM" title="StrongARM">StrongARM</a></b>. At 233 MHz this CPU drew only 1 <a href="/wiki/Watt" title="Watt">watt</a> of power (more recent versions draw far less). This work was later passed to <a href="/wiki/Intel" title="Intel" class="mw-redirect">Intel</a> as a part of a lawsuit settlement, and Intel took the opportunity to supplement their aging <a href="/wiki/Intel_i960" title="Intel i960">i960</a> line with the StrongARM. Intel later developed its own high performance implementation known as <b><a href="/wiki/Intel_XScale" title="Intel XScale" class="mw-redirect">XScale</a></b> which it has since sold to <a href="/wiki/Marvell_Technology_Group" title="Marvell Technology Group">Marvell</a>.</p>
<p>The ARM core has remained largely the same size throughout these changes. ARM2 had 30,000 transistors, while the ARM6 grew to only 35,000. ARM's business has always been to sell <a href="/wiki/IP_core" title="IP core" class="mw-redirect">IP cores</a>, which licensees use to create <a href="/wiki/Microcontrollers" title="Microcontrollers" class="mw-redirect">microcontrollers</a> and <a href="/wiki/CPU" title="CPU" class="mw-redirect">CPUs</a> based on this core. The most successful implementation has been the <a href="/wiki/ARM7TDMI" title="ARM7TDMI">ARM7TDMI</a> with hundreds of millions sold in almost every kind of microcontroller equipped device. The idea is that the <a href="/wiki/Original_Design_Manufacturer" title="Original Design Manufacturer" class="mw-redirect">Original Design Manufacturer</a> combines the ARM core with a number of optional parts to produce a complete CPU, one that can be built on old <a href="/wiki/Fab_(semiconductors)" title="Fab (semiconductors)" class="mw-redirect">semiconductor fabs</a> and still deliver substantial performance at a low cost.</p>
<p>ARM licensed about 1.6 billion cores in 2005. In 2005, about 1 billion ARM cores went into <a href="/wiki/Mobile_phone" title="Mobile phone">mobile phones</a>.<sup id="cite_ref-9" class="reference"><a href="#cite_note-9" title=""><span>[</span>10<span>]</span></a></sup> As of January 2008, over 10 billion ARM cores have been built, and <a href="/w/index.php?title=ISuppli&amp;action=edit&amp;redlink=1" class="new" title="ISuppli (page does not exist)">iSuppli</a> predicts that 5 billion a year will ship in 2011.<sup id="cite_ref-10" class="reference"><a href="#cite_note-10" title=""><span>[</span>11<span>]</span></a></sup></p>
<p>The common architecture supported on <a href="/wiki/Smartphones" title="Smartphones" class="mw-redirect">smartphones</a>, <a href="/wiki/Personal_Digital_Assistants" title="Personal Digital Assistants" class="mw-redirect">Personal Digital Assistants</a> and other <a href="/wiki/Handheld_device" title="Handheld device" class="mw-redirect">handheld devices</a> is <b>ARMv4</b>. <a href="/wiki/XScale" title="XScale">XScale</a> and <a href="/w/index.php?title=ARM926&amp;action=edit&amp;redlink=1" class="new" title="ARM926 (page does not exist)">ARM926</a> processors are <b>ARMv5TE</b>, and are now more numerous in high-end devices than the <a href="/wiki/StrongARM" title="StrongARM">StrongARM</a>, <a href="/w/index.php?title=ARM925T&amp;action=edit&amp;redlink=1" class="new" title="ARM925T (page does not exist)">ARM925T</a> and <a href="/wiki/ARM7TDMI" title="ARM7TDMI">ARM7TDMI</a> based ARMv4 processors.</p>
<p><a name="ARM_cores" id="ARM_cores"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=2" title="Edit section: ARM cores">edit</a>]</span> <span class="mw-headline">ARM cores</span></h2>
<table class="wikitable" width="100%">
<tr>
<th>Family</th>
<th>Architecture Version</th>
<th>Core</th>
<th>Feature</th>
<th>Cache (I/D)/<a href="/wiki/Memory_management_unit" title="Memory management unit">MMU</a></th>
<th>Typical <a href="/wiki/Million_instructions_per_second" title="Million instructions per second" class="mw-redirect">MIPS</a> @ MHz</th>
<th>In application</th>
</tr>
<tr>
<th>ARM1</th>
<td>ARMv1</td>
<td>ARM1</td>
<td></td>
<td>None</td>
<td></td>
<td><a href="/wiki/BBC_Cheese_Wedge#ARM_Evaluation_System" title="BBC Cheese Wedge" class="mw-redirect">ARM Evaluation System</a> second processor for <a href="/wiki/BBC_Micro" title="BBC Micro">BBC Micro</a></td>
</tr>
<tr>
<th rowspan="2">ARM2</th>
<td>ARMv2</td>
<td>ARM2</td>
<td>Architecture 2 added the MUL (multiply) instruction</td>
<td>None</td>
<td>4 MIPS @ 8&#160;MHz<br />
0.33&#160;<a href="/wiki/DMIPS" title="DMIPS" class="mw-redirect">DMIPS</a>/MHz</td>
<td><a href="/wiki/Acorn_Archimedes" title="Acorn Archimedes">Acorn Archimedes</a>, <a href="/wiki/Chessmachine" title="Chessmachine" class="mw-redirect">Chessmachine</a></td>
</tr>
<tr>
<td>ARMv2a</td>
<td>ARM250</td>
<td>Integrated MEMC (MMU), Graphics and IO processor. Architecture 2a added the SWP and SWPB (swap) instructions.</td>
<td>None, MEMC1a</td>
<td>7 MIPS @ 12&#160;MHz</td>
<td><a href="/wiki/Acorn_Archimedes" title="Acorn Archimedes">Acorn Archimedes</a></td>
</tr>
<tr>
<th>ARM3</th>
<td>ARMv2a</td>
<td>ARM2a</td>
<td>First use of a processor cache on the ARM.</td>
<td><a href="/wiki/4K" title="4K">4K</a> unified</td>
<td>12 MIPS @ 25&#160;MHz<br />
0.50&#160;<a href="/wiki/DMIPS" title="DMIPS" class="mw-redirect">DMIPS</a>/MHz</td>
<td><a href="/wiki/Acorn_Archimedes" title="Acorn Archimedes">Acorn Archimedes</a></td>
</tr>
<tr>
<th rowspan="3">ARM6</th>
<td rowspan="3">ARMv3</td>
<td>ARM60</td>
<td>v3 architecture first to support addressing 32 bits of memory (as opposed to 26 bits)</td>
<td>None</td>
<td>10 MIPS @ 12&#160;MHz</td>
<td><a href="/wiki/3DO_Interactive_Multiplayer" title="3DO Interactive Multiplayer">3DO Interactive Multiplayer</a>, Zarlink GPS Receiver</td>
</tr>
<tr>
<td>ARM600</td>
<td>As ARM60, cache and coprocessor bus (for FPA10 floating-point unit).</td>
<td>4K unified</td>
<td>28 MIPS @ 33&#160;MHz</td>
<td></td>
</tr>
<tr>
<td>ARM610</td>
<td>As ARM60, cache, no coprocessor bus.</td>
<td>4K unified</td>
<td>17 MIPS @ 20&#160;MHz<br />
0.65&#160;<a href="/wiki/DMIPS" title="DMIPS" class="mw-redirect">DMIPS</a>/MHz</td>
<td><a href="/wiki/Risc_PC" title="Risc PC">Acorn Risc PC 600</a>, <a href="/wiki/Apple_Newton" title="Apple Newton" class="mw-redirect">Apple Newton 100 series</a></td>
</tr>
<tr>
<th rowspan="6">ARM7</th>
<td rowspan="6">ARMv3</td>
<td>ARM700</td>
<td></td>
<td>8 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a> unified</td>
<td>40&#160;MHz</td>
<td><a href="/wiki/Risc_PC" title="Risc PC">Acorn Risc PC</a> prototype CPU card</td>
</tr>
<tr>
<td>ARM710</td>
<td>As ARM700</td>
<td>8KB unified</td>
<td>40&#160;MHz</td>
<td><a href="/wiki/Risc_PC" title="Risc PC">Acorn Risc PC 700</a></td>
</tr>
<tr>
<td>ARM710a</td>
<td>As ARM700</td>
<td>8 KB unified</td>
<td>40&#160;MHz<br />
0.68&#160;<a href="/wiki/DMIPS" title="DMIPS" class="mw-redirect">DMIPS</a>/MHz</td>
<td><a href="/wiki/Risc_PC" title="Risc PC">Acorn Risc PC 700</a>, <a href="/wiki/EMate_300" title="EMate 300">Apple eMate 300</a></td>
</tr>
<tr>
<td>ARM7100</td>
<td>As ARM710a, integrated <a href="/wiki/System-on-a-chip" title="System-on-a-chip">SoC</a>.</td>
<td>8 KB unified</td>
<td>18&#160;MHz</td>
<td><a href="/wiki/Psion_5" title="Psion 5" class="mw-redirect">Psion Series 5</a></td>
</tr>
<tr>
<td>ARM7500</td>
<td>As ARM710a, integrated SoC.</td>
<td>4 KB unified</td>
<td>40&#160;MHz</td>
<td><a href="/wiki/Acorn_A7000" title="Acorn A7000">Acorn A7000</a></td>
</tr>
<tr>
<td>ARM7500FE</td>
<td>As ARM7500, "FE" Added FPA and EDO memory controller.</td>
<td>4 KB unified</td>
<td>56&#160;MHz<br />
0.73&#160;<a href="/wiki/DMIPS" title="DMIPS" class="mw-redirect">DMIPS</a>/MHz</td>
<td><a href="/w/index.php?title=RiscStation&amp;action=edit&amp;redlink=1" class="new" title="RiscStation (page does not exist)">Acorn A7000+</a></td>
</tr>
<tr>
<th rowspan="5"><a href="/wiki/ARM7TDMI" title="ARM7TDMI">ARM7TDMI</a></th>
<td rowspan="4">ARMv4T</td>
<td>ARM7TDMI(-S)</td>
<td>3-stage pipeline, Thumb</td>
<td>none</td>
<td>15 MIPS @ 16.8&#160;MHz</td>
<td><a href="/wiki/Game_Boy_Advance" title="Game Boy Advance">Game Boy Advance</a>, <a href="/wiki/Nintendo_DS" title="Nintendo DS">Nintendo DS</a>, <a href="/wiki/IPod" title="IPod">iPod</a>, <a href="/wiki/Lego_NXT" title="Lego NXT" class="mw-redirect">Lego NXT</a>, <a href="/wiki/Atmel" title="Atmel">Atmel</a> <a href="/wiki/AT91SAM" title="AT91SAM">AT91SAM</a>7, <a href="/wiki/Juice_Box" title="Juice Box">Juice Box</a>, <a href="/wiki/NXP_Semiconductors" title="NXP Semiconductors">NXP Semiconductors</a> <a href="/wiki/LPC2000" title="LPC2000">LPC2000</a> and <a href="http://www.standardics.nxp.com/products/lh7/" class="external text" title="http://www.standardics.nxp.com/products/lh7/" rel="nofollow">LH754xx</a></td>
</tr>
<tr>
<td>ARM710T</td>
<td>As ARM7TDMI, cache</td>
<td>8 KB unified, MMU</td>
<td>36 MIPS @ 40&#160;MHz</td>
<td><a href="/wiki/Psion_5" title="Psion 5" class="mw-redirect">Psion Series 5mx</a>, <a href="/wiki/Psion_Revo" title="Psion Revo">Psion Revo</a>/Revo Plus/Diamond Mako</td>
</tr>
<tr>
<td>ARM720T</td>
<td>As ARM7TDMI, cache</td>
<td>8 KB unified, MMU with Fast Context Switch Extension</td>
<td>60 MIPS @ 59.8&#160;MHz</td>
<td><a href="/wiki/Zipit_Wireless_Messenger" title="Zipit Wireless Messenger" class="mw-redirect">Zipit Wireless Messenger</a>, <a href="/wiki/NXP_Semiconductors" title="NXP Semiconductors">NXP Semiconductors</a> <a href="http://www.standardics.nxp.com/products/lh7/" class="external text" title="http://www.standardics.nxp.com/products/lh7/" rel="nofollow">LH7952x</a></td>
</tr>
<tr>
<td>ARM740T</td>
<td>As ARM7TDMI, cache</td>
<td>MPU</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ARMv5TEJ</td>
<td>ARM7EJ-S</td>
<td>5-stage pipeline, Thumb, Jazelle DBX, Enhanced DSP instructions</td>
<td>none</td>
<td></td>
<td></td>
</tr>
<tr>
<th rowspan="2"><a href="/wiki/StrongARM" title="StrongARM">StrongARM</a></th>
<td rowspan="2">ARMv4</td>
<td>SA-110</td>
<td></td>
<td>16 KB/16 KB, MMU</td>
<td>203&#160;MHz<br />
1.0&#160;<a href="/wiki/DMIPS" title="DMIPS" class="mw-redirect">DMIPS</a>/MHz</td>
<td><a href="/wiki/Apple_Newton" title="Apple Newton" class="mw-redirect">Apple Newton</a> 2x00 series, <a href="/wiki/Risc_PC" title="Risc PC">Acorn Risc PC</a>, Rebel/Corel Netwinder, Chalice CATS, Psion Netbook</td>
</tr>
<tr>
<td>SA-1110</td>
<td>As SA-110, integrated SoC</td>
<td>16 KB/16 KB, MMU</td>
<td>233&#160;MHz</td>
<td><a href="/wiki/LART_(computer)" title="LART (computer)">LART (computer)</a>, Intel Assabet, <a href="/wiki/Ipaq" title="Ipaq" class="mw-redirect">Ipaq</a> H36x0, <a href="/w/index.php?title=Balloon_Board&amp;action=edit&amp;redlink=1" class="new" title="Balloon Board (page does not exist)">Balloon2</a>, <a href="/wiki/Zaurus" title="Zaurus" class="mw-redirect">Zaurus</a> SL-5x00, <a href="/wiki/HP_Jornada" title="HP Jornada" class="mw-redirect">HP Jornada</a> 7xx, <a href="/wiki/Jornada_560_series" title="Jornada 560 series">Jornada 560 series</a>, Palm Zire 31</td>
</tr>
<tr>
<th>ARM8</th>
<td>ARMv4</td>
<td>ARM810<sup id="cite_ref-11" class="reference"><a href="#cite_note-11" title=""><span>[</span>12<span>]</span></a></sup></td>
<td>5-stage pipeline, static branch prediction, double-bandwidth memory</td>
<td>8 KB unified, MMU</td>
<td>84 MIPS @ 72 MHz<br />
1.16&#160;<a href="/wiki/DMIPS" title="DMIPS" class="mw-redirect">DMIPS</a>/MHz</td>
<td><a href="/wiki/Risc_PC" title="Risc PC">Acorn Risc PC</a> prototype CPU card</td>
</tr>
<tr>
<th rowspan="4">ARM9TDMI</th>
<td rowspan="4">ARMv4T</td>
<td>ARM9TDMI</td>
<td>5-stage pipeline, Thumb</td>
<td>none</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ARM920T</td>
<td>As ARM9TDMI, cache</td>
<td>16 KB/16 KB, MMU</td>
<td>200 MIPS @ 180&#160;MHz</td>
<td><a href="/w/index.php?title=Armadillo_CPU_Boards&amp;action=edit&amp;redlink=1" class="new" title="Armadillo CPU Boards (page does not exist)">Armadillo</a>, <a href="/wiki/GP32" title="GP32">GP32</a>,<a href="/wiki/GP2X" title="GP2X">GP2X</a> (first core), <a href="/wiki/Tapwave_Zodiac" title="Tapwave Zodiac">Tapwave Zodiac</a> (<a href="/wiki/Motorola" title="Motorola">Motorola</a> i. MX1), Hewlet Packard <a href="/wiki/HP-49_series" title="HP-49 series">HP-49/50 Calculators</a>, <a href="/wiki/Sun_SPOT" title="Sun SPOT">Sun SPOT</a>, [Cirrus Logic EP9302, EP9307, EP9312, EP9315], <a href="/wiki/Samsung" title="Samsung" class="mw-redirect">Samsung</a> s3c2442 (<a href="/wiki/HTC_TyTN" title="HTC TyTN">HTC TyTN</a>, <a href="/wiki/First_International_Computer" title="First International Computer">FIC</a> <a href="/wiki/Neo_FreeRunner" title="Neo FreeRunner">Neo FreeRunner</a><sup id="cite_ref-12" class="reference"><a href="#cite_note-12" title=""><span>[</span>13<span>]</span></a></sup>)</td>
</tr>
<tr>
<td>ARM922T</td>
<td>As ARM9TDMI, caches</td>
<td>8 KB/8 KB, MMU</td>
<td></td>
<td><a href="/wiki/NXP_Semiconductors" title="NXP Semiconductors">NXP Semiconductors</a> <a href="http://www.standardics.nxp.com/products/lh7a/" class="external text" title="http://www.standardics.nxp.com/products/lh7a/" rel="nofollow">LH7A40x</a></td>
</tr>
<tr>
<td>ARM940T</td>
<td>As ARM9TDMI, caches</td>
<td>4 KB/4 KB, MPU</td>
<td></td>
<td><a href="/wiki/GP2X" title="GP2X">GP2X</a> (second core), Meizu <a href="/wiki/M6_Mini_Player" title="M6 Mini Player" class="mw-redirect">M6 Mini Player</a><sup id="cite_ref-13" class="reference"><a href="#cite_note-13" title=""><span>[</span>14<span>]</span></a></sup><sup id="cite_ref-14" class="reference"><a href="#cite_note-14" title=""><span>[</span>15<span>]</span></a></sup></td>
</tr>
<tr>
<th rowspan="5"><a href="/wiki/ARM9E" title="ARM9E">ARM9E</a></th>
<td rowspan="3">ARMv5TE</td>
<td>ARM946E-S</td>
<td>Thumb, Enhanced DSP instructions, caches</td>
<td>variable, tightly coupled memories, MPU</td>
<td></td>
<td><a href="/wiki/Nintendo_DS" title="Nintendo DS">Nintendo DS</a>, <a href="/wiki/Nokia" title="Nokia">Nokia</a> <a href="/wiki/N-Gage" title="N-Gage">N-Gage</a>, Conexant 802.11 chips</td>
</tr>
<tr>
<td>ARM966E-S</td>
<td>Thumb, Enhanced DSP instructions</td>
<td>no cache, TCMs</td>
<td></td>
<td><a href="/wiki/ST_Microelectronics" title="ST Microelectronics" class="mw-redirect">ST Micro</a> STR91xF, includes Ethernet <a href="http://mcu.st.com/mcu/modules.php?name=mcu&amp;file=devicedocs&amp;DEV=STR912FW44&amp;FAM=101" class="external autonumber" title="http://mcu.st.com/mcu/modules.php?name=mcu&amp;file=devicedocs&amp;DEV=STR912FW44&amp;FAM=101" rel="nofollow">[1]</a></td>
</tr>
<tr>
<td>ARM968E-S</td>
<td>As ARM966E-S</td>
<td>no cache, TCMs</td>
<td></td>
<td><a href="/wiki/NXP_Semiconductors" title="NXP Semiconductors">NXP Semiconductors</a> <a href="http://www.standardics.nxp.com/products/lpc2000/lpc29xx/" class="external text" title="http://www.standardics.nxp.com/products/lpc2000/lpc29xx/" rel="nofollow">LPC2900</a></td>
</tr>
<tr>
<td>ARMv5TEJ</td>
<td>ARM926EJ-S</td>
<td>Thumb, Jazelle DBX, Enhanced DSP instructions</td>
<td>variable, TCMs, MMU</td>
<td>220 MIPS @ 200&#160;MHz,</td>
<td>Mobile phones: <a href="/wiki/Sony_Ericsson" title="Sony Ericsson">Sony Ericsson</a> (K, W series); <a href="/wiki/Siemens_AG" title="Siemens AG" class="mw-redirect">Siemens</a> and <a href="/wiki/Benq" title="Benq" class="mw-redirect">Benq</a> (x65 series and newer); Texas Instruments <a href="/wiki/OMAP" title="OMAP" class="mw-redirect">OMAP1710</a>, <a href="/wiki/OMAP" title="OMAP" class="mw-redirect">OMAP1610</a>, <a href="/wiki/OMAP" title="OMAP" class="mw-redirect">OMAP1611</a>, <a href="/wiki/OMAP" title="OMAP" class="mw-redirect">OMAP1612</a>, <a href="/wiki/OMAP" title="OMAP" class="mw-redirect">OMAP-L137</a>; <a href="/wiki/Qualcomm" title="Qualcomm">Qualcomm</a> MSM6100, MSM6125, MSM6225, MSM6245, MSM6250, MSM6255A, MSM6260, MSM6275, MSM6280, MSM6300, MSM6500, MSM6800; <a href="/wiki/Freescale" title="Freescale" class="mw-redirect">Freescale</a> <a href="/wiki/I.MX21" title="I.MX21">i.MX21</a>, i.MX27, <a href="/wiki/Atmel" title="Atmel">Atmel</a> <a href="/wiki/AT91SAM" title="AT91SAM">AT91SAM</a>9, <a href="/wiki/NXP_Semiconductors" title="NXP Semiconductors">NXP Semiconductors</a> <a href="http://www.standardics.nxp.com/products/lpc3000/" class="external text" title="http://www.standardics.nxp.com/products/lpc3000/" rel="nofollow">LPC3000</a>, GPH Wiz, <a href="/wiki/Marvell_Technology_Group" title="Marvell Technology Group">Marvell</a> <a href="/w/index.php?title=Feroceon&amp;action=edit&amp;redlink=1" class="new" title="Feroceon (page does not exist)">Feroceon</a>, NEC C10046F5-211-PN2-A SoC - undocumented core in the <a href="/wiki/Hollywood_(graphics_chip)" title="Hollywood (graphics chip)">ATi Hollywood</a> graphics chip used in the Wii,<sup id="cite_ref-15" class="reference"><a href="#cite_note-15" title=""><span>[</span>16<span>]</span></a></sup> <a href="/wiki/Samsung" title="Samsung" class="mw-redirect">Samsung</a> S3C2412 used in <a href="/wiki/Squeezebox_(network_music_player)#Squeezebox_Duet_.28January_2008.29" title="Squeezebox (network music player)">Squeezebox Duet</a>'s Controller. <a href="/wiki/NeoMagic" title="NeoMagic">NeoMagic</a> MiMagic Family MM6, MM6+, MM8, MTV;</td>
</tr>
<tr>
<td>ARMv5TE</td>
<td>ARM996HS</td>
<td>Clockless processor, as ARM966E-S</td>
<td>no caches, TCMs, MPU</td>
<td></td>
<td></td>
</tr>
<tr>
<th rowspan="3">ARM10E</th>
<td rowspan="2">ARMv5TE</td>
<td>ARM1020E</td>
<td>6-stage pipeline, Thumb, Enhanced DSP instructions, (VFP)</td>
<td>32 KB/32 KB, MMU</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ARM1022E</td>
<td>As ARM1020E</td>
<td>16 KB/16 KB, MMU</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ARMv5TEJ</td>
<td>ARM1026EJ-S</td>
<td>Thumb, Jazelle DBX, Enhanced DSP instructions, (VFP)</td>
<td>variable, MMU or MPU</td>
<td></td>
<td>Western Digital <a href="/wiki/MyBook" title="MyBook" class="mw-redirect">MyBook</a> II World Edition</td>
</tr>
<tr>
<th rowspan="18"><a href="/wiki/XScale" title="XScale">XScale</a></th>
<td rowspan="18">ARMv5TE</td>
<td>80200/IOP310/IOP315</td>
<td>I/O Processor, Thumb, Enhanced DSP instructions</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80219</td>
<td></td>
<td></td>
<td>400/600&#160;MHz</td>
<td><a href="/w/index.php?title=Thecus&amp;action=edit&amp;redlink=1" class="new" title="Thecus (page does not exist)">Thecus</a> N2100</td>
</tr>
<tr>
<td>IOP321</td>
<td></td>
<td></td>
<td>600 <a href="/wiki/BogoMips" title="BogoMips">BogoMips</a> @ 600&#160;MHz</td>
<td><a href="/wiki/Iyonix" title="Iyonix" class="mw-redirect">Iyonix</a></td>
</tr>
<tr>
<td>IOP33x</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IOP34x</td>
<td>1-2 core, RAID Acceleration</td>
<td>32K/32K L1, 512K L2, MMU</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PXA210/PXA250</td>
<td>Applications processor, 7-stage pipeline</td>
<td></td>
<td>PXA210: 133 and 200&#160;MHz, PXA250: 200, 300, and 400&#160;MHz</td>
<td><a href="/wiki/Zaurus" title="Zaurus" class="mw-redirect">Zaurus</a> SL-5600, <a href="/wiki/IPAQ" title="IPAQ">iPAQ</a> H3900, <a href="/wiki/Sony" title="Sony">Sony</a> <a href="/wiki/CLI%C3%89" title="CLIÉ">CLIÉ</a> NX60, NX70V, NZ90</td>
</tr>
<tr>
<td>PXA255</td>
<td></td>
<td>32KB/32KB, MMU</td>
<td>400 <a href="/wiki/BogoMips" title="BogoMips">BogoMips</a> @ 400&#160;MHz</td>
<td><a href="/wiki/Gumstix" title="Gumstix">Gumstix basix &amp; connex</a>, <a href="/wiki/Palm_Tungsten" title="Palm Tungsten" class="mw-redirect">Palm Tungsten</a> E2,<a href="/w/index.php?title=Mentor_Ranger_%26_Stryder&amp;action=edit&amp;redlink=1" class="new" title="Mentor Ranger &amp; Stryder (page does not exist)">Mentor Ranger &amp; Stryder</a>, iRex <a href="/wiki/ILiad" title="ILiad">ILiad</a></td>
</tr>
<tr>
<td>PXA263</td>
<td></td>
<td></td>
<td>200,&#160;300&#160;and&#160;400&#160;MHz</td>
<td><a href="/wiki/Sony" title="Sony">Sony</a> <a href="/wiki/CLI%C3%89" title="CLIÉ">CLIÉ</a> NX73V, NX80V</td>
</tr>
<tr>
<td>PXA26x</td>
<td></td>
<td></td>
<td>default 400&#160;MHz, up to 624&#160;MHz</td>
<td><a href="/wiki/Palm_Tungsten#Tungsten_T3" title="Palm Tungsten" class="mw-redirect">Palm Tungsten T3</a></td>
</tr>
<tr>
<td>PXA27x</td>
<td>Applications processor</td>
<td>32 <a href="/w/index.php?title=Kilobit_or_kilobyte%3F&amp;action=edit&amp;redlink=1" class="new" title="Kilobit or kilobyte? (page does not exist)">Kb</a>/32 Kb, MMU</td>
<td>800 MIPS @ 624&#160;MHz</td>
<td><a href="/wiki/Gumstix" title="Gumstix">Gumstix verdex</a>, <a href="/wiki/High_Tech_Computer_Corporation" title="High Tech Computer Corporation" class="mw-redirect">HTC</a> Universal, <a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">HP</a> hx4700, <a href="/wiki/Zaurus" title="Zaurus" class="mw-redirect">Zaurus</a> SL-C1000, 3000, 3100, 3200, <a href="/wiki/Dell_Axim" title="Dell Axim">Dell Axim</a> x30, x50, and x51 series, Motorola Q, <a href="/w/index.php?title=Balloon_Board&amp;action=edit&amp;redlink=1" class="new" title="Balloon Board (page does not exist)">Balloon3</a>, <a href="/wiki/Greenphone" title="Greenphone">Trolltech Greenphone</a>, <a href="/wiki/Palm_TX" title="Palm TX" class="mw-redirect">Palm TX</a>, Motorola Ezx Platform A728, A780, A910, A1200, E680, E680i, E680g, E690, E895, Rokr E2, Rokr E6, Fujitsu Siemens LOOX N560, Toshiba Portégé G500, Trēo 650-755p, <a href="/wiki/Zipit_Wireless_Messenger" title="Zipit Wireless Messenger" class="mw-redirect">Zipit Z2</a></td>
</tr>
<tr>
<td>PXA800(E)F</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Monahans</td>
<td></td>
<td>32KB/32KB L1, TCM, MMU</td>
<td>1000 MIPS @ 1.25&#160;GHz</td>
<td></td>
</tr>
<tr>
<td>PXA900</td>
<td></td>
<td></td>
<td></td>
<td>Blackberry 8700, Blackberry Pearl (8100)</td>
</tr>
<tr>
<td>IXC1100</td>
<td>Control Plane Processor</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IXP2400/IXP2800</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IXP2850</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IXP2325/IXP2350</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IXP42x</td>
<td></td>
<td></td>
<td></td>
<td><a href="/wiki/NSLU2" title="NSLU2">NSLU2</a> IXP460/IXP465</td>
</tr>
<tr>
<th rowspan="4">ARM11</th>
<td>ARMv6</td>
<td>ARM1136J(F)-S<sup id="cite_ref-16" class="reference"><a href="#cite_note-16" title=""><span>[</span>17<span>]</span></a></sup></td>
<td>8-stage pipeline, <a href="/wiki/SIMD" title="SIMD">SIMD</a>, Thumb, Jazelle DBX, (VFP)</td>
<td>variable, MMU</td>
<td>740 @ 532-665&#160;MHz (i.MX31 SoC), 400-528&#160;MHz</td>
<td>Texas Instruments <a href="/wiki/OMAP" title="OMAP" class="mw-redirect">OMAP2420</a> (<a href="/wiki/Nokia_E90" title="Nokia E90" class="mw-redirect">Nokia E90</a>, <a href="/wiki/Nokia_N93" title="Nokia N93">Nokia N93</a>, <a href="/wiki/Nokia_N95" title="Nokia N95">Nokia N95</a>, <a href="/wiki/Nokia_N82" title="Nokia N82">Nokia N82</a>), <a href="/wiki/Zune" title="Zune">Zune</a>, <a href="/w/index.php?title=BUGbase&amp;action=edit&amp;redlink=1" class="new" title="BUGbase (page does not exist)">BUGbase</a>, <a href="/wiki/Nokia_N800" title="Nokia N800">Nokia N800</a>, <a href="/wiki/Nokia_N810" title="Nokia N810">Nokia N810</a>, <a href="/wiki/Qualcomm" title="Qualcomm">Qualcomm</a> MSM7200 (with integrated ARM926EJ-S Coprocessor@274MHz, used in <a href="/w/index.php?title=Eten_Glofiish&amp;action=edit&amp;redlink=1" class="new" title="Eten Glofiish (page does not exist)">Eten Glofiish</a>, <a href="/wiki/HTC_TyTN_II" title="HTC TyTN II">HTC TyTN II</a>, <a href="/w/index.php?title=HTC_Nike&amp;action=edit&amp;redlink=1" class="new" title="HTC Nike (page does not exist)">HTC Nike</a>), Freescale <a href="/wiki/I.MX31" title="I.MX31">i.MX31</a> (used in the original Zune 30gb and Toshiba Gigabeat S), Freescale MXC300-30 (<a href="/wiki/Nokia_E63" title="Nokia E63">Nokia E63</a>, <a href="/wiki/Nokia_E71" title="Nokia E71">Nokia E71</a>, <a href="/wiki/Nokia_5800" title="Nokia 5800" class="mw-redirect">Nokia 5800</a>, <a href="/wiki/Nokia_E51" title="Nokia E51">Nokia E51</a>, <a href="/wiki/Nokia_E75" title="Nokia E75">Nokia E75</a>, <a href="/wiki/Nokia_N97" title="Nokia N97">Nokia N97</a>), Qualcomm MSM7201A as seen in the <a href="/wiki/HTC_Dream" title="HTC Dream">HTC Dream</a>.</td>
</tr>
<tr>
<td>ARMv6T2</td>
<td>ARM1156T2(F)-S</td>
<td>9-stage pipeline, <a href="/wiki/SIMD" title="SIMD">SIMD</a>, Thumb-2, (VFP)</td>
<td>variable, MPU</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ARMv6KZ</td>
<td>ARM1176JZ(F)-S</td>
<td>As ARM1136EJ(F)-S</td>
<td>variable, MMU+TrustZone</td>
<td></td>
<td><a href="/wiki/IPhone" title="IPhone">Apple iPhone</a>, <a href="/wiki/IPod_touch" title="IPod touch" class="mw-redirect">Apple iPod touch</a>, <a href="/wiki/Conexant" title="Conexant">Conexant CX2427X</a>, <a href="/wiki/Motorola_RIZR_Z8" title="Motorola RIZR Z8">Motorola RIZR Z8</a>, <a href="/wiki/Motorola_Motorizr_Z10" title="Motorola Motorizr Z10" class="mw-redirect">Motorola RIZR Z10</a>, <a href="/w/index.php?title=NVIDIA_GoForce_6100&amp;action=edit&amp;redlink=1" class="new" title="NVIDIA GoForce 6100 (page does not exist)">NVIDIA GoForce 6100</a><sup id="cite_ref-17" class="reference"><a href="#cite_note-17" title=""><span>[</span>18<span>]</span></a></sup></td>
</tr>
<tr>
<td>ARMv6K</td>
<td>ARM11 MPCore</td>
<td>As ARM1136EJ(F)-S, 1-4 core SMP</td>
<td>variable, MMU</td>
<td></td>
<td><a href="/wiki/Nvidia_APX_2500" title="Nvidia APX 2500" class="mw-redirect">Nvidia APX 2500</a></td>
</tr>
<tr>
<th rowspan="6">Cortex</th>
<td rowspan="3">ARMv7-A</td>
<td>Cortex-A8</td>
<td>Application profile, VFP, NEON, Jazelle RCT, Thumb-2, 13-stage superscalar pipeline</td>
<td>variable (L1+L2), MMU+TrustZone</td>
<td>up to 2000 (2.0 DMIPS/MHz in speed from 600&#160;MHz to greater than 1&#160;GHz)</td>
<td>Texas Instruments <a href="/wiki/OMAP" title="OMAP" class="mw-redirect">OMAP3xxx series</a>, <a href="/wiki/SBM" title="SBM">SBM7000</a>, Oregon State University <a href="/w/index.php?title=OSWALD&amp;action=edit&amp;redlink=1" class="new" title="OSWALD (page does not exist)">OSWALD</a>, <a href="/wiki/Gumstix" title="Gumstix">Gumstix Overo Earth</a>, <a href="/wiki/Pandora_(console)" title="Pandora (console)">Pandora</a>, <a href="/wiki/Archos_5" title="Archos 5" class="mw-redirect">Archos 5</a>, <a href="/wiki/Freescale_Semiconductor" title="Freescale Semiconductor">FreeScale</a> i.MX51-<a href="/wiki/System-on-a-chip" title="System-on-a-chip">SOC</a>, <a href="/wiki/BeagleBoard" title="BeagleBoard" class="mw-redirect">BeagleBoard</a>, <a href="/wiki/Palm_Pre" title="Palm Pre">Palm Pre</a></td>
</tr>
<tr>
<td>Cortex-A9</td>
<td>Application profile, (VFP), (NEON), Jazelle RCT and DBX, Thumb-2, Out-of-order speculative issue superscalar</td>
<td>MMU+TrustZone</td>
<td>2.0 DMIPS/MHz</td>
<td></td>
</tr>
<tr>
<td><a href="/wiki/ARM_Cortex-A9_MPCore" title="ARM Cortex-A9 MPCore">Cortex-A9 MPCore</a></td>
<td>As Cortex-A9, 1-4 core SMP</td>
<td>MMU+TrustZone</td>
<td>2.0 DMIPS/MHz</td>
<td>Texas Instruments <a href="/wiki/OMAP" title="OMAP" class="mw-redirect">OMAP4430</a> (to be released)</td>
</tr>
<tr>
<td>ARMv7-R</td>
<td>Cortex-R4(F)</td>
<td>Embedded profile, Thumb-2, (FPU)</td>
<td>variable cache, MPU optional</td>
<td>600 <a href="/wiki/DMIPS" title="DMIPS" class="mw-redirect">DMIPS</a> @ ~375MHz</td>
<td><a href="/wiki/Broadcom" title="Broadcom">Broadcom</a> is a user, TMS570 from Texas Instruments</td>
</tr>
<tr>
<td>ARMv7-M</td>
<td>Cortex-M3</td>
<td>Microcontroller profile, Thumb-2 only.</td>
<td>no cache, (MPU)</td>
<td>125 DMIPS @ 100&#160;MHz</td>
<td><a href="/wiki/Energy_Micro" title="Energy Micro">Energy Micro</a>'s <a href="/wiki/EFM32" title="EFM32">EFM32</a>, <a href="http://www.luminarymicro.com" class="external text" title="http://www.luminarymicro.com" rel="nofollow">Luminary Micro</a> microcontroller family, <a href="/wiki/ST_Microelectronics" title="ST Microelectronics" class="mw-redirect">ST Microelectronics</a> <a href="http://mcu.st.com" class="external text" title="http://mcu.st.com" rel="nofollow">STM32</a>, <a href="/wiki/NXP_Semiconductors" title="NXP Semiconductors">NXP Semiconductors</a> <a href="http://www.standardics.nxp.com/products/lpc1000/lpc17xx/" class="external text" title="http://www.standardics.nxp.com/products/lpc1000/lpc17xx/" rel="nofollow">LPC1700</a></td>
</tr>
<tr>
<td>ARMv6-M</td>
<td>Cortex-M1</td>
<td>FPGA targeted, Microcontroller profile, Thumb-2 (BL, MRS, MSR, ISB, DSB, and DMB).</td>
<td>None, tightly coupled memory optional.</td>
<td>Up to 136 DMIPS @ 170&#160;MHz<sup id="cite_ref-18" class="reference"><a href="#cite_note-18" title=""><span>[</span>19<span>]</span></a></sup> (0.8 DMIPS/MHz,<sup id="cite_ref-19" class="reference"><a href="#cite_note-19" title=""><span>[</span>20<span>]</span></a></sup> MHz achievable FPGA-dependent)</td>
<td>"Actel ProASIC3 and Actel Fusion PSC devices will sample in Q3 2007"<sup id="cite_ref-20" class="reference"><a href="#cite_note-20" title=""><span>[</span>21<span>]</span></a></sup></td>
</tr>
<tr>
<th>Family</th>
<th>Architecture Version</th>
<th>Core</th>
<th>Feature</th>
<th>Cache (I/D)/<a href="/wiki/Memory_management_unit" title="Memory management unit">MMU</a></th>
<th>Typical <a href="/wiki/Million_instructions_per_second" title="Million instructions per second" class="mw-redirect">MIPS</a> @ MHz</th>
<th>In application</th>
</tr>
</table>
<p><a name="Design_notes" id="Design_notes"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=3" title="Edit section: Design notes">edit</a>]</span> <span class="mw-headline">Design notes</span></h2>
<p>To keep the design clean, simple and fast, it was hardwired without <a href="/wiki/Microcode" title="Microcode">microcode</a>, like the much simpler 8-bit <a href="/wiki/MOS_Technology_6502" title="MOS Technology 6502">6502</a> processor used in prior <a href="/wiki/Acorn_Computers_Ltd" title="Acorn Computers Ltd" class="mw-redirect">Acorn</a> microcomputers.</p>
<p>The ARM architecture includes the following <a href="/wiki/RISC" title="RISC" class="mw-redirect">RISC</a> features:</p>
<ul>
<li>Load/store architecture</li>
<li>No support for misaligned memory accesses (now supported in ARMv6 cores, with some exceptions related to load/store multiple word instructions)</li>
<li>Uniform 16 × 32-bit <a href="/wiki/Register_file" title="Register file">register file</a></li>
<li>Fixed instruction width of 32 bits to ease decoding and <a href="/wiki/Pipelining" title="Pipelining" class="mw-redirect">pipelining</a>, at the cost of decreased <a href="/w/index.php?title=Code_density&amp;action=edit&amp;redlink=1" class="new" title="Code density (page does not exist)">code density</a>. (Later, <a href="#Thumb" title="">"Thumb mode"</a> increased code density.)</li>
<li>Mostly single-cycle execution</li>
</ul>
<p>To compensate for the simpler design, compared with contemporary processors like the <a href="/wiki/Intel_80286" title="Intel 80286">Intel 80286</a> and <a href="/wiki/Motorola_68020" title="Motorola 68020">Motorola 68020</a>, some unique design features were used:</p>
<ul>
<li>Conditional execution of most instructions, reducing branch overhead and compensating for the lack of a <a href="/wiki/Branch_predictor" title="Branch predictor">branch predictor</a></li>
<li>Arithmetic instructions alter <a href="/wiki/Condition_Code_Register" title="Condition Code Register" class="mw-redirect">condition codes</a> only when desired</li>
<li>32-bit <a href="/wiki/Barrel_shifter" title="Barrel shifter">barrel shifter</a> which can be used without performance penalty with most arithmetic instructions and address calculations</li>
<li>Powerful indexed <a href="/wiki/Addressing_mode" title="Addressing mode">addressing modes</a></li>
<li>A <a href="/wiki/Link_register" title="Link register">link register</a> for fast leaf function calls.</li>
<li>Simple, but fast, 2-priority-level <a href="/wiki/Interrupt" title="Interrupt">interrupt</a> subsystem with switched register banks</li>
</ul>
<p>An interesting addition to the ARM design is the use of a 4-bit <i>condition code</i> on the front of every instruction, meaning that execution of every instruction is optionally conditional. Other CPU architectures typically only have condition codes on branch instructions.</p>
<p>This cuts down significantly on the encoding bits available for displacements in memory access instructions, but on the other hand it avoids branch instructions when generating code for small <a href="/wiki/Conditional_(programming)" title="Conditional (programming)"><code>if</code> statements</a>. The standard example of this is the <a href="/wiki/Euclidean_algorithm" title="Euclidean algorithm">Euclidean algorithm</a>:</p>
<p>In the <a href="/wiki/C_(programming_language)" title="C (programming language)">C programming language</a>, the loop is:</p>
<div dir="ltr" style="text-align: left;">
<pre class="source-c">
    <span class="kw1">while</span> <span class="br0">(</span>i != j<span class="br0">)</span>
    <span class="br0">{</span> 
       <span class="kw1">if</span> <span class="br0">(</span>i &gt; j<span class="br0">)</span> 
           i -= j;
       <span class="kw1">else</span> 
           j -= i;
    <span class="br0">}</span>
</pre></div>
<p>In ARM <a href="/wiki/Assembly_language" title="Assembly language">assembly</a>, the loop is:</p>
<div dir="ltr" style="text-align: left;">
<pre class="source-asm">
 
 <span class="kw1">loop</span>    <span class="kw1">CMP</span>    Ri, Rj      <span class="co1">; set condition "NE" if (i != j)</span>
                            <span class="co1">;               "GT" if (i &gt; j), </span>
                            <span class="co1">;            or "LT" if (i &lt; j)           </span>
        SUBGT  Ri, Ri, Rj   <span class="co1">; if "GT", i = i-j;  </span>
        SUBLT  Rj, Rj, Ri   <span class="co1">; if "LT", j = j-i; </span>
        BNE    <span class="kw1">loop</span>         <span class="co1">; if "NE", then loop</span>
</pre></div>
<p>which avoids the branches around the <code>then</code> and <code>else</code> clauses.</p>
<p>Another unique feature of the <a href="/wiki/Instruction_set_matrix" title="Instruction set matrix">instruction set</a> is the ability to fold shifts and rotates into the "data processing" (arithmetic, logical, and register-register move) instructions, so that, for example, the C statement</p>
<dl>
<dd><code>a += (j &lt;&lt; 2);</code></dd>
</dl>
<p>could be rendered as a single word, single cycle instruction on the ARM.</p>
<dl>
<dd><code>ADD Ra, Ra, Rj, LSL #2</code></dd>
</dl>
<p>This results in the typical ARM program being denser than expected with fewer memory accesses; thus the pipeline is used more efficiently. Even though the ARM runs at what many would consider to be low speeds, it nevertheless competes quite well with much more complex CPU designs.</p>
<p>The ARM processor also has some features rarely seen in other RISC architectures, such as <a href="/wiki/Program_counter" title="Program counter">PC</a>-relative addressing (indeed, on the ARM the <a href="/wiki/Program_counter" title="Program counter">PC</a> is one of its 16 registers) and pre- and post-increment addressing modes.</p>
<p>Another item of note is that the ARM has been around for a while, with the instruction set increasing somewhat over time. Some early ARM processors (prior to ARM7TDMI), for example, have no instruction to store a two-byte quantity, thus, strictly speaking, for them it's not possible to generate code that would behave the way one would expect for C objects of type "volatile int16_t"</p>
<p>The ARM7 and earlier designs have a three stage pipeline; the stages being fetch, decode, and execute. Higher performance designs, such as the ARM9, have a five stage pipeline. Additional changes for higher performance include a faster adder, and more extensive branch prediction logic.</p>
<p>The architecture provides a non-intrusive way of extending the instruction set using "coprocessors" which can be addressed using MCR, MRC, MRRC and MCRR commands from software. The coprocessor space is divided logically into 16 coprocessors with numbers from 0 to 15, coprocessor 15 (cp15) being reserved for some typical control functions like managing the caches and <a href="/wiki/Memory_management_unit" title="Memory management unit">MMU</a> operation (on processors that have one).</p>
<p>In ARM-based machines, peripheral devices are usually attached to the processor by mapping their physical registers into ARM memory space or into the coprocessor space or connecting to another device (a bus) which in turn attaches to the processor. Coprocessor accesses have lower latency so some peripherals (for example <a href="/wiki/XScale" title="XScale">XScale</a> interrupt controller) are designed to be accessible in both ways (through memory and through coprocessors).</p>
<p><a name="Thumb" id="Thumb"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=4" title="Edit section: Thumb">edit</a>]</span> <span class="mw-headline">Thumb</span></h3>
<p>To improve compiled code-density, processors from the ARM7TDMI on have featured the <b>Thumb</b> mode. When in this mode, the processor executes 16-bit instructions. Most of these 16-bit-wide Thumb instructions are directly mapped to normal ARM instructions. The space-saving comes from making some of the instruction operands implicit and limiting the number of possibilities compared to the full ARM mode instruction.</p>
<p>In Thumb, the smaller opcodes have less functionality. For example, only branches can be conditional, and many opcodes are restricted to accessing only half of all of the CPU's general purpose registers. The shorter opcodes give improved code density overall, even though some operations require extra instructions. In situations where the memory port or bus width is constrained to less than 32 bits, the shorter Thumb opcodes allow increased performance compared with 32-bit ARM code, as less program code may need to be loaded into the processor over the constrained memory bandwidth.</p>
<p>Embedded hardware, such as the <a href="/wiki/Game_Boy_Advance" title="Game Boy Advance">Game Boy Advance</a>, typically have a small amount of RAM accessible with a full 32-bit datapath; the majority is accessed via a 16 bit or narrower secondary datapath. In this situation, it usually makes sense to compile Thumb code and hand-optimise a few of the most CPU-intensive sections using full 32-bit ARM instructions, placing these wider instructions into the 32-bit bus accessible memory.</p>
<p>The first processor with a Thumb instruction decoder was the ARM7TDMI. All ARM9 and later families, including <a href="/wiki/Intel_XScale" title="Intel XScale" class="mw-redirect">XScale</a>, have included a Thumb instruction decoder.</p>
<p><a name="DSP_Enhancement_Instructions" id="DSP_Enhancement_Instructions"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=5" title="Edit section: DSP Enhancement Instructions">edit</a>]</span> <span class="mw-headline">DSP Enhancement Instructions</span></h3>
<p>To improve the ARM architecture for <a href="/wiki/Digital_signal_processing" title="Digital signal processing">digital signal processing</a> and multimedia applications, a few new instructions were added to the set.<sup id="cite_ref-21" class="reference"><a href="#cite_note-21" title=""><span>[</span>22<span>]</span></a></sup> These are signified by an "E" in the name of the ARMv5TE and ARMv5TEJ architectures. E-variants also imply T,D,M and I.</p>
<p>The new instructions are common in <a href="/wiki/Digital_signal_processor" title="Digital signal processor">digital signal processor</a> architectures. They are variations on signed multiply-accumulate, saturated add and subtract, and count leading zeros.</p>
<p><a name="Jazelle" id="Jazelle"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=6" title="Edit section: Jazelle">edit</a>]</span> <span class="mw-headline">Jazelle</span></h3>
<div class="rellink noprint relarticle mainarticle">Main article: <a href="/wiki/Jazelle" title="Jazelle">Jazelle</a></div>
<p>Jazelle is a technique that allows Java Bytecode to be executed directly in the ARM architecture as a third execution state alongside the existing ARM and Thumb-mod</p>
<p><a name="Thumb-2" id="Thumb-2"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=7" title="Edit section: Thumb-2">edit</a>]</span> <span class="mw-headline">Thumb-2</span></h3>
<p><b>Thumb-2</b> technology made its debut in the <b>ARM1156 core</b>, announced in 2003. Thumb-2 extends the limited 16-bit instruction set of Thumb with additional 32-bit instructions to give the instruction set more breadth. The resulting stated aim for Thumb-2 is to achieve code density similar to Thumb with performance similar to the ARM instruction set on 32-bit memory.</p>
<p>Thumb-2 also extends both the ARM and Thumb instruction set with yet more instructions, including bit-field manipulation, table branches, and conditional execution.</p>
<p>All ARMv7 chips support the Thumb-2 instruction set. Some chips, such as the Cortex-M3, support only the Thumb-2 instruction set. Other chips in the Cortex and ARM11 series support both "ARM instruction set mode" and "Thumb-2 instruction set mode".<sup id="cite_ref-22" class="reference"><a href="#cite_note-22" title=""><span>[</span>23<span>]</span></a></sup><sup id="cite_ref-23" class="reference"><a href="#cite_note-23" title=""><span>[</span>24<span>]</span></a></sup><sup id="cite_ref-24" class="reference"><a href="#cite_note-24" title=""><span>[</span>25<span>]</span></a></sup></p>
<p><a name="Thumb_Execution_Environment_.28ThumbEE.29" id="Thumb_Execution_Environment_.28ThumbEE.29"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=8" title="Edit section: Thumb Execution Environment (ThumbEE)">edit</a>]</span> <span class="mw-headline">Thumb Execution Environment (ThumbEE)</span></h3>
<p><b>ThumbEE</b>, also known as <b>Thumb-2EE</b>, and marketed as <a href="http://www.arm.com/products/solutions/JazelleRCT.html" class="external text" title="http://www.arm.com/products/solutions/JazelleRCT.html" rel="nofollow">Jazelle RCT</a> (Runtime Compilation Target), was announced in 2005, first appearing in the <b>Cortex-A8</b> processor. ThumbEE provides a small extension to the Thumb-2 extended Thumb instruction set, making the instruction set particularly suited to code generated at runtime (e.g. by <a href="/wiki/Just-in-time_compilation" title="Just-in-time compilation">JIT compilation</a>) in managed <b>Execution Environments</b>. ThumbEE is a target for languages such as <a href="/wiki/Limbo_programming_language" title="Limbo programming language" class="mw-redirect">Limbo</a>, <a href="/wiki/Java_(programming_language)" title="Java (programming language)">Java</a>, <a href="/wiki/C_Sharp_(programming_language)" title="C Sharp (programming language)">C#</a>, <a href="/wiki/Perl" title="Perl">Perl</a> and <a href="/wiki/Python_(programming_language)" title="Python (programming language)">Python</a>, and allows <a href="/wiki/JIT_compiler" title="JIT compiler" class="mw-redirect">JIT compilers</a> to output smaller compiled code without impacting performance.</p>
<p>New features provided by ThumbEE include automatic null pointer checks on every load and store instruction, an instruction to perform an array bounds check. Access to registers r8-r15 (where the Jazelle/DBX Java VM state is held) and the ability to branch to handlers—small sections of frequently called code—commonly used to implement a feature of a high level language, such as allocating memory for a new object.</p>
<p><a name="Advanced_SIMD_.28NEON.29" id="Advanced_SIMD_.28NEON.29"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=9" title="Edit section: Advanced SIMD (NEON)">edit</a>]</span> <span class="mw-headline">Advanced SIMD (NEON)</span></h3>
<p>The <b>Advanced SIMD</b> extension, marketed as <b>NEON</b> technology, is a combined 64 and 128 bit <a href="/wiki/SIMD" title="SIMD">SIMD</a> (Single Instruction Multiple Data) instruction set that provides standardized acceleration for media and signal processing applications. NEON can execute MP3 audio decoding on CPUs running at 10 MHz and can run the <a href="/wiki/GSM" title="GSM">GSM</a> AMR (Adaptive Multi-Rate) speech <a href="/wiki/Codec" title="Codec">codec</a> at no more than 13 MHz. It features a comprehensive instruction set, separate register files and independent execution hardware. NEON supports 8-, 16-, 32- and 64-bit integer and single precision floating-point data and operates in <a href="/wiki/SIMD" title="SIMD">SIMD</a> operations for handling audio/video processing as well as graphics and gaming processing. In NEON, the SIMD supports up to 16 operations at the same time.</p>
<p><a name="VFP" id="VFP"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=10" title="Edit section: VFP">edit</a>]</span> <span class="mw-headline">VFP</span></h3>
<p><b>VFP</b> technology is a coprocessor extension to the ARM architecture. It provides low-cost single-precision and double-precision floating-point computation fully compliant with the <i><a href="/wiki/IEEE_754" title="IEEE 754" class="mw-redirect">ANSI/IEEE Std 754-1985 Standard for Binary Floating-Point Arithmetic</a></i>. VFP provides floating-point computation suitable for a wide spectrum of applications such as PDAs, smartphones, voice compression and decompression, three-dimensional graphics and digital audio, printers, set-top boxes, and automotive applications. The VFP architecture also supports execution of short vector instructions allowing <a href="/wiki/SIMD" title="SIMD">SIMD</a> (Single Instruction Multiple Data) parallelism. This is useful in graphics and signal-processing applications by reducing code size and increasing throughput.</p>
<p>Other floating-point and/or SIMD coprocessors found in ARM-based processors include <a href="/w/index.php?title=Floating_Point_Accelerator&amp;action=edit&amp;redlink=1" class="new" title="Floating Point Accelerator (page does not exist)">FPA</a>, FPE, <a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">iwMMXt</a>. They provide some of the same functionality as VFP but are not <a href="/wiki/Opcode" title="Opcode">opcode</a>-compatible with it.</p>
<p><a name="Security_Extensions_.28TrustZone.29" id="Security_Extensions_.28TrustZone.29"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=11" title="Edit section: Security Extensions (TrustZone)">edit</a>]</span> <span class="mw-headline">Security Extensions (TrustZone)</span></h3>
<p>The <b>Security Extensions</b>, marketed as <b>TrustZone</b> Technology, is found in ARMv6KZ and later application profile architectures. It provides a low cost alternative to adding an additional dedicated security core to a <a href="/wiki/System-on-a-chip" title="System-on-a-chip">SoC</a>, by providing two virtual processors backed by hardware based access control. This enables the application core to switch between two states, referred to as worlds (to reduce confusion with other names for capability domains), in a manner such that information can be prevented from leaking from the more trusted world to the less trusted world. This world switch is generally orthogonal to all other capabilities of the processor and so each world can operate independently of the other while using the same core. Memory and peripherals are then made aware of the operating world of the core and may use this to provide access control to secrets and code on the device. A typical application of TrustZone Technology is to run a rich operating system in the less trusted world, and smaller security-specialized code in the more trusted world (known as TrustZone Software, a TrustZone optimized version of the Trusted Foundations(TM) Software developed by <a href="http://www.trusted-logic.com" class="external text" title="http://www.trusted-logic.com" rel="nofollow">Trusted Logic</a>).</p>
<p>In practice, since the specific implementation details of <b>TrustZone</b> are proprietary and have not been publicly disclosed for review, it is unclear what level of assurance is provided for a given threat model.</p>
<p><a name="ARM_licensees" id="ARM_licensees"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=12" title="Edit section: ARM licensees">edit</a>]</span> <span class="mw-headline">ARM licensees</span></h2>
<p>ARM Ltd does not manufacture and sell CPU devices based on their own designs, but rather, licenses the processor architecture to interested parties. ARM offers a variety of licensing terms, varying in cost and deliverables. To all licensees, ARM provides an integratable hardware description of the ARM core, as well as complete software development toolset (<a href="/wiki/Compiler" title="Compiler">compiler</a>, <a href="/wiki/Debugger" title="Debugger">debugger</a>, <a href="/wiki/SDK" title="SDK">SDK</a>), and the right to sell manufactured <a href="/wiki/Silicon" title="Silicon">silicon</a> containing the ARM CPU. Fabless licensees, who wish to integrate an ARM core into their own chip design, are usually only interested in acquiring a ready-to-manufacture verified <a href="/wiki/IP_core" title="IP core" class="mw-redirect">IP core</a>. For these customers, ARM delivers a gate netlist description of the chosen ARM core, along with an abstracted simulation model and test programs to aid design integration and verification. More ambitious customers, including integrated device manufacturers (IDM) and foundry operators, choose to acquire the processor IP in synthesizable RTL (<a href="/wiki/Verilog" title="Verilog">Verilog</a>) form. With the synthesizable RTL, the customer has the ability to perform architectural level optimizations and extensions. This allows the designer to achieve exotic design goals not otherwise possible with an unmodified netlist (high clock speed, very low power consumption, instruction set extensions, etc.). While ARM does not grant the licensee the right to resell the ARM architecture itself, licensees may freely sell manufactured product (chip devices, evaluation boards, complete systems, etc.). <a href="/wiki/Merchant" title="Merchant">Merchant</a> <a href="/wiki/Semiconductor_fabrication_plant" title="Semiconductor fabrication plant">foundries</a> can be a special case; not only are they allowed to sell finished silicon containing ARM cores, they generally hold the right to remanufacture ARM cores for other customers.</p>
<p>Like most IP vendors, ARM prices its IP based on perceived value. In architectural terms, the lower performance ARM cores command a lower license cost than the higher performance cores. In terms of silicon implementation, a synthesizable core is more expensive than a hard macro (blackbox) core. Complicating price matters, a merchant foundry who holds an ARM license (such as Samsung and Fujitsu) can offer reduced licensing costs to its fab customers. In exchange for acquiring the ARM core through the foundry's in-house design services, the customer can reduce or eliminate payment of ARM's upfront license fee. Compared to dedicated semiconductor foundries (such as <a href="/wiki/TSMC" title="TSMC">TSMC</a> and <a href="/wiki/United_Microelectronics_Corporation" title="United Microelectronics Corporation">UMC</a>) without in-house design services, Fujitsu/Samsung charge 2 to 3 times more per manufactured wafer. For low to mid volume applications, a design service foundry offers lower overall pricing (through subsidization of the license fee). For high volume mass produced parts, the long term cost reduction achievable through lower wafer pricing reduces the impact of ARM's NRE (Non-Recurring Engineering) costs, making the dedicated foundry a better choice.</p>
<p>Many semiconductor or IC design firms hold ARM licenses; <a href="/wiki/Analog_Devices" title="Analog Devices">Analog Devices</a>, <a href="/wiki/Atmel" title="Atmel">Atmel</a>, <a href="/wiki/Broadcom" title="Broadcom">Broadcom</a>, <a href="/wiki/Cirrus_Logic" title="Cirrus Logic">Cirrus Logic</a>, <a href="/wiki/Energy_Micro" title="Energy Micro">Energy Micro</a>, <a href="/w/index.php?title=Faraday_technology&amp;action=edit&amp;redlink=1" class="new" title="Faraday technology (page does not exist)">Faraday technology</a>, <a href="/wiki/Freescale" title="Freescale" class="mw-redirect">Freescale</a>, <a href="/wiki/Fujitsu" title="Fujitsu">Fujitsu</a>, <a href="/wiki/Intel" title="Intel" class="mw-redirect">Intel</a> (through its settlement with <a href="/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">Digital Equipment Corporation</a>), <a href="/wiki/International_Business_Machines" title="International Business Machines" class="mw-redirect">IBM</a>, <a href="/wiki/Infineon_Technologies" title="Infineon Technologies">Infineon Technologies</a>, <a href="/wiki/Nintendo" title="Nintendo">Nintendo</a>, <a href="/wiki/NXP_Semiconductors" title="NXP Semiconductors">NXP Semiconductors</a>, <a href="/wiki/Oki_Electric_Industry" title="Oki Electric Industry">OKI</a>, <a href="/wiki/Qualcomm" title="Qualcomm">Qualcomm</a>, <a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung</a>, <a href="/wiki/Sharp_Corporation" title="Sharp Corporation">Sharp</a>, <a href="/wiki/STMicroelectronics" title="STMicroelectronics">STMicroelectronics</a>, <a href="/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a> and <a href="/wiki/VLSI_Technology" title="VLSI Technology">VLSI</a> are some of the many companies who have licensed the ARM in one form or another. Although ARM's license terms are covered by <a href="/wiki/Non-disclosure_agreement" title="Non-disclosure agreement">NDA</a>, within the IP industry, ARM is widely known to be among the most expensive CPU cores. A single customer product containing a basic ARM core can incur a one-time license fee in excess of (USD) $200,000. Where significant quantity and architectural modification are involved, the license fee can exceed $10M.<sup class="noprint Template-Fact"><span title="This claim needs references to reliable sources&#160;since July 2007" style="white-space: nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed">citation needed</a></i>]</span></sup></p>
<p>ARM believes that its base of 200+ semiconductor licensees gives it a chance to succeed in the ongoing controversies regarding the use of ARM or Intel architectures in mobile computers.</p>
<p><a name="Approximate_licensing_costs" id="Approximate_licensing_costs"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=13" title="Edit section: Approximate licensing costs">edit</a>]</span> <span class="mw-headline">Approximate licensing costs</span></h3>
<p>ARM's 2006 annual report and accounts state that royalties totalling 88.7 million GBP (164.1 million USD) were the result of licensees shipping 2.45 billion units.<sup id="cite_ref-25" class="reference"><a href="#cite_note-25" title=""><span>[</span>26<span>]</span></a></sup> This is equivalent to 0.036 GBP (0.067 USD) per unit shipped. However, this is averaged across all cores, including expensive new cores and inexpensive older cores.</p>
<p>In the same year ARM's licensing revenues for processor cores were 65.2 million GBP ($119.5 million),<sup id="cite_ref-26" class="reference"><a href="#cite_note-26" title=""><span>[</span>27<span>]</span></a></sup> in a year when 65 processor licenses were signed,<sup id="cite_ref-27" class="reference"><a href="#cite_note-27" title=""><span>[</span>28<span>]</span></a></sup> an average of 1 million GBP (1.84 million USD) per license. Again, this is averaged across both new and old cores.</p>
<p>Given that ARM's 2006 income from processor cores was approximately 60% from royalties and 40% from licenses, ARM makes the equivalent of 0.06 GBP (0.11 USD) per unit shipped including both royalties and licenses. However, as one-off licenses are typically bought for new technologies, unit sales (and hence royalties) are dominated by more established products. Hence, these figures above do not reflect the true costs of any single ARM product.</p>
<p><a name="References" id="References"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=14" title="Edit section: References">edit</a>]</span> <span class="mw-headline">References</span></h2>
<div class="references-small references-column-count references-column-count-2" style="-moz-column-count:2; column-count:2;">
<ol class="references">
<li id="cite_note-Krazit-0"><b><a href="#cite_ref-Krazit_0-0" title="">^</a></b> <a href="http://news.cnet.com/ARMed-for-the-living-room/2100-1006_3-6056729.html" class="external text" title="http://news.cnet.com/ARMed-for-the-living-room/2100-1006_3-6056729.html" rel="nofollow">"ARMed for the living room"</a> by Tom Krazit 2006; <a href="http://news.cnet.com/Intel-has-ARM-in-its-crosshairs/2100-1006_3-6210033.html" class="external text" title="http://news.cnet.com/Intel-has-ARM-in-its-crosshairs/2100-1006_3-6210033.html" rel="nofollow">"Intel has ARM in its crosshairs"</a> by Tom Krazit 2007.</li>
<li id="cite_note-1"><b><a href="#cite_ref-1" title="">^</a></b> <a href="http://www.arm.com/miscPDFs/3823.pdf" class="external free" title="http://www.arm.com/miscPDFs/3823.pdf" rel="nofollow">http://www.arm.com/miscPDFs/3823.pdf</a></li>
<li id="cite_note-2"><b><a href="#cite_ref-2" title="">^</a></b> <a href="http://www.extremetech.com/article2/0,3973,633095,00.asp?kc=ETTH102099TX1K0100486" class="external text" title="http://www.extremetech.com/article2/0,3973,633095,00.asp?kc=ETTH102099TX1K0100486" rel="nofollow">"ARM Cores Climb Into 3G Territory"</a> by Mark Hachman, 2002</li>
<li id="cite_note-3"><b><a href="#cite_ref-3" title="">^</a></b> <a href="http://www.embedded.com/shared/printableArticle.jhtml?articleID=9900861" class="external text" title="http://www.embedded.com/shared/printableArticle.jhtml?articleID=9900861" rel="nofollow">"The Two Percent Solution"</a> by Jim Turley 2002</li>
<li id="cite_note-4"><b><a href="#cite_ref-4" title="">^</a></b> <a href="http://www.actel.com/products/mpu/arm/" class="external text" title="http://www.actel.com/products/mpu/arm/" rel="nofollow">"Actel: ARM"</a> "The industry standard ARM® architecture is the most widely used 32-bit microprocessor architecture ever"</li>
<li id="cite_note-5"><b><a href="#cite_ref-5" title="">^</a></b> <a href="http://www.intellitech.com/products/armemulationfunctionaltest.asp" class="external text" title="http://www.intellitech.com/products/armemulationfunctionaltest.asp" rel="nofollow">"Production PCB Combinational Tester"</a></li>
<li id="cite_note-6"><b><a href="#cite_ref-6" title="">^</a></b> <a href="http://groups.google.com/group/comp.arch/msg/269fe7defd51f29e" class="external text" title="http://groups.google.com/group/comp.arch/msg/269fe7defd51f29e" rel="nofollow">"Some facts about the Acorn RISC Machine"</a> <a href="/wiki/Sophie_Wilson" title="Sophie Wilson">Roger Wilson</a> posting to comp.arch, Nov 2 1988, Accessed 25 May 2007.</li>
<li id="cite_note-7"><b><a href="#cite_ref-7" title="">^</a></b> Patterson, Jason. <a href="http://www.pattosoft.com.au/jason/Articles/HistoryOfComputers/1980s.html" class="external text" title="http://www.pattosoft.com.au/jason/Articles/HistoryOfComputers/1980s.html" rel="nofollow">The Acorn Archimedes"</a>, <i>The History Of Computers During My Lifetime - The 1980's</i> by (accessed 12 March 2008)]</li>
<li id="cite_note-8"><b><a href="#cite_ref-8" title="">^</a></b> <a href="http://www.arm.com/miscPDFs/3822.pdf" class="external text" title="http://www.arm.com/miscPDFs/3822.pdf" rel="nofollow">"ARM Corporate Backgrounder"</a>, <i>ARM Technology</i></li>
<li id="cite_note-9"><b><a href="#cite_ref-9" title="">^</a></b> <a href="http://news.cnet.com/ARMed-for-the-living-room/2100-1006_3-6056729.html" class="external text" title="http://news.cnet.com/ARMed-for-the-living-room/2100-1006_3-6056729.html" rel="nofollow">"ARMed for the living room"</a> by Tom Krazit 2006</li>
<li id="cite_note-10"><b><a href="#cite_ref-10" title="">^</a></b> <a href="http://www.arm.com/news/19720.html" class="external text" title="http://www.arm.com/news/19720.html" rel="nofollow">"ARM Achieves 10 Billion Processor Milestone"</a>, <i>ARM Technology</i>, 22 January 2008</li>
<li id="cite_note-11"><b><a href="#cite_ref-11" title="">^</a></b> <a href="http://www.hotchips.org/archives/hc8/2_Mon/HC8.S4/HC8.4.1.pdf" class="external text" title="http://www.hotchips.org/archives/hc8/2_Mon/HC8.S4/HC8.4.1.pdf" rel="nofollow">"ARM810 - Dancing to the Beat of a Different Drum"</a> ARM Limited presentation at <a href="/wiki/Hot_Chips" title="Hot Chips">Hot Chips</a> 8, 1996</li>
<li id="cite_note-12"><b><a href="#cite_ref-12" title="">^</a></b> <cite style="font-style:normal" class="web"><a href="http://wiki.openmoko.org/wiki/Neo1973:_GTA01Bv4_versus_GTA02_comparison" class="external text" title="http://wiki.openmoko.org/wiki/Neo1973:_GTA01Bv4_versus_GTA02_comparison" rel="nofollow">"Neo1973: GTA01Bv4 versus GTA02 comparison"</a><span class="printonly">. <a href="http://wiki.openmoko.org/wiki/Neo1973:_GTA01Bv4_versus_GTA02_comparison" class="external free" title="http://wiki.openmoko.org/wiki/Neo1973:_GTA01Bv4_versus_GTA02_comparison" rel="nofollow">http://wiki.openmoko.org/wiki/Neo1973:_GTA01Bv4_versus_GTA02_comparison</a></span><span class="reference-accessdate">. Retrieved on 2007-11-15</span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=Neo1973%3A+GTA01Bv4+versus+GTA02+comparison&amp;rft.atitle=&amp;rft_id=http%3A%2F%2Fwiki.openmoko.org%2Fwiki%2FNeo1973%3A_GTA01Bv4_versus_GTA02_comparison&amp;rfr_id=info:sid/en.wikipedia.org:ARM_architecture"><span style="display: none;">&#160;</span></span></li>
<li id="cite_note-13"><b><a href="#cite_ref-13" title="">^</a></b> <cite style="font-style:normal" class="web"><a href="http://www.rockbox.org/twiki/bin/view/Main/SamsungSA58" class="external text" title="http://www.rockbox.org/twiki/bin/view/Main/SamsungSA58" rel="nofollow">"Rockbox Samsung SA58xxx series"</a><span class="printonly">. <a href="http://www.rockbox.org/twiki/bin/view/Main/SamsungSA58" class="external free" title="http://www.rockbox.org/twiki/bin/view/Main/SamsungSA58" rel="nofollow">http://www.rockbox.org/twiki/bin/view/Main/SamsungSA58</a></span><span class="reference-accessdate">. Retrieved on 2008-02-22</span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=Rockbox+Samsung+SA58xxx+series&amp;rft.atitle=&amp;rft_id=http%3A%2F%2Fwww.rockbox.org%2Ftwiki%2Fbin%2Fview%2FMain%2FSamsungSA58&amp;rfr_id=info:sid/en.wikipedia.org:ARM_architecture"><span style="display: none;">&#160;</span></span></li>
<li id="cite_note-14"><b><a href="#cite_ref-14" title="">^</a></b> <cite style="font-style:normal" class="web"><a href="http://www.rockbox.org/twiki/bin/view/Main/MeizuM6Port" class="external text" title="http://www.rockbox.org/twiki/bin/view/Main/MeizuM6Port" rel="nofollow">"Rockbox Meizu M6 Port - Hardware Information"</a><span class="printonly">. <a href="http://www.rockbox.org/twiki/bin/view/Main/MeizuM6Port" class="external free" title="http://www.rockbox.org/twiki/bin/view/Main/MeizuM6Port" rel="nofollow">http://www.rockbox.org/twiki/bin/view/Main/MeizuM6Port</a></span><span class="reference-accessdate">. Retrieved on 2008-02-22</span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=Rockbox+Meizu+M6+Port+-+Hardware+Information&amp;rft.atitle=&amp;rft_id=http%3A%2F%2Fwww.rockbox.org%2Ftwiki%2Fbin%2Fview%2FMain%2FMeizuM6Port&amp;rfr_id=info:sid/en.wikipedia.org:ARM_architecture"><span style="display: none;">&#160;</span></span></li>
<li id="cite_note-15"><b><a href="#cite_ref-15" title="">^</a></b> <a href="http://wiibrew.org/wiki/Starlet" class="external text" title="http://wiibrew.org/wiki/Starlet" rel="nofollow">Starlet</a></li>
<li id="cite_note-16"><b><a href="#cite_ref-16" title="">^</a></b> <a href="http://www.arm.com/products/CPUs/ARM1136JF-S.html" class="external free" title="http://www.arm.com/products/CPUs/ARM1136JF-S.html" rel="nofollow">http://www.arm.com/products/CPUs/ARM1136JF-S.html</a></li>
<li id="cite_note-17"><b><a href="#cite_ref-17" title="">^</a></b> <a href="http://www.nvidia.com/page/goforce_6100.html" class="external free" title="http://www.nvidia.com/page/goforce_6100.html" rel="nofollow">http://www.nvidia.com/page/goforce_6100.html</a></li>
<li id="cite_note-18"><b><a href="#cite_ref-18" title="">^</a></b> <a href="http://www.arm.com/news/17017.html" class="external text" title="http://www.arm.com/news/17017.html" rel="nofollow">"ARM Extends Cortex Family with First Processor Optimized for FPGA"</a>, ARM press release, March 19 2007. Accessed April 11, 2007.</li>
<li id="cite_note-19"><b><a href="#cite_ref-19" title="">^</a></b> <a href="http://www.arm.com/products/CPUs/ARM_Cortex-M1.html" class="external text" title="http://www.arm.com/products/CPUs/ARM_Cortex-M1.html" rel="nofollow">"ARM Cortex-M1"</a>, ARM product website. Accessed April 11, 2007.</li>
<li id="cite_note-20"><b><a href="#cite_ref-20" title="">^</a></b> <a href="http://www.arm.com/news/17017.html" class="external text" title="http://www.arm.com/news/17017.html" rel="nofollow">ARM Extends Cortex Family with First Processor Optimized for FPGA</a></li>
<li id="cite_note-21"><b><a href="#cite_ref-21" title="">^</a></b> <a href="http://www.arm.com/products/CPUs/cpu-arch-DSP.html" class="external free" title="http://www.arm.com/products/CPUs/cpu-arch-DSP.html" rel="nofollow">http://www.arm.com/products/CPUs/cpu-arch-DSP.html</a></li>
<li id="cite_note-22"><b><a href="#cite_ref-22" title="">^</a></b> <a href="http://www.arm.com/products/CPUs/architecture.html" class="external free" title="http://www.arm.com/products/CPUs/architecture.html" rel="nofollow">http://www.arm.com/products/CPUs/architecture.html</a></li>
<li id="cite_note-23"><b><a href="#cite_ref-23" title="">^</a></b> <a href="http://www.linuxdevices.com/news/NS7814673959.html" class="external free" title="http://www.linuxdevices.com/news/NS7814673959.html" rel="nofollow">http://www.linuxdevices.com/news/NS7814673959.html</a></li>
<li id="cite_note-24"><b><a href="#cite_ref-24" title="">^</a></b> <a href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0290g/I1005458.html" class="external free" title="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0290g/I1005458.html" rel="nofollow">http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0290g/I1005458.html</a></li>
<li id="cite_note-25"><b><a href="#cite_ref-25" title="">^</a></b> "Business review/Financial review/IFRS", p. 10, <a href="http://media.corporate-ir.net/media_files/irol/19/197211/reports/ar06.pdf" class="external text" title="http://media.corporate-ir.net/media_files/irol/19/197211/reports/ar06.pdf" rel="nofollow">ARM annual report and accounts, 2006</a>. Retrieved <span class="mw-formatted-date" title="2007-05-07"><span class="mw-formatted-date" title="05-07"><a href="/wiki/May_7" title="May 7">May 7</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></li>
<li id="cite_note-26"><b><a href="#cite_ref-26" title="">^</a></b> Based on total 110.6 million GBP (202.5 million USD) divided by "License revenues by product"; "Business review/Financial review/IFRS" and "Key performance indicators" respectively, p. 10 / p. 3 <a href="http://media.corporate-ir.net/media_files/irol/19/197211/reports/ar06.pdf" class="external text" title="http://media.corporate-ir.net/media_files/irol/19/197211/reports/ar06.pdf" rel="nofollow">ARM annual report and accounts, 2006</a>. Retrieved <span class="mw-formatted-date" title="2007-05-07"><span class="mw-formatted-date" title="05-07"><a href="/wiki/May_7" title="May 7">May 7</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></li>
<li id="cite_note-27"><b><a href="#cite_ref-27" title="">^</a></b> "Key performance indicators", p. 3, <a href="http://media.corporate-ir.net/media_files/irol/19/197211/reports/ar06.pdf" class="external text" title="http://media.corporate-ir.net/media_files/irol/19/197211/reports/ar06.pdf" rel="nofollow">ARM annual report and accounts, 2006</a>. Retrieved <span class="mw-formatted-date" title="2007-05-07"><span class="mw-formatted-date" title="05-07"><a href="/wiki/May_7" title="May 7">May 7</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></li>
</ol>
</div>
<p><a name="See_also" id="See_also"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=15" title="Edit section: See also">edit</a>]</span> <span class="mw-headline">See also</span></h2>
<ul>
<li><a href="/wiki/Inferno_(operating_system)" title="Inferno (operating system)">Inferno</a></li>
<li><a href="/wiki/DirectBand" title="DirectBand">DirectBand</a></li>
<li><a href="/wiki/AMULET_microprocessor" title="AMULET microprocessor">AMULET</a> - a family of asynchronous ARMs</li>
<li><a href="/wiki/LPC2000" title="LPC2000">NXP/Philips LPC2000 ARM7TDMI-S Microcontrollers</a></li>
<li><a href="/wiki/Texas_Instruments_OMAP" title="Texas Instruments OMAP">Texas Instruments OMAP</a> - an ARM core plus DSP and application acceleration cores</li>
<li><a href="/wiki/Armulator" title="Armulator" class="mw-redirect">Armulator, ARM Instruction Set Simulator</a></li>
<li><a href="/wiki/ARMware" title="ARMware">ARMware</a>, a virtual machine that emulates an ARM-based PDA.</li>
<li><a href="/wiki/Comparison_of_platform_virtual_machines#Other_emulators" title="Comparison of platform virtual machines">SkyEye simulator</a> - an open source ARM Instruction Set Simulator</li>
</ul>
<table class="navbox" cellspacing="0" style=";">
<tr>
<td style="padding:2px;">
<table cellspacing="0" class="nowraplinks collapsible autocollapse" style="width:100%;background:transparent;color:inherit;;">
<tr>
<th style=";" colspan="2" class="navbox-title">
<div style="float:left; width:6em;text-align:left;">
<div class="noprint plainlinksneverexpand navbar" style="background:none; padding:0; font-weight:normal;;;border:none;; font-size:xx-small;"><a href="/wiki/Template:RISC-based_processor_architectures" title="Template:RISC-based processor architectures"><span title="View this template" style=";;border:none;">v</span></a>&#160;•&#160;<a href="/wiki/Template_talk:RISC-based_processor_architectures" title="Template talk:RISC-based processor architectures"><span title="Discussion about this template" style=";;border:none;">d</span></a>&#160;•&#160;<a href="http://en.wikipedia.org/w/index.php?title=Template:RISC-based_processor_architectures&amp;action=edit" class="external text" title="http://en.wikipedia.org/w/index.php?title=Template:RISC-based_processor_architectures&amp;action=edit" rel="nofollow"><span title="Edit this template" style=";;border:none;;">e</span></a></div>
</div>
<span style="font-size:110%;"><a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a>-based processor architectures</span></th>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<td colspan="2" style="width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Nios_II" title="Nios II">Altera Nios II</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/AMD_29000" title="AMD 29000" class="mw-redirect">AMD 29000</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Apollo_PRISM" title="Apollo PRISM">Apollo PRISM</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Blackfin" title="Blackfin">Analog Devices Blackfin</a><span style="font-weight:bold;">&#160;·</span> <strong class="selflink">ARM</strong><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Atmel_AVR" title="Atmel AVR">Atmel AVR</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/AVR32" title="AVR32">Atmel AVR32</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/XAP_processor" title="XAP processor">Cambridge Consultants XAP</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/DEC_Alpha" title="DEC Alpha">DEC Alpha</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/DLX" title="DLX">DLX</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Clipper_architecture" title="Clipper architecture">Fairchild Clipper</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/PA-RISC_family" title="PA-RISC family" class="mw-redirect">HP PA-RISC</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_i960" title="Intel i960">Intel i960</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/M32R" title="M32R">M32R</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/LatticeMico32" title="LatticeMico32">LatticeMico32</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/PIC_micro" title="PIC micro" class="mw-redirect">Microchip PIC</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Motorola_88000" title="Motorola 88000">Motorola 88000</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Power_Architecture" title="Power Architecture">Power</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/SPARC" title="SPARC">SPARC</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/SuperH" title="SuperH">Renesas SuperH</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/MicroBlaze" title="MicroBlaze">Xilinx MicroBlaze</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/PicoBlaze" title="PicoBlaze">Xilinx Picoblaze</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/XCore" title="XCore" class="mw-redirect">XMOS XCore</a></div>
</td>
</tr>
</table>
</td>
</tr>
</table>
<p><a name="External_links" id="External_links"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=16" title="Edit section: External links">edit</a>]</span> <span class="mw-headline">External links</span></h2>
<table class="metadata plainlinks mbox-small" style="border:1px solid #aaa; background-color:#f9f9f9;">
<tr>
<td class="mbox-image"><a href="http://commons.wikimedia.org/wiki/Special:Search/ARM_architecture" title="commons:Special:Search/ARM architecture"><img alt="Sister project" src="http://upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/40px-Commons-logo.svg.png" width="40" height="54" border="0" /></a></td>
<td class="mbox-text" style=""><a href="/wiki/Wikimedia_Commons" title="Wikimedia Commons">Wikimedia Commons</a> has media related to: <b><i><a href="http://commons.wikimedia.org/wiki/Category:ARM_Microprocessors" class="extiw" title="commons:Category:ARM Microprocessors">ARM Microprocessors</a> </i></b></td>
</tr>
</table>
<ul>
<li><a href="http://www.arm.com/" class="external text" title="http://www.arm.com/" rel="nofollow">ARM Ltd.</a></li>
<li><a href="http://infocenter.arm.com/" class="external text" title="http://infocenter.arm.com/" rel="nofollow">ARM Documentation</a></li>
<li><a href="http://www.heyrick.co.uk/assembler/index.html" class="external text" title="http://www.heyrick.co.uk/assembler/index.html" rel="nofollow">ARM Assembler Programming; tutorial, resources, and examples</a></li>
<li><a href="http://imrannazar.com/ARM-Opcode-Map" class="external text" title="http://imrannazar.com/ARM-Opcode-Map" rel="nofollow">ARM architecture opcode map, for ARMv4T and ARMv5TE</a></li>
<li><a href="http://www.arm.com/trustzone" class="external text" title="http://www.arm.com/trustzone" rel="nofollow">TrustZone(TM) Technology</a></li>
<li><a href="http://www.arm-development.com/" class="external text" title="http://www.arm-development.com/" rel="nofollow">ARM Microcontroller Development Resources</a> - header files, schematics, CAD files, etc..</li>
<li><a href="http://www.imit.kth.se/courses/2B1445/Lectures/Lecture2/2B1445_L2_InstructionSet.pdf" class="external text" title="http://www.imit.kth.se/courses/2B1445/Lectures/Lecture2/2B1445_L2_InstructionSet.pdf" rel="nofollow">Arm Architecture</a></li>
<li><a href="http://www.arm.com/miscPDFs/14128.pdf" class="external text" title="http://www.arm.com/miscPDFs/14128.pdf" rel="nofollow">ARM ISA Reference Manual</a></li>
<li><a href="http://www.simplemachines.it/doc/QRC0001H_rvct_v2.1_arm.pdf" class="external text" title="http://www.simplemachines.it/doc/QRC0001H_rvct_v2.1_arm.pdf" rel="nofollow">ARM Instruction Set Quick Reference Card</a></li>
<li><a href="http://infocenter.arm.com/help/topic/com.arm.doc.qrc0001l/QRC0001_UAL.pdf" class="external text" title="http://infocenter.arm.com/help/topic/com.arm.doc.qrc0001l/QRC0001_UAL.pdf" rel="nofollow">ARM and Thumb-2 Instruction Set Quick Reference Card</a></li>
<li><a href="http://infocenter.arm.com/help/topic/com.arm.doc.ihi0042c/IHI0042C_aapcs.pdf" class="external text" title="http://infocenter.arm.com/help/topic/com.arm.doc.ihi0042c/IHI0042C_aapcs.pdf" rel="nofollow">ARM Architecture Procedure Call Standard</a></li>
</ul>


<!-- 
NewPP limit report
Preprocessor node count: 1966/1000000
Post-expand include size: 23729/2048000 bytes
Template argument size: 8281/2048000 bytes
Expensive parser function count: 1/500
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:60558-0!1!0!default!!en!2 and timestamp 20090403150857 -->
<div class="printfooter">
Retrieved from "<a href="http://en.wikipedia.org/wiki/ARM_architecture">http://en.wikipedia.org/wiki/ARM_architecture</a>"</div>
			<div id='catlinks' class='catlinks'><div id="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>:&#32;<span dir='ltr'><a href="/wiki/Category:ARM_architecture" title="Category:ARM architecture">ARM architecture</a></span> | <span dir='ltr'><a href="/wiki/Category:Embedded_microprocessors" title="Category:Embedded microprocessors">Embedded microprocessors</a></span> | <span dir='ltr'><a href="/wiki/Category:Articles_with_example_code" title="Category:Articles with example code">Articles with example code</a></span></div><div id="mw-hidden-catlinks" class="mw-hidden-cats-hidden">Hidden categories:&#32;<span dir='ltr'><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></span> | <span dir='ltr'><a href="/wiki/Category:Articles_with_unsourced_statements_since_July_2007" title="Category:Articles with unsourced statements since July 2007">Articles with unsourced statements since July 2007</a></span></div></div>			<!-- end content -->
						<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<div class="pBody">
			<ul>
	
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/ARM_architecture" title="View the content page [c]" accesskey="c">Article</a></li>
				 <li id="ca-talk"><a href="/wiki/Talk:ARM_architecture" title="Discussion about the content page [t]" accesskey="t">Discussion</a></li>
				 <li id="ca-edit"><a href="/w/index.php?title=ARM_architecture&amp;action=edit" title="You can edit this page. &#10;Please use the preview button before saving. [e]" accesskey="e">Edit this page</a></li>
				 <li id="ca-history"><a href="/w/index.php?title=ARM_architecture&amp;action=history" title="Past versions of this page [h]" accesskey="h">History</a></li>			</ul>
		</div>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=ARM_architecture" title="You are encouraged to log in; however, it is not mandatory. [o]" accesskey="o">Log in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(http://upload.wikimedia.org/wikipedia/en/b/bc/Wiki.png);" href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
	<div class='generated-sidebar portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li>
				<li id="n-contents"><a href="/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li>
				<li id="n-featuredcontent"><a href="/wiki/Portal:Featured_content" title="Featured content — the best of Wikipedia">Featured content</a></li>
				<li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li>
				<li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li>
			</ul>
		</div>
	</div>
	<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/w/index.php" id="searchform"><div>
				<input type='hidden' name="title" value="Special:Search"/>
				<input id="searchInput" name="search" type="text" title="Search Wikipedia [f]" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" title="Go to a page with this exact name if one exists" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" id="mw-searchButton" value="Search" title="Search Wikipedia for this text" />
			</div></form>
		</div>
	</div>
	<div class='generated-sidebar portlet' id='p-interaction'>
		<h5>Interaction</h5>
		<div class='pBody'>
			<ul>
				<li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li>
				<li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li>
				<li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="The list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li>
				<li id="n-contact"><a href="/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a href="http://wikimediafoundation.org/wiki/Donate" title="Support us">Donate to Wikipedia</a></li>
				<li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/ARM_architecture" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li>
				<li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/ARM_architecture" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li>
<li id="t-upload"><a href="/wiki/Wikipedia:Upload" title="Upload files [u]" accesskey="u">Upload file</a></li>
<li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="List of all special pages [q]" accesskey="q">Special pages</a></li>
				<li id="t-print"><a href="/w/index.php?title=ARM_architecture&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>				<li id="t-permalink"><a href="/w/index.php?title=ARM_architecture&amp;oldid=281455996" title="Permanent link to this version of the page">Permanent link</a></li><li id="t-cite"><a href="/w/index.php?title=Special:Cite&amp;page=ARM_architecture&amp;id=281455996">Cite this page</a></li>			</ul>
		</div>
	</div>
	<div id="p-lang" class="portlet">
		<h5>Languages</h5>
		<div class="pBody">
			<ul>
				<li class="interwiki-ar"><a href="http://ar.wikipedia.org/wiki/%D8%A5%D9%8A%D9%87.%D8%A2%D8%B1.%D8%A5%D9%85_(%D9%85%D8%B9%D8%A7%D9%84%D8%AC)">العربية</a></li>
				<li class="interwiki-cs"><a href="http://cs.wikipedia.org/wiki/ARM">Česky</a></li>
				<li class="interwiki-da"><a href="http://da.wikipedia.org/wiki/ARM_(processorarkitektur)">Dansk</a></li>
				<li class="interwiki-de"><a href="http://de.wikipedia.org/wiki/ARM-Architektur">Deutsch</a></li>
				<li class="interwiki-es"><a href="http://es.wikipedia.org/wiki/ARM">Español</a></li>
				<li class="interwiki-fr"><a href="http://fr.wikipedia.org/wiki/Processeur_ARM">Français</a></li>
				<li class="interwiki-it"><a href="http://it.wikipedia.org/wiki/Architettura_ARM">Italiano</a></li>
				<li class="interwiki-lv"><a href="http://lv.wikipedia.org/wiki/ARM">Latviešu</a></li>
				<li class="interwiki-hu"><a href="http://hu.wikipedia.org/wiki/ARM_architekt%C3%BAra">Magyar</a></li>
				<li class="interwiki-ml"><a href="http://ml.wikipedia.org/wiki/%E0%B4%86%E0%B4%82_%E0%B4%86%E0%B4%B0%E0%B5%8D%E2%80%8D%E0%B4%95%E0%B5%8D%E0%B4%95%E0%B4%BF%E0%B4%9F%E0%B5%86%E0%B4%95%E0%B5%8D%E0%B4%9A%E0%B4%B0%E0%B5%8D%E2%80%8D">മലയാളം</a></li>
				<li class="interwiki-nl"><a href="http://nl.wikipedia.org/wiki/ARM-instructieset">Nederlands</a></li>
				<li class="interwiki-ja"><a href="http://ja.wikipedia.org/wiki/ARM%E3%82%A2%E3%83%BC%E3%82%AD%E3%83%86%E3%82%AF%E3%83%81%E3%83%A3">日本語</a></li>
				<li class="interwiki-no"><a href="http://no.wikipedia.org/wiki/ARM_(prosessorarkitektur)">‪Norsk (bokmål)‬</a></li>
				<li class="interwiki-pl"><a href="http://pl.wikipedia.org/wiki/Architektura_ARM">Polski</a></li>
				<li class="interwiki-pt"><a href="http://pt.wikipedia.org/wiki/Arquitetura_ARM">Português</a></li>
				<li class="interwiki-ru"><a href="http://ru.wikipedia.org/wiki/%D0%90%D1%80%D1%85%D0%B8%D1%82%D0%B5%D0%BA%D1%82%D1%83%D1%80%D0%B0_ARM">Русский</a></li>
				<li class="interwiki-sl"><a href="http://sl.wikipedia.org/wiki/Arhitektura_ARM">Slovenščina</a></li>
				<li class="interwiki-fi"><a href="http://fi.wikipedia.org/wiki/ARM">Suomi</a></li>
				<li class="interwiki-sv"><a href="http://sv.wikipedia.org/wiki/ARM_(processorarkitektur)">Svenska</a></li>
				<li class="interwiki-vi"><a href="http://vi.wikipedia.org/wiki/C%E1%BA%A5u_tr%C3%BAc_ARM">Tiếng Việt</a></li>
				<li class="interwiki-tr"><a href="http://tr.wikipedia.org/wiki/ARM_mimarisi">Türkçe</a></li>
				<li class="interwiki-uk"><a href="http://uk.wikipedia.org/wiki/%D0%90%D1%80%D1%85%D1%96%D1%82%D0%B5%D0%BA%D1%82%D1%83%D1%80%D0%B0_ARM">Українська</a></li>
				<li class="interwiki-zh"><a href="http://zh.wikipedia.org/wiki/ARM%E6%9E%B6%E6%A7%8B">中文</a></li>
			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a href="http://www.mediawiki.org/"><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" /></a></div>
				<div id="f-copyrightico"><a href="http://wikimediafoundation.org/"><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
					<li id="lastmod"> This page was last modified on 3 April 2009, at 07:12.</li>
					<li id="copyright">All text is available under the terms of the <a class='internal' href="http://en.wikipedia.org/wiki/Wikipedia:Text_of_the_GNU_Free_Documentation_License" title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal' href="http://en.wikipedia.org/wiki/Wikipedia:Copyrights" title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the <a href="http://www.wikimediafoundation.org">Wikimedia Foundation, Inc.</a>, a U.S. registered <a class='internal' href="http://en.wikipedia.org/wiki/501%28c%29#501.28c.29.283.29" title="501(c)(3)">501(c)(3)</a> <a href="http://wikimediafoundation.org/wiki/Deductibility_of_donations">tax-deductible</a> <a class='internal' href="http://en.wikipedia.org/wiki/Non-profit_organization" title="Non-profit organization">nonprofit</a> <a href="http://en.wikipedia.org/wiki/Charitable_organization" title="Charitable organization">charity</a>.<br /></li>
					<li id="privacy"><a href="http://wikimediafoundation.org/wiki/Privacy_policy" title="wikimedia:Privacy policy">Privacy policy</a></li>
					<li id="about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
					<li id="disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
</div>

		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
<!-- Served by srv188 in 0.058 secs. --></body></html>
