{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 21:55:21 2022 " "Info: Processing started: Tue Nov 22 21:55:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Main -c Main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Main -c Main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 176 -304 -136 192 "clk" "" } { 136 1080 1120 148 "clk" "" } { 136 770 816 148 "clk" "" } { 136 464 512 148 "clk" "" } { 136 160 208 148 "clk" "" } } } } { "d:/5semestr/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/5semestr/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_q3i.tdf" "" { Text "D:/5semestr/SIFO/LR5/db/cntr_q3i.tdf" 55 8 0 } } { "d:/5semestr/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/5semestr/quartus/bin/Assignment Editor.qase" 1 { { 0 "Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Master4:inst5\|inst9 " "Info: Detected ripple clock \"Master4:inst5\|inst9\" as buffer" {  } { { "Master4.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Master4.bdf" { { 288 496 560 368 "inst9" "" } } } } { "d:/5semestr/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/5semestr/quartus/bin/Assignment Editor.qase" 1 { { 0 "Master4:inst5\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Master2:inst2\|inst9 " "Info: Detected ripple clock \"Master2:inst2\|inst9\" as buffer" {  } { { "Master2.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Master2.bdf" { { 296 496 560 376 "inst9" "" } } } } { "d:/5semestr/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/5semestr/quartus/bin/Assignment Editor.qase" 1 { { 0 "Master2:inst2\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Arbiter2:inst7\|inst14~0 " "Info: Detected gated clock \"Arbiter2:inst7\|inst14~0\" as buffer" {  } { { "Arbiter2.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Arbiter2.bdf" { { 352 280 344 400 "inst14" "" } } } } { "d:/5semestr/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/5semestr/quartus/bin/Assignment Editor.qase" 1 { { 0 "Arbiter2:inst7\|inst14~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Master3:inst3\|inst9 " "Info: Detected ripple clock \"Master3:inst3\|inst9\" as buffer" {  } { { "Master3.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Master3.bdf" { { 304 496 560 384 "inst9" "" } } } } { "d:/5semestr/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/5semestr/quartus/bin/Assignment Editor.qase" 1 { { 0 "Master3:inst3\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Master1:inst\|inst9 " "Info: Detected ripple clock \"Master1:inst\|inst9\" as buffer" {  } { { "Master1.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Master1.bdf" { { 336 640 704 416 "inst9" "" } } } } { "d:/5semestr/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/5semestr/quartus/bin/Assignment Editor.qase" 1 { { 0 "Master1:inst\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Arbiter2:inst7\|inst14 " "Info: Detected gated clock \"Arbiter2:inst7\|inst14\" as buffer" {  } { { "Arbiter2.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Arbiter2.bdf" { { 352 280 344 400 "inst14" "" } } } } { "d:/5semestr/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/5semestr/quartus/bin/Assignment Editor.qase" 1 { { 0 "Arbiter2:inst7\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_q3i.tdf" "" { Text "D:/5semestr/SIFO/LR5/db/cntr_q3i.tdf" 55 8 0 } } { "d:/5semestr/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/5semestr/quartus/bin/Assignment Editor.qase" 1 { { 0 "Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\] register Master4:inst5\|lpm_counter1:inst18\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\] 195.43 MHz 5.117 ns Internal " "Info: Clock \"clk\" has Internal fmax of 195.43 MHz between source register \"Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\]\" and destination register \"Master4:inst5\|lpm_counter1:inst18\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\]\" (period= 5.117 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.410 ns + Longest register register " "Info: + Longest register to register delay is 1.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\] 1 REG LCFF_X6_Y10_N17 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y10_N17; Fanout = 9; REG Node = 'Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\]'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_q3i.tdf" "" { Text "D:/5semestr/SIFO/LR5/db/cntr_q3i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.228 ns) 0.503 ns Arbiter2:inst7\|inst19 2 COMB LCCOMB_X6_Y10_N28 7 " "Info: 2: + IC(0.275 ns) + CELL(0.228 ns) = 0.503 ns; Loc. = LCCOMB_X6_Y10_N28; Fanout = 7; COMB Node = 'Arbiter2:inst7\|inst19'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.503 ns" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] Arbiter2:inst7|inst19 } "NODE_NAME" } } { "Arbiter2.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Arbiter2.bdf" { { 456 1064 1128 504 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.510 ns) + CELL(0.397 ns) 1.410 ns Master4:inst5\|lpm_counter1:inst18\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\] 3 REG LCFF_X9_Y10_N19 4 " "Info: 3: + IC(0.510 ns) + CELL(0.397 ns) = 1.410 ns; Loc. = LCFF_X9_Y10_N19; Fanout = 4; REG Node = 'Master4:inst5\|lpm_counter1:inst18\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\]'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { Arbiter2:inst7|inst19 Master4:inst5|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "D:/5semestr/SIFO/LR5/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.625 ns ( 44.33 % ) " "Info: Total cell delay = 0.625 ns ( 44.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.785 ns ( 55.67 % ) " "Info: Total interconnect delay = 0.785 ns ( 55.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] Arbiter2:inst7|inst19 Master4:inst5|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "1.410 ns" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] {} Arbiter2:inst7|inst19 {} Master4:inst5|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] {} } { 0.000ns 0.275ns 0.510ns } { 0.000ns 0.228ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.523 ns - Smallest " "Info: - Smallest clock skew is -3.523 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.488 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 176 -304 -136 192 "clk" "" } { 136 1080 1120 148 "clk" "" } { 136 770 816 148 "clk" "" } { 136 464 512 148 "clk" "" } { 136 160 208 148 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 176 -304 -136 192 "clk" "" } { 136 1080 1120 148 "clk" "" } { 136 770 816 148 "clk" "" } { 136 464 512 148 "clk" "" } { 136 160 208 148 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns Master4:inst5\|lpm_counter1:inst18\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\] 3 REG LCFF_X9_Y10_N19 4 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X9_Y10_N19; Fanout = 4; REG Node = 'Master4:inst5\|lpm_counter1:inst18\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\]'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clk~clkctrl Master4:inst5|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "D:/5semestr/SIFO/LR5/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl Master4:inst5|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} Master4:inst5|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.011 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 176 -304 -136 192 "clk" "" } { 136 1080 1120 148 "clk" "" } { 136 770 816 148 "clk" "" } { 136 464 512 148 "clk" "" } { 136 160 208 148 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.712 ns) 2.321 ns Master1:inst\|inst9 2 REG LCFF_X3_Y10_N3 6 " "Info: 2: + IC(0.755 ns) + CELL(0.712 ns) = 2.321 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 6; REG Node = 'Master1:inst\|inst9'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { clk Master1:inst|inst9 } "NODE_NAME" } } { "Master1.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Master1.bdf" { { 336 640 704 416 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.272 ns) 3.107 ns Arbiter2:inst7\|inst14~0 3 COMB LCCOMB_X5_Y10_N8 1 " "Info: 3: + IC(0.514 ns) + CELL(0.272 ns) = 3.107 ns; Loc. = LCCOMB_X5_Y10_N8; Fanout = 1; COMB Node = 'Arbiter2:inst7\|inst14~0'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { Master1:inst|inst9 Arbiter2:inst7|inst14~0 } "NODE_NAME" } } { "Arbiter2.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Arbiter2.bdf" { { 352 280 344 400 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.272 ns) 3.617 ns Arbiter2:inst7\|inst14 4 COMB LCCOMB_X5_Y10_N28 1 " "Info: 4: + IC(0.238 ns) + CELL(0.272 ns) = 3.617 ns; Loc. = LCCOMB_X5_Y10_N28; Fanout = 1; COMB Node = 'Arbiter2:inst7\|inst14'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { Arbiter2:inst7|inst14~0 Arbiter2:inst7|inst14 } "NODE_NAME" } } { "Arbiter2.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Arbiter2.bdf" { { 352 280 344 400 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.000 ns) 4.726 ns Arbiter2:inst7\|inst14~clkctrl 5 COMB CLKCTRL_G2 2 " "Info: 5: + IC(1.109 ns) + CELL(0.000 ns) = 4.726 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'Arbiter2:inst7\|inst14~clkctrl'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { Arbiter2:inst7|inst14 Arbiter2:inst7|inst14~clkctrl } "NODE_NAME" } } { "Arbiter2.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Arbiter2.bdf" { { 352 280 344 400 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 6.011 ns Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\] 6 REG LCFF_X6_Y10_N17 9 " "Info: 6: + IC(0.667 ns) + CELL(0.618 ns) = 6.011 ns; Loc. = LCFF_X6_Y10_N17; Fanout = 9; REG Node = 'Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\]'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { Arbiter2:inst7|inst14~clkctrl Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_q3i.tdf" "" { Text "D:/5semestr/SIFO/LR5/db/cntr_q3i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.728 ns ( 45.38 % ) " "Info: Total cell delay = 2.728 ns ( 45.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.283 ns ( 54.62 % ) " "Info: Total interconnect delay = 3.283 ns ( 54.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "6.011 ns" { clk Master1:inst|inst9 Arbiter2:inst7|inst14~0 Arbiter2:inst7|inst14 Arbiter2:inst7|inst14~clkctrl Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "6.011 ns" { clk {} clk~combout {} Master1:inst|inst9 {} Arbiter2:inst7|inst14~0 {} Arbiter2:inst7|inst14 {} Arbiter2:inst7|inst14~clkctrl {} Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.755ns 0.514ns 0.238ns 1.109ns 0.667ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl Master4:inst5|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} Master4:inst5|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "6.011 ns" { clk Master1:inst|inst9 Arbiter2:inst7|inst14~0 Arbiter2:inst7|inst14 Arbiter2:inst7|inst14~clkctrl Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "6.011 ns" { clk {} clk~combout {} Master1:inst|inst9 {} Arbiter2:inst7|inst14~0 {} Arbiter2:inst7|inst14 {} Arbiter2:inst7|inst14~clkctrl {} Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.755ns 0.514ns 0.238ns 1.109ns 0.667ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_q3i.tdf" "" { Text "D:/5semestr/SIFO/LR5/db/cntr_q3i.tdf" 55 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_4pi.tdf" "" { Text "D:/5semestr/SIFO/LR5/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] Arbiter2:inst7|inst19 Master4:inst5|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "1.410 ns" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] {} Arbiter2:inst7|inst19 {} Master4:inst5|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] {} } { 0.000ns 0.275ns 0.510ns } { 0.000ns 0.228ns 0.397ns } "" } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl Master4:inst5|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} Master4:inst5|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "6.011 ns" { clk Master1:inst|inst9 Arbiter2:inst7|inst14~0 Arbiter2:inst7|inst14 Arbiter2:inst7|inst14~clkctrl Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "6.011 ns" { clk {} clk~combout {} Master1:inst|inst9 {} Arbiter2:inst7|inst14~0 {} Arbiter2:inst7|inst14 {} Arbiter2:inst7|inst14~clkctrl {} Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.755ns 0.514ns 0.238ns 1.109ns 0.667ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\] Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\] clk 1.376 ns " "Info: Found hold time violation between source  pin or register \"Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\]\" and destination pin or register \"Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\]\" for clock \"clk\" (Hold time is 1.376 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.930 ns + Largest " "Info: + Largest clock skew is 1.930 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.011 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 176 -304 -136 192 "clk" "" } { 136 1080 1120 148 "clk" "" } { 136 770 816 148 "clk" "" } { 136 464 512 148 "clk" "" } { 136 160 208 148 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.712 ns) 2.321 ns Master1:inst\|inst9 2 REG LCFF_X3_Y10_N3 6 " "Info: 2: + IC(0.755 ns) + CELL(0.712 ns) = 2.321 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 6; REG Node = 'Master1:inst\|inst9'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { clk Master1:inst|inst9 } "NODE_NAME" } } { "Master1.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Master1.bdf" { { 336 640 704 416 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.272 ns) 3.107 ns Arbiter2:inst7\|inst14~0 3 COMB LCCOMB_X5_Y10_N8 1 " "Info: 3: + IC(0.514 ns) + CELL(0.272 ns) = 3.107 ns; Loc. = LCCOMB_X5_Y10_N8; Fanout = 1; COMB Node = 'Arbiter2:inst7\|inst14~0'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { Master1:inst|inst9 Arbiter2:inst7|inst14~0 } "NODE_NAME" } } { "Arbiter2.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Arbiter2.bdf" { { 352 280 344 400 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.272 ns) 3.617 ns Arbiter2:inst7\|inst14 4 COMB LCCOMB_X5_Y10_N28 1 " "Info: 4: + IC(0.238 ns) + CELL(0.272 ns) = 3.617 ns; Loc. = LCCOMB_X5_Y10_N28; Fanout = 1; COMB Node = 'Arbiter2:inst7\|inst14'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { Arbiter2:inst7|inst14~0 Arbiter2:inst7|inst14 } "NODE_NAME" } } { "Arbiter2.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Arbiter2.bdf" { { 352 280 344 400 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.000 ns) 4.726 ns Arbiter2:inst7\|inst14~clkctrl 5 COMB CLKCTRL_G2 2 " "Info: 5: + IC(1.109 ns) + CELL(0.000 ns) = 4.726 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'Arbiter2:inst7\|inst14~clkctrl'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { Arbiter2:inst7|inst14 Arbiter2:inst7|inst14~clkctrl } "NODE_NAME" } } { "Arbiter2.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Arbiter2.bdf" { { 352 280 344 400 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 6.011 ns Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\] 6 REG LCFF_X6_Y10_N19 11 " "Info: 6: + IC(0.667 ns) + CELL(0.618 ns) = 6.011 ns; Loc. = LCFF_X6_Y10_N19; Fanout = 11; REG Node = 'Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\]'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { Arbiter2:inst7|inst14~clkctrl Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_q3i.tdf" "" { Text "D:/5semestr/SIFO/LR5/db/cntr_q3i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.728 ns ( 45.38 % ) " "Info: Total cell delay = 2.728 ns ( 45.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.283 ns ( 54.62 % ) " "Info: Total interconnect delay = 3.283 ns ( 54.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "6.011 ns" { clk Master1:inst|inst9 Arbiter2:inst7|inst14~0 Arbiter2:inst7|inst14 Arbiter2:inst7|inst14~clkctrl Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "6.011 ns" { clk {} clk~combout {} Master1:inst|inst9 {} Arbiter2:inst7|inst14~0 {} Arbiter2:inst7|inst14 {} Arbiter2:inst7|inst14~clkctrl {} Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.755ns 0.514ns 0.238ns 1.109ns 0.667ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.081 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 4.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 176 -304 -136 192 "clk" "" } { 136 1080 1120 148 "clk" "" } { 136 770 816 148 "clk" "" } { 136 464 512 148 "clk" "" } { 136 160 208 148 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.053 ns) 1.687 ns Arbiter2:inst7\|inst14 2 COMB LCCOMB_X5_Y10_N28 1 " "Info: 2: + IC(0.780 ns) + CELL(0.053 ns) = 1.687 ns; Loc. = LCCOMB_X5_Y10_N28; Fanout = 1; COMB Node = 'Arbiter2:inst7\|inst14'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { clk Arbiter2:inst7|inst14 } "NODE_NAME" } } { "Arbiter2.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Arbiter2.bdf" { { 352 280 344 400 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.000 ns) 2.796 ns Arbiter2:inst7\|inst14~clkctrl 3 COMB CLKCTRL_G2 2 " "Info: 3: + IC(1.109 ns) + CELL(0.000 ns) = 2.796 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'Arbiter2:inst7\|inst14~clkctrl'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { Arbiter2:inst7|inst14 Arbiter2:inst7|inst14~clkctrl } "NODE_NAME" } } { "Arbiter2.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Arbiter2.bdf" { { 352 280 344 400 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 4.081 ns Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\] 4 REG LCFF_X6_Y10_N19 11 " "Info: 4: + IC(0.667 ns) + CELL(0.618 ns) = 4.081 ns; Loc. = LCFF_X6_Y10_N19; Fanout = 11; REG Node = 'Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\]'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { Arbiter2:inst7|inst14~clkctrl Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_q3i.tdf" "" { Text "D:/5semestr/SIFO/LR5/db/cntr_q3i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 37.37 % ) " "Info: Total cell delay = 1.525 ns ( 37.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.556 ns ( 62.63 % ) " "Info: Total interconnect delay = 2.556 ns ( 62.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "4.081 ns" { clk Arbiter2:inst7|inst14 Arbiter2:inst7|inst14~clkctrl Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "4.081 ns" { clk {} clk~combout {} Arbiter2:inst7|inst14 {} Arbiter2:inst7|inst14~clkctrl {} Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.780ns 1.109ns 0.667ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "6.011 ns" { clk Master1:inst|inst9 Arbiter2:inst7|inst14~0 Arbiter2:inst7|inst14 Arbiter2:inst7|inst14~clkctrl Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "6.011 ns" { clk {} clk~combout {} Master1:inst|inst9 {} Arbiter2:inst7|inst14~0 {} Arbiter2:inst7|inst14 {} Arbiter2:inst7|inst14~clkctrl {} Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.755ns 0.514ns 0.238ns 1.109ns 0.667ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.272ns 0.000ns 0.618ns } "" } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "4.081 ns" { clk Arbiter2:inst7|inst14 Arbiter2:inst7|inst14~clkctrl Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "4.081 ns" { clk {} clk~combout {} Arbiter2:inst7|inst14 {} Arbiter2:inst7|inst14~clkctrl {} Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.780ns 1.109ns 0.667ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_q3i.tdf" "" { Text "D:/5semestr/SIFO/LR5/db/cntr_q3i.tdf" 55 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.609 ns - Shortest register register " "Info: - Shortest register to register delay is 0.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\] 1 REG LCFF_X6_Y10_N19 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y10_N19; Fanout = 11; REG Node = 'Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\]'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_q3i.tdf" "" { Text "D:/5semestr/SIFO/LR5/db/cntr_q3i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.512 ns) 0.512 ns Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|counter_comb_bita1 2 COMB LCCOMB_X6_Y10_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X6_Y10_N18; Fanout = 1; COMB Node = 'Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|counter_comb_bita1'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_q3i.tdf" "" { Text "D:/5semestr/SIFO/LR5/db/cntr_q3i.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.609 ns Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\] 3 REG LCFF_X6_Y10_N19 11 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X6_Y10_N19; Fanout = 11; REG Node = 'Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\]'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1 Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_q3i.tdf" "" { Text "D:/5semestr/SIFO/LR5/db/cntr_q3i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.609 ns ( 100.00 % ) " "Info: Total cell delay = 0.609 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1 Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "0.609 ns" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] {} Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1 {} Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_q3i.tdf" "" { Text "D:/5semestr/SIFO/LR5/db/cntr_q3i.tdf" 55 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "6.011 ns" { clk Master1:inst|inst9 Arbiter2:inst7|inst14~0 Arbiter2:inst7|inst14 Arbiter2:inst7|inst14~clkctrl Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "6.011 ns" { clk {} clk~combout {} Master1:inst|inst9 {} Arbiter2:inst7|inst14~0 {} Arbiter2:inst7|inst14 {} Arbiter2:inst7|inst14~clkctrl {} Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.755ns 0.514ns 0.238ns 1.109ns 0.667ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.272ns 0.000ns 0.618ns } "" } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "4.081 ns" { clk Arbiter2:inst7|inst14 Arbiter2:inst7|inst14~clkctrl Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "4.081 ns" { clk {} clk~combout {} Arbiter2:inst7|inst14 {} Arbiter2:inst7|inst14~clkctrl {} Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.780ns 1.109ns 0.667ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1 Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "0.609 ns" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] {} Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1 {} Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Master4:inst5\|inst9 REQ\[3\] clk 3.313 ns register " "Info: tsu for register \"Master4:inst5\|inst9\" (data pin = \"REQ\[3\]\", clock pin = \"clk\") is 3.313 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.450 ns + Longest pin register " "Info: + Longest pin to register delay is 5.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns REQ\[3\] 1 PIN PIN_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 1; PIN Node = 'REQ\[3\]'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { REQ[3] } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 312 -280 -112 328 "REQ\[3..0\]" "" } { 192 1088 1124 212 "REQ\[3\]" "" } { 192 784 820 212 "REQ\[2\]" "" } { 192 481 517 212 "REQ\[1\]" "" } { 192 176 212 212 "REQ\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.388 ns) + CELL(0.053 ns) 5.295 ns Master4:inst5\|inst9~0 2 COMB LCCOMB_X3_Y10_N8 1 " "Info: 2: + IC(4.388 ns) + CELL(0.053 ns) = 5.295 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'Master4:inst5\|inst9~0'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "4.441 ns" { REQ[3] Master4:inst5|inst9~0 } "NODE_NAME" } } { "Master4.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Master4.bdf" { { 288 496 560 368 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.450 ns Master4:inst5\|inst9 3 REG LCFF_X3_Y10_N9 7 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.450 ns; Loc. = LCFF_X3_Y10_N9; Fanout = 7; REG Node = 'Master4:inst5\|inst9'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Master4:inst5|inst9~0 Master4:inst5|inst9 } "NODE_NAME" } } { "Master4.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Master4.bdf" { { 288 496 560 368 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.062 ns ( 19.49 % ) " "Info: Total cell delay = 1.062 ns ( 19.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.388 ns ( 80.51 % ) " "Info: Total interconnect delay = 4.388 ns ( 80.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "5.450 ns" { REQ[3] Master4:inst5|inst9~0 Master4:inst5|inst9 } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "5.450 ns" { REQ[3] {} REQ[3]~combout {} Master4:inst5|inst9~0 {} Master4:inst5|inst9 {} } { 0.000ns 0.000ns 4.388ns 0.000ns } { 0.000ns 0.854ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Master4.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Master4.bdf" { { 288 496 560 368 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.227 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 176 -304 -136 192 "clk" "" } { 136 1080 1120 148 "clk" "" } { 136 770 816 148 "clk" "" } { 136 464 512 148 "clk" "" } { 136 160 208 148 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.618 ns) 2.227 ns Master4:inst5\|inst9 2 REG LCFF_X3_Y10_N9 7 " "Info: 2: + IC(0.755 ns) + CELL(0.618 ns) = 2.227 ns; Loc. = LCFF_X3_Y10_N9; Fanout = 7; REG Node = 'Master4:inst5\|inst9'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { clk Master4:inst5|inst9 } "NODE_NAME" } } { "Master4.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Master4.bdf" { { 288 496 560 368 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 66.10 % ) " "Info: Total cell delay = 1.472 ns ( 66.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.755 ns ( 33.90 % ) " "Info: Total interconnect delay = 0.755 ns ( 33.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "2.227 ns" { clk Master4:inst5|inst9 } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "2.227 ns" { clk {} clk~combout {} Master4:inst5|inst9 {} } { 0.000ns 0.000ns 0.755ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "5.450 ns" { REQ[3] Master4:inst5|inst9~0 Master4:inst5|inst9 } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "5.450 ns" { REQ[3] {} REQ[3]~combout {} Master4:inst5|inst9~0 {} Master4:inst5|inst9 {} } { 0.000ns 0.000ns 4.388ns 0.000ns } { 0.000ns 0.854ns 0.053ns 0.155ns } "" } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "2.227 ns" { clk Master4:inst5|inst9 } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "2.227 ns" { clk {} clk~combout {} Master4:inst5|inst9 {} } { 0.000ns 0.000ns 0.755ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data\[3\] Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\] 13.047 ns register " "Info: tco from clock \"clk\" to destination pin \"data\[3\]\" through register \"Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\]\" is 13.047 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.011 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 176 -304 -136 192 "clk" "" } { 136 1080 1120 148 "clk" "" } { 136 770 816 148 "clk" "" } { 136 464 512 148 "clk" "" } { 136 160 208 148 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.712 ns) 2.321 ns Master1:inst\|inst9 2 REG LCFF_X3_Y10_N3 6 " "Info: 2: + IC(0.755 ns) + CELL(0.712 ns) = 2.321 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 6; REG Node = 'Master1:inst\|inst9'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { clk Master1:inst|inst9 } "NODE_NAME" } } { "Master1.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Master1.bdf" { { 336 640 704 416 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.272 ns) 3.107 ns Arbiter2:inst7\|inst14~0 3 COMB LCCOMB_X5_Y10_N8 1 " "Info: 3: + IC(0.514 ns) + CELL(0.272 ns) = 3.107 ns; Loc. = LCCOMB_X5_Y10_N8; Fanout = 1; COMB Node = 'Arbiter2:inst7\|inst14~0'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { Master1:inst|inst9 Arbiter2:inst7|inst14~0 } "NODE_NAME" } } { "Arbiter2.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Arbiter2.bdf" { { 352 280 344 400 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.272 ns) 3.617 ns Arbiter2:inst7\|inst14 4 COMB LCCOMB_X5_Y10_N28 1 " "Info: 4: + IC(0.238 ns) + CELL(0.272 ns) = 3.617 ns; Loc. = LCCOMB_X5_Y10_N28; Fanout = 1; COMB Node = 'Arbiter2:inst7\|inst14'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { Arbiter2:inst7|inst14~0 Arbiter2:inst7|inst14 } "NODE_NAME" } } { "Arbiter2.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Arbiter2.bdf" { { 352 280 344 400 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.000 ns) 4.726 ns Arbiter2:inst7\|inst14~clkctrl 5 COMB CLKCTRL_G2 2 " "Info: 5: + IC(1.109 ns) + CELL(0.000 ns) = 4.726 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'Arbiter2:inst7\|inst14~clkctrl'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { Arbiter2:inst7|inst14 Arbiter2:inst7|inst14~clkctrl } "NODE_NAME" } } { "Arbiter2.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Arbiter2.bdf" { { 352 280 344 400 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 6.011 ns Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\] 6 REG LCFF_X6_Y10_N17 9 " "Info: 6: + IC(0.667 ns) + CELL(0.618 ns) = 6.011 ns; Loc. = LCFF_X6_Y10_N17; Fanout = 9; REG Node = 'Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\]'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { Arbiter2:inst7|inst14~clkctrl Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_q3i.tdf" "" { Text "D:/5semestr/SIFO/LR5/db/cntr_q3i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.728 ns ( 45.38 % ) " "Info: Total cell delay = 2.728 ns ( 45.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.283 ns ( 54.62 % ) " "Info: Total interconnect delay = 3.283 ns ( 54.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "6.011 ns" { clk Master1:inst|inst9 Arbiter2:inst7|inst14~0 Arbiter2:inst7|inst14 Arbiter2:inst7|inst14~clkctrl Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "6.011 ns" { clk {} clk~combout {} Master1:inst|inst9 {} Arbiter2:inst7|inst14~0 {} Arbiter2:inst7|inst14 {} Arbiter2:inst7|inst14~clkctrl {} Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.755ns 0.514ns 0.238ns 1.109ns 0.667ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_q3i.tdf" "" { Text "D:/5semestr/SIFO/LR5/db/cntr_q3i.tdf" 55 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.942 ns + Longest register pin " "Info: + Longest register to pin delay is 6.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\] 1 REG LCFF_X6_Y10_N17 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y10_N17; Fanout = 9; REG Node = 'Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\]'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_q3i.tdf" "" { Text "D:/5semestr/SIFO/LR5/db/cntr_q3i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.053 ns) 0.290 ns Arbiter2:inst7\|inst16~0 2 COMB LCCOMB_X6_Y10_N30 4 " "Info: 2: + IC(0.237 ns) + CELL(0.053 ns) = 0.290 ns; Loc. = LCCOMB_X6_Y10_N30; Fanout = 4; COMB Node = 'Arbiter2:inst7\|inst16~0'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.290 ns" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] Arbiter2:inst7|inst16~0 } "NODE_NAME" } } { "Arbiter2.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Arbiter2.bdf" { { 312 1064 1128 360 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.378 ns) 1.044 ns Master1:inst\|lpm_bustri2:inst2\|lpm_bustri:lpm_bustri_component\|dout\[0\]~1 3 COMB LCCOMB_X5_Y10_N24 6 " "Info: 3: + IC(0.376 ns) + CELL(0.378 ns) = 1.044 ns; Loc. = LCCOMB_X5_Y10_N24; Fanout = 6; COMB Node = 'Master1:inst\|lpm_bustri2:inst2\|lpm_bustri:lpm_bustri_component\|dout\[0\]~1'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { Arbiter2:inst7|inst16~0 Master1:inst|lpm_bustri2:inst2|lpm_bustri:lpm_bustri_component|dout[0]~1 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/5semestr/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.053 ns) 1.581 ns Master1:inst\|lpm_bustri2:inst2\|lpm_bustri:lpm_bustri_component\|dout\[0\]~2 4 COMB LCCOMB_X7_Y10_N22 11 " "Info: 4: + IC(0.484 ns) + CELL(0.053 ns) = 1.581 ns; Loc. = LCCOMB_X7_Y10_N22; Fanout = 11; COMB Node = 'Master1:inst\|lpm_bustri2:inst2\|lpm_bustri:lpm_bustri_component\|dout\[0\]~2'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Master1:inst|lpm_bustri2:inst2|lpm_bustri:lpm_bustri_component|dout[0]~1 Master1:inst|lpm_bustri2:inst2|lpm_bustri:lpm_bustri_component|dout[0]~2 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/5semestr/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.257 ns) + CELL(2.104 ns) 6.942 ns data\[3\] 5 PIN PIN_L8 0 " "Info: 5: + IC(3.257 ns) + CELL(2.104 ns) = 6.942 ns; Loc. = PIN_L8; Fanout = 0; PIN Node = 'data\[3\]'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "5.361 ns" { Master1:inst|lpm_bustri2:inst2|lpm_bustri:lpm_bustri_component|dout[0]~2 data[3] } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 256 1408 1584 272 "data\[7..0\]" "" } { 248 1328 1408 264 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.588 ns ( 37.28 % ) " "Info: Total cell delay = 2.588 ns ( 37.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.354 ns ( 62.72 % ) " "Info: Total interconnect delay = 4.354 ns ( 62.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "6.942 ns" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] Arbiter2:inst7|inst16~0 Master1:inst|lpm_bustri2:inst2|lpm_bustri:lpm_bustri_component|dout[0]~1 Master1:inst|lpm_bustri2:inst2|lpm_bustri:lpm_bustri_component|dout[0]~2 data[3] } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "6.942 ns" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] {} Arbiter2:inst7|inst16~0 {} Master1:inst|lpm_bustri2:inst2|lpm_bustri:lpm_bustri_component|dout[0]~1 {} Master1:inst|lpm_bustri2:inst2|lpm_bustri:lpm_bustri_component|dout[0]~2 {} data[3] {} } { 0.000ns 0.237ns 0.376ns 0.484ns 3.257ns } { 0.000ns 0.053ns 0.378ns 0.053ns 2.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "6.011 ns" { clk Master1:inst|inst9 Arbiter2:inst7|inst14~0 Arbiter2:inst7|inst14 Arbiter2:inst7|inst14~clkctrl Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "6.011 ns" { clk {} clk~combout {} Master1:inst|inst9 {} Arbiter2:inst7|inst14~0 {} Arbiter2:inst7|inst14 {} Arbiter2:inst7|inst14~clkctrl {} Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.755ns 0.514ns 0.238ns 1.109ns 0.667ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.272ns 0.000ns 0.618ns } "" } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "6.942 ns" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] Arbiter2:inst7|inst16~0 Master1:inst|lpm_bustri2:inst2|lpm_bustri:lpm_bustri_component|dout[0]~1 Master1:inst|lpm_bustri2:inst2|lpm_bustri:lpm_bustri_component|dout[0]~2 data[3] } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "6.942 ns" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] {} Arbiter2:inst7|inst16~0 {} Master1:inst|lpm_bustri2:inst2|lpm_bustri:lpm_bustri_component|dout[0]~1 {} Master1:inst|lpm_bustri2:inst2|lpm_bustri:lpm_bustri_component|dout[0]~2 {} data[3] {} } { 0.000ns 0.237ns 0.376ns 0.484ns 3.257ns } { 0.000ns 0.053ns 0.378ns 0.053ns 2.104ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Master1:inst\|inst9 REQ\[0\] clk -2.289 ns register " "Info: th for register \"Master1:inst\|inst9\" (data pin = \"REQ\[0\]\", clock pin = \"clk\") is -2.289 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.227 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 176 -304 -136 192 "clk" "" } { 136 1080 1120 148 "clk" "" } { 136 770 816 148 "clk" "" } { 136 464 512 148 "clk" "" } { 136 160 208 148 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.618 ns) 2.227 ns Master1:inst\|inst9 2 REG LCFF_X3_Y10_N3 6 " "Info: 2: + IC(0.755 ns) + CELL(0.618 ns) = 2.227 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 6; REG Node = 'Master1:inst\|inst9'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { clk Master1:inst|inst9 } "NODE_NAME" } } { "Master1.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Master1.bdf" { { 336 640 704 416 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 66.10 % ) " "Info: Total cell delay = 1.472 ns ( 66.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.755 ns ( 33.90 % ) " "Info: Total interconnect delay = 0.755 ns ( 33.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "2.227 ns" { clk Master1:inst|inst9 } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "2.227 ns" { clk {} clk~combout {} Master1:inst|inst9 {} } { 0.000ns 0.000ns 0.755ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Master1.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Master1.bdf" { { 336 640 704 416 "inst9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.665 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns REQ\[0\] 1 PIN PIN_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 1; PIN Node = 'REQ\[0\]'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { REQ[0] } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 312 -280 -112 328 "REQ\[3..0\]" "" } { 192 1088 1124 212 "REQ\[3\]" "" } { 192 784 820 212 "REQ\[2\]" "" } { 192 481 517 212 "REQ\[1\]" "" } { 192 176 212 212 "REQ\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.603 ns) + CELL(0.053 ns) 4.510 ns Master1:inst\|inst9~0 2 COMB LCCOMB_X3_Y10_N2 1 " "Info: 2: + IC(3.603 ns) + CELL(0.053 ns) = 4.510 ns; Loc. = LCCOMB_X3_Y10_N2; Fanout = 1; COMB Node = 'Master1:inst\|inst9~0'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "3.656 ns" { REQ[0] Master1:inst|inst9~0 } "NODE_NAME" } } { "Master1.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Master1.bdf" { { 336 640 704 416 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.665 ns Master1:inst\|inst9 3 REG LCFF_X3_Y10_N3 6 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.665 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 6; REG Node = 'Master1:inst\|inst9'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Master1:inst|inst9~0 Master1:inst|inst9 } "NODE_NAME" } } { "Master1.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Master1.bdf" { { 336 640 704 416 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.062 ns ( 22.77 % ) " "Info: Total cell delay = 1.062 ns ( 22.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.603 ns ( 77.23 % ) " "Info: Total interconnect delay = 3.603 ns ( 77.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "4.665 ns" { REQ[0] Master1:inst|inst9~0 Master1:inst|inst9 } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "4.665 ns" { REQ[0] {} REQ[0]~combout {} Master1:inst|inst9~0 {} Master1:inst|inst9 {} } { 0.000ns 0.000ns 3.603ns 0.000ns } { 0.000ns 0.854ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "2.227 ns" { clk Master1:inst|inst9 } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "2.227 ns" { clk {} clk~combout {} Master1:inst|inst9 {} } { 0.000ns 0.000ns 0.755ns } { 0.000ns 0.854ns 0.618ns } "" } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "4.665 ns" { REQ[0] Master1:inst|inst9~0 Master1:inst|inst9 } "NODE_NAME" } } { "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/5semestr/quartus/bin/Technology_Viewer.qrui" "4.665 ns" { REQ[0] {} REQ[0]~combout {} Master1:inst|inst9~0 {} Master1:inst|inst9 {} } { 0.000ns 0.000ns 3.603ns 0.000ns } { 0.000ns 0.854ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 21:55:21 2022 " "Info: Processing ended: Tue Nov 22 21:55:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
