{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650467441458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650467441459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 10:10:41 2022 " "Processing started: Wed Apr 20 10:10:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650467441459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650467441459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab9Q1 -c Lab9Q1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9Q1 -c Lab9Q1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650467441460 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650467442322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650467442323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-Behavioral " "Found design unit 1: flipflop-Behavioral" {  } { { "flipflop.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/flipflop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650467457162 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650467457162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650467457162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9q1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab9q1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab9Q1-Behavioral " "Found design unit 1: Lab9Q1-Behavioral" {  } { { "Lab9Q1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650467457162 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab9Q1 " "Found entity 1: Lab9Q1" {  } { { "Lab9Q1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650467457162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650467457162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab9Q1 " "Elaborating entity \"Lab9Q1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650467457389 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DA Lab9Q1.vhd(17) " "Verilog HDL or VHDL warning at Lab9Q1.vhd(17): object \"DA\" assigned a value but never read" {  } { { "Lab9Q1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650467457406 "|Lab9Q1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "A Lab9Q1.vhd(17) " "VHDL Signal Declaration warning at Lab9Q1.vhd(17): used implicit default value for signal \"A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab9Q1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650467457406 "|Lab9Q1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DB Lab9Q1.vhd(18) " "Verilog HDL or VHDL warning at Lab9Q1.vhd(18): object \"DB\" assigned a value but never read" {  } { { "Lab9Q1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650467457406 "|Lab9Q1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "B Lab9Q1.vhd(18) " "VHDL Signal Declaration warning at Lab9Q1.vhd(18): used implicit default value for signal \"B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab9Q1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650467457406 "|Lab9Q1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DC Lab9Q1.vhd(19) " "Verilog HDL or VHDL warning at Lab9Q1.vhd(19): object \"DC\" assigned a value but never read" {  } { { "Lab9Q1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650467457406 "|Lab9Q1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C Lab9Q1.vhd(19) " "VHDL Signal Declaration warning at Lab9Q1.vhd(19): used implicit default value for signal \"C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab9Q1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650467457406 "|Lab9Q1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:uut " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:uut\"" {  } { { "Lab9Q1.vhd" "uut" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650467457459 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "count_out\[0\] GND " "Pin \"count_out\[0\]\" is stuck at GND" {  } { { "Lab9Q1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650467458323 "|Lab9Q1|count_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count_out\[1\] GND " "Pin \"count_out\[1\]\" is stuck at GND" {  } { { "Lab9Q1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650467458323 "|Lab9Q1|count_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count_out\[2\] GND " "Pin \"count_out\[2\]\" is stuck at GND" {  } { { "Lab9Q1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650467458323 "|Lab9Q1|count_out[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650467458323 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650467458626 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650467458626 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Lab9Q1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650467458788 "|Lab9Q1|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "resetn " "No output dependent on input pin \"resetn\"" {  } { { "Lab9Q1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650467458788 "|Lab9Q1|resetn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650467458788 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650467458788 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650467458788 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650467458788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650467458821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 10:10:58 2022 " "Processing ended: Wed Apr 20 10:10:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650467458821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650467458821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650467458821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650467458821 ""}
