Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date             : Fri Jun 13 14:14:46 2025
| Host             : dator2-Latitude-5430 running 64-bit Ubuntu 24.04.2 LTS
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xc7z020clg400-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.664        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.486        |
| Device Static (W)        | 0.178        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 54.3         |
| Junction Temperature (C) | 55.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.164 |       20 |       --- |             --- |
| Slice Logic              |     0.179 |    39346 |       --- |             --- |
|   LUT as Logic           |     0.139 |    12415 |     53200 |           23.34 |
|   CARRY4                 |     0.021 |     1688 |     13300 |           12.69 |
|   Register               |     0.015 |    20499 |    106400 |           19.27 |
|   LUT as Shift Register  |     0.003 |      581 |     17400 |            3.34 |
|   LUT as Distributed RAM |    <0.001 |      246 |     17400 |            1.41 |
|   F7/F8 Muxes            |    <0.001 |       66 |     53200 |            0.12 |
|   Others                 |     0.000 |     1194 |       --- |             --- |
| Signals                  |     0.174 |    28163 |       --- |             --- |
| Block RAM                |     0.007 |        4 |       140 |            2.86 |
| MMCM                     |     0.213 |        2 |         4 |           50.00 |
| DSPs                     |     0.065 |       28 |       220 |           12.73 |
| I/O                      |     0.403 |       78 |       125 |           62.40 |
| PS7                      |     1.282 |        1 |       --- |             --- |
| Static Power             |     0.178 |          |           |                 |
| Total                    |     2.664 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.620 |       0.596 |      0.024 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.161 |       0.141 |      0.019 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.138 |       0.137 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.006 |       0.005 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.715 |       0.671 |      0.044 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------+----------------------------------------------------------------------------------------+-----------------+
| Clock             | Domain                                                                                 | Constraint (ns) |
+-------------------+----------------------------------------------------------------------------------------+-----------------+
| CLK_40MHz_FPGA    | CLK_40MHz_FPGA                                                                         |            25.0 |
| RGMII_rxc         | RGMII_rxc                                                                              |             8.0 |
| clk_10            | i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clk_10            |           100.0 |
| clk_div_sel_0_s   | i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s                      |            16.0 |
| clk_div_sel_1_s   | i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s                      |             8.0 |
| clk_fpga_0        | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]                          |            10.0 |
| clk_fpga_1        | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]                          |             5.0 |
| clk_fpga_2        | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]                          |             5.0 |
| clk_out1_gen_clks | gen_clks/inst/clk_out1_gen_clks                                                        |            25.0 |
| clk_out3_gen_clks | gen_clks/inst/clk_out3_gen_clks                                                        |             5.0 |
| clkfbout          | i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkfbout          |             5.0 |
| clkfbout_gen_clks | gen_clks/inst/clkfbout_gen_clks                                                        |            25.0 |
| gmii_clk_125m_out | i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/gmii_clk_125m_out |             8.0 |
| gmii_clk_25m_out  | i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/gmii_clk_25m_out  |            40.0 |
| gmii_clk_2_5m_out | i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/gmii_clk_2_5m_out |           400.0 |
| rx_clk            | rx_clk_in_p                                                                            |             4.0 |
+-------------------+----------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| system_top                  |     2.486 |
|   gen_clks                  |     0.106 |
|     inst                    |     0.106 |
|   gpio_ctl_IOBUF[0]_inst    |     0.001 |
|   gpio_ctl_IOBUF[1]_inst    |     0.001 |
|   gpio_ctl_IOBUF[2]_inst    |     0.001 |
|   gpio_ctl_IOBUF[3]_inst    |     0.001 |
|   gpio_en_agc_IOBUF_inst    |     0.001 |
|   gpio_resetb_IOBUF_inst    |     0.001 |
|   gpio_status_IOBUF[0]_inst |     0.001 |
|   gpio_status_IOBUF[3]_inst |     0.001 |
|   gpio_status_IOBUF[4]_inst |     0.001 |
|   gpio_status_IOBUF[5]_inst |     0.001 |
|   gpio_status_IOBUF[7]_inst |     0.001 |
|   gpio_sync_IOBUF_inst      |     0.001 |
|   i_system_wrapper          |     2.353 |
|     system_i                |     2.352 |
|       axi_ad9361            |     0.881 |
|       axi_ad9361_adc_dma    |     0.007 |
|       axi_ad9361_dac_dma    |     0.007 |
|       axi_ad9361_dac_fifo   |     0.002 |
|       axi_cpu_interconnect  |     0.005 |
|       axi_gpreg             |     0.003 |
|       axi_hp1_interconnect  |     0.009 |
|       axi_hp2_interconnect  |     0.009 |
|       axi_iic_main          |     0.002 |
|       axi_sysid_0           |     0.001 |
|       sys_ps7               |     1.287 |
|       sys_rgmii             |     0.127 |
|       util_ad9361_adc_fifo  |     0.006 |
|       util_ad9361_adc_pack  |     0.003 |
|       util_ad9361_dac_upack |     0.002 |
|   ref_pll                   |     0.007 |
+-----------------------------+-----------+


