$date
	Sun Oct 23 08:42:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#785119
b10101 !
1"
#785122
b10101 &
b10101 %
1$
#785123
0"
#785126
b1000000 &
b1000000 %
#785130
b100000 &
b100000 %
#785134
b10000 &
b10000 %
#785138
b1000 &
b1000 %
#785142
b100 &
b100 %
#785146
b10 &
b10 %
#785150
b1 &
1#
b1 %
#785154
b0 &
b0 %
0#
0$
#1759670
b10100 &
b10100 %
1$
b10100 !
1"
#1759671
0"
#1759674
b1010 &
b1010 %
#1759678
b101 &
b101 %
#1759682
b10000 &
b10000 %
#1759686
b1000 &
b1000 %
#1759690
b100 &
b100 %
#1759694
b10 &
b10 %
#1759698
b1 &
b1 %
1#
#1759702
b0 &
0#
b0 %
0$
#2785843
b100 !
1"
#2785846
b100 &
b100 %
1$
#2785847
0"
#2785850
b10 &
b10 %
#2785854
b1 &
1#
b1 %
#2785858
b0 &
b0 %
0#
0$
#4500012
