// Seed: 2322924367
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  wire id_3, id_4 = id_1;
endmodule
program module_1 (
    inout logic id_0,
    input supply0 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    output wor id_5,
    output supply0 id_6,
    input wor id_7,
    output logic id_8
);
  wand id_10;
  logic id_11, id_12, id_13, id_14;
  assign id_12 = 1;
  assign id_10 = 1;
  always_latch @(*)
    if (id_13)
      if (id_1 + id_0)
        if (id_3) id_8 <= 1;
        else
          @(1 & 1)
            if (id_0) id_0 <= 1;
            else;
      else;
  module_0 modCall_1 (id_10);
  assign id_5 = -1;
endmodule
