// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "04/12/2017 22:41:53"

// 
// Device: Altera 10M08SAE144C8GES Package EQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module C8_Project (
	clock,
	mclk,
	vsync,
	href,
	pclk,
	cpi,
	siod,
	sioc,
	umd_tx,
	umd_rx,
	reset);
input 	clock;
inout 	mclk;
input 	vsync;
input 	href;
input 	pclk;
input 	[7:0] cpi;
inout 	siod;
inout 	sioc;
input 	umd_tx;
output 	umd_rx;
input 	reset;

// Design Ports Information
// vsync	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// href	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pclk	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpi[0]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpi[1]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpi[2]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpi[3]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpi[4]	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpi[5]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpi[6]	=>  Location: PIN_26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpi[7]	=>  Location: PIN_48,	 I/O Standard: 2.5 V,	 Current Strength: Default
// umd_rx	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mclk	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// siod	=>  Location: PIN_79,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sioc	=>  Location: PIN_81,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// umd_tx	=>  Location: PIN_134,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \vsync~input_o ;
wire \href~input_o ;
wire \pclk~input_o ;
wire \cpi[0]~input_o ;
wire \cpi[1]~input_o ;
wire \cpi[2]~input_o ;
wire \cpi[3]~input_o ;
wire \cpi[4]~input_o ;
wire \cpi[5]~input_o ;
wire \cpi[6]~input_o ;
wire \cpi[7]~input_o ;
wire \mclk~input_o ;
wire \siod~input_o ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \mclk~output_o ;
wire \siod~output_o ;
wire \sioc~output_o ;
wire \umd_rx~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \sio_ena~0_combout ;
wire \sio_ena~q ;
wire \sio_clock~combout ;
wire \sio_clock~clkctrl_outclk ;
wire \sio|bit_cnt[0]~1_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \sio|Selector25~0_combout ;
wire \sio|Add1~0_combout ;
wire \sio|state~15_combout ;
wire \sioc~input_o ;
wire \sio|Add0~1 ;
wire \sio|Add0~2_combout ;
wire \sio|count~3_combout ;
wire \sio|Add0~3 ;
wire \sio|Add0~4_combout ;
wire \sio|count~6_combout ;
wire \sio|Add0~5 ;
wire \sio|Add0~6_combout ;
wire \sio|count~0_combout ;
wire \sio|Equal0~0_combout ;
wire \sio|Add0~7 ;
wire \sio|Add0~8_combout ;
wire \sio|count~5_combout ;
wire \sio|Add0~9 ;
wire \sio|Add0~11 ;
wire \sio|Add0~12_combout ;
wire \sio|count~1_combout ;
wire \sio|process_0~5_combout ;
wire \sio|process_0~6_combout ;
wire \sio|process_0~3_combout ;
wire \sio|process_0~7_combout ;
wire \sio|stretch~0_combout ;
wire \sio|stretch~q ;
wire \sio|Add0~0_combout ;
wire \sio|count~4_combout ;
wire \sio|Equal0~1_combout ;
wire \sio|count~2_combout ;
wire \sio|Add0~10_combout ;
wire \sio|process_0~2_combout ;
wire \sio|process_0~0_combout ;
wire \sio|process_0~1_combout ;
wire \sio|process_0~4_combout ;
wire \sio|LessThan1~0_combout ;
wire \sio|data_clk~0_combout ;
wire \sio|data_clk~q ;
wire \sio|data_clk_prev~q ;
wire \sio|process_1~0_combout ;
wire \sio|state.slv_ack1~q ;
wire \sio|Selector21~0_combout ;
wire \sio|Selector21~1_combout ;
wire \sio|state.rd~q ;
wire \sio|state~14_combout ;
wire \sio|state.mstr_ack~q ;
wire \sio|state~13_combout ;
wire \sio|state.slv_ack2~q ;
wire \sio|Selector22~0_combout ;
wire \sio|state.stop~q ;
wire \sio|Selector17~0_combout ;
wire \sio|state.ready~q ;
wire \sio|Selector18~0_combout ;
wire \sio|state.start~q ;
wire \sio|Selector19~0_combout ;
wire \sio|state.command~q ;
wire \sio|bit_cnt[2]~0_combout ;
wire \sio|Equal1~0_combout ;
wire \sio|Selector20~0_combout ;
wire \sio|state.wr~q ;
wire \sio|Selector0~0_combout ;
wire \sio|Selector0~1_combout ;
wire \sio|Selector0~2_combout ;
wire \sio|busy~q ;
wire \init_camera:reg_index[0]~1_combout ;
wire \~GND~combout ;
wire \init_camera:reg_index[0]~q ;
wire \init_camera:reg_index[0]~2 ;
wire \init_camera:reg_index[1]~1_combout ;
wire \init_camera:reg_index[1]~q ;
wire \init_camera:reg_index[1]~2 ;
wire \init_camera:reg_index[2]~1_combout ;
wire \init_camera:reg_index[2]~q ;
wire \init_camera:reg_index[2]~2 ;
wire \init_camera:reg_index[3]~1_combout ;
wire \init_camera:reg_index[3]~q ;
wire \init_camera:reg_index[3]~2 ;
wire \init_camera:reg_index[4]~1_combout ;
wire \init_camera:reg_index[4]~q ;
wire \init_camera:reg_index[4]~2 ;
wire \init_camera:reg_index[5]~1_combout ;
wire \init_camera:reg_index[5]~q ;
wire \init_camera:reg_index[5]~2 ;
wire \init_camera:reg_index[6]~1_combout ;
wire \init_camera:reg_index[6]~q ;
wire \init_camera:reg_index[6]~2 ;
wire \init_camera:reg_index[7]~1_combout ;
wire \init_camera:reg_index[7]~q ;
wire \init_camera:reg_index[7]~2 ;
wire \init_camera:reg_index[8]~1_combout ;
wire \init_camera:reg_index[8]~q ;
wire \init_camera:reg_index[8]~2 ;
wire \init_camera:reg_index[9]~1_combout ;
wire \init_camera:reg_index[9]~q ;
wire \init_camera:reg_index[9]~2 ;
wire \init_camera:reg_index[10]~1_combout ;
wire \init_camera:reg_index[10]~q ;
wire \init_camera:reg_index[10]~2 ;
wire \init_camera:reg_index[11]~1_combout ;
wire \init_camera:reg_index[11]~q ;
wire \init_camera:reg_index[11]~2 ;
wire \init_camera:reg_index[12]~1_combout ;
wire \init_camera:reg_index[12]~q ;
wire \init_camera:reg_index[12]~2 ;
wire \init_camera:reg_index[13]~1_combout ;
wire \init_camera:reg_index[13]~q ;
wire \init_camera:reg_index[13]~2 ;
wire \init_camera:reg_index[14]~1_combout ;
wire \init_camera:reg_index[14]~q ;
wire \init_camera:reg_index[14]~2 ;
wire \init_camera:reg_index[15]~1_combout ;
wire \init_camera:reg_index[15]~q ;
wire \init_camera:reg_index[15]~2 ;
wire \init_camera:reg_index[16]~1_combout ;
wire \init_camera:reg_index[16]~q ;
wire \init_camera:reg_index[16]~2 ;
wire \init_camera:reg_index[17]~1_combout ;
wire \init_camera:reg_index[17]~q ;
wire \init_camera:reg_index[17]~2 ;
wire \init_camera:reg_index[18]~1_combout ;
wire \init_camera:reg_index[18]~q ;
wire \init_camera:reg_index[18]~2 ;
wire \init_camera:reg_index[19]~1_combout ;
wire \init_camera:reg_index[19]~q ;
wire \init_camera:reg_index[19]~2 ;
wire \init_camera:reg_index[20]~1_combout ;
wire \init_camera:reg_index[20]~q ;
wire \init_camera:reg_index[20]~2 ;
wire \init_camera:reg_index[21]~1_combout ;
wire \init_camera:reg_index[21]~q ;
wire \init_camera:reg_index[21]~2 ;
wire \init_camera:reg_index[22]~1_combout ;
wire \init_camera:reg_index[22]~q ;
wire \init_camera:reg_index[22]~2 ;
wire \init_camera:reg_index[23]~1_combout ;
wire \init_camera:reg_index[23]~q ;
wire \init_camera:reg_index[23]~2 ;
wire \init_camera:reg_index[24]~1_combout ;
wire \init_camera:reg_index[24]~q ;
wire \init_camera:reg_index[24]~2 ;
wire \init_camera:reg_index[25]~1_combout ;
wire \init_camera:reg_index[25]~q ;
wire \init_camera:reg_index[25]~2 ;
wire \init_camera:reg_index[26]~1_combout ;
wire \init_camera:reg_index[26]~q ;
wire \init_camera:reg_index[26]~2 ;
wire \init_camera:reg_index[27]~1_combout ;
wire \init_camera:reg_index[27]~q ;
wire \init_camera:reg_index[27]~2 ;
wire \init_camera:reg_index[28]~1_combout ;
wire \init_camera:reg_index[28]~q ;
wire \init_camera:reg_index[28]~2 ;
wire \init_camera:reg_index[29]~1_combout ;
wire \init_camera:reg_index[29]~q ;
wire \init_camera:reg_index[29]~2 ;
wire \init_camera:reg_index[30]~1_combout ;
wire \init_camera:reg_index[30]~q ;
wire \init_camera:reg_index[30]~2 ;
wire \init_camera:reg_index[31]~1_combout ;
wire \init_camera:reg_index[31]~q ;
wire \Equal1~9_combout ;
wire \Equal1~0_combout ;
wire \Equal1~2_combout ;
wire \Equal1~3_combout ;
wire \Equal1~1_combout ;
wire \Equal1~4_combout ;
wire \Equal1~8_combout ;
wire \Equal1~5_combout ;
wire \Equal1~6_combout ;
wire \Equal1~7_combout ;
wire \Equal1~10_combout ;
wire \sio_wr[7]~2_combout ;
wire \cam_ready~feeder_combout ;
wire \cam_ready~q ;
wire \umd_tx~input_o ;
wire \umd|uart_rx_data_sr~1_combout ;
wire \umd|rx_baud_counter[0]~7_combout ;
wire \umd|rx_baud_counter[2]~9_combout ;
wire \umd|rx_baud_counter[0]~8 ;
wire \umd|rx_baud_counter[1]~10_combout ;
wire \umd|rx_baud_counter[1]~11 ;
wire \umd|rx_baud_counter[2]~12_combout ;
wire \umd|rx_baud_counter[2]~13 ;
wire \umd|rx_baud_counter[3]~14_combout ;
wire \umd|Equal0~0_combout ;
wire \umd|rx_baud_counter[3]~15 ;
wire \umd|rx_baud_counter[4]~16_combout ;
wire \umd|rx_baud_counter[4]~17 ;
wire \umd|rx_baud_counter[5]~18_combout ;
wire \umd|rx_baud_counter[5]~19 ;
wire \umd|rx_baud_counter[6]~20_combout ;
wire \umd|Equal0~1_combout ;
wire \umd|rx_baud_tick~0_combout ;
wire \umd|rx_baud_tick~q ;
wire \umd|uart_rx_bit~1_combout ;
wire \umd|uart_rx_data_sr~0_combout ;
wire \umd|uart_rx_filter~0_combout ;
wire \umd|uart_rx_filter~1_combout ;
wire \umd|uart_rx_filter~2_combout ;
wire \umd|uart_rx_bit~0_combout ;
wire \umd|uart_rx_bit~q ;
wire \umd|uart_rx_data_vec~3_combout ;
wire \umd|uart_rx_count~1_combout ;
wire \umd|uart_rx_count~2_combout ;
wire \umd|uart_rx_count~0_combout ;
wire \umd|uart_rx_state~9_combout ;
wire \umd|uart_rx_state~10_combout ;
wire \umd|uart_rx_state~12_combout ;
wire \umd|uart_rx_state.rx_get_data~q ;
wire \umd|uart_rx_state~7_combout ;
wire \umd|uart_rx_state~8_combout ;
wire \umd|uart_rx_state~11_combout ;
wire \umd|uart_rx_state.rx_get_stop_bit~q ;
wire \umd|uart_rx_data_out_stb~0_combout ;
wire \umd|uart_rx_state~13_combout ;
wire \umd|uart_rx_state.rx_get_start_bit~q ;
wire \umd|uart_rx_bit_spacing~3_combout ;
wire \umd|uart_rx_bit_spacing~4_combout ;
wire \umd|Add3~0_combout ;
wire \umd|uart_rx_bit_spacing~2_combout ;
wire \umd|uart_rx_bit_spacing~1_combout ;
wire \umd|uart_rx_bit_tick~0_combout ;
wire \umd|uart_rx_bit_tick~1_combout ;
wire \umd|uart_rx_bit_tick~q ;
wire \umd|uart_rx_data_vec[4]~1_combout ;
wire \umd|uart_rx_data_vec~2_combout ;
wire \umd|uart_rx_data_vec~0_combout ;
wire \umd|uart_rx_data_vec~7_combout ;
wire \umd|uart_rx_data_vec~5_combout ;
wire \umd|uart_rx_data_vec~6_combout ;
wire \umd|uart_rx_data_vec~4_combout ;
wire \second_byte~0_combout ;
wire \umd|uart_rx_data_out_stb~q ;
wire \second_byte~1_combout ;
wire \umd_listener:second_byte~q ;
wire \shdn~0_combout ;
wire \next_state~16_combout ;
wire \next_state~17_combout ;
wire \next_state~19_combout ;
wire \next_state.deactivate~q ;
wire \next_state~21_combout ;
wire \next_state.startup~q ;
wire \Selector0~0_combout ;
wire \state.startup~q ;
wire \state~11_combout ;
wire \state.deactivate~q ;
wire \Mux8~0_combout ;
wire \shdn~1_combout ;
wire \shdn~q ;
wire \next_state~22_combout ;
wire \next_state.standby~q ;
wire \Selector3~0_combout ;
wire \state.standby~q ;
wire \next_state~23_combout ;
wire \next_state.shutdown~q ;
wire \Selector4~0_combout ;
wire \state.shutdown~q ;
wire \next_state~20_combout ;
wire \next_state.active~q ;
wire \Selector2~0_combout ;
wire \state.active~q ;
wire \WideOr1~0_combout ;
wire \next_state~18_combout ;
wire \next_state.activate~q ;
wire \Selector1~0_combout ;
wire \state.activate~q ;
wire \WideOr2~combout ;
wire \cam_ena~q ;
wire \ora_clock~combout ;
wire \ora_clock~clkctrl_outclk ;
wire \ora|Add0~0_combout ;
wire \ora|c~30_combout ;
wire \ora|sync_main:c[0]~q ;
wire \ora|Add0~1 ;
wire \ora|Add0~2_combout ;
wire \ora|sync_main:c[1]~0_combout ;
wire \ora|sync_main:c[1]~q ;
wire \ora|Add0~3 ;
wire \ora|Add0~4_combout ;
wire \ora|c~29_combout ;
wire \ora|sync_main:c[2]~q ;
wire \ora|Add0~5 ;
wire \ora|Add0~6_combout ;
wire \ora|c~28_combout ;
wire \ora|sync_main:c[3]~q ;
wire \ora|Add0~7 ;
wire \ora|Add0~8_combout ;
wire \ora|c~27_combout ;
wire \ora|sync_main:c[4]~q ;
wire \ora|Add0~9 ;
wire \ora|Add0~10_combout ;
wire \ora|c~26_combout ;
wire \ora|sync_main:c[5]~q ;
wire \ora|Add0~11 ;
wire \ora|Add0~12_combout ;
wire \ora|c~25_combout ;
wire \ora|sync_main:c[6]~q ;
wire \ora|Add0~13 ;
wire \ora|Add0~14_combout ;
wire \ora|c~24_combout ;
wire \ora|sync_main:c[7]~q ;
wire \ora|Add0~15 ;
wire \ora|Add0~16_combout ;
wire \ora|c~23_combout ;
wire \ora|sync_main:c[8]~q ;
wire \ora|Add0~17 ;
wire \ora|Add0~18_combout ;
wire \ora|c~22_combout ;
wire \ora|sync_main:c[9]~q ;
wire \ora|Add0~19 ;
wire \ora|Add0~20_combout ;
wire \ora|c~21_combout ;
wire \ora|sync_main:c[10]~q ;
wire \ora|Add0~21 ;
wire \ora|Add0~22_combout ;
wire \ora|c~20_combout ;
wire \ora|sync_main:c[11]~q ;
wire \ora|Add0~23 ;
wire \ora|Add0~24_combout ;
wire \ora|c~19_combout ;
wire \ora|sync_main:c[12]~q ;
wire \ora|Add0~25 ;
wire \ora|Add0~26_combout ;
wire \ora|c~18_combout ;
wire \ora|sync_main:c[13]~q ;
wire \ora|Add0~27 ;
wire \ora|Add0~28_combout ;
wire \ora|c~17_combout ;
wire \ora|sync_main:c[14]~q ;
wire \ora|Add0~29 ;
wire \ora|Add0~30_combout ;
wire \ora|c~16_combout ;
wire \ora|sync_main:c[15]~q ;
wire \ora|Equal0~5_combout ;
wire \ora|Equal0~6_combout ;
wire \ora|Equal0~8_combout ;
wire \ora|Equal0~7_combout ;
wire \ora|Equal0~9_combout ;
wire \ora|Add0~31 ;
wire \ora|Add0~32_combout ;
wire \ora|c~15_combout ;
wire \ora|sync_main:c[16]~q ;
wire \ora|Add0~33 ;
wire \ora|Add0~34_combout ;
wire \ora|c~14_combout ;
wire \ora|sync_main:c[17]~q ;
wire \ora|Add0~35 ;
wire \ora|Add0~36_combout ;
wire \ora|c~13_combout ;
wire \ora|sync_main:c[18]~q ;
wire \ora|Add0~37 ;
wire \ora|Add0~38_combout ;
wire \ora|c~12_combout ;
wire \ora|sync_main:c[19]~q ;
wire \ora|Add0~39 ;
wire \ora|Add0~40_combout ;
wire \ora|c~11_combout ;
wire \ora|sync_main:c[20]~q ;
wire \ora|Add0~41 ;
wire \ora|Add0~42_combout ;
wire \ora|c~10_combout ;
wire \ora|sync_main:c[21]~q ;
wire \ora|Add0~43 ;
wire \ora|Add0~44_combout ;
wire \ora|c~9_combout ;
wire \ora|sync_main:c[22]~q ;
wire \ora|Add0~45 ;
wire \ora|Add0~46_combout ;
wire \ora|c~8_combout ;
wire \ora|sync_main:c[23]~q ;
wire \ora|Add0~47 ;
wire \ora|Add0~48_combout ;
wire \ora|c~7_combout ;
wire \ora|sync_main:c[24]~q ;
wire \ora|Add0~49 ;
wire \ora|Add0~50_combout ;
wire \ora|c~6_combout ;
wire \ora|sync_main:c[25]~q ;
wire \ora|Add0~51 ;
wire \ora|Add0~52_combout ;
wire \ora|c~5_combout ;
wire \ora|sync_main:c[26]~q ;
wire \ora|Add0~53 ;
wire \ora|Add0~54_combout ;
wire \ora|c~4_combout ;
wire \ora|sync_main:c[27]~q ;
wire \ora|Equal0~1_combout ;
wire \ora|Add0~55 ;
wire \ora|Add0~56_combout ;
wire \ora|c~3_combout ;
wire \ora|sync_main:c[28]~q ;
wire \ora|Add0~57 ;
wire \ora|Add0~58_combout ;
wire \ora|c~2_combout ;
wire \ora|sync_main:c[29]~q ;
wire \ora|Add0~59 ;
wire \ora|Add0~60_combout ;
wire \ora|c~1_combout ;
wire \ora|sync_main:c[30]~q ;
wire \ora|Add0~61 ;
wire \ora|Add0~62_combout ;
wire \ora|c~0_combout ;
wire \ora|sync_main:c[31]~q ;
wire \ora|Equal0~0_combout ;
wire \ora|Equal0~2_combout ;
wire \ora|Equal0~3_combout ;
wire \ora|Equal0~4_combout ;
wire \ora|Equal0~10_combout ;
wire \ora|MCLK~0_combout ;
wire \ora|MCLK~reg0_q ;
wire \sio_state~2_combout ;
wire \init_camera:sio_state.sio_standby~q ;
wire \sio_wr[7]~1_combout ;
wire \sio_wr[7]~3_combout ;
wire \sio|Selector23~0_combout ;
wire \sio|Selector23~1_combout ;
wire \sio|Selector23~2_combout ;
wire \sio|Selector23~3_combout ;
wire \sio|Selector23~4_combout ;
wire \sio|Selector23~5_combout ;
wire \sio|Selector23~6_combout ;
wire \sio|Selector23~7_combout ;
wire \sio|sda_int~q ;
wire \sio|Selector29~0_combout ;
wire \sio|scl_clk~2_combout ;
wire \sio|scl_clk~q ;
wire \sio|scl_ena~0_combout ;
wire \sio|scl_ena~1_combout ;
wire \sio|scl_ena~q ;
wire \sio|scl~1_combout ;
wire [6:0] \sio|count ;
wire [7:0] sio_wr;
wire [2:0] \umd|uart_rx_count ;
wire [6:0] \umd|rx_baud_counter ;
wire [3:0] \umd|uart_rx_bit_spacing ;
wire [2:0] \sio|bit_cnt ;
wire [7:0] \umd|uart_rx_data_vec ;
wire [1:0] \umd|uart_rx_filter ;
wire [1:0] \umd|uart_rx_data_sr ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X31_Y1_N23
fiftyfivenm_io_obuf \mclk~output (
	.i(\ora|MCLK~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mclk~output_o ),
	.obar());
// synopsys translate_off
defparam \mclk~output .bus_hold = "false";
defparam \mclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y4_N23
fiftyfivenm_io_obuf \siod~output (
	.i(\sio|Selector29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\siod~output_o ),
	.obar());
// synopsys translate_off
defparam \siod~output .bus_hold = "false";
defparam \siod~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y4_N16
fiftyfivenm_io_obuf \sioc~output (
	.i(\sio|scl~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sioc~output_o ),
	.obar());
// synopsys translate_off
defparam \sioc~output .bus_hold = "false";
defparam \sioc~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X10_Y22_N16
fiftyfivenm_io_obuf \umd_rx~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\umd_rx~output_o ),
	.obar());
// synopsys translate_off
defparam \umd_rx~output .bus_hold = "false";
defparam \umd_rx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
fiftyfivenm_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .listen_to_nsleep_signal = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N24
fiftyfivenm_lcell_comb \sio_ena~0 (
// Equation(s):
// \sio_ena~0_combout  = !\Equal1~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal1~10_combout ),
	.cin(gnd),
	.combout(\sio_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio_ena~0 .lut_mask = 16'h00FF;
defparam \sio_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N25
dffeas sio_ena(
	.clk(\clock~input_o ),
	.d(\sio_ena~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam sio_ena.is_wysiwyg = "true";
defparam sio_ena.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N28
fiftyfivenm_lcell_comb sio_clock(
// Equation(s):
// \sio_clock~combout  = LCELL((\clock~input_o  & \sio_ena~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock~input_o ),
	.datad(\sio_ena~q ),
	.cin(gnd),
	.combout(\sio_clock~combout ),
	.cout());
// synopsys translate_off
defparam sio_clock.lut_mask = 16'hF000;
defparam sio_clock.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \sio_clock~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sio_clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sio_clock~clkctrl_outclk ));
// synopsys translate_off
defparam \sio_clock~clkctrl .clock_type = "global clock";
defparam \sio_clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
fiftyfivenm_lcell_comb \sio|bit_cnt[0]~1 (
// Equation(s):
// \sio|bit_cnt[0]~1_combout  = !\sio|bit_cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sio|bit_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sio|bit_cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sio|bit_cnt[0]~1 .lut_mask = 16'h0F0F;
defparam \sio|bit_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
fiftyfivenm_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .listen_to_nsleep_signal = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
fiftyfivenm_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
fiftyfivenm_lcell_comb \sio|Selector25~0 (
// Equation(s):
// \sio|Selector25~0_combout  = \sio|bit_cnt [1] $ (\sio|bit_cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sio|bit_cnt [1]),
	.datad(\sio|bit_cnt [0]),
	.cin(gnd),
	.combout(\sio|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Selector25~0 .lut_mask = 16'h0FF0;
defparam \sio|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N13
dffeas \sio|bit_cnt[1] (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(\sio|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sio|bit_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sio|bit_cnt[1] .is_wysiwyg = "true";
defparam \sio|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
fiftyfivenm_lcell_comb \sio|Add1~0 (
// Equation(s):
// \sio|Add1~0_combout  = \sio|bit_cnt [2] $ (((\sio|bit_cnt [0] & \sio|bit_cnt [1])))

	.dataa(\sio|bit_cnt [0]),
	.datab(gnd),
	.datac(\sio|bit_cnt [2]),
	.datad(\sio|bit_cnt [1]),
	.cin(gnd),
	.combout(\sio|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Add1~0 .lut_mask = 16'h5AF0;
defparam \sio|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N7
dffeas \sio|bit_cnt[2] (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(\sio|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sio|bit_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sio|bit_cnt[2] .is_wysiwyg = "true";
defparam \sio|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
fiftyfivenm_lcell_comb \sio|state~15 (
// Equation(s):
// \sio|state~15_combout  = (\sio|bit_cnt [0] & (\sio|state.command~q  & (\sio|bit_cnt [2] & \sio|bit_cnt [1])))

	.dataa(\sio|bit_cnt [0]),
	.datab(\sio|state.command~q ),
	.datac(\sio|bit_cnt [2]),
	.datad(\sio|bit_cnt [1]),
	.cin(gnd),
	.combout(\sio|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \sio|state~15 .lut_mask = 16'h8000;
defparam \sio|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y4_N15
fiftyfivenm_io_ibuf \sioc~input (
	.i(sioc),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\sioc~input_o ));
// synopsys translate_off
defparam \sioc~input .bus_hold = "false";
defparam \sioc~input .listen_to_nsleep_signal = "false";
defparam \sioc~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y6_N23
dffeas \sio|count[6] (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sio|count~1_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sio|count[6] .is_wysiwyg = "true";
defparam \sio|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N0
fiftyfivenm_lcell_comb \sio|Add0~0 (
// Equation(s):
// \sio|Add0~0_combout  = (\sio|stretch~q  & (\sio|count [0] & VCC)) # (!\sio|stretch~q  & (\sio|count [0] $ (VCC)))
// \sio|Add0~1  = CARRY((!\sio|stretch~q  & \sio|count [0]))

	.dataa(\sio|stretch~q ),
	.datab(\sio|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sio|Add0~0_combout ),
	.cout(\sio|Add0~1 ));
// synopsys translate_off
defparam \sio|Add0~0 .lut_mask = 16'h9944;
defparam \sio|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N2
fiftyfivenm_lcell_comb \sio|Add0~2 (
// Equation(s):
// \sio|Add0~2_combout  = (\sio|count [1] & (!\sio|Add0~1 )) # (!\sio|count [1] & ((\sio|Add0~1 ) # (GND)))
// \sio|Add0~3  = CARRY((!\sio|Add0~1 ) # (!\sio|count [1]))

	.dataa(\sio|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sio|Add0~1 ),
	.combout(\sio|Add0~2_combout ),
	.cout(\sio|Add0~3 ));
// synopsys translate_off
defparam \sio|Add0~2 .lut_mask = 16'h5A5F;
defparam \sio|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N30
fiftyfivenm_lcell_comb \sio|count~3 (
// Equation(s):
// \sio|count~3_combout  = (\sio|Add0~2_combout  & ((!\sio|Equal0~0_combout ) # (!\sio|Equal0~1_combout )))

	.dataa(gnd),
	.datab(\sio|Equal0~1_combout ),
	.datac(\sio|Equal0~0_combout ),
	.datad(\sio|Add0~2_combout ),
	.cin(gnd),
	.combout(\sio|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \sio|count~3 .lut_mask = 16'h3F00;
defparam \sio|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N31
dffeas \sio|count[1] (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(\sio|count~3_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sio|count[1] .is_wysiwyg = "true";
defparam \sio|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N4
fiftyfivenm_lcell_comb \sio|Add0~4 (
// Equation(s):
// \sio|Add0~4_combout  = (\sio|count [2] & (\sio|Add0~3  $ (GND))) # (!\sio|count [2] & (!\sio|Add0~3  & VCC))
// \sio|Add0~5  = CARRY((\sio|count [2] & !\sio|Add0~3 ))

	.dataa(gnd),
	.datab(\sio|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sio|Add0~3 ),
	.combout(\sio|Add0~4_combout ),
	.cout(\sio|Add0~5 ));
// synopsys translate_off
defparam \sio|Add0~4 .lut_mask = 16'hC30C;
defparam \sio|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N18
fiftyfivenm_lcell_comb \sio|count~6 (
// Equation(s):
// \sio|count~6_combout  = (\sio|Add0~4_combout  & ((!\sio|Equal0~1_combout ) # (!\sio|Equal0~0_combout )))

	.dataa(\sio|Equal0~0_combout ),
	.datab(gnd),
	.datac(\sio|Add0~4_combout ),
	.datad(\sio|Equal0~1_combout ),
	.cin(gnd),
	.combout(\sio|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \sio|count~6 .lut_mask = 16'h50F0;
defparam \sio|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N19
dffeas \sio|count[2] (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(\sio|count~6_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sio|count[2] .is_wysiwyg = "true";
defparam \sio|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N6
fiftyfivenm_lcell_comb \sio|Add0~6 (
// Equation(s):
// \sio|Add0~6_combout  = (\sio|count [3] & (!\sio|Add0~5 )) # (!\sio|count [3] & ((\sio|Add0~5 ) # (GND)))
// \sio|Add0~7  = CARRY((!\sio|Add0~5 ) # (!\sio|count [3]))

	.dataa(gnd),
	.datab(\sio|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sio|Add0~5 ),
	.combout(\sio|Add0~6_combout ),
	.cout(\sio|Add0~7 ));
// synopsys translate_off
defparam \sio|Add0~6 .lut_mask = 16'h3C3F;
defparam \sio|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N26
fiftyfivenm_lcell_comb \sio|count~0 (
// Equation(s):
// \sio|count~0_combout  = (\sio|Add0~6_combout  & ((!\sio|Equal0~0_combout ) # (!\sio|Equal0~1_combout )))

	.dataa(gnd),
	.datab(\sio|Equal0~1_combout ),
	.datac(\sio|Equal0~0_combout ),
	.datad(\sio|Add0~6_combout ),
	.cin(gnd),
	.combout(\sio|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio|count~0 .lut_mask = 16'h3F00;
defparam \sio|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N25
dffeas \sio|count[3] (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sio|count~0_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sio|count[3] .is_wysiwyg = "true";
defparam \sio|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N24
fiftyfivenm_lcell_comb \sio|Equal0~0 (
// Equation(s):
// \sio|Equal0~0_combout  = (\sio|count [4] & (\sio|count [5] & (\sio|count [3] & \sio|count [6])))

	.dataa(\sio|count [4]),
	.datab(\sio|count [5]),
	.datac(\sio|count [3]),
	.datad(\sio|count [6]),
	.cin(gnd),
	.combout(\sio|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Equal0~0 .lut_mask = 16'h8000;
defparam \sio|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N8
fiftyfivenm_lcell_comb \sio|Add0~8 (
// Equation(s):
// \sio|Add0~8_combout  = (\sio|count [4] & (\sio|Add0~7  $ (GND))) # (!\sio|count [4] & (!\sio|Add0~7  & VCC))
// \sio|Add0~9  = CARRY((\sio|count [4] & !\sio|Add0~7 ))

	.dataa(\sio|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sio|Add0~7 ),
	.combout(\sio|Add0~8_combout ),
	.cout(\sio|Add0~9 ));
// synopsys translate_off
defparam \sio|Add0~8 .lut_mask = 16'hA50A;
defparam \sio|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N22
fiftyfivenm_lcell_comb \sio|count~5 (
// Equation(s):
// \sio|count~5_combout  = (\sio|Add0~8_combout  & ((!\sio|Equal0~0_combout ) # (!\sio|Equal0~1_combout )))

	.dataa(gnd),
	.datab(\sio|Equal0~1_combout ),
	.datac(\sio|Equal0~0_combout ),
	.datad(\sio|Add0~8_combout ),
	.cin(gnd),
	.combout(\sio|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \sio|count~5 .lut_mask = 16'h3F00;
defparam \sio|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N23
dffeas \sio|count[4] (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(\sio|count~5_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sio|count[4] .is_wysiwyg = "true";
defparam \sio|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N10
fiftyfivenm_lcell_comb \sio|Add0~10 (
// Equation(s):
// \sio|Add0~10_combout  = (\sio|count [5] & (!\sio|Add0~9 )) # (!\sio|count [5] & ((\sio|Add0~9 ) # (GND)))
// \sio|Add0~11  = CARRY((!\sio|Add0~9 ) # (!\sio|count [5]))

	.dataa(gnd),
	.datab(\sio|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sio|Add0~9 ),
	.combout(\sio|Add0~10_combout ),
	.cout(\sio|Add0~11 ));
// synopsys translate_off
defparam \sio|Add0~10 .lut_mask = 16'h3C3F;
defparam \sio|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N12
fiftyfivenm_lcell_comb \sio|Add0~12 (
// Equation(s):
// \sio|Add0~12_combout  = \sio|Add0~11  $ (!\sio|count [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sio|count [6]),
	.cin(\sio|Add0~11 ),
	.combout(\sio|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Add0~12 .lut_mask = 16'hF00F;
defparam \sio|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N10
fiftyfivenm_lcell_comb \sio|count~1 (
// Equation(s):
// \sio|count~1_combout  = (\sio|Add0~12_combout  & ((!\sio|Equal0~0_combout ) # (!\sio|Equal0~1_combout )))

	.dataa(\sio|Equal0~1_combout ),
	.datab(gnd),
	.datac(\sio|Add0~12_combout ),
	.datad(\sio|Equal0~0_combout ),
	.cin(gnd),
	.combout(\sio|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \sio|count~1 .lut_mask = 16'h50F0;
defparam \sio|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N28
fiftyfivenm_lcell_comb \sio|process_0~5 (
// Equation(s):
// \sio|process_0~5_combout  = (\sio|Add0~4_combout  & ((\sio|Add0~2_combout  & ((!\sio|Add0~10_combout ))) # (!\sio|Add0~2_combout  & (\sio|Add0~0_combout ))))

	.dataa(\sio|Add0~0_combout ),
	.datab(\sio|Add0~2_combout ),
	.datac(\sio|Add0~4_combout ),
	.datad(\sio|Add0~10_combout ),
	.cin(gnd),
	.combout(\sio|process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \sio|process_0~5 .lut_mask = 16'h20E0;
defparam \sio|process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N14
fiftyfivenm_lcell_comb \sio|process_0~6 (
// Equation(s):
// \sio|process_0~6_combout  = (\sio|Add0~8_combout  & (\sio|count~0_combout  & \sio|process_0~5_combout ))

	.dataa(gnd),
	.datab(\sio|Add0~8_combout ),
	.datac(\sio|count~0_combout ),
	.datad(\sio|process_0~5_combout ),
	.cin(gnd),
	.combout(\sio|process_0~6_combout ),
	.cout());
// synopsys translate_off
defparam \sio|process_0~6 .lut_mask = 16'hC000;
defparam \sio|process_0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N2
fiftyfivenm_lcell_comb \sio|process_0~3 (
// Equation(s):
// \sio|process_0~3_combout  = (\sio|Add0~4_combout  & (\sio|Add0~2_combout  & (\sio|Add0~8_combout  & \sio|count~0_combout )))

	.dataa(\sio|Add0~4_combout ),
	.datab(\sio|Add0~2_combout ),
	.datac(\sio|Add0~8_combout ),
	.datad(\sio|count~0_combout ),
	.cin(gnd),
	.combout(\sio|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \sio|process_0~3 .lut_mask = 16'h8000;
defparam \sio|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N20
fiftyfivenm_lcell_comb \sio|process_0~7 (
// Equation(s):
// \sio|process_0~7_combout  = (\sio|process_0~6_combout ) # ((\sio|count~1_combout  & (\sio|Add0~10_combout )) # (!\sio|count~1_combout  & ((!\sio|process_0~3_combout ))))

	.dataa(\sio|count~1_combout ),
	.datab(\sio|Add0~10_combout ),
	.datac(\sio|process_0~6_combout ),
	.datad(\sio|process_0~3_combout ),
	.cin(gnd),
	.combout(\sio|process_0~7_combout ),
	.cout());
// synopsys translate_off
defparam \sio|process_0~7 .lut_mask = 16'hF8FD;
defparam \sio|process_0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N16
fiftyfivenm_lcell_comb \sio|stretch~0 (
// Equation(s):
// \sio|stretch~0_combout  = (\sio|process_0~7_combout  & ((\sio|stretch~q ))) # (!\sio|process_0~7_combout  & (!\sioc~input_o ))

	.dataa(\sioc~input_o ),
	.datab(gnd),
	.datac(\sio|stretch~q ),
	.datad(\sio|process_0~7_combout ),
	.cin(gnd),
	.combout(\sio|stretch~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio|stretch~0 .lut_mask = 16'hF055;
defparam \sio|stretch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N17
dffeas \sio|stretch (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(\sio|stretch~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|stretch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sio|stretch .is_wysiwyg = "true";
defparam \sio|stretch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
fiftyfivenm_lcell_comb \sio|count~4 (
// Equation(s):
// \sio|count~4_combout  = (\sio|Add0~0_combout  & ((!\sio|Equal0~0_combout ) # (!\sio|Equal0~1_combout )))

	.dataa(\sio|Add0~0_combout ),
	.datab(\sio|Equal0~1_combout ),
	.datac(\sio|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sio|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \sio|count~4 .lut_mask = 16'h2A2A;
defparam \sio|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N17
dffeas \sio|count[0] (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(\sio|count~4_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sio|count[0] .is_wysiwyg = "true";
defparam \sio|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N20
fiftyfivenm_lcell_comb \sio|Equal0~1 (
// Equation(s):
// \sio|Equal0~1_combout  = (\sio|count [0] & (\sio|count [1] & !\sio|count [2]))

	.dataa(gnd),
	.datab(\sio|count [0]),
	.datac(\sio|count [1]),
	.datad(\sio|count [2]),
	.cin(gnd),
	.combout(\sio|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Equal0~1 .lut_mask = 16'h00C0;
defparam \sio|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N30
fiftyfivenm_lcell_comb \sio|count~2 (
// Equation(s):
// \sio|count~2_combout  = (\sio|Add0~10_combout  & ((!\sio|Equal0~0_combout ) # (!\sio|Equal0~1_combout )))

	.dataa(\sio|Equal0~1_combout ),
	.datab(gnd),
	.datac(\sio|Add0~10_combout ),
	.datad(\sio|Equal0~0_combout ),
	.cin(gnd),
	.combout(\sio|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \sio|count~2 .lut_mask = 16'h50F0;
defparam \sio|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N7
dffeas \sio|count[5] (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sio|count~2_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sio|count[5] .is_wysiwyg = "true";
defparam \sio|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N24
fiftyfivenm_lcell_comb \sio|process_0~2 (
// Equation(s):
// \sio|process_0~2_combout  = (\sio|Add0~12_combout ) # ((\sio|Equal0~1_combout  & \sio|Equal0~0_combout ))

	.dataa(\sio|Equal0~1_combout ),
	.datab(gnd),
	.datac(\sio|Add0~12_combout ),
	.datad(\sio|Equal0~0_combout ),
	.cin(gnd),
	.combout(\sio|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sio|process_0~2 .lut_mask = 16'hFAF0;
defparam \sio|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N14
fiftyfivenm_lcell_comb \sio|process_0~0 (
// Equation(s):
// \sio|process_0~0_combout  = (\sio|Add0~0_combout  & (\sio|Add0~4_combout  & ((!\sio|Equal0~0_combout ) # (!\sio|Equal0~1_combout ))))

	.dataa(\sio|Equal0~1_combout ),
	.datab(\sio|Equal0~0_combout ),
	.datac(\sio|Add0~0_combout ),
	.datad(\sio|Add0~4_combout ),
	.cin(gnd),
	.combout(\sio|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio|process_0~0 .lut_mask = 16'h7000;
defparam \sio|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N8
fiftyfivenm_lcell_comb \sio|process_0~1 (
// Equation(s):
// \sio|process_0~1_combout  = (\sio|Add0~2_combout  & (\sio|Add0~8_combout  & (\sio|process_0~0_combout  & \sio|count~0_combout )))

	.dataa(\sio|Add0~2_combout ),
	.datab(\sio|Add0~8_combout ),
	.datac(\sio|process_0~0_combout ),
	.datad(\sio|count~0_combout ),
	.cin(gnd),
	.combout(\sio|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sio|process_0~1 .lut_mask = 16'h8000;
defparam \sio|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N28
fiftyfivenm_lcell_comb \sio|process_0~4 (
// Equation(s):
// \sio|process_0~4_combout  = (\sio|process_0~2_combout ) # ((\sio|Add0~10_combout  & ((\sio|process_0~3_combout ))) # (!\sio|Add0~10_combout  & (!\sio|process_0~1_combout )))

	.dataa(\sio|Add0~10_combout ),
	.datab(\sio|process_0~2_combout ),
	.datac(\sio|process_0~1_combout ),
	.datad(\sio|process_0~3_combout ),
	.cin(gnd),
	.combout(\sio|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \sio|process_0~4 .lut_mask = 16'hEFCD;
defparam \sio|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N4
fiftyfivenm_lcell_comb \sio|LessThan1~0 (
// Equation(s):
// \sio|LessThan1~0_combout  = (\sio|count~2_combout ) # ((\sio|process_0~1_combout ) # (\sio|count~1_combout ))

	.dataa(\sio|count~2_combout ),
	.datab(gnd),
	.datac(\sio|process_0~1_combout ),
	.datad(\sio|count~1_combout ),
	.cin(gnd),
	.combout(\sio|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio|LessThan1~0 .lut_mask = 16'hFFFA;
defparam \sio|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N26
fiftyfivenm_lcell_comb \sio|data_clk~0 (
// Equation(s):
// \sio|data_clk~0_combout  = (\sio|LessThan1~0_combout  & ((!\sio|process_0~7_combout ) # (!\sio|process_0~4_combout )))

	.dataa(gnd),
	.datab(\sio|process_0~4_combout ),
	.datac(\sio|LessThan1~0_combout ),
	.datad(\sio|process_0~7_combout ),
	.cin(gnd),
	.combout(\sio|data_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio|data_clk~0 .lut_mask = 16'h30F0;
defparam \sio|data_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N27
dffeas \sio|data_clk (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(\sio|data_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|data_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sio|data_clk .is_wysiwyg = "true";
defparam \sio|data_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N19
dffeas \sio|data_clk_prev (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sio|data_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|data_clk_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sio|data_clk_prev .is_wysiwyg = "true";
defparam \sio|data_clk_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N22
fiftyfivenm_lcell_comb \sio|process_1~0 (
// Equation(s):
// \sio|process_1~0_combout  = (\sio|data_clk~q  & !\sio|data_clk_prev~q )

	.dataa(\sio|data_clk~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sio|data_clk_prev~q ),
	.cin(gnd),
	.combout(\sio|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio|process_1~0 .lut_mask = 16'h00AA;
defparam \sio|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N5
dffeas \sio|state.slv_ack1 (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(\sio|state~15_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sio|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|state.slv_ack1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sio|state.slv_ack1 .is_wysiwyg = "true";
defparam \sio|state.slv_ack1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
fiftyfivenm_lcell_comb \sio|Selector21~0 (
// Equation(s):
// \sio|Selector21~0_combout  = (\sio|state.rd~q  & (((!\sio|bit_cnt [1]) # (!\sio|bit_cnt [2])) # (!\sio|bit_cnt [0])))

	.dataa(\sio|bit_cnt [0]),
	.datab(\sio|state.rd~q ),
	.datac(\sio|bit_cnt [2]),
	.datad(\sio|bit_cnt [1]),
	.cin(gnd),
	.combout(\sio|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Selector21~0 .lut_mask = 16'h4CCC;
defparam \sio|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N18
fiftyfivenm_lcell_comb \sio|Selector21~1 (
// Equation(s):
// \sio|Selector21~1_combout  = (\sio|state.slv_ack1~q ) # ((\sio|Selector21~0_combout ) # ((\sio|state.mstr_ack~q  & \sio_ena~q )))

	.dataa(\sio|state.slv_ack1~q ),
	.datab(\sio|state.mstr_ack~q ),
	.datac(\sio_ena~q ),
	.datad(\sio|Selector21~0_combout ),
	.cin(gnd),
	.combout(\sio|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Selector21~1 .lut_mask = 16'hFFEA;
defparam \sio|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N19
dffeas \sio|state.rd (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(\sio|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sio|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|state.rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sio|state.rd .is_wysiwyg = "true";
defparam \sio|state.rd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
fiftyfivenm_lcell_comb \sio|state~14 (
// Equation(s):
// \sio|state~14_combout  = (\sio|bit_cnt [0] & (\sio|state.rd~q  & (\sio|bit_cnt [2] & \sio|bit_cnt [1])))

	.dataa(\sio|bit_cnt [0]),
	.datab(\sio|state.rd~q ),
	.datac(\sio|bit_cnt [2]),
	.datad(\sio|bit_cnt [1]),
	.cin(gnd),
	.combout(\sio|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \sio|state~14 .lut_mask = 16'h8000;
defparam \sio|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N29
dffeas \sio|state.mstr_ack (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(\sio|state~14_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sio|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|state.mstr_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sio|state.mstr_ack .is_wysiwyg = "true";
defparam \sio|state.mstr_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
fiftyfivenm_lcell_comb \sio|state~13 (
// Equation(s):
// \sio|state~13_combout  = (\sio|bit_cnt [1] & (\sio|bit_cnt [0] & (\sio|bit_cnt [2] & \sio|state.wr~q )))

	.dataa(\sio|bit_cnt [1]),
	.datab(\sio|bit_cnt [0]),
	.datac(\sio|bit_cnt [2]),
	.datad(\sio|state.wr~q ),
	.cin(gnd),
	.combout(\sio|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \sio|state~13 .lut_mask = 16'h8000;
defparam \sio|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N27
dffeas \sio|state.slv_ack2 (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(\sio|state~13_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sio|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|state.slv_ack2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sio|state.slv_ack2 .is_wysiwyg = "true";
defparam \sio|state.slv_ack2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N0
fiftyfivenm_lcell_comb \sio|Selector22~0 (
// Equation(s):
// \sio|Selector22~0_combout  = (!\sio_ena~q  & ((\sio|state.mstr_ack~q ) # (\sio|state.slv_ack2~q )))

	.dataa(\sio_ena~q ),
	.datab(\sio|state.mstr_ack~q ),
	.datac(gnd),
	.datad(\sio|state.slv_ack2~q ),
	.cin(gnd),
	.combout(\sio|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Selector22~0 .lut_mask = 16'h5544;
defparam \sio|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N15
dffeas \sio|state.stop (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sio|Selector22~0_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sio|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|state.stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sio|state.stop .is_wysiwyg = "true";
defparam \sio|state.stop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N2
fiftyfivenm_lcell_comb \sio|Selector17~0 (
// Equation(s):
// \sio|Selector17~0_combout  = (!\sio|state.stop~q  & ((\sio_ena~q ) # (\sio|state.ready~q )))

	.dataa(gnd),
	.datab(\sio|state.stop~q ),
	.datac(\sio_ena~q ),
	.datad(\sio|state.ready~q ),
	.cin(gnd),
	.combout(\sio|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Selector17~0 .lut_mask = 16'h3330;
defparam \sio|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N31
dffeas \sio|state.ready (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sio|Selector17~0_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sio|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|state.ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sio|state.ready .is_wysiwyg = "true";
defparam \sio|state.ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N8
fiftyfivenm_lcell_comb \sio|Selector18~0 (
// Equation(s):
// \sio|Selector18~0_combout  = (\sio_ena~q  & !\sio|state.ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sio_ena~q ),
	.datad(\sio|state.ready~q ),
	.cin(gnd),
	.combout(\sio|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Selector18~0 .lut_mask = 16'h00F0;
defparam \sio|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N1
dffeas \sio|state.start (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sio|Selector18~0_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sio|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|state.start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sio|state.start .is_wysiwyg = "true";
defparam \sio|state.start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
fiftyfivenm_lcell_comb \sio|Selector19~0 (
// Equation(s):
// \sio|Selector19~0_combout  = (\sio|state.start~q ) # ((\sio|state.command~q  & !\sio|Equal1~0_combout ))

	.dataa(\sio|state.start~q ),
	.datab(gnd),
	.datac(\sio|state.command~q ),
	.datad(\sio|Equal1~0_combout ),
	.cin(gnd),
	.combout(\sio|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Selector19~0 .lut_mask = 16'hAAFA;
defparam \sio|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N19
dffeas \sio|state.command (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(\sio|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sio|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|state.command~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sio|state.command .is_wysiwyg = "true";
defparam \sio|state.command .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
fiftyfivenm_lcell_comb \sio|bit_cnt[2]~0 (
// Equation(s):
// \sio|bit_cnt[2]~0_combout  = (!\sio|data_clk_prev~q  & (\sio|data_clk~q  & ((\sio|state.command~q ) # (!\sio|Selector0~0_combout ))))

	.dataa(\sio|Selector0~0_combout ),
	.datab(\sio|state.command~q ),
	.datac(\sio|data_clk_prev~q ),
	.datad(\sio|data_clk~q ),
	.cin(gnd),
	.combout(\sio|bit_cnt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio|bit_cnt[2]~0 .lut_mask = 16'h0D00;
defparam \sio|bit_cnt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N11
dffeas \sio|bit_cnt[0] (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(\sio|bit_cnt[0]~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sio|bit_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sio|bit_cnt[0] .is_wysiwyg = "true";
defparam \sio|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
fiftyfivenm_lcell_comb \sio|Equal1~0 (
// Equation(s):
// \sio|Equal1~0_combout  = (\sio|bit_cnt [0] & (\sio|bit_cnt [2] & \sio|bit_cnt [1]))

	.dataa(\sio|bit_cnt [0]),
	.datab(gnd),
	.datac(\sio|bit_cnt [2]),
	.datad(\sio|bit_cnt [1]),
	.cin(gnd),
	.combout(\sio|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Equal1~0 .lut_mask = 16'hA000;
defparam \sio|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N22
fiftyfivenm_lcell_comb \sio|Selector20~0 (
// Equation(s):
// \sio|Selector20~0_combout  = (\sio_ena~q  & ((\sio|state.slv_ack2~q ) # ((!\sio|Equal1~0_combout  & \sio|state.wr~q )))) # (!\sio_ena~q  & (!\sio|Equal1~0_combout  & (\sio|state.wr~q )))

	.dataa(\sio_ena~q ),
	.datab(\sio|Equal1~0_combout ),
	.datac(\sio|state.wr~q ),
	.datad(\sio|state.slv_ack2~q ),
	.cin(gnd),
	.combout(\sio|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Selector20~0 .lut_mask = 16'hBA30;
defparam \sio|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N23
dffeas \sio|state.wr (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(\sio|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sio|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|state.wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sio|state.wr .is_wysiwyg = "true";
defparam \sio|state.wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N14
fiftyfivenm_lcell_comb \sio|Selector0~0 (
// Equation(s):
// \sio|Selector0~0_combout  = (!\sio|state.wr~q  & !\sio|state.rd~q )

	.dataa(\sio|state.wr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sio|state.rd~q ),
	.cin(gnd),
	.combout(\sio|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Selector0~0 .lut_mask = 16'h0055;
defparam \sio|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N6
fiftyfivenm_lcell_comb \sio|Selector0~1 (
// Equation(s):
// \sio|Selector0~1_combout  = (!\sio|busy~q  & ((\sio|state.command~q ) # ((\sio|Selector22~0_combout ) # (\sio|state.slv_ack1~q ))))

	.dataa(\sio|busy~q ),
	.datab(\sio|state.command~q ),
	.datac(\sio|Selector22~0_combout ),
	.datad(\sio|state.slv_ack1~q ),
	.cin(gnd),
	.combout(\sio|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Selector0~1 .lut_mask = 16'h5554;
defparam \sio|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N20
fiftyfivenm_lcell_comb \sio|Selector0~2 (
// Equation(s):
// \sio|Selector0~2_combout  = (\sio|Selector0~0_combout  & (!\sio|state.start~q  & (!\sio|Selector0~1_combout  & !\sio|Selector18~0_combout )))

	.dataa(\sio|Selector0~0_combout ),
	.datab(\sio|state.start~q ),
	.datac(\sio|Selector0~1_combout ),
	.datad(\sio|Selector18~0_combout ),
	.cin(gnd),
	.combout(\sio|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Selector0~2 .lut_mask = 16'h0002;
defparam \sio|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N21
dffeas \sio|busy (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(\sio|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sio|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sio|busy .is_wysiwyg = "true";
defparam \sio|busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
fiftyfivenm_lcell_comb \init_camera:reg_index[0]~1 (
// Equation(s):
// \init_camera:reg_index[0]~1_combout  = (\sio|busy~q  & (\init_camera:reg_index[0]~q  $ (VCC))) # (!\sio|busy~q  & (\init_camera:reg_index[0]~q  & VCC))
// \init_camera:reg_index[0]~2  = CARRY((\sio|busy~q  & \init_camera:reg_index[0]~q ))

	.dataa(\sio|busy~q ),
	.datab(\init_camera:reg_index[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\init_camera:reg_index[0]~1_combout ),
	.cout(\init_camera:reg_index[0]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[0]~1 .lut_mask = 16'h6688;
defparam \init_camera:reg_index[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N16
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N1
dffeas \init_camera:reg_index[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[0]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[0] .is_wysiwyg = "true";
defparam \init_camera:reg_index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
fiftyfivenm_lcell_comb \init_camera:reg_index[1]~1 (
// Equation(s):
// \init_camera:reg_index[1]~1_combout  = (\init_camera:reg_index[1]~q  & (!\init_camera:reg_index[0]~2 )) # (!\init_camera:reg_index[1]~q  & ((\init_camera:reg_index[0]~2 ) # (GND)))
// \init_camera:reg_index[1]~2  = CARRY((!\init_camera:reg_index[0]~2 ) # (!\init_camera:reg_index[1]~q ))

	.dataa(gnd),
	.datab(\init_camera:reg_index[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[0]~2 ),
	.combout(\init_camera:reg_index[1]~1_combout ),
	.cout(\init_camera:reg_index[1]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[1]~1 .lut_mask = 16'h3C3F;
defparam \init_camera:reg_index[1]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N3
dffeas \init_camera:reg_index[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[1] .is_wysiwyg = "true";
defparam \init_camera:reg_index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
fiftyfivenm_lcell_comb \init_camera:reg_index[2]~1 (
// Equation(s):
// \init_camera:reg_index[2]~1_combout  = (\init_camera:reg_index[2]~q  & (\init_camera:reg_index[1]~2  $ (GND))) # (!\init_camera:reg_index[2]~q  & (!\init_camera:reg_index[1]~2  & VCC))
// \init_camera:reg_index[2]~2  = CARRY((\init_camera:reg_index[2]~q  & !\init_camera:reg_index[1]~2 ))

	.dataa(gnd),
	.datab(\init_camera:reg_index[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[1]~2 ),
	.combout(\init_camera:reg_index[2]~1_combout ),
	.cout(\init_camera:reg_index[2]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[2]~1 .lut_mask = 16'hC30C;
defparam \init_camera:reg_index[2]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N5
dffeas \init_camera:reg_index[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[2]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[2] .is_wysiwyg = "true";
defparam \init_camera:reg_index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
fiftyfivenm_lcell_comb \init_camera:reg_index[3]~1 (
// Equation(s):
// \init_camera:reg_index[3]~1_combout  = (\init_camera:reg_index[3]~q  & (!\init_camera:reg_index[2]~2 )) # (!\init_camera:reg_index[3]~q  & ((\init_camera:reg_index[2]~2 ) # (GND)))
// \init_camera:reg_index[3]~2  = CARRY((!\init_camera:reg_index[2]~2 ) # (!\init_camera:reg_index[3]~q ))

	.dataa(\init_camera:reg_index[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[2]~2 ),
	.combout(\init_camera:reg_index[3]~1_combout ),
	.cout(\init_camera:reg_index[3]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[3]~1 .lut_mask = 16'h5A5F;
defparam \init_camera:reg_index[3]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N7
dffeas \init_camera:reg_index[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[3]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[3] .is_wysiwyg = "true";
defparam \init_camera:reg_index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
fiftyfivenm_lcell_comb \init_camera:reg_index[4]~1 (
// Equation(s):
// \init_camera:reg_index[4]~1_combout  = (\init_camera:reg_index[4]~q  & (\init_camera:reg_index[3]~2  $ (GND))) # (!\init_camera:reg_index[4]~q  & (!\init_camera:reg_index[3]~2  & VCC))
// \init_camera:reg_index[4]~2  = CARRY((\init_camera:reg_index[4]~q  & !\init_camera:reg_index[3]~2 ))

	.dataa(gnd),
	.datab(\init_camera:reg_index[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[3]~2 ),
	.combout(\init_camera:reg_index[4]~1_combout ),
	.cout(\init_camera:reg_index[4]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[4]~1 .lut_mask = 16'hC30C;
defparam \init_camera:reg_index[4]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N9
dffeas \init_camera:reg_index[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[4]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[4] .is_wysiwyg = "true";
defparam \init_camera:reg_index[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
fiftyfivenm_lcell_comb \init_camera:reg_index[5]~1 (
// Equation(s):
// \init_camera:reg_index[5]~1_combout  = (\init_camera:reg_index[5]~q  & (!\init_camera:reg_index[4]~2 )) # (!\init_camera:reg_index[5]~q  & ((\init_camera:reg_index[4]~2 ) # (GND)))
// \init_camera:reg_index[5]~2  = CARRY((!\init_camera:reg_index[4]~2 ) # (!\init_camera:reg_index[5]~q ))

	.dataa(\init_camera:reg_index[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[4]~2 ),
	.combout(\init_camera:reg_index[5]~1_combout ),
	.cout(\init_camera:reg_index[5]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[5]~1 .lut_mask = 16'h5A5F;
defparam \init_camera:reg_index[5]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N11
dffeas \init_camera:reg_index[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[5]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[5] .is_wysiwyg = "true";
defparam \init_camera:reg_index[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
fiftyfivenm_lcell_comb \init_camera:reg_index[6]~1 (
// Equation(s):
// \init_camera:reg_index[6]~1_combout  = (\init_camera:reg_index[6]~q  & (\init_camera:reg_index[5]~2  $ (GND))) # (!\init_camera:reg_index[6]~q  & (!\init_camera:reg_index[5]~2  & VCC))
// \init_camera:reg_index[6]~2  = CARRY((\init_camera:reg_index[6]~q  & !\init_camera:reg_index[5]~2 ))

	.dataa(\init_camera:reg_index[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[5]~2 ),
	.combout(\init_camera:reg_index[6]~1_combout ),
	.cout(\init_camera:reg_index[6]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[6]~1 .lut_mask = 16'hA50A;
defparam \init_camera:reg_index[6]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N13
dffeas \init_camera:reg_index[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[6]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[6] .is_wysiwyg = "true";
defparam \init_camera:reg_index[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
fiftyfivenm_lcell_comb \init_camera:reg_index[7]~1 (
// Equation(s):
// \init_camera:reg_index[7]~1_combout  = (\init_camera:reg_index[7]~q  & (!\init_camera:reg_index[6]~2 )) # (!\init_camera:reg_index[7]~q  & ((\init_camera:reg_index[6]~2 ) # (GND)))
// \init_camera:reg_index[7]~2  = CARRY((!\init_camera:reg_index[6]~2 ) # (!\init_camera:reg_index[7]~q ))

	.dataa(gnd),
	.datab(\init_camera:reg_index[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[6]~2 ),
	.combout(\init_camera:reg_index[7]~1_combout ),
	.cout(\init_camera:reg_index[7]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[7]~1 .lut_mask = 16'h3C3F;
defparam \init_camera:reg_index[7]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N15
dffeas \init_camera:reg_index[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[7]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[7] .is_wysiwyg = "true";
defparam \init_camera:reg_index[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
fiftyfivenm_lcell_comb \init_camera:reg_index[8]~1 (
// Equation(s):
// \init_camera:reg_index[8]~1_combout  = (\init_camera:reg_index[8]~q  & (\init_camera:reg_index[7]~2  $ (GND))) # (!\init_camera:reg_index[8]~q  & (!\init_camera:reg_index[7]~2  & VCC))
// \init_camera:reg_index[8]~2  = CARRY((\init_camera:reg_index[8]~q  & !\init_camera:reg_index[7]~2 ))

	.dataa(gnd),
	.datab(\init_camera:reg_index[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[7]~2 ),
	.combout(\init_camera:reg_index[8]~1_combout ),
	.cout(\init_camera:reg_index[8]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[8]~1 .lut_mask = 16'hC30C;
defparam \init_camera:reg_index[8]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N17
dffeas \init_camera:reg_index[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[8]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[8] .is_wysiwyg = "true";
defparam \init_camera:reg_index[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
fiftyfivenm_lcell_comb \init_camera:reg_index[9]~1 (
// Equation(s):
// \init_camera:reg_index[9]~1_combout  = (\init_camera:reg_index[9]~q  & (!\init_camera:reg_index[8]~2 )) # (!\init_camera:reg_index[9]~q  & ((\init_camera:reg_index[8]~2 ) # (GND)))
// \init_camera:reg_index[9]~2  = CARRY((!\init_camera:reg_index[8]~2 ) # (!\init_camera:reg_index[9]~q ))

	.dataa(gnd),
	.datab(\init_camera:reg_index[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[8]~2 ),
	.combout(\init_camera:reg_index[9]~1_combout ),
	.cout(\init_camera:reg_index[9]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[9]~1 .lut_mask = 16'h3C3F;
defparam \init_camera:reg_index[9]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N19
dffeas \init_camera:reg_index[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[9]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[9] .is_wysiwyg = "true";
defparam \init_camera:reg_index[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
fiftyfivenm_lcell_comb \init_camera:reg_index[10]~1 (
// Equation(s):
// \init_camera:reg_index[10]~1_combout  = (\init_camera:reg_index[10]~q  & (\init_camera:reg_index[9]~2  $ (GND))) # (!\init_camera:reg_index[10]~q  & (!\init_camera:reg_index[9]~2  & VCC))
// \init_camera:reg_index[10]~2  = CARRY((\init_camera:reg_index[10]~q  & !\init_camera:reg_index[9]~2 ))

	.dataa(gnd),
	.datab(\init_camera:reg_index[10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[9]~2 ),
	.combout(\init_camera:reg_index[10]~1_combout ),
	.cout(\init_camera:reg_index[10]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[10]~1 .lut_mask = 16'hC30C;
defparam \init_camera:reg_index[10]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N21
dffeas \init_camera:reg_index[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[10]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[10] .is_wysiwyg = "true";
defparam \init_camera:reg_index[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
fiftyfivenm_lcell_comb \init_camera:reg_index[11]~1 (
// Equation(s):
// \init_camera:reg_index[11]~1_combout  = (\init_camera:reg_index[11]~q  & (!\init_camera:reg_index[10]~2 )) # (!\init_camera:reg_index[11]~q  & ((\init_camera:reg_index[10]~2 ) # (GND)))
// \init_camera:reg_index[11]~2  = CARRY((!\init_camera:reg_index[10]~2 ) # (!\init_camera:reg_index[11]~q ))

	.dataa(\init_camera:reg_index[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[10]~2 ),
	.combout(\init_camera:reg_index[11]~1_combout ),
	.cout(\init_camera:reg_index[11]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[11]~1 .lut_mask = 16'h5A5F;
defparam \init_camera:reg_index[11]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N23
dffeas \init_camera:reg_index[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[11]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[11] .is_wysiwyg = "true";
defparam \init_camera:reg_index[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
fiftyfivenm_lcell_comb \init_camera:reg_index[12]~1 (
// Equation(s):
// \init_camera:reg_index[12]~1_combout  = (\init_camera:reg_index[12]~q  & (\init_camera:reg_index[11]~2  $ (GND))) # (!\init_camera:reg_index[12]~q  & (!\init_camera:reg_index[11]~2  & VCC))
// \init_camera:reg_index[12]~2  = CARRY((\init_camera:reg_index[12]~q  & !\init_camera:reg_index[11]~2 ))

	.dataa(gnd),
	.datab(\init_camera:reg_index[12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[11]~2 ),
	.combout(\init_camera:reg_index[12]~1_combout ),
	.cout(\init_camera:reg_index[12]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[12]~1 .lut_mask = 16'hC30C;
defparam \init_camera:reg_index[12]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N25
dffeas \init_camera:reg_index[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[12]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[12] .is_wysiwyg = "true";
defparam \init_camera:reg_index[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
fiftyfivenm_lcell_comb \init_camera:reg_index[13]~1 (
// Equation(s):
// \init_camera:reg_index[13]~1_combout  = (\init_camera:reg_index[13]~q  & (!\init_camera:reg_index[12]~2 )) # (!\init_camera:reg_index[13]~q  & ((\init_camera:reg_index[12]~2 ) # (GND)))
// \init_camera:reg_index[13]~2  = CARRY((!\init_camera:reg_index[12]~2 ) # (!\init_camera:reg_index[13]~q ))

	.dataa(\init_camera:reg_index[13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[12]~2 ),
	.combout(\init_camera:reg_index[13]~1_combout ),
	.cout(\init_camera:reg_index[13]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[13]~1 .lut_mask = 16'h5A5F;
defparam \init_camera:reg_index[13]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N27
dffeas \init_camera:reg_index[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[13]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[13] .is_wysiwyg = "true";
defparam \init_camera:reg_index[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
fiftyfivenm_lcell_comb \init_camera:reg_index[14]~1 (
// Equation(s):
// \init_camera:reg_index[14]~1_combout  = (\init_camera:reg_index[14]~q  & (\init_camera:reg_index[13]~2  $ (GND))) # (!\init_camera:reg_index[14]~q  & (!\init_camera:reg_index[13]~2  & VCC))
// \init_camera:reg_index[14]~2  = CARRY((\init_camera:reg_index[14]~q  & !\init_camera:reg_index[13]~2 ))

	.dataa(gnd),
	.datab(\init_camera:reg_index[14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[13]~2 ),
	.combout(\init_camera:reg_index[14]~1_combout ),
	.cout(\init_camera:reg_index[14]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[14]~1 .lut_mask = 16'hC30C;
defparam \init_camera:reg_index[14]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N29
dffeas \init_camera:reg_index[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[14]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[14] .is_wysiwyg = "true";
defparam \init_camera:reg_index[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
fiftyfivenm_lcell_comb \init_camera:reg_index[15]~1 (
// Equation(s):
// \init_camera:reg_index[15]~1_combout  = (\init_camera:reg_index[15]~q  & (!\init_camera:reg_index[14]~2 )) # (!\init_camera:reg_index[15]~q  & ((\init_camera:reg_index[14]~2 ) # (GND)))
// \init_camera:reg_index[15]~2  = CARRY((!\init_camera:reg_index[14]~2 ) # (!\init_camera:reg_index[15]~q ))

	.dataa(\init_camera:reg_index[15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[14]~2 ),
	.combout(\init_camera:reg_index[15]~1_combout ),
	.cout(\init_camera:reg_index[15]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[15]~1 .lut_mask = 16'h5A5F;
defparam \init_camera:reg_index[15]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N31
dffeas \init_camera:reg_index[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[15]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[15] .is_wysiwyg = "true";
defparam \init_camera:reg_index[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
fiftyfivenm_lcell_comb \init_camera:reg_index[16]~1 (
// Equation(s):
// \init_camera:reg_index[16]~1_combout  = (\init_camera:reg_index[16]~q  & (\init_camera:reg_index[15]~2  $ (GND))) # (!\init_camera:reg_index[16]~q  & (!\init_camera:reg_index[15]~2  & VCC))
// \init_camera:reg_index[16]~2  = CARRY((\init_camera:reg_index[16]~q  & !\init_camera:reg_index[15]~2 ))

	.dataa(gnd),
	.datab(\init_camera:reg_index[16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[15]~2 ),
	.combout(\init_camera:reg_index[16]~1_combout ),
	.cout(\init_camera:reg_index[16]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[16]~1 .lut_mask = 16'hC30C;
defparam \init_camera:reg_index[16]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \init_camera:reg_index[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[16]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[16] .is_wysiwyg = "true";
defparam \init_camera:reg_index[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
fiftyfivenm_lcell_comb \init_camera:reg_index[17]~1 (
// Equation(s):
// \init_camera:reg_index[17]~1_combout  = (\init_camera:reg_index[17]~q  & (!\init_camera:reg_index[16]~2 )) # (!\init_camera:reg_index[17]~q  & ((\init_camera:reg_index[16]~2 ) # (GND)))
// \init_camera:reg_index[17]~2  = CARRY((!\init_camera:reg_index[16]~2 ) # (!\init_camera:reg_index[17]~q ))

	.dataa(gnd),
	.datab(\init_camera:reg_index[17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[16]~2 ),
	.combout(\init_camera:reg_index[17]~1_combout ),
	.cout(\init_camera:reg_index[17]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[17]~1 .lut_mask = 16'h3C3F;
defparam \init_camera:reg_index[17]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N3
dffeas \init_camera:reg_index[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[17]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[17] .is_wysiwyg = "true";
defparam \init_camera:reg_index[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
fiftyfivenm_lcell_comb \init_camera:reg_index[18]~1 (
// Equation(s):
// \init_camera:reg_index[18]~1_combout  = (\init_camera:reg_index[18]~q  & (\init_camera:reg_index[17]~2  $ (GND))) # (!\init_camera:reg_index[18]~q  & (!\init_camera:reg_index[17]~2  & VCC))
// \init_camera:reg_index[18]~2  = CARRY((\init_camera:reg_index[18]~q  & !\init_camera:reg_index[17]~2 ))

	.dataa(gnd),
	.datab(\init_camera:reg_index[18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[17]~2 ),
	.combout(\init_camera:reg_index[18]~1_combout ),
	.cout(\init_camera:reg_index[18]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[18]~1 .lut_mask = 16'hC30C;
defparam \init_camera:reg_index[18]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N5
dffeas \init_camera:reg_index[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[18]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[18] .is_wysiwyg = "true";
defparam \init_camera:reg_index[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
fiftyfivenm_lcell_comb \init_camera:reg_index[19]~1 (
// Equation(s):
// \init_camera:reg_index[19]~1_combout  = (\init_camera:reg_index[19]~q  & (!\init_camera:reg_index[18]~2 )) # (!\init_camera:reg_index[19]~q  & ((\init_camera:reg_index[18]~2 ) # (GND)))
// \init_camera:reg_index[19]~2  = CARRY((!\init_camera:reg_index[18]~2 ) # (!\init_camera:reg_index[19]~q ))

	.dataa(\init_camera:reg_index[19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[18]~2 ),
	.combout(\init_camera:reg_index[19]~1_combout ),
	.cout(\init_camera:reg_index[19]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[19]~1 .lut_mask = 16'h5A5F;
defparam \init_camera:reg_index[19]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N7
dffeas \init_camera:reg_index[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[19]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[19] .is_wysiwyg = "true";
defparam \init_camera:reg_index[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
fiftyfivenm_lcell_comb \init_camera:reg_index[20]~1 (
// Equation(s):
// \init_camera:reg_index[20]~1_combout  = (\init_camera:reg_index[20]~q  & (\init_camera:reg_index[19]~2  $ (GND))) # (!\init_camera:reg_index[20]~q  & (!\init_camera:reg_index[19]~2  & VCC))
// \init_camera:reg_index[20]~2  = CARRY((\init_camera:reg_index[20]~q  & !\init_camera:reg_index[19]~2 ))

	.dataa(gnd),
	.datab(\init_camera:reg_index[20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[19]~2 ),
	.combout(\init_camera:reg_index[20]~1_combout ),
	.cout(\init_camera:reg_index[20]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[20]~1 .lut_mask = 16'hC30C;
defparam \init_camera:reg_index[20]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N9
dffeas \init_camera:reg_index[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[20]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[20] .is_wysiwyg = "true";
defparam \init_camera:reg_index[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
fiftyfivenm_lcell_comb \init_camera:reg_index[21]~1 (
// Equation(s):
// \init_camera:reg_index[21]~1_combout  = (\init_camera:reg_index[21]~q  & (!\init_camera:reg_index[20]~2 )) # (!\init_camera:reg_index[21]~q  & ((\init_camera:reg_index[20]~2 ) # (GND)))
// \init_camera:reg_index[21]~2  = CARRY((!\init_camera:reg_index[20]~2 ) # (!\init_camera:reg_index[21]~q ))

	.dataa(\init_camera:reg_index[21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[20]~2 ),
	.combout(\init_camera:reg_index[21]~1_combout ),
	.cout(\init_camera:reg_index[21]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[21]~1 .lut_mask = 16'h5A5F;
defparam \init_camera:reg_index[21]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N11
dffeas \init_camera:reg_index[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[21]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[21] .is_wysiwyg = "true";
defparam \init_camera:reg_index[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
fiftyfivenm_lcell_comb \init_camera:reg_index[22]~1 (
// Equation(s):
// \init_camera:reg_index[22]~1_combout  = (\init_camera:reg_index[22]~q  & (\init_camera:reg_index[21]~2  $ (GND))) # (!\init_camera:reg_index[22]~q  & (!\init_camera:reg_index[21]~2  & VCC))
// \init_camera:reg_index[22]~2  = CARRY((\init_camera:reg_index[22]~q  & !\init_camera:reg_index[21]~2 ))

	.dataa(\init_camera:reg_index[22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[21]~2 ),
	.combout(\init_camera:reg_index[22]~1_combout ),
	.cout(\init_camera:reg_index[22]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[22]~1 .lut_mask = 16'hA50A;
defparam \init_camera:reg_index[22]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \init_camera:reg_index[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[22]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[22] .is_wysiwyg = "true";
defparam \init_camera:reg_index[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
fiftyfivenm_lcell_comb \init_camera:reg_index[23]~1 (
// Equation(s):
// \init_camera:reg_index[23]~1_combout  = (\init_camera:reg_index[23]~q  & (!\init_camera:reg_index[22]~2 )) # (!\init_camera:reg_index[23]~q  & ((\init_camera:reg_index[22]~2 ) # (GND)))
// \init_camera:reg_index[23]~2  = CARRY((!\init_camera:reg_index[22]~2 ) # (!\init_camera:reg_index[23]~q ))

	.dataa(gnd),
	.datab(\init_camera:reg_index[23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[22]~2 ),
	.combout(\init_camera:reg_index[23]~1_combout ),
	.cout(\init_camera:reg_index[23]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[23]~1 .lut_mask = 16'h3C3F;
defparam \init_camera:reg_index[23]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N15
dffeas \init_camera:reg_index[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[23]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[23] .is_wysiwyg = "true";
defparam \init_camera:reg_index[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
fiftyfivenm_lcell_comb \init_camera:reg_index[24]~1 (
// Equation(s):
// \init_camera:reg_index[24]~1_combout  = (\init_camera:reg_index[24]~q  & (\init_camera:reg_index[23]~2  $ (GND))) # (!\init_camera:reg_index[24]~q  & (!\init_camera:reg_index[23]~2  & VCC))
// \init_camera:reg_index[24]~2  = CARRY((\init_camera:reg_index[24]~q  & !\init_camera:reg_index[23]~2 ))

	.dataa(gnd),
	.datab(\init_camera:reg_index[24]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[23]~2 ),
	.combout(\init_camera:reg_index[24]~1_combout ),
	.cout(\init_camera:reg_index[24]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[24]~1 .lut_mask = 16'hC30C;
defparam \init_camera:reg_index[24]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N17
dffeas \init_camera:reg_index[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[24]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[24] .is_wysiwyg = "true";
defparam \init_camera:reg_index[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
fiftyfivenm_lcell_comb \init_camera:reg_index[25]~1 (
// Equation(s):
// \init_camera:reg_index[25]~1_combout  = (\init_camera:reg_index[25]~q  & (!\init_camera:reg_index[24]~2 )) # (!\init_camera:reg_index[25]~q  & ((\init_camera:reg_index[24]~2 ) # (GND)))
// \init_camera:reg_index[25]~2  = CARRY((!\init_camera:reg_index[24]~2 ) # (!\init_camera:reg_index[25]~q ))

	.dataa(gnd),
	.datab(\init_camera:reg_index[25]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[24]~2 ),
	.combout(\init_camera:reg_index[25]~1_combout ),
	.cout(\init_camera:reg_index[25]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[25]~1 .lut_mask = 16'h3C3F;
defparam \init_camera:reg_index[25]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N19
dffeas \init_camera:reg_index[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[25]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[25] .is_wysiwyg = "true";
defparam \init_camera:reg_index[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
fiftyfivenm_lcell_comb \init_camera:reg_index[26]~1 (
// Equation(s):
// \init_camera:reg_index[26]~1_combout  = (\init_camera:reg_index[26]~q  & (\init_camera:reg_index[25]~2  $ (GND))) # (!\init_camera:reg_index[26]~q  & (!\init_camera:reg_index[25]~2  & VCC))
// \init_camera:reg_index[26]~2  = CARRY((\init_camera:reg_index[26]~q  & !\init_camera:reg_index[25]~2 ))

	.dataa(gnd),
	.datab(\init_camera:reg_index[26]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[25]~2 ),
	.combout(\init_camera:reg_index[26]~1_combout ),
	.cout(\init_camera:reg_index[26]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[26]~1 .lut_mask = 16'hC30C;
defparam \init_camera:reg_index[26]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N21
dffeas \init_camera:reg_index[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[26]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[26] .is_wysiwyg = "true";
defparam \init_camera:reg_index[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
fiftyfivenm_lcell_comb \init_camera:reg_index[27]~1 (
// Equation(s):
// \init_camera:reg_index[27]~1_combout  = (\init_camera:reg_index[27]~q  & (!\init_camera:reg_index[26]~2 )) # (!\init_camera:reg_index[27]~q  & ((\init_camera:reg_index[26]~2 ) # (GND)))
// \init_camera:reg_index[27]~2  = CARRY((!\init_camera:reg_index[26]~2 ) # (!\init_camera:reg_index[27]~q ))

	.dataa(\init_camera:reg_index[27]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[26]~2 ),
	.combout(\init_camera:reg_index[27]~1_combout ),
	.cout(\init_camera:reg_index[27]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[27]~1 .lut_mask = 16'h5A5F;
defparam \init_camera:reg_index[27]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N23
dffeas \init_camera:reg_index[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[27]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[27] .is_wysiwyg = "true";
defparam \init_camera:reg_index[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
fiftyfivenm_lcell_comb \init_camera:reg_index[28]~1 (
// Equation(s):
// \init_camera:reg_index[28]~1_combout  = (\init_camera:reg_index[28]~q  & (\init_camera:reg_index[27]~2  $ (GND))) # (!\init_camera:reg_index[28]~q  & (!\init_camera:reg_index[27]~2  & VCC))
// \init_camera:reg_index[28]~2  = CARRY((\init_camera:reg_index[28]~q  & !\init_camera:reg_index[27]~2 ))

	.dataa(gnd),
	.datab(\init_camera:reg_index[28]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[27]~2 ),
	.combout(\init_camera:reg_index[28]~1_combout ),
	.cout(\init_camera:reg_index[28]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[28]~1 .lut_mask = 16'hC30C;
defparam \init_camera:reg_index[28]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N25
dffeas \init_camera:reg_index[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[28]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[28] .is_wysiwyg = "true";
defparam \init_camera:reg_index[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
fiftyfivenm_lcell_comb \init_camera:reg_index[29]~1 (
// Equation(s):
// \init_camera:reg_index[29]~1_combout  = (\init_camera:reg_index[29]~q  & (!\init_camera:reg_index[28]~2 )) # (!\init_camera:reg_index[29]~q  & ((\init_camera:reg_index[28]~2 ) # (GND)))
// \init_camera:reg_index[29]~2  = CARRY((!\init_camera:reg_index[28]~2 ) # (!\init_camera:reg_index[29]~q ))

	.dataa(\init_camera:reg_index[29]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[28]~2 ),
	.combout(\init_camera:reg_index[29]~1_combout ),
	.cout(\init_camera:reg_index[29]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[29]~1 .lut_mask = 16'h5A5F;
defparam \init_camera:reg_index[29]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N27
dffeas \init_camera:reg_index[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[29]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[29] .is_wysiwyg = "true";
defparam \init_camera:reg_index[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
fiftyfivenm_lcell_comb \init_camera:reg_index[30]~1 (
// Equation(s):
// \init_camera:reg_index[30]~1_combout  = (\init_camera:reg_index[30]~q  & (\init_camera:reg_index[29]~2  $ (GND))) # (!\init_camera:reg_index[30]~q  & (!\init_camera:reg_index[29]~2  & VCC))
// \init_camera:reg_index[30]~2  = CARRY((\init_camera:reg_index[30]~q  & !\init_camera:reg_index[29]~2 ))

	.dataa(gnd),
	.datab(\init_camera:reg_index[30]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_camera:reg_index[29]~2 ),
	.combout(\init_camera:reg_index[30]~1_combout ),
	.cout(\init_camera:reg_index[30]~2 ));
// synopsys translate_off
defparam \init_camera:reg_index[30]~1 .lut_mask = 16'hC30C;
defparam \init_camera:reg_index[30]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N29
dffeas \init_camera:reg_index[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[30]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[30] .is_wysiwyg = "true";
defparam \init_camera:reg_index[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
fiftyfivenm_lcell_comb \init_camera:reg_index[31]~1 (
// Equation(s):
// \init_camera:reg_index[31]~1_combout  = \init_camera:reg_index[31]~q  $ (\init_camera:reg_index[30]~2 )

	.dataa(\init_camera:reg_index[31]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\init_camera:reg_index[30]~2 ),
	.combout(\init_camera:reg_index[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \init_camera:reg_index[31]~1 .lut_mask = 16'h5A5A;
defparam \init_camera:reg_index[31]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N31
dffeas \init_camera:reg_index[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\init_camera:reg_index[31]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal1~10_combout ),
	.ena(!\cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:reg_index[31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:reg_index[31] .is_wysiwyg = "true";
defparam \init_camera:reg_index[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
fiftyfivenm_lcell_comb \Equal1~9 (
// Equation(s):
// \Equal1~9_combout  = (!\init_camera:reg_index[31]~q  & (!\init_camera:reg_index[30]~q  & (!\init_camera:reg_index[28]~q  & !\init_camera:reg_index[29]~q )))

	.dataa(\init_camera:reg_index[31]~q ),
	.datab(\init_camera:reg_index[30]~q ),
	.datac(\init_camera:reg_index[28]~q ),
	.datad(\init_camera:reg_index[29]~q ),
	.cin(gnd),
	.combout(\Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~9 .lut_mask = 16'h0001;
defparam \Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
fiftyfivenm_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (\init_camera:reg_index[1]~q  & (!\init_camera:reg_index[0]~q  & (!\init_camera:reg_index[3]~q  & !\init_camera:reg_index[2]~q )))

	.dataa(\init_camera:reg_index[1]~q ),
	.datab(\init_camera:reg_index[0]~q ),
	.datac(\init_camera:reg_index[3]~q ),
	.datad(\init_camera:reg_index[2]~q ),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0002;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
fiftyfivenm_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (!\init_camera:reg_index[10]~q  & (!\init_camera:reg_index[11]~q  & (!\init_camera:reg_index[9]~q  & !\init_camera:reg_index[8]~q )))

	.dataa(\init_camera:reg_index[10]~q ),
	.datab(\init_camera:reg_index[11]~q ),
	.datac(\init_camera:reg_index[9]~q ),
	.datad(\init_camera:reg_index[8]~q ),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h0001;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N30
fiftyfivenm_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (!\init_camera:reg_index[15]~q  & (!\init_camera:reg_index[14]~q  & (!\init_camera:reg_index[13]~q  & !\init_camera:reg_index[12]~q )))

	.dataa(\init_camera:reg_index[15]~q ),
	.datab(\init_camera:reg_index[14]~q ),
	.datac(\init_camera:reg_index[13]~q ),
	.datad(\init_camera:reg_index[12]~q ),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h0001;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
fiftyfivenm_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!\init_camera:reg_index[6]~q  & (!\init_camera:reg_index[5]~q  & (!\init_camera:reg_index[7]~q  & !\init_camera:reg_index[4]~q )))

	.dataa(\init_camera:reg_index[6]~q ),
	.datab(\init_camera:reg_index[5]~q ),
	.datac(\init_camera:reg_index[7]~q ),
	.datad(\init_camera:reg_index[4]~q ),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0001;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
fiftyfivenm_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (\Equal1~0_combout  & (\Equal1~2_combout  & (\Equal1~3_combout  & \Equal1~1_combout )))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal1~2_combout ),
	.datac(\Equal1~3_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = 16'h8000;
defparam \Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
fiftyfivenm_lcell_comb \Equal1~8 (
// Equation(s):
// \Equal1~8_combout  = (!\init_camera:reg_index[27]~q  & (!\init_camera:reg_index[25]~q  & (!\init_camera:reg_index[26]~q  & !\init_camera:reg_index[24]~q )))

	.dataa(\init_camera:reg_index[27]~q ),
	.datab(\init_camera:reg_index[25]~q ),
	.datac(\init_camera:reg_index[26]~q ),
	.datad(\init_camera:reg_index[24]~q ),
	.cin(gnd),
	.combout(\Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~8 .lut_mask = 16'h0001;
defparam \Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
fiftyfivenm_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = (!\init_camera:reg_index[19]~q  & (!\init_camera:reg_index[16]~q  & (!\init_camera:reg_index[17]~q  & !\init_camera:reg_index[18]~q )))

	.dataa(\init_camera:reg_index[19]~q ),
	.datab(\init_camera:reg_index[16]~q ),
	.datac(\init_camera:reg_index[17]~q ),
	.datad(\init_camera:reg_index[18]~q ),
	.cin(gnd),
	.combout(\Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~5 .lut_mask = 16'h0001;
defparam \Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
fiftyfivenm_lcell_comb \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = (!\init_camera:reg_index[20]~q  & !\init_camera:reg_index[21]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\init_camera:reg_index[20]~q ),
	.datad(\init_camera:reg_index[21]~q ),
	.cin(gnd),
	.combout(\Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~6 .lut_mask = 16'h000F;
defparam \Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
fiftyfivenm_lcell_comb \Equal1~7 (
// Equation(s):
// \Equal1~7_combout  = (!\init_camera:reg_index[22]~q  & (\Equal1~5_combout  & (!\init_camera:reg_index[23]~q  & \Equal1~6_combout )))

	.dataa(\init_camera:reg_index[22]~q ),
	.datab(\Equal1~5_combout ),
	.datac(\init_camera:reg_index[23]~q ),
	.datad(\Equal1~6_combout ),
	.cin(gnd),
	.combout(\Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~7 .lut_mask = 16'h0400;
defparam \Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
fiftyfivenm_lcell_comb \Equal1~10 (
// Equation(s):
// \Equal1~10_combout  = (\Equal1~9_combout  & (\Equal1~4_combout  & (\Equal1~8_combout  & \Equal1~7_combout )))

	.dataa(\Equal1~9_combout ),
	.datab(\Equal1~4_combout ),
	.datac(\Equal1~8_combout ),
	.datad(\Equal1~7_combout ),
	.cin(gnd),
	.combout(\Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~10 .lut_mask = 16'h8000;
defparam \Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N18
fiftyfivenm_lcell_comb \sio_wr[7]~2 (
// Equation(s):
// \sio_wr[7]~2_combout  = (\cam_ready~q ) # (\Equal1~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cam_ready~q ),
	.datad(\Equal1~10_combout ),
	.cin(gnd),
	.combout(\sio_wr[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sio_wr[7]~2 .lut_mask = 16'hFFF0;
defparam \sio_wr[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N30
fiftyfivenm_lcell_comb \cam_ready~feeder (
// Equation(s):
// \cam_ready~feeder_combout  = \sio_wr[7]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sio_wr[7]~2_combout ),
	.cin(gnd),
	.combout(\cam_ready~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cam_ready~feeder .lut_mask = 16'hFF00;
defparam \cam_ready~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y9_N31
dffeas cam_ready(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cam_ready~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam cam_ready.is_wysiwyg = "true";
defparam cam_ready.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y10_N29
fiftyfivenm_io_ibuf \umd_tx~input (
	.i(umd_tx),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\umd_tx~input_o ));
// synopsys translate_off
defparam \umd_tx~input .bus_hold = "false";
defparam \umd_tx~input .listen_to_nsleep_signal = "false";
defparam \umd_tx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N2
fiftyfivenm_lcell_comb \umd|uart_rx_data_sr~1 (
// Equation(s):
// \umd|uart_rx_data_sr~1_combout  = (!\reset~input_o  & !\umd_tx~input_o )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\umd_tx~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_data_sr~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_sr~1 .lut_mask = 16'h0505;
defparam \umd|uart_rx_data_sr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
fiftyfivenm_lcell_comb \umd|rx_baud_counter[0]~7 (
// Equation(s):
// \umd|rx_baud_counter[0]~7_combout  = \umd|rx_baud_counter [0] $ (VCC)
// \umd|rx_baud_counter[0]~8  = CARRY(\umd|rx_baud_counter [0])

	.dataa(\umd|rx_baud_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\umd|rx_baud_counter[0]~7_combout ),
	.cout(\umd|rx_baud_counter[0]~8 ));
// synopsys translate_off
defparam \umd|rx_baud_counter[0]~7 .lut_mask = 16'h55AA;
defparam \umd|rx_baud_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
fiftyfivenm_lcell_comb \umd|rx_baud_counter[2]~9 (
// Equation(s):
// \umd|rx_baud_counter[2]~9_combout  = (\reset~input_o ) # (!\umd|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\umd|Equal0~1_combout ),
	.cin(gnd),
	.combout(\umd|rx_baud_counter[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \umd|rx_baud_counter[2]~9 .lut_mask = 16'hF0FF;
defparam \umd|rx_baud_counter[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N11
dffeas \umd|rx_baud_counter[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|rx_baud_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|rx_baud_counter[2]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|rx_baud_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|rx_baud_counter[0] .is_wysiwyg = "true";
defparam \umd|rx_baud_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
fiftyfivenm_lcell_comb \umd|rx_baud_counter[1]~10 (
// Equation(s):
// \umd|rx_baud_counter[1]~10_combout  = (\umd|rx_baud_counter [1] & (!\umd|rx_baud_counter[0]~8 )) # (!\umd|rx_baud_counter [1] & ((\umd|rx_baud_counter[0]~8 ) # (GND)))
// \umd|rx_baud_counter[1]~11  = CARRY((!\umd|rx_baud_counter[0]~8 ) # (!\umd|rx_baud_counter [1]))

	.dataa(\umd|rx_baud_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\umd|rx_baud_counter[0]~8 ),
	.combout(\umd|rx_baud_counter[1]~10_combout ),
	.cout(\umd|rx_baud_counter[1]~11 ));
// synopsys translate_off
defparam \umd|rx_baud_counter[1]~10 .lut_mask = 16'h5A5F;
defparam \umd|rx_baud_counter[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N13
dffeas \umd|rx_baud_counter[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|rx_baud_counter[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|rx_baud_counter[2]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|rx_baud_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|rx_baud_counter[1] .is_wysiwyg = "true";
defparam \umd|rx_baud_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N14
fiftyfivenm_lcell_comb \umd|rx_baud_counter[2]~12 (
// Equation(s):
// \umd|rx_baud_counter[2]~12_combout  = (\umd|rx_baud_counter [2] & (\umd|rx_baud_counter[1]~11  $ (GND))) # (!\umd|rx_baud_counter [2] & (!\umd|rx_baud_counter[1]~11  & VCC))
// \umd|rx_baud_counter[2]~13  = CARRY((\umd|rx_baud_counter [2] & !\umd|rx_baud_counter[1]~11 ))

	.dataa(gnd),
	.datab(\umd|rx_baud_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\umd|rx_baud_counter[1]~11 ),
	.combout(\umd|rx_baud_counter[2]~12_combout ),
	.cout(\umd|rx_baud_counter[2]~13 ));
// synopsys translate_off
defparam \umd|rx_baud_counter[2]~12 .lut_mask = 16'hC30C;
defparam \umd|rx_baud_counter[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N15
dffeas \umd|rx_baud_counter[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|rx_baud_counter[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|rx_baud_counter[2]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|rx_baud_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|rx_baud_counter[2] .is_wysiwyg = "true";
defparam \umd|rx_baud_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
fiftyfivenm_lcell_comb \umd|rx_baud_counter[3]~14 (
// Equation(s):
// \umd|rx_baud_counter[3]~14_combout  = (\umd|rx_baud_counter [3] & (!\umd|rx_baud_counter[2]~13 )) # (!\umd|rx_baud_counter [3] & ((\umd|rx_baud_counter[2]~13 ) # (GND)))
// \umd|rx_baud_counter[3]~15  = CARRY((!\umd|rx_baud_counter[2]~13 ) # (!\umd|rx_baud_counter [3]))

	.dataa(gnd),
	.datab(\umd|rx_baud_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\umd|rx_baud_counter[2]~13 ),
	.combout(\umd|rx_baud_counter[3]~14_combout ),
	.cout(\umd|rx_baud_counter[3]~15 ));
// synopsys translate_off
defparam \umd|rx_baud_counter[3]~14 .lut_mask = 16'h3C3F;
defparam \umd|rx_baud_counter[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N17
dffeas \umd|rx_baud_counter[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|rx_baud_counter[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|rx_baud_counter[2]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|rx_baud_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|rx_baud_counter[3] .is_wysiwyg = "true";
defparam \umd|rx_baud_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N26
fiftyfivenm_lcell_comb \umd|Equal0~0 (
// Equation(s):
// \umd|Equal0~0_combout  = ((\umd|rx_baud_counter [3]) # ((\umd|rx_baud_counter [0]) # (!\umd|rx_baud_counter [2]))) # (!\umd|rx_baud_counter [1])

	.dataa(\umd|rx_baud_counter [1]),
	.datab(\umd|rx_baud_counter [3]),
	.datac(\umd|rx_baud_counter [2]),
	.datad(\umd|rx_baud_counter [0]),
	.cin(gnd),
	.combout(\umd|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|Equal0~0 .lut_mask = 16'hFFDF;
defparam \umd|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
fiftyfivenm_lcell_comb \umd|rx_baud_counter[4]~16 (
// Equation(s):
// \umd|rx_baud_counter[4]~16_combout  = (\umd|rx_baud_counter [4] & (\umd|rx_baud_counter[3]~15  $ (GND))) # (!\umd|rx_baud_counter [4] & (!\umd|rx_baud_counter[3]~15  & VCC))
// \umd|rx_baud_counter[4]~17  = CARRY((\umd|rx_baud_counter [4] & !\umd|rx_baud_counter[3]~15 ))

	.dataa(gnd),
	.datab(\umd|rx_baud_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\umd|rx_baud_counter[3]~15 ),
	.combout(\umd|rx_baud_counter[4]~16_combout ),
	.cout(\umd|rx_baud_counter[4]~17 ));
// synopsys translate_off
defparam \umd|rx_baud_counter[4]~16 .lut_mask = 16'hC30C;
defparam \umd|rx_baud_counter[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N19
dffeas \umd|rx_baud_counter[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|rx_baud_counter[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|rx_baud_counter[2]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|rx_baud_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|rx_baud_counter[4] .is_wysiwyg = "true";
defparam \umd|rx_baud_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
fiftyfivenm_lcell_comb \umd|rx_baud_counter[5]~18 (
// Equation(s):
// \umd|rx_baud_counter[5]~18_combout  = (\umd|rx_baud_counter [5] & (!\umd|rx_baud_counter[4]~17 )) # (!\umd|rx_baud_counter [5] & ((\umd|rx_baud_counter[4]~17 ) # (GND)))
// \umd|rx_baud_counter[5]~19  = CARRY((!\umd|rx_baud_counter[4]~17 ) # (!\umd|rx_baud_counter [5]))

	.dataa(gnd),
	.datab(\umd|rx_baud_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\umd|rx_baud_counter[4]~17 ),
	.combout(\umd|rx_baud_counter[5]~18_combout ),
	.cout(\umd|rx_baud_counter[5]~19 ));
// synopsys translate_off
defparam \umd|rx_baud_counter[5]~18 .lut_mask = 16'h3C3F;
defparam \umd|rx_baud_counter[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N21
dffeas \umd|rx_baud_counter[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|rx_baud_counter[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|rx_baud_counter[2]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|rx_baud_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|rx_baud_counter[5] .is_wysiwyg = "true";
defparam \umd|rx_baud_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
fiftyfivenm_lcell_comb \umd|rx_baud_counter[6]~20 (
// Equation(s):
// \umd|rx_baud_counter[6]~20_combout  = \umd|rx_baud_counter [6] $ (!\umd|rx_baud_counter[5]~19 )

	.dataa(\umd|rx_baud_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\umd|rx_baud_counter[5]~19 ),
	.combout(\umd|rx_baud_counter[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \umd|rx_baud_counter[6]~20 .lut_mask = 16'hA5A5;
defparam \umd|rx_baud_counter[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N23
dffeas \umd|rx_baud_counter[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|rx_baud_counter[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|rx_baud_counter[2]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|rx_baud_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|rx_baud_counter[6] .is_wysiwyg = "true";
defparam \umd|rx_baud_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
fiftyfivenm_lcell_comb \umd|Equal0~1 (
// Equation(s):
// \umd|Equal0~1_combout  = (\umd|Equal0~0_combout ) # (((\umd|rx_baud_counter [6]) # (!\umd|rx_baud_counter [4])) # (!\umd|rx_baud_counter [5]))

	.dataa(\umd|Equal0~0_combout ),
	.datab(\umd|rx_baud_counter [5]),
	.datac(\umd|rx_baud_counter [6]),
	.datad(\umd|rx_baud_counter [4]),
	.cin(gnd),
	.combout(\umd|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|Equal0~1 .lut_mask = 16'hFBFF;
defparam \umd|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
fiftyfivenm_lcell_comb \umd|rx_baud_tick~0 (
// Equation(s):
// \umd|rx_baud_tick~0_combout  = (!\reset~input_o  & !\umd|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\umd|Equal0~1_combout ),
	.cin(gnd),
	.combout(\umd|rx_baud_tick~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|rx_baud_tick~0 .lut_mask = 16'h000F;
defparam \umd|rx_baud_tick~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N29
dffeas \umd|rx_baud_tick (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|rx_baud_tick~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|rx_baud_tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|rx_baud_tick .is_wysiwyg = "true";
defparam \umd|rx_baud_tick .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N28
fiftyfivenm_lcell_comb \umd|uart_rx_bit~1 (
// Equation(s):
// \umd|uart_rx_bit~1_combout  = (\reset~input_o ) # (\umd|rx_baud_tick~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\umd|rx_baud_tick~q ),
	.cin(gnd),
	.combout(\umd|uart_rx_bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_bit~1 .lut_mask = 16'hFFF0;
defparam \umd|uart_rx_bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N3
dffeas \umd|uart_rx_data_sr[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_data_sr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_bit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_sr[0] .is_wysiwyg = "true";
defparam \umd|uart_rx_data_sr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N30
fiftyfivenm_lcell_comb \umd|uart_rx_data_sr~0 (
// Equation(s):
// \umd|uart_rx_data_sr~0_combout  = (!\reset~input_o  & \umd|uart_rx_data_sr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\umd|uart_rx_data_sr [0]),
	.cin(gnd),
	.combout(\umd|uart_rx_data_sr~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_sr~0 .lut_mask = 16'h0F00;
defparam \umd|uart_rx_data_sr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N31
dffeas \umd|uart_rx_data_sr[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_data_sr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_bit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_sr[1] .is_wysiwyg = "true";
defparam \umd|uart_rx_data_sr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N24
fiftyfivenm_lcell_comb \umd|uart_rx_filter~0 (
// Equation(s):
// \umd|uart_rx_filter~0_combout  = (\umd|uart_rx_filter [0] & (\umd|rx_baud_tick~q  & ((!\umd|uart_rx_data_sr [1]) # (!\umd|uart_rx_filter [1])))) # (!\umd|uart_rx_filter [0] & (((!\umd|uart_rx_filter [1] & !\umd|uart_rx_data_sr [1])) # 
// (!\umd|rx_baud_tick~q )))

	.dataa(\umd|uart_rx_filter [0]),
	.datab(\umd|uart_rx_filter [1]),
	.datac(\umd|uart_rx_data_sr [1]),
	.datad(\umd|rx_baud_tick~q ),
	.cin(gnd),
	.combout(\umd|uart_rx_filter~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_filter~0 .lut_mask = 16'h2B55;
defparam \umd|uart_rx_filter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N12
fiftyfivenm_lcell_comb \umd|uart_rx_filter~1 (
// Equation(s):
// \umd|uart_rx_filter~1_combout  = (!\reset~input_o  & !\umd|uart_rx_filter~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\umd|uart_rx_filter~0_combout ),
	.cin(gnd),
	.combout(\umd|uart_rx_filter~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_filter~1 .lut_mask = 16'h000F;
defparam \umd|uart_rx_filter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N13
dffeas \umd|uart_rx_filter[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_filter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_filter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_filter[0] .is_wysiwyg = "true";
defparam \umd|uart_rx_filter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N18
fiftyfivenm_lcell_comb \umd|uart_rx_filter~2 (
// Equation(s):
// \umd|uart_rx_filter~2_combout  = (!\reset~input_o  & ((\umd|uart_rx_data_sr [1] & ((\umd|uart_rx_filter [1]) # (\umd|uart_rx_filter [0]))) # (!\umd|uart_rx_data_sr [1] & (\umd|uart_rx_filter [1] & \umd|uart_rx_filter [0]))))

	.dataa(\umd|uart_rx_data_sr [1]),
	.datab(\reset~input_o ),
	.datac(\umd|uart_rx_filter [1]),
	.datad(\umd|uart_rx_filter [0]),
	.cin(gnd),
	.combout(\umd|uart_rx_filter~2_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_filter~2 .lut_mask = 16'h3220;
defparam \umd|uart_rx_filter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N19
dffeas \umd|uart_rx_filter[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_filter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_bit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_filter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_filter[1] .is_wysiwyg = "true";
defparam \umd|uart_rx_filter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N14
fiftyfivenm_lcell_comb \umd|uart_rx_bit~0 (
// Equation(s):
// \umd|uart_rx_bit~0_combout  = (!\reset~input_o  & ((\umd|uart_rx_filter [1] & ((\umd|uart_rx_bit~q ) # (\umd|uart_rx_filter [0]))) # (!\umd|uart_rx_filter [1] & (\umd|uart_rx_bit~q  & \umd|uart_rx_filter [0]))))

	.dataa(\reset~input_o ),
	.datab(\umd|uart_rx_filter [1]),
	.datac(\umd|uart_rx_bit~q ),
	.datad(\umd|uart_rx_filter [0]),
	.cin(gnd),
	.combout(\umd|uart_rx_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_bit~0 .lut_mask = 16'h5440;
defparam \umd|uart_rx_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N15
dffeas \umd|uart_rx_bit (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_bit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_bit .is_wysiwyg = "true";
defparam \umd|uart_rx_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N6
fiftyfivenm_lcell_comb \umd|uart_rx_data_vec~3 (
// Equation(s):
// \umd|uart_rx_data_vec~3_combout  = (!\umd|uart_rx_bit~q  & !\reset~input_o )

	.dataa(gnd),
	.datab(\umd|uart_rx_bit~q ),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_data_vec~3_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_vec~3 .lut_mask = 16'h0303;
defparam \umd|uart_rx_data_vec~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N24
fiftyfivenm_lcell_comb \umd|uart_rx_count~1 (
// Equation(s):
// \umd|uart_rx_count~1_combout  = (!\reset~input_o  & !\umd|uart_rx_count [0])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\umd|uart_rx_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_count~1 .lut_mask = 16'h0505;
defparam \umd|uart_rx_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N25
dffeas \umd|uart_rx_count[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_data_vec[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_count[0] .is_wysiwyg = "true";
defparam \umd|uart_rx_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N22
fiftyfivenm_lcell_comb \umd|uart_rx_count~2 (
// Equation(s):
// \umd|uart_rx_count~2_combout  = \umd|uart_rx_count [1] $ (\umd|uart_rx_count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\umd|uart_rx_count [1]),
	.datad(\umd|uart_rx_count [0]),
	.cin(gnd),
	.combout(\umd|uart_rx_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_count~2 .lut_mask = 16'h0FF0;
defparam \umd|uart_rx_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N23
dffeas \umd|uart_rx_count[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\umd|uart_rx_data_vec[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_count[1] .is_wysiwyg = "true";
defparam \umd|uart_rx_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N16
fiftyfivenm_lcell_comb \umd|uart_rx_count~0 (
// Equation(s):
// \umd|uart_rx_count~0_combout  = \umd|uart_rx_count [2] $ (((\umd|uart_rx_count [1] & \umd|uart_rx_count [0])))

	.dataa(\umd|uart_rx_count [1]),
	.datab(\umd|uart_rx_count [0]),
	.datac(\umd|uart_rx_count [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_count~0 .lut_mask = 16'h7878;
defparam \umd|uart_rx_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N17
dffeas \umd|uart_rx_count[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\umd|uart_rx_data_vec[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_count[2] .is_wysiwyg = "true";
defparam \umd|uart_rx_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N4
fiftyfivenm_lcell_comb \umd|uart_rx_state~9 (
// Equation(s):
// \umd|uart_rx_state~9_combout  = (!\umd|uart_rx_data_out_stb~0_combout  & (!\reset~input_o  & ((!\umd|uart_rx_state~7_combout ) # (!\umd|uart_rx_count [2]))))

	.dataa(\umd|uart_rx_count [2]),
	.datab(\umd|uart_rx_data_out_stb~0_combout ),
	.datac(\reset~input_o ),
	.datad(\umd|uart_rx_state~7_combout ),
	.cin(gnd),
	.combout(\umd|uart_rx_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_state~9 .lut_mask = 16'h0103;
defparam \umd|uart_rx_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N10
fiftyfivenm_lcell_comb \umd|uart_rx_state~10 (
// Equation(s):
// \umd|uart_rx_state~10_combout  = ((!\umd|uart_rx_state.rx_get_start_bit~q  & (\umd|uart_rx_bit~q  & \umd|rx_baud_tick~q ))) # (!\umd|uart_rx_state~9_combout )

	.dataa(\umd|uart_rx_state.rx_get_start_bit~q ),
	.datab(\umd|uart_rx_state~9_combout ),
	.datac(\umd|uart_rx_bit~q ),
	.datad(\umd|rx_baud_tick~q ),
	.cin(gnd),
	.combout(\umd|uart_rx_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_state~10 .lut_mask = 16'h7333;
defparam \umd|uart_rx_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N26
fiftyfivenm_lcell_comb \umd|uart_rx_state~12 (
// Equation(s):
// \umd|uart_rx_state~12_combout  = (\umd|uart_rx_state~10_combout  & (\umd|uart_rx_state~9_combout )) # (!\umd|uart_rx_state~10_combout  & ((\umd|uart_rx_state.rx_get_data~q )))

	.dataa(gnd),
	.datab(\umd|uart_rx_state~9_combout ),
	.datac(\umd|uart_rx_state.rx_get_data~q ),
	.datad(\umd|uart_rx_state~10_combout ),
	.cin(gnd),
	.combout(\umd|uart_rx_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_state~12 .lut_mask = 16'hCCF0;
defparam \umd|uart_rx_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N27
dffeas \umd|uart_rx_state.rx_get_data (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_state.rx_get_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_state.rx_get_data .is_wysiwyg = "true";
defparam \umd|uart_rx_state.rx_get_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N14
fiftyfivenm_lcell_comb \umd|uart_rx_state~7 (
// Equation(s):
// \umd|uart_rx_state~7_combout  = (\umd|uart_rx_count [0] & (\umd|uart_rx_state.rx_get_data~q  & (\umd|uart_rx_count [1] & \umd|uart_rx_bit_tick~q )))

	.dataa(\umd|uart_rx_count [0]),
	.datab(\umd|uart_rx_state.rx_get_data~q ),
	.datac(\umd|uart_rx_count [1]),
	.datad(\umd|uart_rx_bit_tick~q ),
	.cin(gnd),
	.combout(\umd|uart_rx_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_state~7 .lut_mask = 16'h8000;
defparam \umd|uart_rx_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N0
fiftyfivenm_lcell_comb \umd|uart_rx_state~8 (
// Equation(s):
// \umd|uart_rx_state~8_combout  = (\umd|uart_rx_count [2] & \umd|uart_rx_state~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\umd|uart_rx_count [2]),
	.datad(\umd|uart_rx_state~7_combout ),
	.cin(gnd),
	.combout(\umd|uart_rx_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_state~8 .lut_mask = 16'hF000;
defparam \umd|uart_rx_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N20
fiftyfivenm_lcell_comb \umd|uart_rx_state~11 (
// Equation(s):
// \umd|uart_rx_state~11_combout  = (\reset~input_o  & (((\umd|uart_rx_state.rx_get_stop_bit~q  & !\umd|uart_rx_state~10_combout )))) # (!\reset~input_o  & ((\umd|uart_rx_state~8_combout ) # ((\umd|uart_rx_state.rx_get_stop_bit~q  & 
// !\umd|uart_rx_state~10_combout ))))

	.dataa(\reset~input_o ),
	.datab(\umd|uart_rx_state~8_combout ),
	.datac(\umd|uart_rx_state.rx_get_stop_bit~q ),
	.datad(\umd|uart_rx_state~10_combout ),
	.cin(gnd),
	.combout(\umd|uart_rx_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_state~11 .lut_mask = 16'h44F4;
defparam \umd|uart_rx_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N21
dffeas \umd|uart_rx_state.rx_get_stop_bit (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_state.rx_get_stop_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_state.rx_get_stop_bit .is_wysiwyg = "true";
defparam \umd|uart_rx_state.rx_get_stop_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N8
fiftyfivenm_lcell_comb \umd|uart_rx_data_out_stb~0 (
// Equation(s):
// \umd|uart_rx_data_out_stb~0_combout  = (\umd|uart_rx_bit_tick~q  & (!\umd|uart_rx_bit~q  & \umd|uart_rx_state.rx_get_stop_bit~q ))

	.dataa(\umd|uart_rx_bit_tick~q ),
	.datab(gnd),
	.datac(\umd|uart_rx_bit~q ),
	.datad(\umd|uart_rx_state.rx_get_stop_bit~q ),
	.cin(gnd),
	.combout(\umd|uart_rx_data_out_stb~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_out_stb~0 .lut_mask = 16'h0A00;
defparam \umd|uart_rx_data_out_stb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N6
fiftyfivenm_lcell_comb \umd|uart_rx_state~13 (
// Equation(s):
// \umd|uart_rx_state~13_combout  = (\umd|uart_rx_state~10_combout  & (!\reset~input_o  & (!\umd|uart_rx_data_out_stb~0_combout ))) # (!\umd|uart_rx_state~10_combout  & (((\umd|uart_rx_state.rx_get_start_bit~q ))))

	.dataa(\reset~input_o ),
	.datab(\umd|uart_rx_data_out_stb~0_combout ),
	.datac(\umd|uart_rx_state.rx_get_start_bit~q ),
	.datad(\umd|uart_rx_state~10_combout ),
	.cin(gnd),
	.combout(\umd|uart_rx_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_state~13 .lut_mask = 16'h11F0;
defparam \umd|uart_rx_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N7
dffeas \umd|uart_rx_state.rx_get_start_bit (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_state.rx_get_start_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_state.rx_get_start_bit .is_wysiwyg = "true";
defparam \umd|uart_rx_state.rx_get_start_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N12
fiftyfivenm_lcell_comb \umd|uart_rx_bit_spacing~3 (
// Equation(s):
// \umd|uart_rx_bit_spacing~3_combout  = (\umd|uart_rx_state.rx_get_start_bit~q  & !\umd|uart_rx_bit_spacing [0])

	.dataa(gnd),
	.datab(\umd|uart_rx_state.rx_get_start_bit~q ),
	.datac(\umd|uart_rx_bit_spacing [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_bit_spacing~3_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_bit_spacing~3 .lut_mask = 16'h0C0C;
defparam \umd|uart_rx_bit_spacing~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N13
dffeas \umd|uart_rx_bit_spacing[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_bit_spacing~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|rx_baud_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_bit_spacing [0]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_bit_spacing[0] .is_wysiwyg = "true";
defparam \umd|uart_rx_bit_spacing[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N18
fiftyfivenm_lcell_comb \umd|uart_rx_bit_spacing~4 (
// Equation(s):
// \umd|uart_rx_bit_spacing~4_combout  = (\umd|uart_rx_state.rx_get_start_bit~q  & (!\umd|uart_rx_bit_tick~0_combout  & (\umd|uart_rx_bit_spacing [0] $ (\umd|uart_rx_bit_spacing [1]))))

	.dataa(\umd|uart_rx_bit_spacing [0]),
	.datab(\umd|uart_rx_state.rx_get_start_bit~q ),
	.datac(\umd|uart_rx_bit_spacing [1]),
	.datad(\umd|uart_rx_bit_tick~0_combout ),
	.cin(gnd),
	.combout(\umd|uart_rx_bit_spacing~4_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_bit_spacing~4 .lut_mask = 16'h0048;
defparam \umd|uart_rx_bit_spacing~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N19
dffeas \umd|uart_rx_bit_spacing[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_bit_spacing~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|rx_baud_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_bit_spacing [1]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_bit_spacing[1] .is_wysiwyg = "true";
defparam \umd|uart_rx_bit_spacing[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N10
fiftyfivenm_lcell_comb \umd|Add3~0 (
// Equation(s):
// \umd|Add3~0_combout  = (\umd|uart_rx_bit_spacing [1] & \umd|uart_rx_bit_spacing [0])

	.dataa(gnd),
	.datab(\umd|uart_rx_bit_spacing [1]),
	.datac(gnd),
	.datad(\umd|uart_rx_bit_spacing [0]),
	.cin(gnd),
	.combout(\umd|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|Add3~0 .lut_mask = 16'hCC00;
defparam \umd|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N30
fiftyfivenm_lcell_comb \umd|uart_rx_bit_spacing~2 (
// Equation(s):
// \umd|uart_rx_bit_spacing~2_combout  = (\umd|uart_rx_state.rx_get_start_bit~q  & (!\umd|uart_rx_bit_tick~0_combout  & (\umd|Add3~0_combout  $ (\umd|uart_rx_bit_spacing [2]))))

	.dataa(\umd|Add3~0_combout ),
	.datab(\umd|uart_rx_state.rx_get_start_bit~q ),
	.datac(\umd|uart_rx_bit_spacing [2]),
	.datad(\umd|uart_rx_bit_tick~0_combout ),
	.cin(gnd),
	.combout(\umd|uart_rx_bit_spacing~2_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_bit_spacing~2 .lut_mask = 16'h0048;
defparam \umd|uart_rx_bit_spacing~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N31
dffeas \umd|uart_rx_bit_spacing[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_bit_spacing~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|rx_baud_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_bit_spacing [2]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_bit_spacing[2] .is_wysiwyg = "true";
defparam \umd|uart_rx_bit_spacing[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N28
fiftyfivenm_lcell_comb \umd|uart_rx_bit_spacing~1 (
// Equation(s):
// \umd|uart_rx_bit_spacing~1_combout  = (\umd|uart_rx_state.rx_get_start_bit~q  & (\umd|uart_rx_bit_spacing [3] $ (((\umd|uart_rx_bit_spacing [2] & \umd|Add3~0_combout )))))

	.dataa(\umd|uart_rx_bit_spacing [2]),
	.datab(\umd|uart_rx_state.rx_get_start_bit~q ),
	.datac(\umd|uart_rx_bit_spacing [3]),
	.datad(\umd|Add3~0_combout ),
	.cin(gnd),
	.combout(\umd|uart_rx_bit_spacing~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_bit_spacing~1 .lut_mask = 16'h48C0;
defparam \umd|uart_rx_bit_spacing~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N29
dffeas \umd|uart_rx_bit_spacing[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_bit_spacing~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|rx_baud_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_bit_spacing [3]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_bit_spacing[3] .is_wysiwyg = "true";
defparam \umd|uart_rx_bit_spacing[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N4
fiftyfivenm_lcell_comb \umd|uart_rx_bit_tick~0 (
// Equation(s):
// \umd|uart_rx_bit_tick~0_combout  = (\umd|uart_rx_bit_spacing [0] & (\umd|uart_rx_bit_spacing [1] & (\umd|uart_rx_bit_spacing [2] & \umd|uart_rx_bit_spacing [3])))

	.dataa(\umd|uart_rx_bit_spacing [0]),
	.datab(\umd|uart_rx_bit_spacing [1]),
	.datac(\umd|uart_rx_bit_spacing [2]),
	.datad(\umd|uart_rx_bit_spacing [3]),
	.cin(gnd),
	.combout(\umd|uart_rx_bit_tick~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_bit_tick~0 .lut_mask = 16'h8000;
defparam \umd|uart_rx_bit_tick~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N22
fiftyfivenm_lcell_comb \umd|uart_rx_bit_tick~1 (
// Equation(s):
// \umd|uart_rx_bit_tick~1_combout  = (\umd|uart_rx_bit_tick~0_combout  & \umd|rx_baud_tick~q )

	.dataa(\umd|uart_rx_bit_tick~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\umd|rx_baud_tick~q ),
	.cin(gnd),
	.combout(\umd|uart_rx_bit_tick~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_bit_tick~1 .lut_mask = 16'hAA00;
defparam \umd|uart_rx_bit_tick~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N23
dffeas \umd|uart_rx_bit_tick (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_bit_tick~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_bit_tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_bit_tick .is_wysiwyg = "true";
defparam \umd|uart_rx_bit_tick .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N8
fiftyfivenm_lcell_comb \umd|uart_rx_data_vec[4]~1 (
// Equation(s):
// \umd|uart_rx_data_vec[4]~1_combout  = (\reset~input_o ) # ((\umd|uart_rx_bit_tick~q  & \umd|uart_rx_state.rx_get_data~q ))

	.dataa(gnd),
	.datab(\umd|uart_rx_bit_tick~q ),
	.datac(\reset~input_o ),
	.datad(\umd|uart_rx_state.rx_get_data~q ),
	.cin(gnd),
	.combout(\umd|uart_rx_data_vec[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_vec[4]~1 .lut_mask = 16'hFCF0;
defparam \umd|uart_rx_data_vec[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N7
dffeas \umd|uart_rx_data_vec[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_data_vec~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_data_vec[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_vec [7]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_vec[7] .is_wysiwyg = "true";
defparam \umd|uart_rx_data_vec[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N0
fiftyfivenm_lcell_comb \umd|uart_rx_data_vec~2 (
// Equation(s):
// \umd|uart_rx_data_vec~2_combout  = (\umd|uart_rx_data_vec [7] & !\reset~input_o )

	.dataa(\umd|uart_rx_data_vec [7]),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_data_vec~2_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_vec~2 .lut_mask = 16'h0A0A;
defparam \umd|uart_rx_data_vec~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N1
dffeas \umd|uart_rx_data_vec[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_data_vec~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_data_vec[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_vec [6]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_vec[6] .is_wysiwyg = "true";
defparam \umd|uart_rx_data_vec[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N20
fiftyfivenm_lcell_comb \umd|uart_rx_data_vec~0 (
// Equation(s):
// \umd|uart_rx_data_vec~0_combout  = (\umd|uart_rx_data_vec [6] & !\reset~input_o )

	.dataa(gnd),
	.datab(\umd|uart_rx_data_vec [6]),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_data_vec~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_vec~0 .lut_mask = 16'h0C0C;
defparam \umd|uart_rx_data_vec~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N21
dffeas \umd|uart_rx_data_vec[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_data_vec~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_data_vec[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_vec [5]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_vec[5] .is_wysiwyg = "true";
defparam \umd|uart_rx_data_vec[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N12
fiftyfivenm_lcell_comb \umd|uart_rx_data_vec~7 (
// Equation(s):
// \umd|uart_rx_data_vec~7_combout  = (\umd|uart_rx_data_vec [5] & !\reset~input_o )

	.dataa(gnd),
	.datab(\umd|uart_rx_data_vec [5]),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_data_vec~7_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_vec~7 .lut_mask = 16'h0C0C;
defparam \umd|uart_rx_data_vec~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N13
dffeas \umd|uart_rx_data_vec[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_data_vec~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_data_vec[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_vec [4]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_vec[4] .is_wysiwyg = "true";
defparam \umd|uart_rx_data_vec[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N4
fiftyfivenm_lcell_comb \umd|uart_rx_data_vec~5 (
// Equation(s):
// \umd|uart_rx_data_vec~5_combout  = (\umd|uart_rx_data_vec [4] & !\reset~input_o )

	.dataa(\umd|uart_rx_data_vec [4]),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_data_vec~5_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_vec~5 .lut_mask = 16'h0A0A;
defparam \umd|uart_rx_data_vec~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N5
dffeas \umd|uart_rx_data_vec[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_data_vec~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_data_vec[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_vec [3]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_vec[3] .is_wysiwyg = "true";
defparam \umd|uart_rx_data_vec[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N2
fiftyfivenm_lcell_comb \umd|uart_rx_data_vec~6 (
// Equation(s):
// \umd|uart_rx_data_vec~6_combout  = (\umd|uart_rx_data_vec [3] & !\reset~input_o )

	.dataa(gnd),
	.datab(\umd|uart_rx_data_vec [3]),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_data_vec~6_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_vec~6 .lut_mask = 16'h0C0C;
defparam \umd|uart_rx_data_vec~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N3
dffeas \umd|uart_rx_data_vec[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_data_vec~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_data_vec[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_vec [2]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_vec[2] .is_wysiwyg = "true";
defparam \umd|uart_rx_data_vec[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N18
fiftyfivenm_lcell_comb \umd|uart_rx_data_vec~4 (
// Equation(s):
// \umd|uart_rx_data_vec~4_combout  = (\umd|uart_rx_data_vec [2] & !\reset~input_o )

	.dataa(gnd),
	.datab(\umd|uart_rx_data_vec [2]),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_data_vec~4_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_vec~4 .lut_mask = 16'h0C0C;
defparam \umd|uart_rx_data_vec~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N19
dffeas \umd|uart_rx_data_vec[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\umd|uart_rx_data_vec~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_data_vec[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_vec [1]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_vec[1] .is_wysiwyg = "true";
defparam \umd|uart_rx_data_vec[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N26
fiftyfivenm_lcell_comb \second_byte~0 (
// Equation(s):
// \second_byte~0_combout  = (\umd_listener:second_byte~q ) # ((!\umd|uart_rx_data_vec [7] & (!\umd|uart_rx_data_vec [5] & \umd|uart_rx_data_vec [6])))

	.dataa(\umd|uart_rx_data_vec [7]),
	.datab(\umd|uart_rx_data_vec [5]),
	.datac(\umd_listener:second_byte~q ),
	.datad(\umd|uart_rx_data_vec [6]),
	.cin(gnd),
	.combout(\second_byte~0_combout ),
	.cout());
// synopsys translate_off
defparam \second_byte~0 .lut_mask = 16'hF1F0;
defparam \second_byte~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N17
dffeas \umd|uart_rx_data_out_stb (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\umd|uart_rx_data_out_stb~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_out_stb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_out_stb .is_wysiwyg = "true";
defparam \umd|uart_rx_data_out_stb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N30
fiftyfivenm_lcell_comb \second_byte~1 (
// Equation(s):
// \second_byte~1_combout  = (\second_byte~0_combout  & \umd|uart_rx_data_out_stb~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\second_byte~0_combout ),
	.datad(\umd|uart_rx_data_out_stb~q ),
	.cin(gnd),
	.combout(\second_byte~1_combout ),
	.cout());
// synopsys translate_off
defparam \second_byte~1 .lut_mask = 16'hF000;
defparam \second_byte~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N31
dffeas \umd_listener:second_byte (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\second_byte~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd_listener:second_byte~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd_listener:second_byte .is_wysiwyg = "true";
defparam \umd_listener:second_byte .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N28
fiftyfivenm_lcell_comb \shdn~0 (
// Equation(s):
// \shdn~0_combout  = (!\umd|uart_rx_data_vec [7] & (!\umd|uart_rx_data_vec [6] & (!\umd_listener:second_byte~q  & \umd|uart_rx_data_vec [5])))

	.dataa(\umd|uart_rx_data_vec [7]),
	.datab(\umd|uart_rx_data_vec [6]),
	.datac(\umd_listener:second_byte~q ),
	.datad(\umd|uart_rx_data_vec [5]),
	.cin(gnd),
	.combout(\shdn~0_combout ),
	.cout());
// synopsys translate_off
defparam \shdn~0 .lut_mask = 16'h0100;
defparam \shdn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N10
fiftyfivenm_lcell_comb \next_state~16 (
// Equation(s):
// \next_state~16_combout  = (\umd|uart_rx_data_vec [4] & (\umd|uart_rx_data_vec [1] & (\umd|uart_rx_data_vec [3] & \umd|uart_rx_data_vec [2]))) # (!\umd|uart_rx_data_vec [4] & ((\umd|uart_rx_data_vec [1] & (!\umd|uart_rx_data_vec [3] & 
// !\umd|uart_rx_data_vec [2])) # (!\umd|uart_rx_data_vec [1] & (\umd|uart_rx_data_vec [3] $ (\umd|uart_rx_data_vec [2])))))

	.dataa(\umd|uart_rx_data_vec [4]),
	.datab(\umd|uart_rx_data_vec [1]),
	.datac(\umd|uart_rx_data_vec [3]),
	.datad(\umd|uart_rx_data_vec [2]),
	.cin(gnd),
	.combout(\next_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~16 .lut_mask = 16'h8114;
defparam \next_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N10
fiftyfivenm_lcell_comb \next_state~17 (
// Equation(s):
// \next_state~17_combout  = ((!\umd|uart_rx_data_out_stb~q ) # (!\next_state~16_combout )) # (!\shdn~0_combout )

	.dataa(gnd),
	.datab(\shdn~0_combout ),
	.datac(\next_state~16_combout ),
	.datad(\umd|uart_rx_data_out_stb~q ),
	.cin(gnd),
	.combout(\next_state~17_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~17 .lut_mask = 16'h3FFF;
defparam \next_state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N12
fiftyfivenm_lcell_comb \next_state~19 (
// Equation(s):
// \next_state~19_combout  = (\next_state~17_combout  & (\state.deactivate~q )) # (!\next_state~17_combout  & (((\umd|uart_rx_data_vec [4]) # (!\umd|uart_rx_data_vec [1]))))

	.dataa(\state.deactivate~q ),
	.datab(\umd|uart_rx_data_vec [1]),
	.datac(\umd|uart_rx_data_vec [4]),
	.datad(\next_state~17_combout ),
	.cin(gnd),
	.combout(\next_state~19_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~19 .lut_mask = 16'hAAF3;
defparam \next_state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N13
dffeas \next_state.deactivate (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\next_state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state.deactivate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state.deactivate .is_wysiwyg = "true";
defparam \next_state.deactivate .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N24
fiftyfivenm_lcell_comb \next_state~21 (
// Equation(s):
// \next_state~21_combout  = (\state.startup~q ) # ((\umd|uart_rx_data_out_stb~q  & (\next_state~16_combout  & \shdn~0_combout )))

	.dataa(\umd|uart_rx_data_out_stb~q ),
	.datab(\state.startup~q ),
	.datac(\next_state~16_combout ),
	.datad(\shdn~0_combout ),
	.cin(gnd),
	.combout(\next_state~21_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~21 .lut_mask = 16'hECCC;
defparam \next_state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N25
dffeas \next_state.startup (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\next_state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state.startup~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state.startup .is_wysiwyg = "true";
defparam \next_state.startup .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N28
fiftyfivenm_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\cam_ready~q  & (((\next_state.startup~q )) # (!\WideOr1~0_combout ))) # (!\cam_ready~q  & (\state.startup~q  & ((\next_state.startup~q ) # (!\WideOr1~0_combout ))))

	.dataa(\cam_ready~q ),
	.datab(\WideOr1~0_combout ),
	.datac(\state.startup~q ),
	.datad(\next_state.startup~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hFA32;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N29
dffeas \state.startup (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.startup~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.startup .is_wysiwyg = "true";
defparam \state.startup .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N22
fiftyfivenm_lcell_comb \state~11 (
// Equation(s):
// \state~11_combout  = (\next_state.deactivate~q  & (\state.startup~q  & (!\state.deactivate~q  & !\state.activate~q )))

	.dataa(\next_state.deactivate~q ),
	.datab(\state.startup~q ),
	.datac(\state.deactivate~q ),
	.datad(\state.activate~q ),
	.cin(gnd),
	.combout(\state~11_combout ),
	.cout());
// synopsys translate_off
defparam \state~11 .lut_mask = 16'h0008;
defparam \state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N23
dffeas \state.deactivate (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.deactivate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.deactivate .is_wysiwyg = "true";
defparam \state.deactivate .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N30
fiftyfivenm_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\umd|uart_rx_data_vec [3] & ((\umd|uart_rx_data_vec [2] & (\umd|uart_rx_data_vec [1] & \umd|uart_rx_data_vec [4])) # (!\umd|uart_rx_data_vec [2] & (!\umd|uart_rx_data_vec [1] & !\umd|uart_rx_data_vec [4]))))

	.dataa(\umd|uart_rx_data_vec [2]),
	.datab(\umd|uart_rx_data_vec [1]),
	.datac(\umd|uart_rx_data_vec [4]),
	.datad(\umd|uart_rx_data_vec [3]),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'h8100;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N4
fiftyfivenm_lcell_comb \shdn~1 (
// Equation(s):
// \shdn~1_combout  = (\shdn~0_combout  & (\Mux8~0_combout  & \umd|uart_rx_data_out_stb~q ))

	.dataa(gnd),
	.datab(\shdn~0_combout ),
	.datac(\Mux8~0_combout ),
	.datad(\umd|uart_rx_data_out_stb~q ),
	.cin(gnd),
	.combout(\shdn~1_combout ),
	.cout());
// synopsys translate_off
defparam \shdn~1 .lut_mask = 16'hC000;
defparam \shdn~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N5
dffeas shdn(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\shdn~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shdn~q ),
	.prn(vcc));
// synopsys translate_off
defparam shdn.is_wysiwyg = "true";
defparam shdn.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N8
fiftyfivenm_lcell_comb \next_state~22 (
// Equation(s):
// \next_state~22_combout  = (\state.standby~q  & (((!\shdn~0_combout ) # (!\next_state~16_combout )) # (!\umd|uart_rx_data_out_stb~q )))

	.dataa(\umd|uart_rx_data_out_stb~q ),
	.datab(\state.standby~q ),
	.datac(\next_state~16_combout ),
	.datad(\shdn~0_combout ),
	.cin(gnd),
	.combout(\next_state~22_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~22 .lut_mask = 16'h4CCC;
defparam \next_state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N9
dffeas \next_state.standby (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\next_state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state.standby~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state.standby .is_wysiwyg = "true";
defparam \next_state.standby .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N16
fiftyfivenm_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\state.deactivate~q  & (((\next_state.standby~q  & \WideOr1~0_combout )) # (!\shdn~q ))) # (!\state.deactivate~q  & (((\next_state.standby~q  & \WideOr1~0_combout ))))

	.dataa(\state.deactivate~q ),
	.datab(\shdn~q ),
	.datac(\next_state.standby~q ),
	.datad(\WideOr1~0_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hF222;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N17
dffeas \state.standby (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.standby~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.standby .is_wysiwyg = "true";
defparam \state.standby .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N18
fiftyfivenm_lcell_comb \next_state~23 (
// Equation(s):
// \next_state~23_combout  = (\state.shutdown~q  & (((!\shdn~0_combout ) # (!\next_state~16_combout )) # (!\umd|uart_rx_data_out_stb~q )))

	.dataa(\umd|uart_rx_data_out_stb~q ),
	.datab(\next_state~16_combout ),
	.datac(\state.shutdown~q ),
	.datad(\shdn~0_combout ),
	.cin(gnd),
	.combout(\next_state~23_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~23 .lut_mask = 16'h70F0;
defparam \next_state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N19
dffeas \next_state.shutdown (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\next_state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state.shutdown~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state.shutdown .is_wysiwyg = "true";
defparam \next_state.shutdown .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N26
fiftyfivenm_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\state.deactivate~q  & ((\shdn~q ) # ((\WideOr1~0_combout  & \next_state.shutdown~q )))) # (!\state.deactivate~q  & (\WideOr1~0_combout  & ((\next_state.shutdown~q ))))

	.dataa(\state.deactivate~q ),
	.datab(\WideOr1~0_combout ),
	.datac(\shdn~q ),
	.datad(\next_state.shutdown~q ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hECA0;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N27
dffeas \state.shutdown (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.shutdown~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.shutdown .is_wysiwyg = "true";
defparam \state.shutdown .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N6
fiftyfivenm_lcell_comb \next_state~20 (
// Equation(s):
// \next_state~20_combout  = (\state.active~q  & (((!\shdn~0_combout ) # (!\next_state~16_combout )) # (!\umd|uart_rx_data_out_stb~q )))

	.dataa(\umd|uart_rx_data_out_stb~q ),
	.datab(\state.active~q ),
	.datac(\next_state~16_combout ),
	.datad(\shdn~0_combout ),
	.cin(gnd),
	.combout(\next_state~20_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~20 .lut_mask = 16'h4CCC;
defparam \next_state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N7
dffeas \next_state.active (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\next_state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state.active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state.active .is_wysiwyg = "true";
defparam \next_state.active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N0
fiftyfivenm_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\state.activate~q ) # ((\next_state.active~q  & \WideOr1~0_combout ))

	.dataa(\next_state.active~q ),
	.datab(\state.activate~q ),
	.datac(gnd),
	.datad(\WideOr1~0_combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hEECC;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N1
dffeas \state.active (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.active .is_wysiwyg = "true";
defparam \state.active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N20
fiftyfivenm_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (\state.standby~q ) # ((\state.shutdown~q ) # (\state.active~q ))

	.dataa(gnd),
	.datab(\state.standby~q ),
	.datac(\state.shutdown~q ),
	.datad(\state.active~q ),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = 16'hFFFC;
defparam \WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N14
fiftyfivenm_lcell_comb \next_state~18 (
// Equation(s):
// \next_state~18_combout  = (\next_state~17_combout  & (\state.activate~q )) # (!\next_state~17_combout  & (((!\umd|uart_rx_data_vec [4] & \umd|uart_rx_data_vec [1]))))

	.dataa(\next_state~17_combout ),
	.datab(\state.activate~q ),
	.datac(\umd|uart_rx_data_vec [4]),
	.datad(\umd|uart_rx_data_vec [1]),
	.cin(gnd),
	.combout(\next_state~18_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~18 .lut_mask = 16'h8D88;
defparam \next_state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N15
dffeas \next_state.activate (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\next_state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state.activate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state.activate .is_wysiwyg = "true";
defparam \next_state.activate .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N2
fiftyfivenm_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\cam_ready~q  & (((\WideOr1~0_combout  & \next_state.activate~q )) # (!\state.startup~q ))) # (!\cam_ready~q  & (\WideOr1~0_combout  & (\next_state.activate~q )))

	.dataa(\cam_ready~q ),
	.datab(\WideOr1~0_combout ),
	.datac(\next_state.activate~q ),
	.datad(\state.startup~q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hC0EA;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N3
dffeas \state.activate (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.activate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.activate .is_wysiwyg = "true";
defparam \state.activate .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N18
fiftyfivenm_lcell_comb WideOr2(
// Equation(s):
// \WideOr2~combout  = (\state.activate~q ) # ((\state.active~q ) # (!\state.startup~q ))

	.dataa(gnd),
	.datab(\state.activate~q ),
	.datac(\state.startup~q ),
	.datad(\state.active~q ),
	.cin(gnd),
	.combout(\WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam WideOr2.lut_mask = 16'hFFCF;
defparam WideOr2.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y6_N19
dffeas cam_ena(
	.clk(\clock~input_o ),
	.d(\WideOr2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam cam_ena.is_wysiwyg = "true";
defparam cam_ena.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N2
fiftyfivenm_lcell_comb ora_clock(
// Equation(s):
// \ora_clock~combout  = LCELL((\clock~input_o  & \cam_ena~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock~input_o ),
	.datad(\cam_ena~q ),
	.cin(gnd),
	.combout(\ora_clock~combout ),
	.cout());
// synopsys translate_off
defparam ora_clock.lut_mask = 16'hF000;
defparam ora_clock.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
fiftyfivenm_clkctrl \ora_clock~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ora_clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ora_clock~clkctrl_outclk ));
// synopsys translate_off
defparam \ora_clock~clkctrl .clock_type = "global clock";
defparam \ora_clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
fiftyfivenm_lcell_comb \ora|Add0~0 (
// Equation(s):
// \ora|Add0~0_combout  = \ora|sync_main:c[0]~q  $ (VCC)
// \ora|Add0~1  = CARRY(\ora|sync_main:c[0]~q )

	.dataa(\ora|sync_main:c[0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ora|Add0~0_combout ),
	.cout(\ora|Add0~1 ));
// synopsys translate_off
defparam \ora|Add0~0 .lut_mask = 16'h55AA;
defparam \ora|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
fiftyfivenm_lcell_comb \ora|c~30 (
// Equation(s):
// \ora|c~30_combout  = (\ora|Add0~0_combout  & !\ora|Equal0~10_combout )

	.dataa(\ora|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ora|Equal0~10_combout ),
	.cin(gnd),
	.combout(\ora|c~30_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~30 .lut_mask = 16'h00AA;
defparam \ora|c~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N5
dffeas \ora|sync_main:c[0] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[0] .is_wysiwyg = "true";
defparam \ora|sync_main:c[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
fiftyfivenm_lcell_comb \ora|Add0~2 (
// Equation(s):
// \ora|Add0~2_combout  = (\ora|sync_main:c[1]~q  & (!\ora|Add0~1 )) # (!\ora|sync_main:c[1]~q  & (\ora|Add0~1  & VCC))
// \ora|Add0~3  = CARRY((\ora|sync_main:c[1]~q  & !\ora|Add0~1 ))

	.dataa(gnd),
	.datab(\ora|sync_main:c[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~1 ),
	.combout(\ora|Add0~2_combout ),
	.cout(\ora|Add0~3 ));
// synopsys translate_off
defparam \ora|Add0~2 .lut_mask = 16'h3C0C;
defparam \ora|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
fiftyfivenm_lcell_comb \ora|sync_main:c[1]~0 (
// Equation(s):
// \ora|sync_main:c[1]~0_combout  = !\ora|Add0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ora|Add0~2_combout ),
	.cin(gnd),
	.combout(\ora|sync_main:c[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora|sync_main:c[1]~0 .lut_mask = 16'h00FF;
defparam \ora|sync_main:c[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \ora|sync_main:c[1] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ora|sync_main:c[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[1] .is_wysiwyg = "true";
defparam \ora|sync_main:c[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
fiftyfivenm_lcell_comb \ora|Add0~4 (
// Equation(s):
// \ora|Add0~4_combout  = (\ora|sync_main:c[2]~q  & ((GND) # (!\ora|Add0~3 ))) # (!\ora|sync_main:c[2]~q  & (\ora|Add0~3  $ (GND)))
// \ora|Add0~5  = CARRY((\ora|sync_main:c[2]~q ) # (!\ora|Add0~3 ))

	.dataa(\ora|sync_main:c[2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~3 ),
	.combout(\ora|Add0~4_combout ),
	.cout(\ora|Add0~5 ));
// synopsys translate_off
defparam \ora|Add0~4 .lut_mask = 16'h5AAF;
defparam \ora|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
fiftyfivenm_lcell_comb \ora|c~29 (
// Equation(s):
// \ora|c~29_combout  = (\ora|Add0~4_combout  & !\ora|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora|Add0~4_combout ),
	.datad(\ora|Equal0~10_combout ),
	.cin(gnd),
	.combout(\ora|c~29_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~29 .lut_mask = 16'h00F0;
defparam \ora|c~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N7
dffeas \ora|sync_main:c[2] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[2] .is_wysiwyg = "true";
defparam \ora|sync_main:c[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
fiftyfivenm_lcell_comb \ora|Add0~6 (
// Equation(s):
// \ora|Add0~6_combout  = (\ora|sync_main:c[3]~q  & (\ora|Add0~5  & VCC)) # (!\ora|sync_main:c[3]~q  & (!\ora|Add0~5 ))
// \ora|Add0~7  = CARRY((!\ora|sync_main:c[3]~q  & !\ora|Add0~5 ))

	.dataa(\ora|sync_main:c[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~5 ),
	.combout(\ora|Add0~6_combout ),
	.cout(\ora|Add0~7 ));
// synopsys translate_off
defparam \ora|Add0~6 .lut_mask = 16'hA505;
defparam \ora|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
fiftyfivenm_lcell_comb \ora|c~28 (
// Equation(s):
// \ora|c~28_combout  = (\ora|Add0~6_combout  & !\ora|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora|Add0~6_combout ),
	.datad(\ora|Equal0~10_combout ),
	.cin(gnd),
	.combout(\ora|c~28_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~28 .lut_mask = 16'h00F0;
defparam \ora|c~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N21
dffeas \ora|sync_main:c[3] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[3] .is_wysiwyg = "true";
defparam \ora|sync_main:c[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
fiftyfivenm_lcell_comb \ora|Add0~8 (
// Equation(s):
// \ora|Add0~8_combout  = (\ora|sync_main:c[4]~q  & ((GND) # (!\ora|Add0~7 ))) # (!\ora|sync_main:c[4]~q  & (\ora|Add0~7  $ (GND)))
// \ora|Add0~9  = CARRY((\ora|sync_main:c[4]~q ) # (!\ora|Add0~7 ))

	.dataa(gnd),
	.datab(\ora|sync_main:c[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~7 ),
	.combout(\ora|Add0~8_combout ),
	.cout(\ora|Add0~9 ));
// synopsys translate_off
defparam \ora|Add0~8 .lut_mask = 16'h3CCF;
defparam \ora|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
fiftyfivenm_lcell_comb \ora|c~27 (
// Equation(s):
// \ora|c~27_combout  = (\ora|Add0~8_combout  & !\ora|Equal0~10_combout )

	.dataa(\ora|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ora|Equal0~10_combout ),
	.cin(gnd),
	.combout(\ora|c~27_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~27 .lut_mask = 16'h00AA;
defparam \ora|c~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N29
dffeas \ora|sync_main:c[4] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[4] .is_wysiwyg = "true";
defparam \ora|sync_main:c[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
fiftyfivenm_lcell_comb \ora|Add0~10 (
// Equation(s):
// \ora|Add0~10_combout  = (\ora|sync_main:c[5]~q  & (\ora|Add0~9  & VCC)) # (!\ora|sync_main:c[5]~q  & (!\ora|Add0~9 ))
// \ora|Add0~11  = CARRY((!\ora|sync_main:c[5]~q  & !\ora|Add0~9 ))

	.dataa(\ora|sync_main:c[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~9 ),
	.combout(\ora|Add0~10_combout ),
	.cout(\ora|Add0~11 ));
// synopsys translate_off
defparam \ora|Add0~10 .lut_mask = 16'hA505;
defparam \ora|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
fiftyfivenm_lcell_comb \ora|c~26 (
// Equation(s):
// \ora|c~26_combout  = (\ora|Add0~10_combout  & !\ora|Equal0~10_combout )

	.dataa(\ora|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ora|Equal0~10_combout ),
	.cin(gnd),
	.combout(\ora|c~26_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~26 .lut_mask = 16'h00AA;
defparam \ora|c~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N31
dffeas \ora|sync_main:c[5] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[5] .is_wysiwyg = "true";
defparam \ora|sync_main:c[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
fiftyfivenm_lcell_comb \ora|Add0~12 (
// Equation(s):
// \ora|Add0~12_combout  = (\ora|sync_main:c[6]~q  & ((GND) # (!\ora|Add0~11 ))) # (!\ora|sync_main:c[6]~q  & (\ora|Add0~11  $ (GND)))
// \ora|Add0~13  = CARRY((\ora|sync_main:c[6]~q ) # (!\ora|Add0~11 ))

	.dataa(gnd),
	.datab(\ora|sync_main:c[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~11 ),
	.combout(\ora|Add0~12_combout ),
	.cout(\ora|Add0~13 ));
// synopsys translate_off
defparam \ora|Add0~12 .lut_mask = 16'h3CCF;
defparam \ora|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
fiftyfivenm_lcell_comb \ora|c~25 (
// Equation(s):
// \ora|c~25_combout  = (\ora|Add0~12_combout  & !\ora|Equal0~10_combout )

	.dataa(\ora|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ora|Equal0~10_combout ),
	.cin(gnd),
	.combout(\ora|c~25_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~25 .lut_mask = 16'h00AA;
defparam \ora|c~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N9
dffeas \ora|sync_main:c[6] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[6] .is_wysiwyg = "true";
defparam \ora|sync_main:c[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
fiftyfivenm_lcell_comb \ora|Add0~14 (
// Equation(s):
// \ora|Add0~14_combout  = (\ora|sync_main:c[7]~q  & (\ora|Add0~13  & VCC)) # (!\ora|sync_main:c[7]~q  & (!\ora|Add0~13 ))
// \ora|Add0~15  = CARRY((!\ora|sync_main:c[7]~q  & !\ora|Add0~13 ))

	.dataa(\ora|sync_main:c[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~13 ),
	.combout(\ora|Add0~14_combout ),
	.cout(\ora|Add0~15 ));
// synopsys translate_off
defparam \ora|Add0~14 .lut_mask = 16'hA505;
defparam \ora|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
fiftyfivenm_lcell_comb \ora|c~24 (
// Equation(s):
// \ora|c~24_combout  = (\ora|Add0~14_combout  & !\ora|Equal0~10_combout )

	.dataa(\ora|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ora|Equal0~10_combout ),
	.cin(gnd),
	.combout(\ora|c~24_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~24 .lut_mask = 16'h00AA;
defparam \ora|c~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N3
dffeas \ora|sync_main:c[7] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[7] .is_wysiwyg = "true";
defparam \ora|sync_main:c[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
fiftyfivenm_lcell_comb \ora|Add0~16 (
// Equation(s):
// \ora|Add0~16_combout  = (\ora|sync_main:c[8]~q  & ((GND) # (!\ora|Add0~15 ))) # (!\ora|sync_main:c[8]~q  & (\ora|Add0~15  $ (GND)))
// \ora|Add0~17  = CARRY((\ora|sync_main:c[8]~q ) # (!\ora|Add0~15 ))

	.dataa(gnd),
	.datab(\ora|sync_main:c[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~15 ),
	.combout(\ora|Add0~16_combout ),
	.cout(\ora|Add0~17 ));
// synopsys translate_off
defparam \ora|Add0~16 .lut_mask = 16'h3CCF;
defparam \ora|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
fiftyfivenm_lcell_comb \ora|c~23 (
// Equation(s):
// \ora|c~23_combout  = (\ora|Add0~16_combout  & !\ora|Equal0~10_combout )

	.dataa(gnd),
	.datab(\ora|Add0~16_combout ),
	.datac(\ora|Equal0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ora|c~23_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~23 .lut_mask = 16'h0C0C;
defparam \ora|c~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \ora|sync_main:c[8] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[8] .is_wysiwyg = "true";
defparam \ora|sync_main:c[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
fiftyfivenm_lcell_comb \ora|Add0~18 (
// Equation(s):
// \ora|Add0~18_combout  = (\ora|sync_main:c[9]~q  & (\ora|Add0~17  & VCC)) # (!\ora|sync_main:c[9]~q  & (!\ora|Add0~17 ))
// \ora|Add0~19  = CARRY((!\ora|sync_main:c[9]~q  & !\ora|Add0~17 ))

	.dataa(\ora|sync_main:c[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~17 ),
	.combout(\ora|Add0~18_combout ),
	.cout(\ora|Add0~19 ));
// synopsys translate_off
defparam \ora|Add0~18 .lut_mask = 16'hA505;
defparam \ora|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
fiftyfivenm_lcell_comb \ora|c~22 (
// Equation(s):
// \ora|c~22_combout  = (\ora|Add0~18_combout  & !\ora|Equal0~10_combout )

	.dataa(gnd),
	.datab(\ora|Add0~18_combout ),
	.datac(\ora|Equal0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ora|c~22_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~22 .lut_mask = 16'h0C0C;
defparam \ora|c~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N1
dffeas \ora|sync_main:c[9] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[9] .is_wysiwyg = "true";
defparam \ora|sync_main:c[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
fiftyfivenm_lcell_comb \ora|Add0~20 (
// Equation(s):
// \ora|Add0~20_combout  = (\ora|sync_main:c[10]~q  & ((GND) # (!\ora|Add0~19 ))) # (!\ora|sync_main:c[10]~q  & (\ora|Add0~19  $ (GND)))
// \ora|Add0~21  = CARRY((\ora|sync_main:c[10]~q ) # (!\ora|Add0~19 ))

	.dataa(\ora|sync_main:c[10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~19 ),
	.combout(\ora|Add0~20_combout ),
	.cout(\ora|Add0~21 ));
// synopsys translate_off
defparam \ora|Add0~20 .lut_mask = 16'h5AAF;
defparam \ora|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
fiftyfivenm_lcell_comb \ora|c~21 (
// Equation(s):
// \ora|c~21_combout  = (!\ora|Equal0~10_combout  & \ora|Add0~20_combout )

	.dataa(\ora|Equal0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ora|Add0~20_combout ),
	.cin(gnd),
	.combout(\ora|c~21_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~21 .lut_mask = 16'h5500;
defparam \ora|c~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N15
dffeas \ora|sync_main:c[10] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[10] .is_wysiwyg = "true";
defparam \ora|sync_main:c[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
fiftyfivenm_lcell_comb \ora|Add0~22 (
// Equation(s):
// \ora|Add0~22_combout  = (\ora|sync_main:c[11]~q  & (\ora|Add0~21  & VCC)) # (!\ora|sync_main:c[11]~q  & (!\ora|Add0~21 ))
// \ora|Add0~23  = CARRY((!\ora|sync_main:c[11]~q  & !\ora|Add0~21 ))

	.dataa(\ora|sync_main:c[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~21 ),
	.combout(\ora|Add0~22_combout ),
	.cout(\ora|Add0~23 ));
// synopsys translate_off
defparam \ora|Add0~22 .lut_mask = 16'hA505;
defparam \ora|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
fiftyfivenm_lcell_comb \ora|c~20 (
// Equation(s):
// \ora|c~20_combout  = (\ora|Add0~22_combout  & !\ora|Equal0~10_combout )

	.dataa(gnd),
	.datab(\ora|Add0~22_combout ),
	.datac(\ora|Equal0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ora|c~20_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~20 .lut_mask = 16'h0C0C;
defparam \ora|c~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N9
dffeas \ora|sync_main:c[11] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[11] .is_wysiwyg = "true";
defparam \ora|sync_main:c[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
fiftyfivenm_lcell_comb \ora|Add0~24 (
// Equation(s):
// \ora|Add0~24_combout  = (\ora|sync_main:c[12]~q  & ((GND) # (!\ora|Add0~23 ))) # (!\ora|sync_main:c[12]~q  & (\ora|Add0~23  $ (GND)))
// \ora|Add0~25  = CARRY((\ora|sync_main:c[12]~q ) # (!\ora|Add0~23 ))

	.dataa(\ora|sync_main:c[12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~23 ),
	.combout(\ora|Add0~24_combout ),
	.cout(\ora|Add0~25 ));
// synopsys translate_off
defparam \ora|Add0~24 .lut_mask = 16'h5AAF;
defparam \ora|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
fiftyfivenm_lcell_comb \ora|c~19 (
// Equation(s):
// \ora|c~19_combout  = (\ora|Add0~24_combout  & !\ora|Equal0~10_combout )

	.dataa(gnd),
	.datab(\ora|Add0~24_combout ),
	.datac(\ora|Equal0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ora|c~19_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~19 .lut_mask = 16'h0C0C;
defparam \ora|c~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \ora|sync_main:c[12] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[12] .is_wysiwyg = "true";
defparam \ora|sync_main:c[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
fiftyfivenm_lcell_comb \ora|Add0~26 (
// Equation(s):
// \ora|Add0~26_combout  = (\ora|sync_main:c[13]~q  & (\ora|Add0~25  & VCC)) # (!\ora|sync_main:c[13]~q  & (!\ora|Add0~25 ))
// \ora|Add0~27  = CARRY((!\ora|sync_main:c[13]~q  & !\ora|Add0~25 ))

	.dataa(\ora|sync_main:c[13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~25 ),
	.combout(\ora|Add0~26_combout ),
	.cout(\ora|Add0~27 ));
// synopsys translate_off
defparam \ora|Add0~26 .lut_mask = 16'hA505;
defparam \ora|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
fiftyfivenm_lcell_comb \ora|c~18 (
// Equation(s):
// \ora|c~18_combout  = (\ora|Add0~26_combout  & !\ora|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora|Add0~26_combout ),
	.datad(\ora|Equal0~10_combout ),
	.cin(gnd),
	.combout(\ora|c~18_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~18 .lut_mask = 16'h00F0;
defparam \ora|c~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N3
dffeas \ora|sync_main:c[13] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[13] .is_wysiwyg = "true";
defparam \ora|sync_main:c[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
fiftyfivenm_lcell_comb \ora|Add0~28 (
// Equation(s):
// \ora|Add0~28_combout  = (\ora|sync_main:c[14]~q  & ((GND) # (!\ora|Add0~27 ))) # (!\ora|sync_main:c[14]~q  & (\ora|Add0~27  $ (GND)))
// \ora|Add0~29  = CARRY((\ora|sync_main:c[14]~q ) # (!\ora|Add0~27 ))

	.dataa(gnd),
	.datab(\ora|sync_main:c[14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~27 ),
	.combout(\ora|Add0~28_combout ),
	.cout(\ora|Add0~29 ));
// synopsys translate_off
defparam \ora|Add0~28 .lut_mask = 16'h3CCF;
defparam \ora|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
fiftyfivenm_lcell_comb \ora|c~17 (
// Equation(s):
// \ora|c~17_combout  = (\ora|Add0~28_combout  & !\ora|Equal0~10_combout )

	.dataa(gnd),
	.datab(\ora|Add0~28_combout ),
	.datac(\ora|Equal0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ora|c~17_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~17 .lut_mask = 16'h0C0C;
defparam \ora|c~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N5
dffeas \ora|sync_main:c[14] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[14] .is_wysiwyg = "true";
defparam \ora|sync_main:c[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
fiftyfivenm_lcell_comb \ora|Add0~30 (
// Equation(s):
// \ora|Add0~30_combout  = (\ora|sync_main:c[15]~q  & (\ora|Add0~29  & VCC)) # (!\ora|sync_main:c[15]~q  & (!\ora|Add0~29 ))
// \ora|Add0~31  = CARRY((!\ora|sync_main:c[15]~q  & !\ora|Add0~29 ))

	.dataa(gnd),
	.datab(\ora|sync_main:c[15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~29 ),
	.combout(\ora|Add0~30_combout ),
	.cout(\ora|Add0~31 ));
// synopsys translate_off
defparam \ora|Add0~30 .lut_mask = 16'hC303;
defparam \ora|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
fiftyfivenm_lcell_comb \ora|c~16 (
// Equation(s):
// \ora|c~16_combout  = (\ora|Add0~30_combout  & !\ora|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora|Add0~30_combout ),
	.datad(\ora|Equal0~10_combout ),
	.cin(gnd),
	.combout(\ora|c~16_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~16 .lut_mask = 16'h00F0;
defparam \ora|c~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N7
dffeas \ora|sync_main:c[15] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[15] .is_wysiwyg = "true";
defparam \ora|sync_main:c[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
fiftyfivenm_lcell_comb \ora|Equal0~5 (
// Equation(s):
// \ora|Equal0~5_combout  = (!\ora|sync_main:c[14]~q  & (!\ora|sync_main:c[13]~q  & (!\ora|sync_main:c[15]~q  & !\ora|sync_main:c[12]~q )))

	.dataa(\ora|sync_main:c[14]~q ),
	.datab(\ora|sync_main:c[13]~q ),
	.datac(\ora|sync_main:c[15]~q ),
	.datad(\ora|sync_main:c[12]~q ),
	.cin(gnd),
	.combout(\ora|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ora|Equal0~5 .lut_mask = 16'h0001;
defparam \ora|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
fiftyfivenm_lcell_comb \ora|Equal0~6 (
// Equation(s):
// \ora|Equal0~6_combout  = (!\ora|sync_main:c[10]~q  & (!\ora|sync_main:c[11]~q  & (!\ora|sync_main:c[8]~q  & !\ora|sync_main:c[9]~q )))

	.dataa(\ora|sync_main:c[10]~q ),
	.datab(\ora|sync_main:c[11]~q ),
	.datac(\ora|sync_main:c[8]~q ),
	.datad(\ora|sync_main:c[9]~q ),
	.cin(gnd),
	.combout(\ora|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ora|Equal0~6 .lut_mask = 16'h0001;
defparam \ora|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
fiftyfivenm_lcell_comb \ora|Equal0~8 (
// Equation(s):
// \ora|Equal0~8_combout  = (!\ora|sync_main:c[2]~q  & (!\ora|sync_main:c[0]~q  & (\ora|sync_main:c[1]~q  & !\ora|sync_main:c[3]~q )))

	.dataa(\ora|sync_main:c[2]~q ),
	.datab(\ora|sync_main:c[0]~q ),
	.datac(\ora|sync_main:c[1]~q ),
	.datad(\ora|sync_main:c[3]~q ),
	.cin(gnd),
	.combout(\ora|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ora|Equal0~8 .lut_mask = 16'h0010;
defparam \ora|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
fiftyfivenm_lcell_comb \ora|Equal0~7 (
// Equation(s):
// \ora|Equal0~7_combout  = (!\ora|sync_main:c[5]~q  & (!\ora|sync_main:c[4]~q  & (!\ora|sync_main:c[6]~q  & !\ora|sync_main:c[7]~q )))

	.dataa(\ora|sync_main:c[5]~q ),
	.datab(\ora|sync_main:c[4]~q ),
	.datac(\ora|sync_main:c[6]~q ),
	.datad(\ora|sync_main:c[7]~q ),
	.cin(gnd),
	.combout(\ora|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ora|Equal0~7 .lut_mask = 16'h0001;
defparam \ora|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
fiftyfivenm_lcell_comb \ora|Equal0~9 (
// Equation(s):
// \ora|Equal0~9_combout  = (\ora|Equal0~8_combout  & \ora|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora|Equal0~8_combout ),
	.datad(\ora|Equal0~7_combout ),
	.cin(gnd),
	.combout(\ora|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ora|Equal0~9 .lut_mask = 16'hF000;
defparam \ora|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
fiftyfivenm_lcell_comb \ora|Add0~32 (
// Equation(s):
// \ora|Add0~32_combout  = (\ora|sync_main:c[16]~q  & ((GND) # (!\ora|Add0~31 ))) # (!\ora|sync_main:c[16]~q  & (\ora|Add0~31  $ (GND)))
// \ora|Add0~33  = CARRY((\ora|sync_main:c[16]~q ) # (!\ora|Add0~31 ))

	.dataa(gnd),
	.datab(\ora|sync_main:c[16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~31 ),
	.combout(\ora|Add0~32_combout ),
	.cout(\ora|Add0~33 ));
// synopsys translate_off
defparam \ora|Add0~32 .lut_mask = 16'h3CCF;
defparam \ora|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
fiftyfivenm_lcell_comb \ora|c~15 (
// Equation(s):
// \ora|c~15_combout  = (!\ora|Equal0~10_combout  & \ora|Add0~32_combout )

	.dataa(\ora|Equal0~10_combout ),
	.datab(gnd),
	.datac(\ora|Add0~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ora|c~15_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~15 .lut_mask = 16'h5050;
defparam \ora|c~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \ora|sync_main:c[16] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[16] .is_wysiwyg = "true";
defparam \ora|sync_main:c[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
fiftyfivenm_lcell_comb \ora|Add0~34 (
// Equation(s):
// \ora|Add0~34_combout  = (\ora|sync_main:c[17]~q  & (\ora|Add0~33  & VCC)) # (!\ora|sync_main:c[17]~q  & (!\ora|Add0~33 ))
// \ora|Add0~35  = CARRY((!\ora|sync_main:c[17]~q  & !\ora|Add0~33 ))

	.dataa(\ora|sync_main:c[17]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~33 ),
	.combout(\ora|Add0~34_combout ),
	.cout(\ora|Add0~35 ));
// synopsys translate_off
defparam \ora|Add0~34 .lut_mask = 16'hA505;
defparam \ora|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
fiftyfivenm_lcell_comb \ora|c~14 (
// Equation(s):
// \ora|c~14_combout  = (!\ora|Equal0~10_combout  & \ora|Add0~34_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora|Equal0~10_combout ),
	.datad(\ora|Add0~34_combout ),
	.cin(gnd),
	.combout(\ora|c~14_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~14 .lut_mask = 16'h0F00;
defparam \ora|c~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N9
dffeas \ora|sync_main:c[17] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[17] .is_wysiwyg = "true";
defparam \ora|sync_main:c[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
fiftyfivenm_lcell_comb \ora|Add0~36 (
// Equation(s):
// \ora|Add0~36_combout  = (\ora|sync_main:c[18]~q  & ((GND) # (!\ora|Add0~35 ))) # (!\ora|sync_main:c[18]~q  & (\ora|Add0~35  $ (GND)))
// \ora|Add0~37  = CARRY((\ora|sync_main:c[18]~q ) # (!\ora|Add0~35 ))

	.dataa(\ora|sync_main:c[18]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~35 ),
	.combout(\ora|Add0~36_combout ),
	.cout(\ora|Add0~37 ));
// synopsys translate_off
defparam \ora|Add0~36 .lut_mask = 16'h5AAF;
defparam \ora|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
fiftyfivenm_lcell_comb \ora|c~13 (
// Equation(s):
// \ora|c~13_combout  = (!\ora|Equal0~10_combout  & \ora|Add0~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora|Equal0~10_combout ),
	.datad(\ora|Add0~36_combout ),
	.cin(gnd),
	.combout(\ora|c~13_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~13 .lut_mask = 16'h0F00;
defparam \ora|c~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \ora|sync_main:c[18] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[18] .is_wysiwyg = "true";
defparam \ora|sync_main:c[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
fiftyfivenm_lcell_comb \ora|Add0~38 (
// Equation(s):
// \ora|Add0~38_combout  = (\ora|sync_main:c[19]~q  & (\ora|Add0~37  & VCC)) # (!\ora|sync_main:c[19]~q  & (!\ora|Add0~37 ))
// \ora|Add0~39  = CARRY((!\ora|sync_main:c[19]~q  & !\ora|Add0~37 ))

	.dataa(\ora|sync_main:c[19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~37 ),
	.combout(\ora|Add0~38_combout ),
	.cout(\ora|Add0~39 ));
// synopsys translate_off
defparam \ora|Add0~38 .lut_mask = 16'hA505;
defparam \ora|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
fiftyfivenm_lcell_comb \ora|c~12 (
// Equation(s):
// \ora|c~12_combout  = (!\ora|Equal0~10_combout  & \ora|Add0~38_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora|Equal0~10_combout ),
	.datad(\ora|Add0~38_combout ),
	.cin(gnd),
	.combout(\ora|c~12_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~12 .lut_mask = 16'h0F00;
defparam \ora|c~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N17
dffeas \ora|sync_main:c[19] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[19] .is_wysiwyg = "true";
defparam \ora|sync_main:c[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
fiftyfivenm_lcell_comb \ora|Add0~40 (
// Equation(s):
// \ora|Add0~40_combout  = (\ora|sync_main:c[20]~q  & ((GND) # (!\ora|Add0~39 ))) # (!\ora|sync_main:c[20]~q  & (\ora|Add0~39  $ (GND)))
// \ora|Add0~41  = CARRY((\ora|sync_main:c[20]~q ) # (!\ora|Add0~39 ))

	.dataa(\ora|sync_main:c[20]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~39 ),
	.combout(\ora|Add0~40_combout ),
	.cout(\ora|Add0~41 ));
// synopsys translate_off
defparam \ora|Add0~40 .lut_mask = 16'h5AAF;
defparam \ora|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
fiftyfivenm_lcell_comb \ora|c~11 (
// Equation(s):
// \ora|c~11_combout  = (!\ora|Equal0~10_combout  & \ora|Add0~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora|Equal0~10_combout ),
	.datad(\ora|Add0~40_combout ),
	.cin(gnd),
	.combout(\ora|c~11_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~11 .lut_mask = 16'h0F00;
defparam \ora|c~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N27
dffeas \ora|sync_main:c[20] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[20] .is_wysiwyg = "true";
defparam \ora|sync_main:c[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
fiftyfivenm_lcell_comb \ora|Add0~42 (
// Equation(s):
// \ora|Add0~42_combout  = (\ora|sync_main:c[21]~q  & (\ora|Add0~41  & VCC)) # (!\ora|sync_main:c[21]~q  & (!\ora|Add0~41 ))
// \ora|Add0~43  = CARRY((!\ora|sync_main:c[21]~q  & !\ora|Add0~41 ))

	.dataa(gnd),
	.datab(\ora|sync_main:c[21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~41 ),
	.combout(\ora|Add0~42_combout ),
	.cout(\ora|Add0~43 ));
// synopsys translate_off
defparam \ora|Add0~42 .lut_mask = 16'hC303;
defparam \ora|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
fiftyfivenm_lcell_comb \ora|c~10 (
// Equation(s):
// \ora|c~10_combout  = (\ora|Add0~42_combout  & !\ora|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora|Add0~42_combout ),
	.datad(\ora|Equal0~10_combout ),
	.cin(gnd),
	.combout(\ora|c~10_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~10 .lut_mask = 16'h00F0;
defparam \ora|c~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \ora|sync_main:c[21] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[21] .is_wysiwyg = "true";
defparam \ora|sync_main:c[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
fiftyfivenm_lcell_comb \ora|Add0~44 (
// Equation(s):
// \ora|Add0~44_combout  = (\ora|sync_main:c[22]~q  & ((GND) # (!\ora|Add0~43 ))) # (!\ora|sync_main:c[22]~q  & (\ora|Add0~43  $ (GND)))
// \ora|Add0~45  = CARRY((\ora|sync_main:c[22]~q ) # (!\ora|Add0~43 ))

	.dataa(gnd),
	.datab(\ora|sync_main:c[22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~43 ),
	.combout(\ora|Add0~44_combout ),
	.cout(\ora|Add0~45 ));
// synopsys translate_off
defparam \ora|Add0~44 .lut_mask = 16'h3CCF;
defparam \ora|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
fiftyfivenm_lcell_comb \ora|c~9 (
// Equation(s):
// \ora|c~9_combout  = (\ora|Add0~44_combout  & !\ora|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora|Add0~44_combout ),
	.datad(\ora|Equal0~10_combout ),
	.cin(gnd),
	.combout(\ora|c~9_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~9 .lut_mask = 16'h00F0;
defparam \ora|c~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \ora|sync_main:c[22] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[22] .is_wysiwyg = "true";
defparam \ora|sync_main:c[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
fiftyfivenm_lcell_comb \ora|Add0~46 (
// Equation(s):
// \ora|Add0~46_combout  = (\ora|sync_main:c[23]~q  & (\ora|Add0~45  & VCC)) # (!\ora|sync_main:c[23]~q  & (!\ora|Add0~45 ))
// \ora|Add0~47  = CARRY((!\ora|sync_main:c[23]~q  & !\ora|Add0~45 ))

	.dataa(\ora|sync_main:c[23]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~45 ),
	.combout(\ora|Add0~46_combout ),
	.cout(\ora|Add0~47 ));
// synopsys translate_off
defparam \ora|Add0~46 .lut_mask = 16'hA505;
defparam \ora|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
fiftyfivenm_lcell_comb \ora|c~8 (
// Equation(s):
// \ora|c~8_combout  = (\ora|Add0~46_combout  & !\ora|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora|Add0~46_combout ),
	.datad(\ora|Equal0~10_combout ),
	.cin(gnd),
	.combout(\ora|c~8_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~8 .lut_mask = 16'h00F0;
defparam \ora|c~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \ora|sync_main:c[23] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[23] .is_wysiwyg = "true";
defparam \ora|sync_main:c[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
fiftyfivenm_lcell_comb \ora|Add0~48 (
// Equation(s):
// \ora|Add0~48_combout  = (\ora|sync_main:c[24]~q  & ((GND) # (!\ora|Add0~47 ))) # (!\ora|sync_main:c[24]~q  & (\ora|Add0~47  $ (GND)))
// \ora|Add0~49  = CARRY((\ora|sync_main:c[24]~q ) # (!\ora|Add0~47 ))

	.dataa(gnd),
	.datab(\ora|sync_main:c[24]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~47 ),
	.combout(\ora|Add0~48_combout ),
	.cout(\ora|Add0~49 ));
// synopsys translate_off
defparam \ora|Add0~48 .lut_mask = 16'h3CCF;
defparam \ora|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
fiftyfivenm_lcell_comb \ora|c~7 (
// Equation(s):
// \ora|c~7_combout  = (!\ora|Equal0~10_combout  & \ora|Add0~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora|Equal0~10_combout ),
	.datad(\ora|Add0~48_combout ),
	.cin(gnd),
	.combout(\ora|c~7_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~7 .lut_mask = 16'h0F00;
defparam \ora|c~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N21
dffeas \ora|sync_main:c[24] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[24] .is_wysiwyg = "true";
defparam \ora|sync_main:c[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
fiftyfivenm_lcell_comb \ora|Add0~50 (
// Equation(s):
// \ora|Add0~50_combout  = (\ora|sync_main:c[25]~q  & (\ora|Add0~49  & VCC)) # (!\ora|sync_main:c[25]~q  & (!\ora|Add0~49 ))
// \ora|Add0~51  = CARRY((!\ora|sync_main:c[25]~q  & !\ora|Add0~49 ))

	.dataa(\ora|sync_main:c[25]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~49 ),
	.combout(\ora|Add0~50_combout ),
	.cout(\ora|Add0~51 ));
// synopsys translate_off
defparam \ora|Add0~50 .lut_mask = 16'hA505;
defparam \ora|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
fiftyfivenm_lcell_comb \ora|c~6 (
// Equation(s):
// \ora|c~6_combout  = (!\ora|Equal0~10_combout  & \ora|Add0~50_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora|Equal0~10_combout ),
	.datad(\ora|Add0~50_combout ),
	.cin(gnd),
	.combout(\ora|c~6_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~6 .lut_mask = 16'h0F00;
defparam \ora|c~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N27
dffeas \ora|sync_main:c[25] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[25] .is_wysiwyg = "true";
defparam \ora|sync_main:c[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
fiftyfivenm_lcell_comb \ora|Add0~52 (
// Equation(s):
// \ora|Add0~52_combout  = (\ora|sync_main:c[26]~q  & ((GND) # (!\ora|Add0~51 ))) # (!\ora|sync_main:c[26]~q  & (\ora|Add0~51  $ (GND)))
// \ora|Add0~53  = CARRY((\ora|sync_main:c[26]~q ) # (!\ora|Add0~51 ))

	.dataa(gnd),
	.datab(\ora|sync_main:c[26]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~51 ),
	.combout(\ora|Add0~52_combout ),
	.cout(\ora|Add0~53 ));
// synopsys translate_off
defparam \ora|Add0~52 .lut_mask = 16'h3CCF;
defparam \ora|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
fiftyfivenm_lcell_comb \ora|c~5 (
// Equation(s):
// \ora|c~5_combout  = (!\ora|Equal0~10_combout  & \ora|Add0~52_combout )

	.dataa(\ora|Equal0~10_combout ),
	.datab(gnd),
	.datac(\ora|Add0~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ora|c~5_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~5 .lut_mask = 16'h5050;
defparam \ora|c~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N25
dffeas \ora|sync_main:c[26] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[26] .is_wysiwyg = "true";
defparam \ora|sync_main:c[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
fiftyfivenm_lcell_comb \ora|Add0~54 (
// Equation(s):
// \ora|Add0~54_combout  = (\ora|sync_main:c[27]~q  & (\ora|Add0~53  & VCC)) # (!\ora|sync_main:c[27]~q  & (!\ora|Add0~53 ))
// \ora|Add0~55  = CARRY((!\ora|sync_main:c[27]~q  & !\ora|Add0~53 ))

	.dataa(\ora|sync_main:c[27]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~53 ),
	.combout(\ora|Add0~54_combout ),
	.cout(\ora|Add0~55 ));
// synopsys translate_off
defparam \ora|Add0~54 .lut_mask = 16'hA505;
defparam \ora|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
fiftyfivenm_lcell_comb \ora|c~4 (
// Equation(s):
// \ora|c~4_combout  = (!\ora|Equal0~10_combout  & \ora|Add0~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora|Equal0~10_combout ),
	.datad(\ora|Add0~54_combout ),
	.cin(gnd),
	.combout(\ora|c~4_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~4 .lut_mask = 16'h0F00;
defparam \ora|c~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N15
dffeas \ora|sync_main:c[27] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[27] .is_wysiwyg = "true";
defparam \ora|sync_main:c[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
fiftyfivenm_lcell_comb \ora|Equal0~1 (
// Equation(s):
// \ora|Equal0~1_combout  = (!\ora|sync_main:c[25]~q  & (!\ora|sync_main:c[26]~q  & (!\ora|sync_main:c[27]~q  & !\ora|sync_main:c[24]~q )))

	.dataa(\ora|sync_main:c[25]~q ),
	.datab(\ora|sync_main:c[26]~q ),
	.datac(\ora|sync_main:c[27]~q ),
	.datad(\ora|sync_main:c[24]~q ),
	.cin(gnd),
	.combout(\ora|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ora|Equal0~1 .lut_mask = 16'h0001;
defparam \ora|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
fiftyfivenm_lcell_comb \ora|Add0~56 (
// Equation(s):
// \ora|Add0~56_combout  = (\ora|sync_main:c[28]~q  & ((GND) # (!\ora|Add0~55 ))) # (!\ora|sync_main:c[28]~q  & (\ora|Add0~55  $ (GND)))
// \ora|Add0~57  = CARRY((\ora|sync_main:c[28]~q ) # (!\ora|Add0~55 ))

	.dataa(gnd),
	.datab(\ora|sync_main:c[28]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~55 ),
	.combout(\ora|Add0~56_combout ),
	.cout(\ora|Add0~57 ));
// synopsys translate_off
defparam \ora|Add0~56 .lut_mask = 16'h3CCF;
defparam \ora|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
fiftyfivenm_lcell_comb \ora|c~3 (
// Equation(s):
// \ora|c~3_combout  = (!\ora|Equal0~10_combout  & \ora|Add0~56_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora|Equal0~10_combout ),
	.datad(\ora|Add0~56_combout ),
	.cin(gnd),
	.combout(\ora|c~3_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~3 .lut_mask = 16'h0F00;
defparam \ora|c~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N3
dffeas \ora|sync_main:c[28] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[28] .is_wysiwyg = "true";
defparam \ora|sync_main:c[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
fiftyfivenm_lcell_comb \ora|Add0~58 (
// Equation(s):
// \ora|Add0~58_combout  = (\ora|sync_main:c[29]~q  & (\ora|Add0~57  & VCC)) # (!\ora|sync_main:c[29]~q  & (!\ora|Add0~57 ))
// \ora|Add0~59  = CARRY((!\ora|sync_main:c[29]~q  & !\ora|Add0~57 ))

	.dataa(\ora|sync_main:c[29]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~57 ),
	.combout(\ora|Add0~58_combout ),
	.cout(\ora|Add0~59 ));
// synopsys translate_off
defparam \ora|Add0~58 .lut_mask = 16'hA505;
defparam \ora|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
fiftyfivenm_lcell_comb \ora|c~2 (
// Equation(s):
// \ora|c~2_combout  = (!\ora|Equal0~10_combout  & \ora|Add0~58_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora|Equal0~10_combout ),
	.datad(\ora|Add0~58_combout ),
	.cin(gnd),
	.combout(\ora|c~2_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~2 .lut_mask = 16'h0F00;
defparam \ora|c~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N13
dffeas \ora|sync_main:c[29] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[29] .is_wysiwyg = "true";
defparam \ora|sync_main:c[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
fiftyfivenm_lcell_comb \ora|Add0~60 (
// Equation(s):
// \ora|Add0~60_combout  = (\ora|sync_main:c[30]~q  & ((GND) # (!\ora|Add0~59 ))) # (!\ora|sync_main:c[30]~q  & (\ora|Add0~59  $ (GND)))
// \ora|Add0~61  = CARRY((\ora|sync_main:c[30]~q ) # (!\ora|Add0~59 ))

	.dataa(gnd),
	.datab(\ora|sync_main:c[30]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora|Add0~59 ),
	.combout(\ora|Add0~60_combout ),
	.cout(\ora|Add0~61 ));
// synopsys translate_off
defparam \ora|Add0~60 .lut_mask = 16'h3CCF;
defparam \ora|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
fiftyfivenm_lcell_comb \ora|c~1 (
// Equation(s):
// \ora|c~1_combout  = (!\ora|Equal0~10_combout  & \ora|Add0~60_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora|Equal0~10_combout ),
	.datad(\ora|Add0~60_combout ),
	.cin(gnd),
	.combout(\ora|c~1_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~1 .lut_mask = 16'h0F00;
defparam \ora|c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N19
dffeas \ora|sync_main:c[30] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[30] .is_wysiwyg = "true";
defparam \ora|sync_main:c[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
fiftyfivenm_lcell_comb \ora|Add0~62 (
// Equation(s):
// \ora|Add0~62_combout  = \ora|sync_main:c[31]~q  $ (!\ora|Add0~61 )

	.dataa(gnd),
	.datab(\ora|sync_main:c[31]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(\ora|Add0~61 ),
	.combout(\ora|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ora|Add0~62 .lut_mask = 16'hC3C3;
defparam \ora|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
fiftyfivenm_lcell_comb \ora|c~0 (
// Equation(s):
// \ora|c~0_combout  = (!\ora|Equal0~10_combout  & \ora|Add0~62_combout )

	.dataa(\ora|Equal0~10_combout ),
	.datab(gnd),
	.datac(\ora|Add0~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ora|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora|c~0 .lut_mask = 16'h5050;
defparam \ora|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N5
dffeas \ora|sync_main:c[31] (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|c~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|sync_main:c[31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|sync_main:c[31] .is_wysiwyg = "true";
defparam \ora|sync_main:c[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
fiftyfivenm_lcell_comb \ora|Equal0~0 (
// Equation(s):
// \ora|Equal0~0_combout  = (!\ora|sync_main:c[29]~q  & (!\ora|sync_main:c[30]~q  & (!\ora|sync_main:c[31]~q  & !\ora|sync_main:c[28]~q )))

	.dataa(\ora|sync_main:c[29]~q ),
	.datab(\ora|sync_main:c[30]~q ),
	.datac(\ora|sync_main:c[31]~q ),
	.datad(\ora|sync_main:c[28]~q ),
	.cin(gnd),
	.combout(\ora|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora|Equal0~0 .lut_mask = 16'h0001;
defparam \ora|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
fiftyfivenm_lcell_comb \ora|Equal0~2 (
// Equation(s):
// \ora|Equal0~2_combout  = (!\ora|sync_main:c[20]~q  & (!\ora|sync_main:c[21]~q  & (!\ora|sync_main:c[22]~q  & !\ora|sync_main:c[23]~q )))

	.dataa(\ora|sync_main:c[20]~q ),
	.datab(\ora|sync_main:c[21]~q ),
	.datac(\ora|sync_main:c[22]~q ),
	.datad(\ora|sync_main:c[23]~q ),
	.cin(gnd),
	.combout(\ora|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ora|Equal0~2 .lut_mask = 16'h0001;
defparam \ora|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
fiftyfivenm_lcell_comb \ora|Equal0~3 (
// Equation(s):
// \ora|Equal0~3_combout  = (!\ora|sync_main:c[16]~q  & (!\ora|sync_main:c[19]~q  & (!\ora|sync_main:c[17]~q  & !\ora|sync_main:c[18]~q )))

	.dataa(\ora|sync_main:c[16]~q ),
	.datab(\ora|sync_main:c[19]~q ),
	.datac(\ora|sync_main:c[17]~q ),
	.datad(\ora|sync_main:c[18]~q ),
	.cin(gnd),
	.combout(\ora|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ora|Equal0~3 .lut_mask = 16'h0001;
defparam \ora|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
fiftyfivenm_lcell_comb \ora|Equal0~4 (
// Equation(s):
// \ora|Equal0~4_combout  = (\ora|Equal0~1_combout  & (\ora|Equal0~0_combout  & (\ora|Equal0~2_combout  & \ora|Equal0~3_combout )))

	.dataa(\ora|Equal0~1_combout ),
	.datab(\ora|Equal0~0_combout ),
	.datac(\ora|Equal0~2_combout ),
	.datad(\ora|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ora|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ora|Equal0~4 .lut_mask = 16'h8000;
defparam \ora|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
fiftyfivenm_lcell_comb \ora|Equal0~10 (
// Equation(s):
// \ora|Equal0~10_combout  = (\ora|Equal0~5_combout  & (\ora|Equal0~6_combout  & (\ora|Equal0~9_combout  & \ora|Equal0~4_combout )))

	.dataa(\ora|Equal0~5_combout ),
	.datab(\ora|Equal0~6_combout ),
	.datac(\ora|Equal0~9_combout ),
	.datad(\ora|Equal0~4_combout ),
	.cin(gnd),
	.combout(\ora|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ora|Equal0~10 .lut_mask = 16'h8000;
defparam \ora|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
fiftyfivenm_lcell_comb \ora|MCLK~0 (
// Equation(s):
// \ora|MCLK~0_combout  = \ora|MCLK~reg0_q  $ (\ora|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora|MCLK~reg0_q ),
	.datad(\ora|Equal0~10_combout ),
	.cin(gnd),
	.combout(\ora|MCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora|MCLK~0 .lut_mask = 16'h0FF0;
defparam \ora|MCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N13
dffeas \ora|MCLK~reg0 (
	.clk(\ora_clock~clkctrl_outclk ),
	.d(\ora|MCLK~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora|MCLK~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora|MCLK~reg0 .is_wysiwyg = "true";
defparam \ora|MCLK~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N22
fiftyfivenm_lcell_comb \sio_state~2 (
// Equation(s):
// \sio_state~2_combout  = (\init_camera:sio_state.sio_standby~q  & ((\cam_ready~q ) # (!\Equal1~10_combout )))

	.dataa(gnd),
	.datab(\cam_ready~q ),
	.datac(\init_camera:sio_state.sio_standby~q ),
	.datad(\Equal1~10_combout ),
	.cin(gnd),
	.combout(\sio_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \sio_state~2 .lut_mask = 16'hC0F0;
defparam \sio_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N23
dffeas \init_camera:sio_state.sio_standby (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sio_state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_camera:sio_state.sio_standby~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_camera:sio_state.sio_standby .is_wysiwyg = "true";
defparam \init_camera:sio_state.sio_standby .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N8
fiftyfivenm_lcell_comb \sio_wr[7]~1 (
// Equation(s):
// \sio_wr[7]~1_combout  = (sio_wr[7] & ((\cam_ready~q ) # ((!\sio|busy~q  & !\Equal1~10_combout ))))

	.dataa(\sio|busy~q ),
	.datab(sio_wr[7]),
	.datac(\cam_ready~q ),
	.datad(\Equal1~10_combout ),
	.cin(gnd),
	.combout(\sio_wr[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sio_wr[7]~1 .lut_mask = 16'hC0C4;
defparam \sio_wr[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N20
fiftyfivenm_lcell_comb \sio_wr[7]~3 (
// Equation(s):
// \sio_wr[7]~3_combout  = (\sio_wr[7]~1_combout ) # ((\sio|busy~q  & (\init_camera:sio_state.sio_standby~q  & !\sio_wr[7]~2_combout )))

	.dataa(\sio|busy~q ),
	.datab(\init_camera:sio_state.sio_standby~q ),
	.datac(\sio_wr[7]~1_combout ),
	.datad(\sio_wr[7]~2_combout ),
	.cin(gnd),
	.combout(\sio_wr[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sio_wr[7]~3 .lut_mask = 16'hF0F8;
defparam \sio_wr[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y9_N21
dffeas \sio_wr[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sio_wr[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sio_wr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sio_wr[7] .is_wysiwyg = "true";
defparam \sio_wr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N10
fiftyfivenm_lcell_comb \sio|Selector23~0 (
// Equation(s):
// \sio|Selector23~0_combout  = (sio_wr[7] & (!\sio|bit_cnt [0] & (!\sio|bit_cnt [1] & !\sio|bit_cnt [2])))

	.dataa(sio_wr[7]),
	.datab(\sio|bit_cnt [0]),
	.datac(\sio|bit_cnt [1]),
	.datad(\sio|bit_cnt [2]),
	.cin(gnd),
	.combout(\sio|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Selector23~0 .lut_mask = 16'h0002;
defparam \sio|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N12
fiftyfivenm_lcell_comb \sio|Selector23~1 (
// Equation(s):
// \sio|Selector23~1_combout  = ((\sio_ena~q  & (\sio|Selector23~0_combout )) # (!\sio_ena~q  & ((!\sio|sda_int~q )))) # (!\sio|state.slv_ack2~q )

	.dataa(\sio|Selector23~0_combout ),
	.datab(\sio|sda_int~q ),
	.datac(\sio_ena~q ),
	.datad(\sio|state.slv_ack2~q ),
	.cin(gnd),
	.combout(\sio|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Selector23~1 .lut_mask = 16'hA3FF;
defparam \sio|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N16
fiftyfivenm_lcell_comb \sio|Selector23~2 (
// Equation(s):
// \sio|Selector23~2_combout  = ((\sio|Equal1~0_combout  & ((!\sio_ena~q ))) # (!\sio|Equal1~0_combout  & (!\sio|sda_int~q ))) # (!\sio|state.rd~q )

	.dataa(\sio|state.rd~q ),
	.datab(\sio|sda_int~q ),
	.datac(\sio_ena~q ),
	.datad(\sio|Equal1~0_combout ),
	.cin(gnd),
	.combout(\sio|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Selector23~2 .lut_mask = 16'h5F77;
defparam \sio|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N30
fiftyfivenm_lcell_comb \sio|Selector23~3 (
// Equation(s):
// \sio|Selector23~3_combout  = ((\sio|bit_cnt [2] & \sio|bit_cnt [1])) # (!\sio|state.command~q )

	.dataa(\sio|bit_cnt [2]),
	.datab(\sio|bit_cnt [1]),
	.datac(gnd),
	.datad(\sio|state.command~q ),
	.cin(gnd),
	.combout(\sio|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Selector23~3 .lut_mask = 16'h88FF;
defparam \sio|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N26
fiftyfivenm_lcell_comb \sio|Selector23~4 (
// Equation(s):
// \sio|Selector23~4_combout  = (\sio|Selector23~3_combout  & ((\sio_ena~q ) # ((!\sio|state.mstr_ack~q ) # (!\sio|sda_int~q ))))

	.dataa(\sio_ena~q ),
	.datab(\sio|sda_int~q ),
	.datac(\sio|Selector23~3_combout ),
	.datad(\sio|state.mstr_ack~q ),
	.cin(gnd),
	.combout(\sio|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Selector23~4 .lut_mask = 16'hB0F0;
defparam \sio|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N28
fiftyfivenm_lcell_comb \sio|Selector23~5 (
// Equation(s):
// \sio|Selector23~5_combout  = (\sio|Selector23~4_combout  & (((\sio|state.ready~q  & !\sio|state.stop~q )) # (!\sio|sda_int~q )))

	.dataa(\sio|Selector23~4_combout ),
	.datab(\sio|state.ready~q ),
	.datac(\sio|state.stop~q ),
	.datad(\sio|sda_int~q ),
	.cin(gnd),
	.combout(\sio|Selector23~5_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Selector23~5 .lut_mask = 16'h08AA;
defparam \sio|Selector23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N4
fiftyfivenm_lcell_comb \sio|Selector23~6 (
// Equation(s):
// \sio|Selector23~6_combout  = (\sio|Selector23~2_combout  & (\sio|Selector23~5_combout  & ((\sio|Equal1~0_combout ) # (!\sio|state.wr~q ))))

	.dataa(\sio|state.wr~q ),
	.datab(\sio|Equal1~0_combout ),
	.datac(\sio|Selector23~2_combout ),
	.datad(\sio|Selector23~5_combout ),
	.cin(gnd),
	.combout(\sio|Selector23~6_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Selector23~6 .lut_mask = 16'hD000;
defparam \sio|Selector23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N24
fiftyfivenm_lcell_comb \sio|Selector23~7 (
// Equation(s):
// \sio|Selector23~7_combout  = (((\sio|state.start~q  & !\sio|Equal1~0_combout )) # (!\sio|Selector23~6_combout )) # (!\sio|Selector23~1_combout )

	.dataa(\sio|Selector23~1_combout ),
	.datab(\sio|state.start~q ),
	.datac(\sio|Selector23~6_combout ),
	.datad(\sio|Equal1~0_combout ),
	.cin(gnd),
	.combout(\sio|Selector23~7_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Selector23~7 .lut_mask = 16'h5FDF;
defparam \sio|Selector23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N25
dffeas \sio|sda_int (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(\sio|Selector23~7_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sio|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|sda_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sio|sda_int .is_wysiwyg = "true";
defparam \sio|sda_int .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
fiftyfivenm_lcell_comb \sio|Selector29~0 (
// Equation(s):
// \sio|Selector29~0_combout  = (\sio|state.start~q  & (\sio|data_clk_prev~q )) # (!\sio|state.start~q  & ((\sio|state.stop~q  & (!\sio|data_clk_prev~q )) # (!\sio|state.stop~q  & ((!\sio|sda_int~q )))))

	.dataa(\sio|data_clk_prev~q ),
	.datab(\sio|state.stop~q ),
	.datac(\sio|state.start~q ),
	.datad(\sio|sda_int~q ),
	.cin(gnd),
	.combout(\sio|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio|Selector29~0 .lut_mask = 16'hA4A7;
defparam \sio|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N12
fiftyfivenm_lcell_comb \sio|scl_clk~2 (
// Equation(s):
// \sio|scl_clk~2_combout  = (\sio|process_0~4_combout  & ((\sio|count~2_combout ) # ((\sio|process_0~1_combout ) # (\sio|count~1_combout ))))

	.dataa(\sio|count~2_combout ),
	.datab(\sio|process_0~1_combout ),
	.datac(\sio|count~1_combout ),
	.datad(\sio|process_0~4_combout ),
	.cin(gnd),
	.combout(\sio|scl_clk~2_combout ),
	.cout());
// synopsys translate_off
defparam \sio|scl_clk~2 .lut_mask = 16'hFE00;
defparam \sio|scl_clk~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N13
dffeas \sio|scl_clk (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(\sio|scl_clk~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|scl_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sio|scl_clk .is_wysiwyg = "true";
defparam \sio|scl_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N18
fiftyfivenm_lcell_comb \sio|scl_ena~0 (
// Equation(s):
// \sio|scl_ena~0_combout  = (\sio|scl_ena~q  & ((\sio|data_clk~q ) # ((!\sio|state.stop~q ) # (!\sio|data_clk_prev~q ))))

	.dataa(\sio|data_clk~q ),
	.datab(\sio|scl_ena~q ),
	.datac(\sio|data_clk_prev~q ),
	.datad(\sio|state.stop~q ),
	.cin(gnd),
	.combout(\sio|scl_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \sio|scl_ena~0 .lut_mask = 16'h8CCC;
defparam \sio|scl_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N0
fiftyfivenm_lcell_comb \sio|scl_ena~1 (
// Equation(s):
// \sio|scl_ena~1_combout  = (\sio|scl_ena~0_combout ) # ((!\sio|data_clk~q  & (\sio|data_clk_prev~q  & \sio|state.start~q )))

	.dataa(\sio|data_clk~q ),
	.datab(\sio|data_clk_prev~q ),
	.datac(\sio|state.start~q ),
	.datad(\sio|scl_ena~0_combout ),
	.cin(gnd),
	.combout(\sio|scl_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \sio|scl_ena~1 .lut_mask = 16'hFF40;
defparam \sio|scl_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N1
dffeas \sio|scl_ena (
	.clk(\sio_clock~clkctrl_outclk ),
	.d(\sio|scl_ena~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sio|scl_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sio|scl_ena .is_wysiwyg = "true";
defparam \sio|scl_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N6
fiftyfivenm_lcell_comb \sio|scl~1 (
// Equation(s):
// \sio|scl~1_combout  = (\sio|scl_clk~q ) # (!\sio|scl_ena~q )

	.dataa(\sio|scl_clk~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sio|scl_ena~q ),
	.cin(gnd),
	.combout(\sio|scl~1_combout ),
	.cout());
// synopsys translate_off
defparam \sio|scl~1 .lut_mask = 16'hAAFF;
defparam \sio|scl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y1_N8
fiftyfivenm_io_ibuf \vsync~input (
	.i(vsync),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\vsync~input_o ));
// synopsys translate_off
defparam \vsync~input .bus_hold = "false";
defparam \vsync~input .listen_to_nsleep_signal = "false";
defparam \vsync~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y1_N15
fiftyfivenm_io_ibuf \href~input (
	.i(href),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\href~input_o ));
// synopsys translate_off
defparam \href~input .bus_hold = "false";
defparam \href~input .listen_to_nsleep_signal = "false";
defparam \href~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y1_N1
fiftyfivenm_io_ibuf \pclk~input (
	.i(pclk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\pclk~input_o ));
// synopsys translate_off
defparam \pclk~input .bus_hold = "false";
defparam \pclk~input .listen_to_nsleep_signal = "false";
defparam \pclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N15
fiftyfivenm_io_ibuf \cpi[0]~input (
	.i(cpi[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[0]~input_o ));
// synopsys translate_off
defparam \cpi[0]~input .bus_hold = "false";
defparam \cpi[0]~input .listen_to_nsleep_signal = "false";
defparam \cpi[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y25_N15
fiftyfivenm_io_ibuf \cpi[1]~input (
	.i(cpi[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[1]~input_o ));
// synopsys translate_off
defparam \cpi[1]~input .bus_hold = "false";
defparam \cpi[1]~input .listen_to_nsleep_signal = "false";
defparam \cpi[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
fiftyfivenm_io_ibuf \cpi[2]~input (
	.i(cpi[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[2]~input_o ));
// synopsys translate_off
defparam \cpi[2]~input .bus_hold = "false";
defparam \cpi[2]~input .listen_to_nsleep_signal = "false";
defparam \cpi[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y25_N22
fiftyfivenm_io_ibuf \cpi[3]~input (
	.i(cpi[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[3]~input_o ));
// synopsys translate_off
defparam \cpi[3]~input .bus_hold = "false";
defparam \cpi[3]~input .listen_to_nsleep_signal = "false";
defparam \cpi[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N8
fiftyfivenm_io_ibuf \cpi[4]~input (
	.i(cpi[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[4]~input_o ));
// synopsys translate_off
defparam \cpi[4]~input .bus_hold = "false";
defparam \cpi[4]~input .listen_to_nsleep_signal = "false";
defparam \cpi[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y25_N15
fiftyfivenm_io_ibuf \cpi[5]~input (
	.i(cpi[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[5]~input_o ));
// synopsys translate_off
defparam \cpi[5]~input .bus_hold = "false";
defparam \cpi[5]~input .listen_to_nsleep_signal = "false";
defparam \cpi[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N15
fiftyfivenm_io_ibuf \cpi[6]~input (
	.i(cpi[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[6]~input_o ));
// synopsys translate_off
defparam \cpi[6]~input .bus_hold = "false";
defparam \cpi[6]~input .listen_to_nsleep_signal = "false";
defparam \cpi[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
fiftyfivenm_io_ibuf \cpi[7]~input (
	.i(cpi[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[7]~input_o ));
// synopsys translate_off
defparam \cpi[7]~input .bus_hold = "false";
defparam \cpi[7]~input .listen_to_nsleep_signal = "false";
defparam \cpi[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y1_N22
fiftyfivenm_io_ibuf \mclk~input (
	.i(mclk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\mclk~input_o ));
// synopsys translate_off
defparam \mclk~input .bus_hold = "false";
defparam \mclk~input .listen_to_nsleep_signal = "false";
defparam \mclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y4_N22
fiftyfivenm_io_ibuf \siod~input (
	.i(siod),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\siod~input_o ));
// synopsys translate_off
defparam \siod~input .bus_hold = "false";
defparam \siod~input .listen_to_nsleep_signal = "false";
defparam \siod~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y11_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X10_Y24_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

assign umd_rx = \umd_rx~output_o ;

assign mclk = \mclk~output_o ;

assign siod = \siod~output_o ;

assign sioc = \sioc~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_16,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_18,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_19,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_129,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_136,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_138,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
