

================================================================
== Vitis HLS Report for 'softmax_10_Pipeline_VITIS_LOOP_120_1'
================================================================
* Date:           Sat Apr 12 12:19:06 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.828 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       11|       11|  0.110 us|  0.110 us|   10|   10|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_120_1  |        9|        9|         2|          1|          1|     9|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     82|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      32|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      32|    127|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln120_fu_92_p2    |         +|   0|  0|  12|           4|           1|
    |icmp_ln120_fu_81_p2   |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln122_fu_106_p2  |      icmp|   0|  0|  32|          25|          25|
    |maxLogit_2_fu_112_p3  |    select|   0|  0|  24|           1|          25|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  82|          35|          57|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_8     |   9|          2|    4|          8|
    |i_fu_38                  |   9|          2|    4|          8|
    |maxLogit_1_fu_34         |   9|          2|   25|         50|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   35|         70|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_38                  |   4|   0|    4|          0|
    |maxLogit_1_fu_34         |  25|   0|   25|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_120_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_120_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_120_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_120_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_120_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_120_1|  return value|
|maxLogit               |   in|   25|     ap_none|                               maxLogit|        scalar|
|net_0_address0         |  out|    4|   ap_memory|                                  net_0|         array|
|net_0_ce0              |  out|    1|   ap_memory|                                  net_0|         array|
|net_0_q0               |   in|   25|   ap_memory|                                  net_0|         array|
|maxLogit_1_out         |  out|   25|      ap_vld|                         maxLogit_1_out|       pointer|
|maxLogit_1_out_ap_vld  |  out|    1|      ap_vld|                         maxLogit_1_out|       pointer|
+-----------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%maxLogit_1 = alloca i32 1" [../activations.h:119]   --->   Operation 5 'alloca' 'maxLogit_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../activations.h:120]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%maxLogit_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %maxLogit"   --->   Operation 7 'read' 'maxLogit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.48ns)   --->   "%store_ln120 = store i4 1, i4 %i" [../activations.h:120]   --->   Operation 8 'store' 'store_ln120' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln119 = store i25 %maxLogit_read, i25 %maxLogit_1" [../activations.h:119]   --->   Operation 9 'store' 'store_ln119' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_8 = load i4 %i" [../activations.h:120]   --->   Operation 11 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.86ns)   --->   "%icmp_ln120 = icmp_eq  i4 %i_8, i4 10" [../activations.h:120]   --->   Operation 12 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %for.body.split, void %for.body12.preheader.exitStub" [../activations.h:120]   --->   Operation 13 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i4 %i_8" [../activations.h:120]   --->   Operation 14 'zext' 'zext_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%net_0_addr = getelementptr i25 %net_0, i64 0, i64 %zext_ln120" [../activations.h:122]   --->   Operation 15 'getelementptr' 'net_0_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.79ns)   --->   "%net_0_load = load i4 %net_0_addr" [../activations.h:122]   --->   Operation 16 'load' 'net_0_load' <Predicate = (!icmp_ln120)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 17 [1/1] (0.86ns)   --->   "%add_ln120 = add i4 %i_8, i4 1" [../activations.h:120]   --->   Operation 17 'add' 'add_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln120 = store i4 %add_ln120, i4 %i" [../activations.h:120]   --->   Operation 18 'store' 'store_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%maxLogit_1_load = load i25 %maxLogit_1"   --->   Operation 28 'load' 'maxLogit_1_load' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %maxLogit_1_out, i25 %maxLogit_1_load"   --->   Operation 29 'write' 'write_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln120)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.82>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%maxLogit_1_load_1 = load i25 %maxLogit_1" [../activations.h:122]   --->   Operation 19 'load' 'maxLogit_1_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln119 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../activations.h:119]   --->   Operation 20 'specpipeline' 'specpipeline_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln119 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [../activations.h:119]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_86" [../activations.h:120]   --->   Operation 22 'specloopname' 'specloopname_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.79ns)   --->   "%net_0_load = load i4 %net_0_addr" [../activations.h:122]   --->   Operation 23 'load' 'net_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 24 [1/1] (1.12ns)   --->   "%icmp_ln122 = icmp_sgt  i25 %net_0_load, i25 %maxLogit_1_load_1" [../activations.h:122]   --->   Operation 24 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.42ns)   --->   "%maxLogit_2 = select i1 %icmp_ln122, i25 %net_0_load, i25 %maxLogit_1_load_1" [../activations.h:122]   --->   Operation 25 'select' 'maxLogit_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln119 = store i25 %maxLogit_2, i25 %maxLogit_1" [../activations.h:119]   --->   Operation 26 'store' 'store_ln119' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln120 = br void %for.body" [../activations.h:120]   --->   Operation 27 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ maxLogit]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ maxLogit_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
maxLogit_1              (alloca           ) [ 011]
i                       (alloca           ) [ 010]
maxLogit_read           (read             ) [ 000]
store_ln120             (store            ) [ 000]
store_ln119             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i_8                     (load             ) [ 000]
icmp_ln120              (icmp             ) [ 010]
br_ln120                (br               ) [ 000]
zext_ln120              (zext             ) [ 000]
net_0_addr              (getelementptr    ) [ 011]
add_ln120               (add              ) [ 000]
store_ln120             (store            ) [ 000]
maxLogit_1_load_1       (load             ) [ 000]
specpipeline_ln119      (specpipeline     ) [ 000]
speclooptripcount_ln119 (speclooptripcount) [ 000]
specloopname_ln120      (specloopname     ) [ 000]
net_0_load              (load             ) [ 000]
icmp_ln122              (icmp             ) [ 000]
maxLogit_2              (select           ) [ 000]
store_ln119             (store            ) [ 000]
br_ln120                (br               ) [ 000]
maxLogit_1_load         (load             ) [ 000]
write_ln0               (write            ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="maxLogit">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxLogit"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="net_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="maxLogit_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxLogit_1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_86"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i25P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="maxLogit_1_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="maxLogit_1/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="maxLogit_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="25" slack="0"/>
<pin id="44" dir="0" index="1" bw="25" slack="0"/>
<pin id="45" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="maxLogit_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln0_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="25" slack="0"/>
<pin id="51" dir="0" index="2" bw="25" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="net_0_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="25" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="4" slack="0"/>
<pin id="59" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="net_0_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="net_0_load/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln120_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="4" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln119_store_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="25" slack="0"/>
<pin id="75" dir="0" index="1" bw="25" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_8_load_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="icmp_ln120_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="4" slack="0"/>
<pin id="84" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="zext_ln120_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_ln120_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln120_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="maxLogit_1_load_1_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="25" slack="1"/>
<pin id="105" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="maxLogit_1_load_1/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln122_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="25" slack="0"/>
<pin id="108" dir="0" index="1" bw="25" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="maxLogit_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="25" slack="0"/>
<pin id="115" dir="0" index="2" bw="25" slack="0"/>
<pin id="116" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="maxLogit_2/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln119_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="25" slack="0"/>
<pin id="122" dir="0" index="1" bw="25" slack="1"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="maxLogit_1_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="25" slack="0"/>
<pin id="127" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="maxLogit_1_load/1 "/>
</bind>
</comp>

<comp id="129" class="1005" name="maxLogit_1_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="25" slack="0"/>
<pin id="131" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="maxLogit_1 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="147" class="1005" name="net_0_addr_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="1"/>
<pin id="149" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="net_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="32" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="42" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="85"><net_src comp="78" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="90"><net_src comp="78" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="96"><net_src comp="78" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="92" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="62" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="103" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="62" pin="3"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="103" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="125" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="132"><net_src comp="34" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="134"><net_src comp="129" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="135"><net_src comp="129" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="140"><net_src comp="38" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="143"><net_src comp="137" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="150"><net_src comp="55" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="62" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: net_0 | {}
	Port: maxLogit_1_out | {1 }
 - Input state : 
	Port: softmax<10>_Pipeline_VITIS_LOOP_120_1 : maxLogit | {1 }
	Port: softmax<10>_Pipeline_VITIS_LOOP_120_1 : net_0 | {1 2 }
  - Chain level:
	State 1
		store_ln120 : 1
		i_8 : 1
		icmp_ln120 : 2
		br_ln120 : 3
		zext_ln120 : 2
		net_0_addr : 3
		net_0_load : 4
		add_ln120 : 2
		store_ln120 : 3
		maxLogit_1_load : 1
		write_ln0 : 2
	State 2
		icmp_ln122 : 1
		maxLogit_2 : 2
		store_ln119 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln120_fu_81     |    0    |    12   |
|          |     icmp_ln122_fu_106    |    0    |    32   |
|----------|--------------------------|---------|---------|
|  select  |     maxLogit_2_fu_112    |    0    |    24   |
|----------|--------------------------|---------|---------|
|    add   |      add_ln120_fu_92     |    0    |    12   |
|----------|--------------------------|---------|---------|
|   read   | maxLogit_read_read_fu_42 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |   write_ln0_write_fu_48  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln120_fu_87     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    80   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_137    |    4   |
|maxLogit_1_reg_129|   25   |
|net_0_addr_reg_147|    4   |
+------------------+--------+
|       Total      |   33   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_62 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    8   ||  0.489  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   80   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   33   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   33   |   89   |
+-----------+--------+--------+--------+
