Analysis & Synthesis report for mediKitVerilog
Fri Dec 31 02:35:14 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Logic Cells Representing Combinational Loops
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: LEDdriver:b2v_inst32
 13. Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0
 14. Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Div3
 15. Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod6
 16. Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Div2
 17. Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod4
 18. Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Div1
 19. Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod2
 20. Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod5
 21. Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod3
 22. Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod1
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Dec 31 02:35:14 2021       ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; mediKitVerilog                              ;
; Top-level Entity Name       ; mediKitVerilog                              ;
; Family                      ; MAX II                                      ;
; Total logic elements        ; 603                                         ;
; Total pins                  ; 83                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EPM1270T144C5      ;                    ;
; Top-level entity name                                            ; mediKitVerilog     ; mediKitVerilog     ;
; Family name                                                      ; MAX II             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; mediKitVerilog.v                 ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/mediKitVerilog.v                              ;         ;
; numkeyandsegdriver.v             ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v                          ;         ;
; main.v                           ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/main.v                                        ;         ;
; leddriver.v                      ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/leddriver.v                                   ;         ;
; lcddecoder.v                     ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/lcddecoder.v                                  ;         ;
; lcd1602driver.v                  ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/lcd1602driver.v                               ;         ;
; latticedriver.v                  ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/latticedriver.v                               ;         ;
; keyinput.v                       ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/keyinput.v                                    ;         ;
; freqdiv_500.v                    ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/freqdiv_500.v                                 ;         ;
; freqdiv_250.v                    ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/freqdiv_250.v                                 ;         ;
; freqdiv_20.v                     ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/freqdiv_20.v                                  ;         ;
; freqdiv_125.v                    ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/freqdiv_125.v                                 ;         ;
; freqdiv_1000.v                   ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/freqdiv_1000.v                                ;         ;
; buzzerdriver.v                   ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/buzzerdriver.v                                ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc      ;         ;
; db/lpm_divide_rnl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/lpm_divide_rnl.tdf                         ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/sign_div_unsign_9kh.tdf                    ;         ;
; db/alt_u_div_die.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/alt_u_div_die.tdf                          ;         ;
; db/add_sub_e7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/add_sub_e7c.tdf                            ;         ;
; db/add_sub_f7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/add_sub_f7c.tdf                            ;         ;
; db/add_sub_g7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/add_sub_g7c.tdf                            ;         ;
; db/add_sub_h7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/add_sub_h7c.tdf                            ;         ;
; db/add_sub_i7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/add_sub_i7c.tdf                            ;         ;
; db/lpm_divide_nvl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/lpm_divide_nvl.tdf                         ;         ;
; db/sign_div_unsign_8kh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/sign_div_unsign_8kh.tdf                    ;         ;
; db/alt_u_div_bie.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/alt_u_div_bie.tdf                          ;         ;
; db/lpm_divide_qnl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/lpm_divide_qnl.tdf                         ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                             ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 603                       ;
;     -- Combinational with no register       ; 603                       ;
;     -- Register only                        ; 0                         ;
;     -- Combinational with a register        ; 0                         ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 211                       ;
;     -- 3 input functions                    ; 234                       ;
;     -- 2 input functions                    ; 113                       ;
;     -- 1 input functions                    ; 41                        ;
;     -- 0 input functions                    ; 1                         ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 531                       ;
;     -- arithmetic mode                      ; 72                        ;
;     -- qfbk mode                            ; 0                         ;
;     -- register cascade mode                ; 0                         ;
;     -- synchronous clear/load mode          ; 0                         ;
;     -- asynchronous clear/load mode         ; 0                         ;
;                                             ;                           ;
; Total registers                             ; 0                         ;
; Total logic cells in carry chains           ; 97                        ;
; I/O pins                                    ; 83                        ;
; Maximum fan-out node                        ; main:b2v_inst14|WideOr3~0 ;
; Maximum fan-out                             ; 29                        ;
; Total fan-out                               ; 1864                      ;
; Average fan-out                             ; 2.72                      ;
+---------------------------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                 ; Entity Name         ; Library Name ;
+-------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |mediKitVerilog                           ; 603 (0)     ; 0            ; 0          ; 83   ; 0            ; 603 (0)      ; 0 (0)             ; 0 (0)            ; 97 (0)          ; 0 (0)      ; |mediKitVerilog                                                                                                                                                     ; mediKitVerilog      ; work         ;
;    |LCD1602driver:b2v_inst35|             ; 59 (59)     ; 0            ; 0          ; 0    ; 0            ; 59 (59)      ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |mediKitVerilog|LCD1602driver:b2v_inst35                                                                                                                            ; LCD1602driver       ; work         ;
;    |buzzerDriver:b2v_inst31|              ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mediKitVerilog|buzzerDriver:b2v_inst31                                                                                                                             ; buzzerDriver        ; work         ;
;    |freqDiv_1000:b2v_inst23|              ; 15 (15)     ; 0            ; 0          ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |mediKitVerilog|freqDiv_1000:b2v_inst23                                                                                                                             ; freqDiv_1000        ; work         ;
;    |latticeDriver:b2v_inst30|             ; 13 (13)     ; 0            ; 0          ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mediKitVerilog|latticeDriver:b2v_inst30                                                                                                                            ; latticeDriver       ; work         ;
;    |main:b2v_inst14|                      ; 62 (62)     ; 0            ; 0          ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |mediKitVerilog|main:b2v_inst14                                                                                                                                     ; main                ; work         ;
;    |numKeyAndSegDriver:b2v_inst34|        ; 452 (335)   ; 0            ; 0          ; 0    ; 0            ; 452 (335)    ; 0 (0)             ; 0 (0)            ; 74 (6)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34                                                                                                                       ; numKeyAndSegDriver  ; work         ;
;       |lpm_divide:Div1|                   ; 19 (0)      ; 0            ; 0          ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div1                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_nvl:auto_generated|  ; 19 (0)      ; 0            ; 0          ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div1|lpm_divide_nvl:auto_generated                                                                         ; lpm_divide_nvl      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 19 (0)      ; 0            ; 0          ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div1|lpm_divide_nvl:auto_generated|sign_div_unsign_8kh:divider                                             ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_bie:divider|    ; 19 (8)      ; 0            ; 0          ; 0    ; 0            ; 19 (8)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div1|lpm_divide_nvl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider                       ; alt_u_div_bie       ; work         ;
;                   |add_sub_h7c:add_sub_3| ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div1|lpm_divide_nvl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider|add_sub_h7c:add_sub_3 ; add_sub_h7c         ; work         ;
;                   |add_sub_i7c:add_sub_4| ; 5 (5)       ; 0            ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div1|lpm_divide_nvl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider|add_sub_i7c:add_sub_4 ; add_sub_i7c         ; work         ;
;       |lpm_divide:Div3|                   ; 19 (0)      ; 0            ; 0          ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div3                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_nvl:auto_generated|  ; 19 (0)      ; 0            ; 0          ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div3|lpm_divide_nvl:auto_generated                                                                         ; lpm_divide_nvl      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 19 (0)      ; 0            ; 0          ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div3|lpm_divide_nvl:auto_generated|sign_div_unsign_8kh:divider                                             ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_bie:divider|    ; 19 (8)      ; 0            ; 0          ; 0    ; 0            ; 19 (8)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div3|lpm_divide_nvl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider                       ; alt_u_div_bie       ; work         ;
;                   |add_sub_h7c:add_sub_3| ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div3|lpm_divide_nvl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider|add_sub_h7c:add_sub_3 ; add_sub_h7c         ; work         ;
;                   |add_sub_i7c:add_sub_4| ; 5 (5)       ; 0            ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div3|lpm_divide_nvl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider|add_sub_i7c:add_sub_4 ; add_sub_i7c         ; work         ;
;       |lpm_divide:Mod0|                   ; 35 (0)      ; 0            ; 0          ; 0    ; 0            ; 35 (0)       ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_rnl:auto_generated|  ; 35 (0)      ; 0            ; 0          ; 0    ; 0            ; 35 (0)       ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0|lpm_divide_rnl:auto_generated                                                                         ; lpm_divide_rnl      ; work         ;
;             |sign_div_unsign_9kh:divider| ; 35 (0)      ; 0            ; 0          ; 0    ; 0            ; 35 (0)       ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider                                             ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_die:divider|    ; 35 (15)     ; 0            ; 0          ; 0    ; 0            ; 35 (15)      ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider                       ; alt_u_div_die       ; work         ;
;                   |add_sub_h7c:add_sub_3| ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3 ; add_sub_h7c         ; work         ;
;                   |add_sub_i7c:add_sub_4| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4 ; add_sub_i7c         ; work         ;
;                   |add_sub_i7c:add_sub_5| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5 ; add_sub_i7c         ; work         ;
;       |lpm_divide:Mod1|                   ; 22 (0)      ; 0            ; 0          ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 0 (0)            ; 13 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod1                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_qnl:auto_generated|  ; 22 (0)      ; 0            ; 0          ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 0 (0)            ; 13 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod1|lpm_divide_qnl:auto_generated                                                                         ; lpm_divide_qnl      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 22 (0)      ; 0            ; 0          ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 0 (0)            ; 13 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod1|lpm_divide_qnl:auto_generated|sign_div_unsign_8kh:divider                                             ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_bie:divider|    ; 22 (9)      ; 0            ; 0          ; 0    ; 0            ; 22 (9)       ; 0 (0)             ; 0 (0)            ; 13 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod1|lpm_divide_qnl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider                       ; alt_u_div_bie       ; work         ;
;                   |add_sub_h7c:add_sub_3| ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod1|lpm_divide_qnl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider|add_sub_h7c:add_sub_3 ; add_sub_h7c         ; work         ;
;                   |add_sub_i7c:add_sub_4| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod1|lpm_divide_qnl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider|add_sub_i7c:add_sub_4 ; add_sub_i7c         ; work         ;
;       |lpm_divide:Mod5|                   ; 22 (0)      ; 0            ; 0          ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 0 (0)            ; 13 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod5                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_qnl:auto_generated|  ; 22 (0)      ; 0            ; 0          ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 0 (0)            ; 13 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod5|lpm_divide_qnl:auto_generated                                                                         ; lpm_divide_qnl      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 22 (0)      ; 0            ; 0          ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 0 (0)            ; 13 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod5|lpm_divide_qnl:auto_generated|sign_div_unsign_8kh:divider                                             ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_bie:divider|    ; 22 (9)      ; 0            ; 0          ; 0    ; 0            ; 22 (9)       ; 0 (0)             ; 0 (0)            ; 13 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod5|lpm_divide_qnl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider                       ; alt_u_div_bie       ; work         ;
;                   |add_sub_h7c:add_sub_3| ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod5|lpm_divide_qnl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider|add_sub_h7c:add_sub_3 ; add_sub_h7c         ; work         ;
;                   |add_sub_i7c:add_sub_4| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod5|lpm_divide_qnl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider|add_sub_i7c:add_sub_4 ; add_sub_i7c         ; work         ;
+-------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                         ;
+------------------------------------------------------+---------------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                         ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------------------------------+------------------------+
; buzzerDriver:b2v_inst31|buz0                         ; buzzerDriver:b2v_inst31|Add1                ; yes                    ;
; main:b2v_inst14|cur_state.0111_2819                  ; main:b2v_inst14|Selector122                 ; yes                    ;
; main:b2v_inst14|cur_state.0110_2858                  ; main:b2v_inst14|Selector122                 ; yes                    ;
; main:b2v_inst14|cur_state.0101_2897                  ; main:b2v_inst14|Selector122                 ; yes                    ;
; main:b2v_inst14|cur_state.0001_3053                  ; main:b2v_inst14|Selector122                 ; yes                    ;
; main:b2v_inst14|cur_state.0000_3092                  ; main:b2v_inst14|Selector122                 ; yes                    ;
; LCD1602driver:b2v_inst35|LCD_RS                      ; LCD1602driver:b2v_inst35|WideOr0            ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|p2.count.001_5449      ; numKeyAndSegDriver:b2v_inst34|always3       ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|p2.count.000_5456      ; numKeyAndSegDriver:b2v_inst34|always3       ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|p2.count.110_5414      ; numKeyAndSegDriver:b2v_inst34|always3       ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|p2.count.111_5407      ; numKeyAndSegDriver:b2v_inst34|always3       ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|p2.count.100_5428      ; numKeyAndSegDriver:b2v_inst34|always3       ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|p2.count.101_5421      ; numKeyAndSegDriver:b2v_inst34|always3       ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|p2.count.010_5442      ; numKeyAndSegDriver:b2v_inst34|always3       ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|p2.count.011_5435      ; numKeyAndSegDriver:b2v_inst34|always3       ; yes                    ;
; latticeDriver:b2v_inst30|col_g[3]                    ; latticeDriver:b2v_inst30|col_r[7]           ; yes                    ;
; latticeDriver:b2v_inst30|col_g[4]                    ; latticeDriver:b2v_inst30|col_r[7]           ; yes                    ;
; latticeDriver:b2v_inst30|col_g[6]                    ; latticeDriver:b2v_inst30|col_r[7]           ; yes                    ;
; latticeDriver:b2v_inst30|col_g[7]                    ; latticeDriver:b2v_inst30|col_r[7]           ; yes                    ;
; latticeDriver:b2v_inst30|col_r[0]                    ; latticeDriver:b2v_inst30|col_r[7]           ; yes                    ;
; latticeDriver:b2v_inst30|col_r[1]                    ; latticeDriver:b2v_inst30|col_r[7]           ; yes                    ;
; latticeDriver:b2v_inst30|col_r[6]                    ; latticeDriver:b2v_inst30|col_r[7]           ; yes                    ;
; latticeDriver:b2v_inst30|col_r[7]                    ; latticeDriver:b2v_inst30|col_r[7]           ; yes                    ;
; LCD1602driver:b2v_inst35|lcd_data[0]                 ; LCD1602driver:b2v_inst35|WideOr0            ; yes                    ;
; LCD1602driver:b2v_inst35|lcd_data[1]                 ; LCD1602driver:b2v_inst35|WideOr0            ; yes                    ;
; LCD1602driver:b2v_inst35|lcd_data[2]                 ; LCD1602driver:b2v_inst35|WideOr0            ; yes                    ;
; LCD1602driver:b2v_inst35|lcd_data[3]                 ; LCD1602driver:b2v_inst35|WideOr0            ; yes                    ;
; LCD1602driver:b2v_inst35|lcd_data[4]                 ; LCD1602driver:b2v_inst35|WideOr0            ; yes                    ;
; LCD1602driver:b2v_inst35|lcd_data[5]                 ; LCD1602driver:b2v_inst35|WideOr0            ; yes                    ;
; LCD1602driver:b2v_inst35|lcd_data[6]                 ; LCD1602driver:b2v_inst35|WideOr0            ; yes                    ;
; LCD1602driver:b2v_inst35|lcd_data[7]                 ; LCD1602driver:b2v_inst35|WideOr0            ; yes                    ;
; latticeDriver:b2v_inst30|row[0]                      ; latticeDriver:b2v_inst30|col_r[5]           ; yes                    ;
; latticeDriver:b2v_inst30|row[1]                      ; latticeDriver:b2v_inst30|col_r[5]           ; yes                    ;
; latticeDriver:b2v_inst30|row[2]                      ; latticeDriver:b2v_inst30|col_r[5]           ; yes                    ;
; latticeDriver:b2v_inst30|row[3]                      ; latticeDriver:b2v_inst30|col_r[5]           ; yes                    ;
; latticeDriver:b2v_inst30|row[4]                      ; latticeDriver:b2v_inst30|col_r[5]           ; yes                    ;
; latticeDriver:b2v_inst30|row[5]                      ; latticeDriver:b2v_inst30|col_r[5]           ; yes                    ;
; latticeDriver:b2v_inst30|row[6]                      ; latticeDriver:b2v_inst30|col_r[5]           ; yes                    ;
; latticeDriver:b2v_inst30|row[7]                      ; latticeDriver:b2v_inst30|col_r[5]           ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg[0]                 ; numKeyAndSegDriver:b2v_inst34|seg[6]        ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg[1]                 ; numKeyAndSegDriver:b2v_inst34|seg[6]        ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg[2]                 ; numKeyAndSegDriver:b2v_inst34|seg[6]        ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg[3]                 ; numKeyAndSegDriver:b2v_inst34|seg[6]        ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg[4]                 ; numKeyAndSegDriver:b2v_inst34|seg[6]        ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg[5]                 ; numKeyAndSegDriver:b2v_inst34|seg[6]        ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg[6]                 ; numKeyAndSegDriver:b2v_inst34|seg[6]        ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|numb_temp[0]           ; numKeyAndSegDriver:b2v_inst34|numb_temp[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|numb_temp[1]           ; numKeyAndSegDriver:b2v_inst34|numb_temp[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|numb_temp[2]           ; numKeyAndSegDriver:b2v_inst34|numb_temp[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|numb_temp[3]           ; numKeyAndSegDriver:b2v_inst34|numb_temp[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|numb_temp[4]           ; numKeyAndSegDriver:b2v_inst34|numb_temp[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|numb_temp[5]           ; numKeyAndSegDriver:b2v_inst34|numb_temp[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|numb_temp[6]           ; numKeyAndSegDriver:b2v_inst34|numb_temp[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|nums_temp[0]           ; numKeyAndSegDriver:b2v_inst34|nums_temp[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|nums_temp[1]           ; numKeyAndSegDriver:b2v_inst34|nums_temp[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|nums_temp[2]           ; numKeyAndSegDriver:b2v_inst34|nums_temp[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|nums_temp[3]           ; numKeyAndSegDriver:b2v_inst34|nums_temp[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|nums_temp[4]           ; numKeyAndSegDriver:b2v_inst34|nums_temp[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|nums_temp[5]           ; numKeyAndSegDriver:b2v_inst34|nums_temp[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|nums_temp[6]           ; numKeyAndSegDriver:b2v_inst34|nums_temp[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_tempna[0]          ; numKeyAndSegDriver:b2v_inst34|seg_tempna[0] ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp1[0]           ; numKeyAndSegDriver:b2v_inst34|seg_temp1[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp5[0]           ; numKeyAndSegDriver:b2v_inst34|seg_temp5[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp7[0]           ; numKeyAndSegDriver:b2v_inst34|seg_temp7[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_tempnb[0]          ; numKeyAndSegDriver:b2v_inst34|seg_tempnb[0] ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp2[0]           ; numKeyAndSegDriver:b2v_inst34|seg_temp2[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp6[0]           ; numKeyAndSegDriver:b2v_inst34|seg_temp6[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp8[0]           ; numKeyAndSegDriver:b2v_inst34|seg_temp8[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp1[1]           ; numKeyAndSegDriver:b2v_inst34|seg_temp1[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp5[1]           ; numKeyAndSegDriver:b2v_inst34|seg_temp5[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp7[1]           ; numKeyAndSegDriver:b2v_inst34|seg_temp7[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_tempna[1]          ; numKeyAndSegDriver:b2v_inst34|seg_tempna[0] ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_tempnb[1]          ; numKeyAndSegDriver:b2v_inst34|seg_tempnb[0] ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp2[1]           ; numKeyAndSegDriver:b2v_inst34|seg_temp2[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp6[1]           ; numKeyAndSegDriver:b2v_inst34|seg_temp6[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp8[1]           ; numKeyAndSegDriver:b2v_inst34|seg_temp8[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_tempna[2]          ; numKeyAndSegDriver:b2v_inst34|seg_tempna[0] ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp1[2]           ; numKeyAndSegDriver:b2v_inst34|seg_temp1[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp5[2]           ; numKeyAndSegDriver:b2v_inst34|seg_temp5[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp7[2]           ; numKeyAndSegDriver:b2v_inst34|seg_temp7[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_tempnb[2]          ; numKeyAndSegDriver:b2v_inst34|seg_tempnb[0] ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp2[2]           ; numKeyAndSegDriver:b2v_inst34|seg_temp2[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp6[2]           ; numKeyAndSegDriver:b2v_inst34|seg_temp6[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp8[2]           ; numKeyAndSegDriver:b2v_inst34|seg_temp8[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp1[3]           ; numKeyAndSegDriver:b2v_inst34|seg_temp1[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp5[3]           ; numKeyAndSegDriver:b2v_inst34|seg_temp5[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp7[3]           ; numKeyAndSegDriver:b2v_inst34|seg_temp7[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_tempna[3]          ; numKeyAndSegDriver:b2v_inst34|seg_tempna[0] ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_tempnb[3]          ; numKeyAndSegDriver:b2v_inst34|seg_tempnb[0] ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp2[3]           ; numKeyAndSegDriver:b2v_inst34|seg_temp2[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp6[3]           ; numKeyAndSegDriver:b2v_inst34|seg_temp6[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp8[3]           ; numKeyAndSegDriver:b2v_inst34|seg_temp8[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_tempna[4]          ; numKeyAndSegDriver:b2v_inst34|seg_tempna[0] ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp1[4]           ; numKeyAndSegDriver:b2v_inst34|seg_temp1[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp5[4]           ; numKeyAndSegDriver:b2v_inst34|seg_temp5[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp7[4]           ; numKeyAndSegDriver:b2v_inst34|seg_temp7[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_tempnb[4]          ; numKeyAndSegDriver:b2v_inst34|seg_tempnb[0] ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp2[4]           ; numKeyAndSegDriver:b2v_inst34|seg_temp2[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp6[4]           ; numKeyAndSegDriver:b2v_inst34|seg_temp6[0]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg_temp8[4]           ; numKeyAndSegDriver:b2v_inst34|seg_temp8[0]  ; yes                    ;
; Number of user-specified and inferred latches = 167  ;                                             ;                        ;
+------------------------------------------------------+---------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; buzzerDriver:b2v_inst31|Add0~0                         ;    ;
; numKeyAndSegDriver:b2v_inst34|Decoder0~0               ;    ;
; numKeyAndSegDriver:b2v_inst34|Decoder0~1               ;    ;
; buzzerDriver:b2v_inst31|Add1~0                         ;    ;
; main:b2v_inst14|Add0~0                                 ;    ;
; LCD1602driver:b2v_inst35|Add0~0                        ;    ;
; LCD1602driver:b2v_inst35|xhdl0.cnt[5]~0                ;    ;
; LCD1602driver:b2v_inst35|xhdl0.cnt[3]~1                ;    ;
; LCD1602driver:b2v_inst35|xhdl0.cnt[0]~2                ;    ;
; LCD1602driver:b2v_inst35|xhdl0.cnt[1]~3                ;    ;
; LCD1602driver:b2v_inst35|xhdl0.cnt[2]~4                ;    ;
; LCD1602driver:b2v_inst35|Add0~1                        ;    ;
; latticeDriver:b2v_inst30|Add2~0                        ;    ;
; latticeDriver:b2v_inst30|Add0~0                        ;    ;
; latticeDriver:b2v_inst30|Add0~1                        ;    ;
; latticeDriver:b2v_inst30|Add0~2                        ;    ;
; latticeDriver:b2v_inst30|Add1~0                        ;    ;
; main:b2v_inst14|cnt_b0[3]~0                            ;    ;
; main:b2v_inst14|Add0~1                                 ;    ;
; main:b2v_inst14|cnt_b0[1]~1                            ;    ;
; main:b2v_inst14|cnt_b0[2]~2                            ;    ;
; freqDiv_1000:b2v_inst23|tmp[8]~0                       ;    ;
; freqDiv_1000:b2v_inst23|Add0~0                         ;    ;
; freqDiv_1000:b2v_inst23|tmp[7]~1                       ;    ;
; freqDiv_1000:b2v_inst23|tmp[6]~2                       ;    ;
; freqDiv_1000:b2v_inst23|tmp[5]~3                       ;    ;
; freqDiv_1000:b2v_inst23|tmp[4]~4                       ;    ;
; freqDiv_1000:b2v_inst23|tmp[3]~5                       ;    ;
; freqDiv_1000:b2v_inst23|tmp[2]~6                       ;    ;
; freqDiv_1000:b2v_inst23|tmp[1]~7                       ;    ;
; freqDiv_1000:b2v_inst23|tmp[0]~8                       ;    ;
; Number of logic cells representing combinational loops ; 31 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|nums_temp[2] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|sel60[0]     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mediKitVerilog|main:b2v_inst14|Selector119                ;
; 39:1               ; 5 bits    ; 130 LEs       ; 95 LEs               ; 35 LEs                 ; No         ; |mediKitVerilog|LCD1602driver:b2v_inst35|Mux4              ;
; 12:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|numb_temp[2] ;
; 130:1              ; 7 bits    ; 602 LEs       ; 42 LEs               ; 560 LEs                ; No         ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|Selector184  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDdriver:b2v_inst32 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; all_state_s0   ; 0000  ; Unsigned Binary                          ;
; all_state_s1   ; 0001  ; Unsigned Binary                          ;
; all_state_s2   ; 0010  ; Unsigned Binary                          ;
; all_state_s3   ; 0011  ; Unsigned Binary                          ;
; all_state_s4   ; 0100  ; Unsigned Binary                          ;
; all_state_s5   ; 0101  ; Unsigned Binary                          ;
; all_state_s6   ; 0110  ; Unsigned Binary                          ;
; all_state_s7   ; 0111  ; Unsigned Binary                          ;
; all_state_s8   ; 1000  ; Unsigned Binary                          ;
; all_state_s9   ; 1001  ; Unsigned Binary                          ;
; all_state_s10  ; 1010  ; Unsigned Binary                          ;
; all_state_s11  ; 1011  ; Unsigned Binary                          ;
; all_state_s12  ; 1100  ; Unsigned Binary                          ;
; all_state_s13  ; 1101  ; Unsigned Binary                          ;
; all_state_s14  ; 1110  ; Unsigned Binary                          ;
; all_state_s15  ; 1111  ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_rnl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Div3 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_nvl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod6 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_qnl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_nvl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod4 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_qnl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_nvl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_qnl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod5 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_qnl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod3 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_qnl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_qnl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Dec 31 02:34:59 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mediKitVerilog -c mediKitVerilog
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file medikitverilog.v
    Info (12023): Found entity 1: mediKitVerilog File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file numkeyandsegdriver.v
    Info (12023): Found entity 1: numKeyAndSegDriver File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main File: D:/works/FPGA/mediKitVerilog/main.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file leddriver.v
    Info (12023): Found entity 1: LEDdriver File: D:/works/FPGA/mediKitVerilog/leddriver.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lcddecoder.v
    Info (12023): Found entity 1: LCDdecoder File: D:/works/FPGA/mediKitVerilog/lcddecoder.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lcd1602driver.v
    Info (12023): Found entity 1: LCD1602driver File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file latticedriver.v
    Info (12023): Found entity 1: latticeDriver File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file keyinput.v
    Info (12023): Found entity 1: keyinput File: D:/works/FPGA/mediKitVerilog/keyinput.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file freqdiv_500.v
    Info (12023): Found entity 1: freqDiv_500 File: D:/works/FPGA/mediKitVerilog/freqdiv_500.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file freqdiv_250.v
    Info (12023): Found entity 1: freqDiv_250 File: D:/works/FPGA/mediKitVerilog/freqdiv_250.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file freqdiv_20.v
    Info (12023): Found entity 1: freqDiv_20 File: D:/works/FPGA/mediKitVerilog/freqdiv_20.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file freqdiv_125.v
    Info (12023): Found entity 1: freqDiv_125 File: D:/works/FPGA/mediKitVerilog/freqdiv_125.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file freqdiv_1000.v
    Info (12023): Found entity 1: freqDiv_1000 File: D:/works/FPGA/mediKitVerilog/freqdiv_1000.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file buzzerdriver.v
    Info (12023): Found entity 1: buzzerDriver File: D:/works/FPGA/mediKitVerilog/buzzerdriver.v Line: 2
Info (12127): Elaborating entity "mediKitVerilog" for the top level hierarchy
Info (12128): Elaborating entity "keyinput" for hierarchy "keyinput:b2v_inst" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 113
Warning (10235): Verilog HDL Always Construct warning at keyinput.v(39): variable "btn0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/keyinput.v Line: 39
Warning (10235): Verilog HDL Always Construct warning at keyinput.v(40): variable "resetmp1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/keyinput.v Line: 40
Warning (10235): Verilog HDL Always Construct warning at keyinput.v(41): variable "btn1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/keyinput.v Line: 41
Warning (10235): Verilog HDL Always Construct warning at keyinput.v(42): variable "resetmp3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/keyinput.v Line: 42
Warning (10235): Verilog HDL Always Construct warning at keyinput.v(43): variable "resetmp5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/keyinput.v Line: 43
Warning (10235): Verilog HDL Always Construct warning at keyinput.v(44): variable "btn2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/keyinput.v Line: 44
Warning (10235): Verilog HDL Always Construct warning at keyinput.v(45): variable "resetmp7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/keyinput.v Line: 45
Warning (10235): Verilog HDL Always Construct warning at keyinput.v(46): variable "btn3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/keyinput.v Line: 46
Warning (10235): Verilog HDL Always Construct warning at keyinput.v(47): variable "resetmp9" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/keyinput.v Line: 47
Warning (10235): Verilog HDL Always Construct warning at keyinput.v(48): variable "btn4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/keyinput.v Line: 48
Warning (10235): Verilog HDL Always Construct warning at keyinput.v(49): variable "resetmp11" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/keyinput.v Line: 49
Warning (10235): Verilog HDL Always Construct warning at keyinput.v(50): variable "btn5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/keyinput.v Line: 50
Warning (10235): Verilog HDL Always Construct warning at keyinput.v(51): variable "resetmp13" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/keyinput.v Line: 51
Warning (10235): Verilog HDL Always Construct warning at keyinput.v(52): variable "btn6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/keyinput.v Line: 52
Info (12128): Elaborating entity "main" for hierarchy "main:b2v_inst14" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 142
Warning (10235): Verilog HDL Always Construct warning at main.v(59): variable "cnt_b0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 59
Warning (10235): Verilog HDL Always Construct warning at main.v(62): variable "cnt_b0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 62
Warning (10230): Verilog HDL assignment warning at main.v(62): truncated value with size 32 to match size of target (4) File: D:/works/FPGA/mediKitVerilog/main.v Line: 62
Warning (10235): Verilog HDL Always Construct warning at main.v(67): variable "cnt_b0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 67
Warning (10235): Verilog HDL Always Construct warning at main.v(71): variable "cnt_b1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 71
Warning (10235): Verilog HDL Always Construct warning at main.v(74): variable "cnt_b1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 74
Warning (10230): Verilog HDL assignment warning at main.v(74): truncated value with size 32 to match size of target (2) File: D:/works/FPGA/mediKitVerilog/main.v Line: 74
Warning (10240): Verilog HDL Always Construct warning at main.v(66): inferring latch(es) for variable "cnt_b1", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 66
Warning (10235): Verilog HDL Always Construct warning at main.v(79): variable "cnt_b0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 79
Warning (10235): Verilog HDL Always Construct warning at main.v(83): variable "cnt_b4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 83
Warning (10235): Verilog HDL Always Construct warning at main.v(86): variable "cnt_b4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 86
Warning (10230): Verilog HDL assignment warning at main.v(86): truncated value with size 32 to match size of target (2) File: D:/works/FPGA/mediKitVerilog/main.v Line: 86
Warning (10240): Verilog HDL Always Construct warning at main.v(78): inferring latch(es) for variable "cnt_b4", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 78
Warning (10235): Verilog HDL Always Construct warning at main.v(91): variable "cnt_b0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 91
Warning (10235): Verilog HDL Always Construct warning at main.v(95): variable "cnt_b5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 95
Warning (10235): Verilog HDL Always Construct warning at main.v(98): variable "cnt_b5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 98
Warning (10230): Verilog HDL assignment warning at main.v(98): truncated value with size 32 to match size of target (2) File: D:/works/FPGA/mediKitVerilog/main.v Line: 98
Warning (10240): Verilog HDL Always Construct warning at main.v(90): inferring latch(es) for variable "cnt_b5", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 90
Warning (10235): Verilog HDL Always Construct warning at main.v(103): variable "cnt_b0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 103
Warning (10235): Verilog HDL Always Construct warning at main.v(107): variable "cnt_b2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 107
Warning (10235): Verilog HDL Always Construct warning at main.v(110): variable "cnt_b2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 110
Warning (10230): Verilog HDL assignment warning at main.v(110): truncated value with size 32 to match size of target (1) File: D:/works/FPGA/mediKitVerilog/main.v Line: 110
Warning (10240): Verilog HDL Always Construct warning at main.v(102): inferring latch(es) for variable "cnt_b2", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 102
Warning (10235): Verilog HDL Always Construct warning at main.v(115): variable "cnt_b0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 115
Warning (10235): Verilog HDL Always Construct warning at main.v(119): variable "cnt_b6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 119
Warning (10235): Verilog HDL Always Construct warning at main.v(122): variable "cnt_b6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 122
Warning (10230): Verilog HDL assignment warning at main.v(122): truncated value with size 32 to match size of target (1) File: D:/works/FPGA/mediKitVerilog/main.v Line: 122
Warning (10240): Verilog HDL Always Construct warning at main.v(114): inferring latch(es) for variable "cnt_b6", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 114
Warning (10235): Verilog HDL Always Construct warning at main.v(160): variable "cnt_b4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 160
Warning (10235): Verilog HDL Always Construct warning at main.v(165): variable "cnt_b4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 165
Warning (10235): Verilog HDL Always Construct warning at main.v(170): variable "cnt_b5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 170
Warning (10235): Verilog HDL Always Construct warning at main.v(172): variable "cnt_b4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 172
Warning (10235): Verilog HDL Always Construct warning at main.v(177): variable "cnt_b5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 177
Warning (10235): Verilog HDL Always Construct warning at main.v(182): variable "cnt_b5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 182
Warning (10235): Verilog HDL Always Construct warning at main.v(184): variable "cnt_b6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 184
Warning (10235): Verilog HDL Always Construct warning at main.v(189): variable "cnt_b6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 189
Warning (10235): Verilog HDL Always Construct warning at main.v(199): variable "rs1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 199
Warning (10235): Verilog HDL Always Construct warning at main.v(199): variable "rb1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 199
Warning (10235): Verilog HDL Always Construct warning at main.v(199): variable "rs2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 199
Warning (10235): Verilog HDL Always Construct warning at main.v(199): variable "rb2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 199
Warning (10235): Verilog HDL Always Construct warning at main.v(201): variable "gs1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 201
Warning (10235): Verilog HDL Always Construct warning at main.v(201): variable "gb1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 201
Warning (10235): Verilog HDL Always Construct warning at main.v(201): variable "gs2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 201
Warning (10235): Verilog HDL Always Construct warning at main.v(201): variable "gb2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 201
Warning (10235): Verilog HDL Always Construct warning at main.v(203): variable "ys1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 203
Warning (10235): Verilog HDL Always Construct warning at main.v(203): variable "yb1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 203
Warning (10235): Verilog HDL Always Construct warning at main.v(203): variable "ys2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 203
Warning (10235): Verilog HDL Always Construct warning at main.v(203): variable "yb2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 203
Warning (10235): Verilog HDL Always Construct warning at main.v(210): variable "gs1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 210
Warning (10235): Verilog HDL Always Construct warning at main.v(210): variable "gb1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 210
Warning (10235): Verilog HDL Always Construct warning at main.v(210): variable "gs2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 210
Warning (10235): Verilog HDL Always Construct warning at main.v(210): variable "gb2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 210
Warning (10235): Verilog HDL Always Construct warning at main.v(213): variable "cnt_u1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 213
Warning (10230): Verilog HDL assignment warning at main.v(213): truncated value with size 32 to match size of target (5) File: D:/works/FPGA/mediKitVerilog/main.v Line: 213
Warning (10235): Verilog HDL Always Construct warning at main.v(215): variable "ys1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 215
Warning (10235): Verilog HDL Always Construct warning at main.v(215): variable "yb1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 215
Warning (10235): Verilog HDL Always Construct warning at main.v(215): variable "ys2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 215
Warning (10235): Verilog HDL Always Construct warning at main.v(215): variable "yb2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 215
Warning (10235): Verilog HDL Always Construct warning at main.v(218): variable "cnt_u1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 218
Warning (10230): Verilog HDL assignment warning at main.v(218): truncated value with size 32 to match size of target (5) File: D:/works/FPGA/mediKitVerilog/main.v Line: 218
Warning (10235): Verilog HDL Always Construct warning at main.v(223): variable "cnt_u1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 223
Warning (10230): Verilog HDL assignment warning at main.v(223): truncated value with size 32 to match size of target (5) File: D:/works/FPGA/mediKitVerilog/main.v Line: 223
Warning (10235): Verilog HDL Always Construct warning at main.v(232): variable "temp1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 232
Warning (10235): Verilog HDL Always Construct warning at main.v(237): variable "rs1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 237
Warning (10235): Verilog HDL Always Construct warning at main.v(237): variable "rb1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 237
Warning (10235): Verilog HDL Always Construct warning at main.v(237): variable "rs2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 237
Warning (10235): Verilog HDL Always Construct warning at main.v(237): variable "rb2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 237
Warning (10235): Verilog HDL Always Construct warning at main.v(240): variable "cnt_u2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 240
Warning (10230): Verilog HDL assignment warning at main.v(240): truncated value with size 32 to match size of target (5) File: D:/works/FPGA/mediKitVerilog/main.v Line: 240
Warning (10235): Verilog HDL Always Construct warning at main.v(242): variable "ys1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 242
Warning (10235): Verilog HDL Always Construct warning at main.v(242): variable "yb1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 242
Warning (10235): Verilog HDL Always Construct warning at main.v(242): variable "ys2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 242
Warning (10235): Verilog HDL Always Construct warning at main.v(242): variable "yb2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 242
Warning (10235): Verilog HDL Always Construct warning at main.v(245): variable "cnt_u2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 245
Warning (10230): Verilog HDL assignment warning at main.v(245): truncated value with size 32 to match size of target (5) File: D:/works/FPGA/mediKitVerilog/main.v Line: 245
Warning (10235): Verilog HDL Always Construct warning at main.v(250): variable "cnt_u2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 250
Warning (10230): Verilog HDL assignment warning at main.v(250): truncated value with size 32 to match size of target (5) File: D:/works/FPGA/mediKitVerilog/main.v Line: 250
Warning (10235): Verilog HDL Always Construct warning at main.v(259): variable "temp1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 259
Warning (10235): Verilog HDL Always Construct warning at main.v(264): variable "rs1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 264
Warning (10235): Verilog HDL Always Construct warning at main.v(264): variable "rb1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 264
Warning (10235): Verilog HDL Always Construct warning at main.v(264): variable "rs2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 264
Warning (10235): Verilog HDL Always Construct warning at main.v(264): variable "rb2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 264
Warning (10235): Verilog HDL Always Construct warning at main.v(267): variable "cnt_u3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 267
Warning (10230): Verilog HDL assignment warning at main.v(267): truncated value with size 32 to match size of target (5) File: D:/works/FPGA/mediKitVerilog/main.v Line: 267
Warning (10235): Verilog HDL Always Construct warning at main.v(269): variable "gs1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 269
Warning (10235): Verilog HDL Always Construct warning at main.v(269): variable "gb1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 269
Warning (10235): Verilog HDL Always Construct warning at main.v(269): variable "gs2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 269
Warning (10235): Verilog HDL Always Construct warning at main.v(269): variable "gb2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 269
Warning (10235): Verilog HDL Always Construct warning at main.v(272): variable "cnt_u3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 272
Warning (10230): Verilog HDL assignment warning at main.v(272): truncated value with size 32 to match size of target (5) File: D:/works/FPGA/mediKitVerilog/main.v Line: 272
Warning (10235): Verilog HDL Always Construct warning at main.v(277): variable "cnt_u3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 277
Warning (10230): Verilog HDL assignment warning at main.v(277): truncated value with size 32 to match size of target (5) File: D:/works/FPGA/mediKitVerilog/main.v Line: 277
Warning (10235): Verilog HDL Always Construct warning at main.v(286): variable "temp1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 286
Warning (10240): Verilog HDL Always Construct warning at main.v(146): inferring latch(es) for variable "cur_state", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Warning (10240): Verilog HDL Always Construct warning at main.v(146): inferring latch(es) for variable "cnt_u1", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Warning (10240): Verilog HDL Always Construct warning at main.v(146): inferring latch(es) for variable "cnt_u2", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Warning (10240): Verilog HDL Always Construct warning at main.v(146): inferring latch(es) for variable "cnt_u3", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Warning (10240): Verilog HDL Always Construct warning at main.v(295): inferring latch(es) for variable "temp1", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 295
Warning (10235): Verilog HDL Always Construct warning at main.v(330): variable "nums" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 330
Warning (10235): Verilog HDL Always Construct warning at main.v(331): variable "numb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 331
Warning (10235): Verilog HDL Always Construct warning at main.v(335): variable "nums" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 335
Warning (10235): Verilog HDL Always Construct warning at main.v(336): variable "numb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 336
Warning (10235): Verilog HDL Always Construct warning at main.v(340): variable "nums" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 340
Warning (10235): Verilog HDL Always Construct warning at main.v(341): variable "numb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 341
Warning (10235): Verilog HDL Always Construct warning at main.v(345): variable "nums" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 345
Warning (10235): Verilog HDL Always Construct warning at main.v(346): variable "numb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 346
Warning (10235): Verilog HDL Always Construct warning at main.v(350): variable "nums" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 350
Warning (10235): Verilog HDL Always Construct warning at main.v(351): variable "numb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 351
Warning (10235): Verilog HDL Always Construct warning at main.v(355): variable "nums" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 355
Warning (10235): Verilog HDL Always Construct warning at main.v(356): variable "numb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 356
Info (10264): Verilog HDL Case Statement information at main.v(326): all case item expressions in this case statement are onehot File: D:/works/FPGA/mediKitVerilog/main.v Line: 326
Warning (10240): Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable "rs1", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Warning (10240): Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable "rb1", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Warning (10240): Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable "rs2", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Warning (10240): Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable "rb2", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Warning (10240): Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable "gs1", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Warning (10240): Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable "gb1", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Warning (10240): Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable "gs2", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Warning (10240): Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable "gb2", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Warning (10240): Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable "ys1", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Warning (10240): Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable "yb1", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Warning (10240): Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable "ys2", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Warning (10240): Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable "yb2", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "yb2[0]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "yb2[1]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "yb2[2]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "yb2[3]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "yb2[4]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "yb2[5]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "yb2[6]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "ys2[0]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "ys2[1]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "ys2[2]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "ys2[3]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "ys2[4]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "ys2[5]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "ys2[6]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "yb1[0]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "yb1[1]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "yb1[2]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "yb1[3]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "yb1[4]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "yb1[5]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "yb1[6]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "ys1[0]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "ys1[1]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "ys1[2]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "ys1[3]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "ys1[4]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "ys1[5]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "ys1[6]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gb2[0]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gb2[1]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gb2[2]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gb2[3]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gb2[4]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gb2[5]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gb2[6]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gs2[0]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gs2[1]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gs2[2]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gs2[3]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gs2[4]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gs2[5]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gs2[6]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gb1[0]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gb1[1]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gb1[2]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gb1[3]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gb1[4]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gb1[5]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gb1[6]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gs1[0]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gs1[1]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gs1[2]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gs1[3]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gs1[4]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gs1[5]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "gs1[6]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rb2[0]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rb2[1]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rb2[2]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rb2[3]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rb2[4]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rb2[5]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rb2[6]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rs2[0]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rs2[1]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rs2[2]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rs2[3]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rs2[4]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rs2[5]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rs2[6]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rb1[0]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rb1[1]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rb1[2]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rb1[3]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rb1[4]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rb1[5]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rb1[6]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rs1[0]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rs1[1]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rs1[2]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rs1[3]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rs1[4]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rs1[5]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "rs1[6]" at main.v(324) File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Info (10041): Inferred latch for "temp1.0101" at main.v(295) File: D:/works/FPGA/mediKitVerilog/main.v Line: 295
Info (10041): Inferred latch for "temp1.0000" at main.v(295) File: D:/works/FPGA/mediKitVerilog/main.v Line: 295
Info (10041): Inferred latch for "cnt_u3[0]" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cnt_u3[1]" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cnt_u3[2]" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cnt_u3[3]" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cnt_u3[4]" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cnt_u2[0]" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cnt_u2[1]" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cnt_u2[2]" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cnt_u2[3]" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cnt_u2[4]" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cnt_u1[0]" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cnt_u1[1]" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cnt_u1[2]" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cnt_u1[3]" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cnt_u1[4]" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cur_state.1111" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cur_state.1100" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cur_state.1011" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cur_state.1010" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cur_state.1000" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cur_state.0111" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cur_state.0110" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cur_state.0101" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cur_state.0100" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cur_state.0011" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cur_state.0010" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cur_state.0001" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cur_state.0000" at main.v(146) File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Info (10041): Inferred latch for "cnt_b6[0]" at main.v(114) File: D:/works/FPGA/mediKitVerilog/main.v Line: 114
Info (10041): Inferred latch for "cnt_b2[0]" at main.v(102) File: D:/works/FPGA/mediKitVerilog/main.v Line: 102
Info (10041): Inferred latch for "cnt_b5[0]" at main.v(90) File: D:/works/FPGA/mediKitVerilog/main.v Line: 90
Info (10041): Inferred latch for "cnt_b5[1]" at main.v(90) File: D:/works/FPGA/mediKitVerilog/main.v Line: 90
Info (10041): Inferred latch for "cnt_b4[0]" at main.v(78) File: D:/works/FPGA/mediKitVerilog/main.v Line: 78
Info (10041): Inferred latch for "cnt_b4[1]" at main.v(78) File: D:/works/FPGA/mediKitVerilog/main.v Line: 78
Info (10041): Inferred latch for "cnt_b1[0]" at main.v(66) File: D:/works/FPGA/mediKitVerilog/main.v Line: 66
Info (10041): Inferred latch for "cnt_b1[1]" at main.v(66) File: D:/works/FPGA/mediKitVerilog/main.v Line: 66
Info (12128): Elaborating entity "freqDiv_1000" for hierarchy "freqDiv_1000:b2v_inst23" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 147
Warning (10235): Verilog HDL Always Construct warning at freqdiv_1000.v(12): variable "tmp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/freqdiv_1000.v Line: 12
Warning (10235): Verilog HDL Always Construct warning at freqdiv_1000.v(16): variable "clktmp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/freqdiv_1000.v Line: 16
Warning (10235): Verilog HDL Always Construct warning at freqdiv_1000.v(20): variable "tmp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/freqdiv_1000.v Line: 20
Warning (10230): Verilog HDL assignment warning at freqdiv_1000.v(20): truncated value with size 32 to match size of target (9) File: D:/works/FPGA/mediKitVerilog/freqdiv_1000.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at freqdiv_1000.v(9): inferring latch(es) for variable "clktmp", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/freqdiv_1000.v Line: 9
Info (10041): Inferred latch for "clktmp" at freqdiv_1000.v(9) File: D:/works/FPGA/mediKitVerilog/freqdiv_1000.v Line: 9
Info (12128): Elaborating entity "freqDiv_500" for hierarchy "freqDiv_500:b2v_inst26" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 152
Warning (10235): Verilog HDL Always Construct warning at freqdiv_500.v(12): variable "tmp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/freqdiv_500.v Line: 12
Warning (10235): Verilog HDL Always Construct warning at freqdiv_500.v(15): variable "clktmp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/freqdiv_500.v Line: 15
Warning (10235): Verilog HDL Always Construct warning at freqdiv_500.v(18): variable "tmp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/freqdiv_500.v Line: 18
Warning (10230): Verilog HDL assignment warning at freqdiv_500.v(18): truncated value with size 32 to match size of target (8) File: D:/works/FPGA/mediKitVerilog/freqdiv_500.v Line: 18
Warning (10240): Verilog HDL Always Construct warning at freqdiv_500.v(9): inferring latch(es) for variable "clktmp", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/freqdiv_500.v Line: 9
Info (10041): Inferred latch for "clktmp" at freqdiv_500.v(9) File: D:/works/FPGA/mediKitVerilog/freqdiv_500.v Line: 9
Info (12128): Elaborating entity "freqDiv_250" for hierarchy "freqDiv_250:b2v_inst28" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 157
Warning (10235): Verilog HDL Always Construct warning at freqdiv_250.v(12): variable "tmp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/freqdiv_250.v Line: 12
Warning (10235): Verilog HDL Always Construct warning at freqdiv_250.v(15): variable "clktmp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/freqdiv_250.v Line: 15
Warning (10235): Verilog HDL Always Construct warning at freqdiv_250.v(18): variable "tmp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/freqdiv_250.v Line: 18
Warning (10230): Verilog HDL assignment warning at freqdiv_250.v(18): truncated value with size 32 to match size of target (7) File: D:/works/FPGA/mediKitVerilog/freqdiv_250.v Line: 18
Warning (10240): Verilog HDL Always Construct warning at freqdiv_250.v(9): inferring latch(es) for variable "clktmp", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/freqdiv_250.v Line: 9
Info (10041): Inferred latch for "clktmp" at freqdiv_250.v(9) File: D:/works/FPGA/mediKitVerilog/freqdiv_250.v Line: 9
Info (12128): Elaborating entity "freqDiv_125" for hierarchy "freqDiv_125:b2v_inst29" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 162
Warning (10235): Verilog HDL Always Construct warning at freqdiv_125.v(13): variable "tmp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/freqdiv_125.v Line: 13
Warning (10235): Verilog HDL Always Construct warning at freqdiv_125.v(16): variable "clktmp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/freqdiv_125.v Line: 16
Warning (10235): Verilog HDL Always Construct warning at freqdiv_125.v(19): variable "tmp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/freqdiv_125.v Line: 19
Warning (10230): Verilog HDL assignment warning at freqdiv_125.v(19): truncated value with size 32 to match size of target (6) File: D:/works/FPGA/mediKitVerilog/freqdiv_125.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at freqdiv_125.v(10): inferring latch(es) for variable "clktmp", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/freqdiv_125.v Line: 10
Info (10041): Inferred latch for "clktmp" at freqdiv_125.v(10) File: D:/works/FPGA/mediKitVerilog/freqdiv_125.v Line: 10
Info (12128): Elaborating entity "latticeDriver" for hierarchy "latticeDriver:b2v_inst30" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 174
Warning (10235): Verilog HDL Always Construct warning at latticedriver.v(28): variable "sel8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 28
Warning (10230): Verilog HDL assignment warning at latticedriver.v(28): truncated value with size 32 to match size of target (3) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 28
Warning (10235): Verilog HDL Always Construct warning at latticedriver.v(35): variable "sel2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 35
Warning (10230): Verilog HDL assignment warning at latticedriver.v(35): truncated value with size 32 to match size of target (1) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 35
Warning (10235): Verilog HDL Always Construct warning at latticedriver.v(42): variable "sel2_2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 42
Warning (10230): Verilog HDL assignment warning at latticedriver.v(42): truncated value with size 32 to match size of target (1) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 42
Warning (10235): Verilog HDL Always Construct warning at latticedriver.v(49): variable "sel2_4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 49
Warning (10230): Verilog HDL assignment warning at latticedriver.v(49): truncated value with size 32 to match size of target (1) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 49
Warning (10235): Verilog HDL Always Construct warning at latticedriver.v(56): variable "sel2_8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 56
Warning (10230): Verilog HDL assignment warning at latticedriver.v(56): truncated value with size 32 to match size of target (1) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 56
Warning (10235): Verilog HDL Always Construct warning at latticedriver.v(223): variable "sel2_2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 223
Warning (10235): Verilog HDL Always Construct warning at latticedriver.v(346): variable "sel2_2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 346
Warning (10235): Verilog HDL Always Construct warning at latticedriver.v(469): variable "sel2_2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 469
Warning (10235): Verilog HDL Always Construct warning at latticedriver.v(592): variable "sel2_8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 592
Warning (10235): Verilog HDL Always Construct warning at latticedriver.v(716): variable "sel2_8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 716
Warning (10235): Verilog HDL Always Construct warning at latticedriver.v(839): variable "sel2_8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 839
Warning (10240): Verilog HDL Always Construct warning at latticedriver.v(61): inferring latch(es) for variable "col_r", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Warning (10240): Verilog HDL Always Construct warning at latticedriver.v(61): inferring latch(es) for variable "col_g", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Warning (10240): Verilog HDL Always Construct warning at latticedriver.v(61): inferring latch(es) for variable "row", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "row[0]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "row[1]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "row[2]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "row[3]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "row[4]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "row[5]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "row[6]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "row[7]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_g[0]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_g[1]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_g[2]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_g[3]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_g[4]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_g[5]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_g[6]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_g[7]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_r[0]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_r[1]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_r[2]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_r[3]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_r[4]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_r[5]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_r[6]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_r[7]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (12128): Elaborating entity "buzzerDriver" for hierarchy "buzzerDriver:b2v_inst31" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 181
Warning (10235): Verilog HDL Always Construct warning at buzzerdriver.v(18): variable "count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/buzzerdriver.v Line: 18
Warning (10235): Verilog HDL Always Construct warning at buzzerdriver.v(21): variable "count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/buzzerdriver.v Line: 21
Warning (10230): Verilog HDL assignment warning at buzzerdriver.v(21): truncated value with size 32 to match size of target (1) File: D:/works/FPGA/mediKitVerilog/buzzerdriver.v Line: 21
Warning (10235): Verilog HDL Always Construct warning at buzzerdriver.v(32): variable "c1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/buzzerdriver.v Line: 32
Warning (10235): Verilog HDL Always Construct warning at buzzerdriver.v(34): variable "buz0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/buzzerdriver.v Line: 34
Warning (10235): Verilog HDL Always Construct warning at buzzerdriver.v(38): variable "c1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/buzzerdriver.v Line: 38
Warning (10230): Verilog HDL assignment warning at buzzerdriver.v(38): truncated value with size 32 to match size of target (1) File: D:/works/FPGA/mediKitVerilog/buzzerdriver.v Line: 38
Warning (10240): Verilog HDL Always Construct warning at buzzerdriver.v(26): inferring latch(es) for variable "buz0", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/buzzerdriver.v Line: 26
Warning (10235): Verilog HDL Always Construct warning at buzzerdriver.v(47): variable "count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/buzzerdriver.v Line: 47
Warning (10235): Verilog HDL Always Construct warning at buzzerdriver.v(49): variable "clk_base" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/buzzerdriver.v Line: 49
Warning (10235): Verilog HDL Always Construct warning at buzzerdriver.v(51): variable "buz0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/buzzerdriver.v Line: 51
Info (10041): Inferred latch for "buz0" at buzzerdriver.v(26) File: D:/works/FPGA/mediKitVerilog/buzzerdriver.v Line: 26
Info (12128): Elaborating entity "LEDdriver" for hierarchy "LEDdriver:b2v_inst32" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 187
Warning (10235): Verilog HDL Always Construct warning at leddriver.v(32): variable "sta" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/leddriver.v Line: 32
Warning (10235): Verilog HDL Always Construct warning at leddriver.v(37): variable "flag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/leddriver.v Line: 37
Warning (10235): Verilog HDL Always Construct warning at leddriver.v(44): variable "flag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/leddriver.v Line: 44
Warning (10235): Verilog HDL Always Construct warning at leddriver.v(46): variable "state" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/leddriver.v Line: 46
Warning (10240): Verilog HDL Always Construct warning at leddriver.v(28): inferring latch(es) for variable "led", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/leddriver.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at leddriver.v(28): inferring latch(es) for variable "state", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/leddriver.v Line: 28
Info (12128): Elaborating entity "numKeyAndSegDriver" for hierarchy "numKeyAndSegDriver:b2v_inst34" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 202
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(52): variable "sel4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 52
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(65): variable "sel4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 65
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(68): variable "sel4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 68
Warning (10230): Verilog HDL assignment warning at numkeyandsegdriver.v(68): truncated value with size 32 to match size of target (2) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 68
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(80): variable "state_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 80
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(95): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 95
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(108): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 108
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(121): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 121
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(134): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 134
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(137): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(75): inferring latch(es) for variable "C", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(147): variable "state_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 147
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(148): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 148
Info (10264): Verilog HDL Case Statement information at numkeyandsegdriver.v(148): all case item expressions in this case statement are onehot File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 148
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(185): variable "state_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 185
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(193): variable "sel60" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 193
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(211): variable "sel60" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 211
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(236): variable "nums_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 236
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(237): variable "numb_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 237
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(143): inferring latch(es) for variable "nums_temp", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(143): inferring latch(es) for variable "numb_temp", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(250): variable "count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(257): variable "seg_temp1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 257
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(259): variable "seg_temp3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 259
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(261): variable "seg_temp5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 261
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(263): variable "seg_temp9" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 263
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(265): variable "seg_temp11" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 265
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(267): variable "seg_temp13" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 267
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(291): variable "seg_temp7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 291
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(299): variable "seg_temp2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 299
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(301): variable "seg_temp4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 301
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(303): variable "seg_temp6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 303
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(305): variable "seg_temp10" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 305
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(307): variable "seg_temp12" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 307
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(309): variable "seg_temp14" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 309
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(338): variable "seg_temp8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 338
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(343): variable "cnt_u2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 343
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(368): variable "seg_tempnb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 368
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(373): variable "cnt_u2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 373
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(398): variable "seg_tempna" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 398
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(403): variable "cnt_u3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 403
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(428): variable "seg_tempnb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 428
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(433): variable "cnt_u3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 433
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(458): variable "seg_tempna" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 458
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(463): variable "cnt_u1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 463
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(488): variable "seg_tempnb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 488
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(493): variable "cnt_u1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 493
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(518): variable "seg_tempna" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 518
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(241): inferring latch(es) for variable "count", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(241): inferring latch(es) for variable "seg", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(241): inferring latch(es) for variable "seg_temp7", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(241): inferring latch(es) for variable "seg_temp8", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(241): inferring latch(es) for variable "seg_tempnb", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(241): inferring latch(es) for variable "seg_tempna", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(530): variable "pre" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 530
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(530): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 530
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(534): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 534
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(566): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 566
Info (10264): Verilog HDL Case Statement information at numkeyandsegdriver.v(566): all case item expressions in this case statement are onehot File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 566
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(606): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 606
Info (10264): Verilog HDL Case Statement information at numkeyandsegdriver.v(606): all case item expressions in this case statement are onehot File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 606
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(644): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 644
Info (10264): Verilog HDL Case Statement information at numkeyandsegdriver.v(644): all case item expressions in this case statement are onehot File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 644
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(682): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 682
Info (10264): Verilog HDL Case Statement information at numkeyandsegdriver.v(682): all case item expressions in this case statement are onehot File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 682
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(720): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 720
Info (10264): Verilog HDL Case Statement information at numkeyandsegdriver.v(720): all case item expressions in this case statement are onehot File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 720
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(758): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 758
Info (10264): Verilog HDL Case Statement information at numkeyandsegdriver.v(758): all case item expressions in this case statement are onehot File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 758
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable "pre", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable "seg_temp1", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable "seg_temp2", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable "seg_temp3", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable "seg_temp4", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable "seg_temp5", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable "seg_temp6", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable "seg_temp9", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable "seg_temp10", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable "seg_temp11", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable "seg_temp12", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable "seg_temp13", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable "seg_temp14", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (10230): Verilog HDL assignment warning at numkeyandsegdriver.v(808): truncated value with size 32 to match size of target (6) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 808
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(800): inferring latch(es) for variable "sel60", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
Info (10041): Inferred latch for "sel60[0]" at numkeyandsegdriver.v(800) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
Info (10041): Inferred latch for "sel60[1]" at numkeyandsegdriver.v(800) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
Info (10041): Inferred latch for "sel60[2]" at numkeyandsegdriver.v(800) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
Info (10041): Inferred latch for "sel60[3]" at numkeyandsegdriver.v(800) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
Info (10041): Inferred latch for "sel60[4]" at numkeyandsegdriver.v(800) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
Info (10041): Inferred latch for "sel60[5]" at numkeyandsegdriver.v(800) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
Info (10041): Inferred latch for "seg_temp14[0]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp14[1]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp14[2]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp14[3]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp14[4]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp14[5]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp14[6]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp13[0]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp13[1]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp13[2]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp13[3]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp13[4]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp13[5]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp13[6]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp12[0]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp12[1]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp12[2]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp12[3]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp12[4]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp12[5]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp12[6]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp11[0]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp11[1]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp11[2]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp11[3]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp11[4]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp11[5]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp11[6]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp10[0]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp10[1]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp10[2]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp10[3]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp10[4]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp10[5]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp10[6]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp9[0]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp9[1]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp9[2]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp9[3]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp9[4]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp9[5]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp9[6]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp6[0]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp6[1]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp6[2]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp6[3]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp6[4]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp6[5]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp6[6]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp5[0]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp5[1]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp5[2]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp5[3]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp5[4]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp5[5]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp5[6]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp4[0]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp4[1]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp4[2]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp4[3]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp4[4]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp4[5]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp4[6]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp3[0]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp3[1]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp3[2]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp3[3]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp3[4]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp3[5]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp3[6]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp2[0]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp2[1]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp2[2]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp2[3]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp2[4]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp2[5]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp2[6]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp1[0]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp1[1]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp1[2]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp1[3]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp1[4]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp1[5]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_temp1[6]" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "pre.10000" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "pre.01111" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "pre.01110" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "pre.01101" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "pre.01100" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "pre.01011" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "pre.01010" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "pre.01001" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "pre.01000" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "pre.00111" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "pre.00110" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "pre.00101" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "pre.00100" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "pre.00011" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "pre.00010" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "pre.00001" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "pre.00000" at numkeyandsegdriver.v(528) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (10041): Inferred latch for "seg_tempna[0]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_tempna[1]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_tempna[2]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_tempna[3]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_tempna[4]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_tempna[5]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_tempna[6]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_tempnb[0]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_tempnb[1]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_tempnb[2]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_tempnb[3]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_tempnb[4]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_tempnb[5]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_tempnb[6]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_temp8[0]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_temp8[1]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_temp8[2]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_temp8[3]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_temp8[4]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_temp8[5]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_temp8[6]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_temp7[0]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_temp7[1]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_temp7[2]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_temp7[3]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_temp7[4]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_temp7[5]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg_temp7[6]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg[0]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg[1]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg[2]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg[3]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg[4]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg[5]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "seg[6]" at numkeyandsegdriver.v(241) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Info (10041): Inferred latch for "p2.count.111" at numkeyandsegdriver.v(250) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Info (10041): Inferred latch for "p2.count.110" at numkeyandsegdriver.v(250) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Info (10041): Inferred latch for "p2.count.101" at numkeyandsegdriver.v(250) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Info (10041): Inferred latch for "p2.count.100" at numkeyandsegdriver.v(250) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Info (10041): Inferred latch for "p2.count.011" at numkeyandsegdriver.v(250) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Info (10041): Inferred latch for "p2.count.010" at numkeyandsegdriver.v(250) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Info (10041): Inferred latch for "p2.count.001" at numkeyandsegdriver.v(250) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Info (10041): Inferred latch for "p2.count.000" at numkeyandsegdriver.v(250) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Info (10041): Inferred latch for "numb_temp[0]" at numkeyandsegdriver.v(143) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
Info (10041): Inferred latch for "numb_temp[1]" at numkeyandsegdriver.v(143) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
Info (10041): Inferred latch for "numb_temp[2]" at numkeyandsegdriver.v(143) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
Info (10041): Inferred latch for "numb_temp[3]" at numkeyandsegdriver.v(143) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
Info (10041): Inferred latch for "numb_temp[4]" at numkeyandsegdriver.v(143) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
Info (10041): Inferred latch for "numb_temp[5]" at numkeyandsegdriver.v(143) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
Info (10041): Inferred latch for "numb_temp[6]" at numkeyandsegdriver.v(143) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
Info (10041): Inferred latch for "nums_temp[0]" at numkeyandsegdriver.v(143) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
Info (10041): Inferred latch for "nums_temp[1]" at numkeyandsegdriver.v(143) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
Info (10041): Inferred latch for "nums_temp[2]" at numkeyandsegdriver.v(143) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
Info (10041): Inferred latch for "nums_temp[3]" at numkeyandsegdriver.v(143) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
Info (10041): Inferred latch for "nums_temp[4]" at numkeyandsegdriver.v(143) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
Info (10041): Inferred latch for "nums_temp[5]" at numkeyandsegdriver.v(143) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
Info (10041): Inferred latch for "nums_temp[6]" at numkeyandsegdriver.v(143) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
Info (10041): Inferred latch for "C.10000" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.01111" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.01110" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.01101" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.01100" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.01011" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.01010" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.01001" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.01000" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.00111" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.00110" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.00101" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.00100" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.00011" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.00010" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.00001" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.00000" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (12128): Elaborating entity "LCD1602driver" for hierarchy "LCD1602driver:b2v_inst35" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 222
Warning (10235): Verilog HDL Always Construct warning at lcd1602driver.v(49): variable "cnt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 49
Warning (10235): Verilog HDL Always Construct warning at lcd1602driver.v(52): variable "cnt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 52
Warning (10230): Verilog HDL assignment warning at lcd1602driver.v(52): truncated value with size 32 to match size of target (6) File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 52
Warning (10270): Verilog HDL Case Statement warning at lcd1602driver.v(55): incomplete case statement has no default case item File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at lcd1602driver.v(43): inferring latch(es) for variable "LCD_RS", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 43
Warning (10240): Verilog HDL Always Construct warning at lcd1602driver.v(43): inferring latch(es) for variable "lcd_data", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 43
Info (10041): Inferred latch for "lcd_data[0]" at lcd1602driver.v(43) File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 43
Info (10041): Inferred latch for "lcd_data[1]" at lcd1602driver.v(43) File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 43
Info (10041): Inferred latch for "lcd_data[2]" at lcd1602driver.v(43) File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 43
Info (10041): Inferred latch for "lcd_data[3]" at lcd1602driver.v(43) File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 43
Info (10041): Inferred latch for "lcd_data[4]" at lcd1602driver.v(43) File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 43
Info (10041): Inferred latch for "lcd_data[5]" at lcd1602driver.v(43) File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 43
Info (10041): Inferred latch for "lcd_data[6]" at lcd1602driver.v(43) File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 43
Info (10041): Inferred latch for "lcd_data[7]" at lcd1602driver.v(43) File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 43
Info (10041): Inferred latch for "LCD_RS" at lcd1602driver.v(43) File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 43
Info (12128): Elaborating entity "LCDdecoder" for hierarchy "LCDdecoder:b2v_inst36" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 227
Info (12128): Elaborating entity "freqDiv_20" for hierarchy "freqDiv_20:b2v_inst4" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 247
Warning (10235): Verilog HDL Always Construct warning at freqdiv_20.v(12): variable "tmp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/freqdiv_20.v Line: 12
Warning (10235): Verilog HDL Always Construct warning at freqdiv_20.v(15): variable "clktmp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/freqdiv_20.v Line: 15
Warning (10235): Verilog HDL Always Construct warning at freqdiv_20.v(18): variable "tmp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/freqdiv_20.v Line: 18
Warning (10230): Verilog HDL assignment warning at freqdiv_20.v(18): truncated value with size 32 to match size of target (4) File: D:/works/FPGA/mediKitVerilog/freqdiv_20.v Line: 18
Warning (10240): Verilog HDL Always Construct warning at freqdiv_20.v(9): inferring latch(es) for variable "clktmp", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/freqdiv_20.v Line: 9
Info (10041): Inferred latch for "clktmp" at freqdiv_20.v(9) File: D:/works/FPGA/mediKitVerilog/freqdiv_20.v Line: 9
Warning (14025): LATCH primitive "main:b2v_inst14|cnt_b6[0]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/main.v Line: 114
Warning (14025): LATCH primitive "main:b2v_inst14|cnt_b2[0]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/main.v Line: 102
Warning (14025): LATCH primitive "main:b2v_inst14|cnt_b5[0]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/main.v Line: 90
Warning (14025): LATCH primitive "main:b2v_inst14|cnt_b5[1]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/main.v Line: 90
Warning (14025): LATCH primitive "main:b2v_inst14|cnt_b4[0]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/main.v Line: 78
Warning (14025): LATCH primitive "main:b2v_inst14|cnt_b4[1]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/main.v Line: 78
Warning (14025): LATCH primitive "main:b2v_inst14|cnt_b1[0]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/main.v Line: 66
Warning (14025): LATCH primitive "main:b2v_inst14|cnt_b1[1]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/main.v Line: 66
Warning (14025): LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp13[0]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (14025): LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp14[0]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (14025): LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp13[1]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (14025): LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp14[1]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (14025): LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp13[2]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (14025): LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp14[2]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (14025): LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp13[3]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (14025): LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp14[3]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (14025): LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp13[4]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (14025): LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp14[4]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (14025): LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp13[5]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (14025): LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp14[5]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (14025): LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp13[6]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (14025): LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp14[6]" is permanently disabled File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "numKeyAndSegDriver:b2v_inst34|Mod0" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 211
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "numKeyAndSegDriver:b2v_inst34|Div3" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 493
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "numKeyAndSegDriver:b2v_inst34|Mod6" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 493
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "numKeyAndSegDriver:b2v_inst34|Div2" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 433
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "numKeyAndSegDriver:b2v_inst34|Mod4" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 433
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "numKeyAndSegDriver:b2v_inst34|Div1" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 373
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "numKeyAndSegDriver:b2v_inst34|Mod2" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 373
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "numKeyAndSegDriver:b2v_inst34|Mod5" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 463
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "numKeyAndSegDriver:b2v_inst34|Mod3" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 403
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "numKeyAndSegDriver:b2v_inst34|Mod1" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 343
Info (12130): Elaborated megafunction instantiation "numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 211
Info (12133): Instantiated megafunction "numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0" with the following parameter: File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 211
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rnl.tdf
    Info (12023): Found entity 1: lpm_divide_rnl File: D:/works/FPGA/mediKitVerilog/db/lpm_divide_rnl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: D:/works/FPGA/mediKitVerilog/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_die.tdf
    Info (12023): Found entity 1: alt_u_div_die File: D:/works/FPGA/mediKitVerilog/db/alt_u_div_die.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf
    Info (12023): Found entity 1: add_sub_e7c File: D:/works/FPGA/mediKitVerilog/db/add_sub_e7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf
    Info (12023): Found entity 1: add_sub_f7c File: D:/works/FPGA/mediKitVerilog/db/add_sub_f7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf
    Info (12023): Found entity 1: add_sub_g7c File: D:/works/FPGA/mediKitVerilog/db/add_sub_g7c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf
    Info (12023): Found entity 1: add_sub_h7c File: D:/works/FPGA/mediKitVerilog/db/add_sub_h7c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf
    Info (12023): Found entity 1: add_sub_i7c File: D:/works/FPGA/mediKitVerilog/db/add_sub_i7c.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "numKeyAndSegDriver:b2v_inst34|lpm_divide:Div3" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 493
Info (12133): Instantiated megafunction "numKeyAndSegDriver:b2v_inst34|lpm_divide:Div3" with the following parameter: File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 493
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nvl.tdf
    Info (12023): Found entity 1: lpm_divide_nvl File: D:/works/FPGA/mediKitVerilog/db/lpm_divide_nvl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: D:/works/FPGA/mediKitVerilog/db/sign_div_unsign_8kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_bie.tdf
    Info (12023): Found entity 1: alt_u_div_bie File: D:/works/FPGA/mediKitVerilog/db/alt_u_div_bie.tdf Line: 33
Info (12130): Elaborated megafunction instantiation "numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod6" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 493
Info (12133): Instantiated megafunction "numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod6" with the following parameter: File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 493
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qnl.tdf
    Info (12023): Found entity 1: lpm_divide_qnl File: D:/works/FPGA/mediKitVerilog/db/lpm_divide_qnl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "numKeyAndSegDriver:b2v_inst34|lpm_divide:Div2" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 433
Info (12133): Instantiated megafunction "numKeyAndSegDriver:b2v_inst34|lpm_divide:Div2" with the following parameter: File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 433
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod3" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 403
Info (12133): Instantiated megafunction "numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod3" with the following parameter: File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 403
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "latticeDriver:b2v_inst30|col_g[4]" merged with LATCH primitive "latticeDriver:b2v_inst30|col_g[3]" File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
    Info (13026): Duplicate LATCH primitive "latticeDriver:b2v_inst30|col_g[7]" merged with LATCH primitive "latticeDriver:b2v_inst30|col_g[6]" File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
    Info (13026): Duplicate LATCH primitive "latticeDriver:b2v_inst30|col_r[7]" merged with LATCH primitive "latticeDriver:b2v_inst30|col_g[6]" File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
    Info (13026): Duplicate LATCH primitive "latticeDriver:b2v_inst30|col_r[6]" merged with LATCH primitive "latticeDriver:b2v_inst30|col_g[6]" File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
    Info (13026): Duplicate LATCH primitive "latticeDriver:b2v_inst30|col_r[1]" merged with LATCH primitive "latticeDriver:b2v_inst30|col_r[0]" File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
    Info (13026): Duplicate LATCH primitive "numKeyAndSegDriver:b2v_inst34|nums_temp[6]" merged with LATCH primitive "numKeyAndSegDriver:b2v_inst34|nums_temp[3]" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
    Info (13026): Duplicate LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp1[6]" merged with LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp1[3]" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Info (13026): Duplicate LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp5[6]" merged with LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp5[3]" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Info (13026): Duplicate LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp7[6]" merged with LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp7[3]" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Info (13026): Duplicate LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_tempna[6]" merged with LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_tempna[3]" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
Warning (13012): Latch main:b2v_inst14|cur_state.0101_2897 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|Add0~0 File: D:/works/FPGA/mediKitVerilog/main.v Line: 62
Warning (13012): Latch main:b2v_inst14|cur_state.0001_3053 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_3092 File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Warning (13012): Latch main:b2v_inst14|cur_state.0000_3092 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0001_3053 File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Warning (13012): Latch LCD1602driver:b2v_inst35|LCD_RS has unsafe behavior File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD1602driver:b2v_inst35|Add0~0 File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 52
Warning (13012): Latch latticeDriver:b2v_inst30|col_g[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|WideOr3 File: D:/works/FPGA/mediKitVerilog/main.v Line: 317
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14|WideOr3 File: D:/works/FPGA/mediKitVerilog/main.v Line: 317
Warning (13012): Latch latticeDriver:b2v_inst30|col_g[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|WideOr3 File: D:/works/FPGA/mediKitVerilog/main.v Line: 317
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14|WideOr3 File: D:/works/FPGA/mediKitVerilog/main.v Line: 317
Warning (13012): Latch latticeDriver:b2v_inst30|col_r[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|WideOr5 File: D:/works/FPGA/mediKitVerilog/main.v Line: 317
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14|WideOr3 File: D:/works/FPGA/mediKitVerilog/main.v Line: 317
Warning (13012): Latch LCD1602driver:b2v_inst35|lcd_data[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 43
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD1602driver:b2v_inst35|Add0~1 File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 52
Warning (13012): Latch LCD1602driver:b2v_inst35|lcd_data[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 43
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD1602driver:b2v_inst35|Add0~1 File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 52
Warning (13012): Latch LCD1602driver:b2v_inst35|lcd_data[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 43
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD1602driver:b2v_inst35|Add0~1 File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 52
Warning (13012): Latch LCD1602driver:b2v_inst35|lcd_data[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 43
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD1602driver:b2v_inst35|Add0~1 File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 52
Warning (13012): Latch LCD1602driver:b2v_inst35|lcd_data[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 43
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD1602driver:b2v_inst35|Add0~1 File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 52
Warning (13012): Latch LCD1602driver:b2v_inst35|lcd_data[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 43
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD1602driver:b2v_inst35|Add0~0 File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 52
Warning (13012): Latch LCD1602driver:b2v_inst35|lcd_data[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 43
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD1602driver:b2v_inst35|Add0~1 File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 52
Warning (13012): Latch LCD1602driver:b2v_inst35|lcd_data[7] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 43
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD1602driver:b2v_inst35|Add0~0 File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 52
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.001_5449 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_3092 File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.001_5449 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_3092 File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.001_5449 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_3092 File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.001_5449 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|numb_temp[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.10000_5664 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|numb_temp[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01110_5688 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|numb_temp[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.10000_5664 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|numb_temp[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01110_5688 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|numb_temp[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01001_5748 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|numb_temp[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01101_5700 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|numb_temp[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01011_5724 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|nums_temp[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5784 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|nums_temp[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00100_5808 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|nums_temp[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5784 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|nums_temp[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00101_5796 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|nums_temp[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00011_5820 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|nums_temp[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 143
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5784 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempna[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.111_5407 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp1[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5784 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp5[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5784 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp7[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel60[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempnb[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.110_5414 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp2[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.10000_5664 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp6[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.10000_5664 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp8[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel60[1] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp1[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00100_5808 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp5[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00100_5808 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp7[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel60[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempna[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.101_5421 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempnb[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.100_5428 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp2[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01110_5688 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp6[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01110_5688 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp8[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel60[1] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempna[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.101_5421 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp1[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5784 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp5[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5784 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp7[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel60[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempnb[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.100_5428 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp2[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.10000_5664 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp6[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.10000_5664 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp8[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel60[1] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp1[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00101_5796 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp5[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00101_5796 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp7[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel60[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempna[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.101_5421 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempnb[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.100_5428 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp2[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01110_5688 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp6[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01110_5688 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp8[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel60[1] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempna[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.101_5421 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp1[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00011_5820 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp5[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00011_5820 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp7[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel60[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempnb[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.100_5428 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp2[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01001_5748 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp6[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01001_5748 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp8[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel60[1] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp1[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5784 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp5[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5784 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp7[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel60[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempna[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|WideOr32 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempnb[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.100_5428 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp2[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01101_5700 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp6[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01101_5700 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp8[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel60[1] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempnb[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.100_5428 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 250
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp2[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01011_5724 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp6[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01011_5724 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp8[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel60[1] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|sel60[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel60[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14|WideOr3 File: D:/works/FPGA/mediKitVerilog/main.v Line: 317
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|sel60[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel60[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14|WideOr3 File: D:/works/FPGA/mediKitVerilog/main.v Line: 317
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|sel60[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel60[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14|WideOr3 File: D:/works/FPGA/mediKitVerilog/main.v Line: 317
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|sel60[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel60[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14|WideOr3 File: D:/works/FPGA/mediKitVerilog/main.v Line: 317
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.10000_5664 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[0] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.01111_5676 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[0] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.01101_5700 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[0] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.01100_5712 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[1] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.01011_5724 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[1] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.01010_5736 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[1] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.01001_5748 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[1] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.01110_5688 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[0] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.01000_5760 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[2] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.00111_5772 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[2] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.00110_5784 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[2] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.00101_5796 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[2] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.00100_5808 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[0] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.00011_5820 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[0] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.00010_5832 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[0] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.00001_5844 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[0] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|sel60[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel60[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14|WideOr3 File: D:/works/FPGA/mediKitVerilog/main.v Line: 317
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|sel60[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel60[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 800
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14|WideOr3 File: D:/works/FPGA/mediKitVerilog/main.v Line: 317
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.10000_4236 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.10000_5664 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.01111_4244 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01111_5676 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.01110_4252 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01110_5688 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.01101_4260 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01101_5700 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.01100_4268 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01100_5712 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.01011_4276 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01011_5724 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.01010_4284 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01010_5736 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.01001_4292 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01001_5748 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.01000_4300 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01000_5760 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.00111_4308 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00111_5772 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.00110_4316 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5784 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.00101_4324 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00101_5796 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.00100_4332 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00100_5808 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.00011_4340 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00011_5820 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.00010_4348 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00010_5832 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.00001_4356 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00001_5844 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.00000_4364 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00000_5854 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch main:b2v_inst14|cnt_u1[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0110_2858 File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Warning (13012): Latch main:b2v_inst14|cnt_u1[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0110_2858 File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Warning (13012): Latch main:b2v_inst14|cnt_u1[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0110_2858 File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Warning (13012): Latch main:b2v_inst14|cnt_u1[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0110_2858 File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Warning (13012): Latch main:b2v_inst14|cnt_u2[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0111_2819 File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Warning (13012): Latch main:b2v_inst14|cnt_u2[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0111_2819 File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Warning (13012): Latch main:b2v_inst14|cnt_u2[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0111_2819 File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Warning (13012): Latch main:b2v_inst14|cnt_u2[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0111_2819 File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Warning (13012): Latch main:b2v_inst14|cnt_u1[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0110_2858 File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Warning (13012): Latch main:b2v_inst14|cnt_u2[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0111_2819 File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Warning (14026): LATCH primitive "latticeDriver:b2v_inst30|row[0]" is permanently enabled File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Warning (14026): LATCH primitive "latticeDriver:b2v_inst30|row[1]" is permanently enabled File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Warning (14026): LATCH primitive "latticeDriver:b2v_inst30|row[2]" is permanently enabled File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Warning (14026): LATCH primitive "latticeDriver:b2v_inst30|row[3]" is permanently enabled File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Warning (14026): LATCH primitive "latticeDriver:b2v_inst30|row[4]" is permanently enabled File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Warning (14026): LATCH primitive "latticeDriver:b2v_inst30|row[5]" is permanently enabled File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Warning (14026): LATCH primitive "latticeDriver:b2v_inst30|row[6]" is permanently enabled File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Warning (14026): LATCH primitive "latticeDriver:b2v_inst30|row[7]" is permanently enabled File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_RW" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 39
    Warning (13410): Pin "col_green[0]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 42
    Warning (13410): Pin "col_green[1]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 42
    Warning (13410): Pin "col_green[2]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 42
    Warning (13410): Pin "col_green[5]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 42
    Warning (13410): Pin "col_red[2]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 43
    Warning (13410): Pin "col_red[3]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 43
    Warning (13410): Pin "col_red[4]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 43
    Warning (13410): Pin "col_red[5]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 43
    Warning (13410): Pin "led[0]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 46
    Warning (13410): Pin "led[1]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 46
    Warning (13410): Pin "led[2]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 46
    Warning (13410): Pin "led[3]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 46
    Warning (13410): Pin "led[12]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 46
    Warning (13410): Pin "led[13]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 46
    Warning (13410): Pin "led[14]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 46
    Warning (13410): Pin "led[15]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 46
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "btn0" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 29
    Warning (15610): No output dependent on input pin "btn1" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 30
    Warning (15610): No output dependent on input pin "btn2" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 31
    Warning (15610): No output dependent on input pin "btn3" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 32
    Warning (15610): No output dependent on input pin "btn4" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 33
    Warning (15610): No output dependent on input pin "btn5" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 34
    Warning (15610): No output dependent on input pin "btn6" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 35
Info (21057): Implemented 686 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 71 output pins
    Info (21061): Implemented 603 logic cells
Info (144001): Generated suppressed messages file D:/works/FPGA/mediKitVerilog/output_files/mediKitVerilog.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 618 warnings
    Info: Peak virtual memory: 4715 megabytes
    Info: Processing ended: Fri Dec 31 02:35:14 2021
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/works/FPGA/mediKitVerilog/output_files/mediKitVerilog.map.smsg.


