
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//slabtop_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401108 <.init>:
  401108:	stp	x29, x30, [sp, #-16]!
  40110c:	mov	x29, sp
  401110:	bl	401440 <ferror@plt+0x60>
  401114:	ldp	x29, x30, [sp], #16
  401118:	ret

Disassembly of section .plt:

0000000000401120 <_exit@plt-0x20>:
  401120:	stp	x16, x30, [sp, #-16]!
  401124:	adrp	x16, 41a000 <ferror@plt+0x18c20>
  401128:	ldr	x17, [x16, #4088]
  40112c:	add	x16, x16, #0xff8
  401130:	br	x17
  401134:	nop
  401138:	nop
  40113c:	nop

0000000000401140 <_exit@plt>:
  401140:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401144:	ldr	x17, [x16]
  401148:	add	x16, x16, #0x0
  40114c:	br	x17

0000000000401150 <fputs@plt>:
  401150:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401154:	ldr	x17, [x16, #8]
  401158:	add	x16, x16, #0x8
  40115c:	br	x17

0000000000401160 <exit@plt>:
  401160:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401164:	ldr	x17, [x16, #16]
  401168:	add	x16, x16, #0x10
  40116c:	br	x17

0000000000401170 <error@plt>:
  401170:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401174:	ldr	x17, [x16, #24]
  401178:	add	x16, x16, #0x18
  40117c:	br	x17

0000000000401180 <strtod@plt>:
  401180:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401184:	ldr	x17, [x16, #32]
  401188:	add	x16, x16, #0x20
  40118c:	br	x17

0000000000401190 <wattr_on@plt>:
  401190:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401194:	ldr	x17, [x16, #40]
  401198:	add	x16, x16, #0x28
  40119c:	br	x17

00000000004011a0 <__cxa_atexit@plt>:
  4011a0:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  4011a4:	ldr	x17, [x16, #48]
  4011a8:	add	x16, x16, #0x30
  4011ac:	br	x17

00000000004011b0 <__fpending@plt>:
  4011b0:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  4011b4:	ldr	x17, [x16, #56]
  4011b8:	add	x16, x16, #0x38
  4011bc:	br	x17

00000000004011c0 <put_slabinfo@plt>:
  4011c0:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  4011c4:	ldr	x17, [x16, #64]
  4011c8:	add	x16, x16, #0x40
  4011cc:	br	x17

00000000004011d0 <tcgetattr@plt>:
  4011d0:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  4011d4:	ldr	x17, [x16, #72]
  4011d8:	add	x16, x16, #0x48
  4011dc:	br	x17

00000000004011e0 <signal@plt>:
  4011e0:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  4011e4:	ldr	x17, [x16, #80]
  4011e8:	add	x16, x16, #0x50
  4011ec:	br	x17

00000000004011f0 <fclose@plt>:
  4011f0:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  4011f4:	ldr	x17, [x16, #88]
  4011f8:	add	x16, x16, #0x58
  4011fc:	br	x17

0000000000401200 <wrefresh@plt>:
  401200:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401204:	ldr	x17, [x16, #96]
  401208:	add	x16, x16, #0x60
  40120c:	br	x17

0000000000401210 <toupper@plt>:
  401210:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401214:	ldr	x17, [x16, #104]
  401218:	add	x16, x16, #0x68
  40121c:	br	x17

0000000000401220 <initscr@plt>:
  401220:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401224:	ldr	x17, [x16, #112]
  401228:	add	x16, x16, #0x70
  40122c:	br	x17

0000000000401230 <bindtextdomain@plt>:
  401230:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401234:	ldr	x17, [x16, #120]
  401238:	add	x16, x16, #0x78
  40123c:	br	x17

0000000000401240 <__libc_start_main@plt>:
  401240:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401244:	ldr	x17, [x16, #128]
  401248:	add	x16, x16, #0x80
  40124c:	br	x17

0000000000401250 <memset@plt>:
  401250:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401254:	ldr	x17, [x16, #136]
  401258:	add	x16, x16, #0x88
  40125c:	br	x17

0000000000401260 <wattr_off@plt>:
  401260:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401264:	ldr	x17, [x16, #144]
  401268:	add	x16, x16, #0x90
  40126c:	br	x17

0000000000401270 <__gmon_start__@plt>:
  401270:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401274:	ldr	x17, [x16, #152]
  401278:	add	x16, x16, #0x98
  40127c:	br	x17

0000000000401280 <abort@plt>:
  401280:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401284:	ldr	x17, [x16, #160]
  401288:	add	x16, x16, #0xa0
  40128c:	br	x17

0000000000401290 <printw@plt>:
  401290:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401294:	ldr	x17, [x16, #168]
  401298:	add	x16, x16, #0xa8
  40129c:	br	x17

00000000004012a0 <textdomain@plt>:
  4012a0:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  4012a4:	ldr	x17, [x16, #176]
  4012a8:	add	x16, x16, #0xb0
  4012ac:	br	x17

00000000004012b0 <getopt_long@plt>:
  4012b0:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  4012b4:	ldr	x17, [x16, #184]
  4012b8:	add	x16, x16, #0xb8
  4012bc:	br	x17

00000000004012c0 <strcmp@plt>:
  4012c0:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  4012c4:	ldr	x17, [x16, #192]
  4012c8:	add	x16, x16, #0xc0
  4012cc:	br	x17

00000000004012d0 <__ctype_b_loc@plt>:
  4012d0:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  4012d4:	ldr	x17, [x16, #200]
  4012d8:	add	x16, x16, #0xc8
  4012dc:	br	x17

00000000004012e0 <strtol@plt>:
  4012e0:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  4012e4:	ldr	x17, [x16, #208]
  4012e8:	add	x16, x16, #0xd0
  4012ec:	br	x17

00000000004012f0 <get_slabinfo@plt>:
  4012f0:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  4012f4:	ldr	x17, [x16, #216]
  4012f8:	add	x16, x16, #0xd8
  4012fc:	br	x17

0000000000401300 <free_slabinfo@plt>:
  401300:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401304:	ldr	x17, [x16, #224]
  401308:	add	x16, x16, #0xe0
  40130c:	br	x17

0000000000401310 <endwin@plt>:
  401310:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401314:	ldr	x17, [x16, #232]
  401318:	add	x16, x16, #0xe8
  40131c:	br	x17

0000000000401320 <read@plt>:
  401320:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401324:	ldr	x17, [x16, #240]
  401328:	add	x16, x16, #0xf0
  40132c:	br	x17

0000000000401330 <tcsetattr@plt>:
  401330:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401334:	ldr	x17, [x16, #248]
  401338:	add	x16, x16, #0xf8
  40133c:	br	x17

0000000000401340 <isatty@plt>:
  401340:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401344:	ldr	x17, [x16, #256]
  401348:	add	x16, x16, #0x100
  40134c:	br	x17

0000000000401350 <select@plt>:
  401350:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401354:	ldr	x17, [x16, #264]
  401358:	add	x16, x16, #0x108
  40135c:	br	x17

0000000000401360 <wmove@plt>:
  401360:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401364:	ldr	x17, [x16, #272]
  401368:	add	x16, x16, #0x110
  40136c:	br	x17

0000000000401370 <printf@plt>:
  401370:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401374:	ldr	x17, [x16, #280]
  401378:	add	x16, x16, #0x118
  40137c:	br	x17

0000000000401380 <__errno_location@plt>:
  401380:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401384:	ldr	x17, [x16, #288]
  401388:	add	x16, x16, #0x120
  40138c:	br	x17

0000000000401390 <gettext@plt>:
  401390:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  401394:	ldr	x17, [x16, #296]
  401398:	add	x16, x16, #0x128
  40139c:	br	x17

00000000004013a0 <fprintf@plt>:
  4013a0:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  4013a4:	ldr	x17, [x16, #304]
  4013a8:	add	x16, x16, #0x130
  4013ac:	br	x17

00000000004013b0 <resizeterm@plt>:
  4013b0:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  4013b4:	ldr	x17, [x16, #312]
  4013b8:	add	x16, x16, #0x138
  4013bc:	br	x17

00000000004013c0 <ioctl@plt>:
  4013c0:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  4013c4:	ldr	x17, [x16, #320]
  4013c8:	add	x16, x16, #0x140
  4013cc:	br	x17

00000000004013d0 <setlocale@plt>:
  4013d0:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  4013d4:	ldr	x17, [x16, #328]
  4013d8:	add	x16, x16, #0x148
  4013dc:	br	x17

00000000004013e0 <ferror@plt>:
  4013e0:	adrp	x16, 41b000 <ferror@plt+0x19c20>
  4013e4:	ldr	x17, [x16, #336]
  4013e8:	add	x16, x16, #0x150
  4013ec:	br	x17

Disassembly of section .text:

00000000004013f0 <.text>:
  4013f0:	mov	x29, #0x0                   	// #0
  4013f4:	mov	x30, #0x0                   	// #0
  4013f8:	mov	x5, x0
  4013fc:	ldr	x1, [sp]
  401400:	add	x2, sp, #0x8
  401404:	mov	x6, sp
  401408:	movz	x0, #0x0, lsl #48
  40140c:	movk	x0, #0x0, lsl #32
  401410:	movk	x0, #0x40, lsl #16
  401414:	movk	x0, #0x15b8
  401418:	movz	x3, #0x0, lsl #48
  40141c:	movk	x3, #0x0, lsl #32
  401420:	movk	x3, #0x40, lsl #16
  401424:	movk	x3, #0x9e48
  401428:	movz	x4, #0x0, lsl #48
  40142c:	movk	x4, #0x0, lsl #32
  401430:	movk	x4, #0x40, lsl #16
  401434:	movk	x4, #0x9ec8
  401438:	bl	401240 <__libc_start_main@plt>
  40143c:	bl	401280 <abort@plt>
  401440:	adrp	x0, 41a000 <ferror@plt+0x18c20>
  401444:	ldr	x0, [x0, #4064]
  401448:	cbz	x0, 401450 <ferror@plt+0x70>
  40144c:	b	401270 <__gmon_start__@plt>
  401450:	ret
  401454:	stp	x29, x30, [sp, #-32]!
  401458:	mov	x29, sp
  40145c:	adrp	x0, 41b000 <ferror@plt+0x19c20>
  401460:	add	x0, x0, #0x170
  401464:	str	x0, [sp, #24]
  401468:	ldr	x0, [sp, #24]
  40146c:	str	x0, [sp, #24]
  401470:	ldr	x1, [sp, #24]
  401474:	adrp	x0, 41b000 <ferror@plt+0x19c20>
  401478:	add	x0, x0, #0x170
  40147c:	cmp	x1, x0
  401480:	b.eq	4014bc <ferror@plt+0xdc>  // b.none
  401484:	adrp	x0, 409000 <ferror@plt+0x7c20>
  401488:	add	x0, x0, #0xef8
  40148c:	ldr	x0, [x0]
  401490:	str	x0, [sp, #16]
  401494:	ldr	x0, [sp, #16]
  401498:	str	x0, [sp, #16]
  40149c:	ldr	x0, [sp, #16]
  4014a0:	cmp	x0, #0x0
  4014a4:	b.eq	4014c0 <ferror@plt+0xe0>  // b.none
  4014a8:	ldr	x1, [sp, #16]
  4014ac:	adrp	x0, 41b000 <ferror@plt+0x19c20>
  4014b0:	add	x0, x0, #0x170
  4014b4:	blr	x1
  4014b8:	b	4014c0 <ferror@plt+0xe0>
  4014bc:	nop
  4014c0:	ldp	x29, x30, [sp], #32
  4014c4:	ret
  4014c8:	stp	x29, x30, [sp, #-48]!
  4014cc:	mov	x29, sp
  4014d0:	adrp	x0, 41b000 <ferror@plt+0x19c20>
  4014d4:	add	x0, x0, #0x170
  4014d8:	str	x0, [sp, #40]
  4014dc:	ldr	x0, [sp, #40]
  4014e0:	str	x0, [sp, #40]
  4014e4:	ldr	x1, [sp, #40]
  4014e8:	adrp	x0, 41b000 <ferror@plt+0x19c20>
  4014ec:	add	x0, x0, #0x170
  4014f0:	sub	x0, x1, x0
  4014f4:	asr	x0, x0, #3
  4014f8:	lsr	x1, x0, #63
  4014fc:	add	x0, x1, x0
  401500:	asr	x0, x0, #1
  401504:	str	x0, [sp, #32]
  401508:	ldr	x0, [sp, #32]
  40150c:	cmp	x0, #0x0
  401510:	b.eq	401550 <ferror@plt+0x170>  // b.none
  401514:	adrp	x0, 409000 <ferror@plt+0x7c20>
  401518:	add	x0, x0, #0xf00
  40151c:	ldr	x0, [x0]
  401520:	str	x0, [sp, #24]
  401524:	ldr	x0, [sp, #24]
  401528:	str	x0, [sp, #24]
  40152c:	ldr	x0, [sp, #24]
  401530:	cmp	x0, #0x0
  401534:	b.eq	401554 <ferror@plt+0x174>  // b.none
  401538:	ldr	x2, [sp, #24]
  40153c:	ldr	x1, [sp, #32]
  401540:	adrp	x0, 41b000 <ferror@plt+0x19c20>
  401544:	add	x0, x0, #0x170
  401548:	blr	x2
  40154c:	b	401554 <ferror@plt+0x174>
  401550:	nop
  401554:	ldp	x29, x30, [sp], #48
  401558:	ret
  40155c:	stp	x29, x30, [sp, #-16]!
  401560:	mov	x29, sp
  401564:	adrp	x0, 41b000 <ferror@plt+0x19c20>
  401568:	add	x0, x0, #0x1a0
  40156c:	ldrb	w0, [x0]
  401570:	and	x0, x0, #0xff
  401574:	cmp	x0, #0x0
  401578:	b.ne	401594 <ferror@plt+0x1b4>  // b.any
  40157c:	bl	401454 <ferror@plt+0x74>
  401580:	adrp	x0, 41b000 <ferror@plt+0x19c20>
  401584:	add	x0, x0, #0x1a0
  401588:	mov	w1, #0x1                   	// #1
  40158c:	strb	w1, [x0]
  401590:	b	401598 <ferror@plt+0x1b8>
  401594:	nop
  401598:	ldp	x29, x30, [sp], #16
  40159c:	ret
  4015a0:	stp	x29, x30, [sp, #-16]!
  4015a4:	mov	x29, sp
  4015a8:	bl	4014c8 <ferror@plt+0xe8>
  4015ac:	nop
  4015b0:	ldp	x29, x30, [sp], #16
  4015b4:	ret
  4015b8:	stp	x29, x30, [sp, #-32]!
  4015bc:	str	x28, [sp, #16]
  4015c0:	mov	x29, sp
  4015c4:	sub	sp, sp, #0x2f0
  4015c8:	mov	x8, xzr
  4015cc:	adrp	x9, 41b000 <ferror@plt+0x19c20>
  4015d0:	add	x9, x9, #0x198
  4015d4:	adrp	x10, 41b000 <ferror@plt+0x19c20>
  4015d8:	add	x10, x10, #0x170
  4015dc:	mov	w11, #0x6                   	// #6
  4015e0:	adrp	x12, 40a000 <ferror@plt+0x8c20>
  4015e4:	add	x12, x12, #0x219
  4015e8:	adrp	x13, 40a000 <ferror@plt+0x8c20>
  4015ec:	add	x13, x13, #0x107
  4015f0:	adrp	x14, 40a000 <ferror@plt+0x8c20>
  4015f4:	add	x14, x14, #0x111
  4015f8:	adrp	x15, 403000 <ferror@plt+0x1c20>
  4015fc:	add	x15, x15, #0x8c
  401600:	adrp	x16, 402000 <ferror@plt+0xc20>
  401604:	add	x16, x16, #0xd8
  401608:	adrp	x17, 41b000 <ferror@plt+0x19c20>
  40160c:	add	x17, x17, #0x1a8
  401610:	adrp	x18, 41b000 <ferror@plt+0x19c20>
  401614:	add	x18, x18, #0x1f0
  401618:	adrp	x2, 41b000 <ferror@plt+0x19c20>
  40161c:	add	x2, x2, #0x1b0
  401620:	adrp	x3, 41b000 <ferror@plt+0x19c20>
  401624:	add	x3, x3, #0x190
  401628:	adrp	x4, 41b000 <ferror@plt+0x19c20>
  40162c:	add	x4, x4, #0x168
  401630:	stur	wzr, [x29, #-4]
  401634:	stur	w0, [x29, #-8]
  401638:	stur	x1, [x29, #-16]
  40163c:	stur	x8, [x29, #-40]
  401640:	stur	wzr, [x29, #-44]
  401644:	ldr	x8, [x9]
  401648:	str	x8, [x10]
  40164c:	mov	w0, w11
  401650:	mov	x1, x12
  401654:	str	x13, [sp, #464]
  401658:	str	x14, [sp, #456]
  40165c:	str	x15, [sp, #448]
  401660:	str	x16, [sp, #440]
  401664:	str	x17, [sp, #432]
  401668:	str	x18, [sp, #424]
  40166c:	str	x2, [sp, #416]
  401670:	str	x3, [sp, #408]
  401674:	str	x4, [sp, #400]
  401678:	bl	4013d0 <setlocale@plt>
  40167c:	ldr	x8, [sp, #464]
  401680:	mov	x0, x8
  401684:	ldr	x1, [sp, #456]
  401688:	bl	401230 <bindtextdomain@plt>
  40168c:	ldr	x8, [sp, #464]
  401690:	mov	x0, x8
  401694:	bl	4012a0 <textdomain@plt>
  401698:	ldr	x8, [sp, #448]
  40169c:	mov	x0, x8
  4016a0:	bl	409ed0 <ferror@plt+0x8af0>
  4016a4:	ldr	x8, [sp, #440]
  4016a8:	ldr	x9, [sp, #432]
  4016ac:	str	x8, [x9]
  4016b0:	ldur	w0, [x29, #-8]
  4016b4:	ldur	x1, [x29, #-16]
  4016b8:	adrp	x2, 40a000 <ferror@plt+0x8c20>
  4016bc:	add	x2, x2, #0x123
  4016c0:	adrp	x3, 40a000 <ferror@plt+0x8c20>
  4016c4:	add	x3, x3, #0x30
  4016c8:	mov	x8, xzr
  4016cc:	mov	x4, x8
  4016d0:	bl	4012b0 <getopt_long@plt>
  4016d4:	stur	w0, [x29, #-24]
  4016d8:	mov	w9, #0xffffffff            	// #-1
  4016dc:	cmp	w0, w9
  4016e0:	b.eq	401820 <ferror@plt+0x440>  // b.none
  4016e4:	ldur	w8, [x29, #-24]
  4016e8:	subs	w8, w8, #0x56
  4016ec:	mov	w9, w8
  4016f0:	ubfx	x9, x9, #0, #32
  4016f4:	cmp	x9, #0x1d
  4016f8:	str	x9, [sp, #392]
  4016fc:	b.hi	40180c <ferror@plt+0x42c>  // b.pmore
  401700:	adrp	x8, 409000 <ferror@plt+0x7c20>
  401704:	add	x8, x8, #0xf08
  401708:	ldr	x11, [sp, #392]
  40170c:	ldrsw	x10, [x8, x11, lsl #2]
  401710:	add	x9, x8, x10
  401714:	br	x9
  401718:	bl	401380 <__errno_location@plt>
  40171c:	str	wzr, [x0]
  401720:	adrp	x8, 41b000 <ferror@plt+0x19c20>
  401724:	add	x8, x8, #0x180
  401728:	ldr	x0, [x8]
  40172c:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  401730:	add	x8, x8, #0x12b
  401734:	str	x0, [sp, #384]
  401738:	mov	x0, x8
  40173c:	bl	401390 <gettext@plt>
  401740:	ldr	x8, [sp, #384]
  401744:	str	x0, [sp, #376]
  401748:	mov	x0, x8
  40174c:	ldr	x1, [sp, #376]
  401750:	bl	402af4 <ferror@plt+0x1714>
  401754:	ldr	x8, [sp, #400]
  401758:	str	x0, [x8]
  40175c:	ldr	x9, [x8]
  401760:	cmp	x9, #0x1
  401764:	b.ge	401790 <ferror@plt+0x3b0>  // b.tcont
  401768:	adrp	x0, 40a000 <ferror@plt+0x8c20>
  40176c:	add	x0, x0, #0x139
  401770:	bl	401390 <gettext@plt>
  401774:	mov	w8, #0x1                   	// #1
  401778:	str	x0, [sp, #368]
  40177c:	mov	w0, w8
  401780:	mov	w8, wzr
  401784:	mov	w1, w8
  401788:	ldr	x2, [sp, #368]
  40178c:	bl	401170 <error@plt>
  401790:	b	40181c <ferror@plt+0x43c>
  401794:	adrp	x8, 41b000 <ferror@plt+0x19c20>
  401798:	add	x8, x8, #0x180
  40179c:	ldr	x8, [x8]
  4017a0:	ldrb	w0, [x8]
  4017a4:	bl	402108 <ferror@plt+0xd28>
  4017a8:	adrp	x8, 41b000 <ferror@plt+0x19c20>
  4017ac:	add	x8, x8, #0x1a8
  4017b0:	str	x0, [x8]
  4017b4:	b	40181c <ferror@plt+0x43c>
  4017b8:	mov	w8, #0x1                   	// #1
  4017bc:	ldr	x9, [sp, #416]
  4017c0:	str	w8, [x9]
  4017c4:	ldr	x10, [sp, #400]
  4017c8:	str	xzr, [x10]
  4017cc:	b	40181c <ferror@plt+0x43c>
  4017d0:	adrp	x0, 40a000 <ferror@plt+0x8c20>
  4017d4:	add	x0, x0, #0x158
  4017d8:	bl	401390 <gettext@plt>
  4017dc:	adrp	x8, 41b000 <ferror@plt+0x19c20>
  4017e0:	add	x8, x8, #0x198
  4017e4:	ldr	x1, [x8]
  4017e8:	adrp	x2, 40a000 <ferror@plt+0x8c20>
  4017ec:	add	x2, x2, #0x164
  4017f0:	bl	401370 <printf@plt>
  4017f4:	stur	wzr, [x29, #-4]
  4017f8:	b	4020c4 <ferror@plt+0xce4>
  4017fc:	adrp	x8, 41b000 <ferror@plt+0x19c20>
  401800:	add	x8, x8, #0x188
  401804:	ldr	x0, [x8]
  401808:	bl	4021fc <ferror@plt+0xe1c>
  40180c:	adrp	x8, 41b000 <ferror@plt+0x19c20>
  401810:	add	x8, x8, #0x178
  401814:	ldr	x0, [x8]
  401818:	bl	4021fc <ferror@plt+0xe1c>
  40181c:	b	4016b0 <ferror@plt+0x2d0>
  401820:	mov	w8, wzr
  401824:	mov	w0, w8
  401828:	bl	401340 <isatty@plt>
  40182c:	stur	w0, [x29, #-20]
  401830:	ldur	w8, [x29, #-20]
  401834:	cbz	w8, 401888 <ferror@plt+0x4a8>
  401838:	mov	w8, wzr
  40183c:	mov	w0, w8
  401840:	adrp	x1, 41b000 <ferror@plt+0x19c20>
  401844:	add	x1, x1, #0x1b4
  401848:	bl	4011d0 <tcgetattr@plt>
  40184c:	mov	w8, #0xffffffff            	// #-1
  401850:	cmp	w0, w8
  401854:	b.ne	401888 <ferror@plt+0x4a8>  // b.any
  401858:	bl	401380 <__errno_location@plt>
  40185c:	ldr	w1, [x0]
  401860:	adrp	x0, 40a000 <ferror@plt+0x8c20>
  401864:	add	x0, x0, #0x175
  401868:	str	w1, [sp, #364]
  40186c:	bl	401390 <gettext@plt>
  401870:	mov	w8, wzr
  401874:	str	x0, [sp, #352]
  401878:	mov	w0, w8
  40187c:	ldr	w1, [sp, #364]
  401880:	ldr	x2, [sp, #352]
  401884:	bl	401170 <error@plt>
  401888:	ldr	x8, [sp, #424]
  40188c:	ldrh	w9, [x8]
  401890:	sturh	w9, [x29, #-26]
  401894:	mov	w9, wzr
  401898:	mov	w0, w9
  40189c:	bl	402544 <ferror@plt+0x1164>
  4018a0:	ldr	x8, [sp, #416]
  4018a4:	ldr	w9, [x8]
  4018a8:	cbnz	w9, 4018e0 <ferror@plt+0x500>
  4018ac:	bl	401220 <initscr@plt>
  4018b0:	ldr	x8, [sp, #424]
  4018b4:	ldrh	w9, [x8]
  4018b8:	adrp	x10, 41b000 <ferror@plt+0x19c20>
  4018bc:	add	x10, x10, #0x1f2
  4018c0:	ldrh	w1, [x10]
  4018c4:	mov	w0, w9
  4018c8:	bl	4013b0 <resizeterm@plt>
  4018cc:	mov	w9, #0x1c                  	// #28
  4018d0:	mov	w0, w9
  4018d4:	adrp	x1, 402000 <ferror@plt+0xc20>
  4018d8:	add	x1, x1, #0x544
  4018dc:	bl	4011e0 <signal@plt>
  4018e0:	mov	w0, #0x2                   	// #2
  4018e4:	adrp	x1, 402000 <ferror@plt+0xc20>
  4018e8:	add	x1, x1, #0x5fc
  4018ec:	bl	4011e0 <signal@plt>
  4018f0:	sub	x8, x29, #0x70
  4018f4:	mov	x0, x8
  4018f8:	mov	w9, wzr
  4018fc:	mov	w1, w9
  401900:	mov	x2, #0x38                  	// #56
  401904:	str	x8, [sp, #344]
  401908:	bl	401250 <memset@plt>
  40190c:	sub	x0, x29, #0x28
  401910:	ldr	x1, [sp, #344]
  401914:	bl	4012f0 <get_slabinfo@plt>
  401918:	cbz	w0, 401930 <ferror@plt+0x550>
  40191c:	mov	x8, xzr
  401920:	stur	x8, [x29, #-40]
  401924:	mov	w9, #0x1                   	// #1
  401928:	stur	w9, [x29, #-44]
  40192c:	b	40207c <ferror@plt+0xc9c>
  401930:	ldr	x8, [sp, #416]
  401934:	ldr	w9, [x8]
  401938:	cbnz	w9, 401974 <ferror@plt+0x594>
  40193c:	ldurh	w8, [x29, #-26]
  401940:	ldr	x9, [sp, #424]
  401944:	ldrh	w10, [x9]
  401948:	cmp	w8, w10
  40194c:	b.eq	401974 <ferror@plt+0x594>  // b.none
  401950:	ldr	x8, [sp, #424]
  401954:	ldrh	w0, [x8]
  401958:	adrp	x9, 41b000 <ferror@plt+0x19c20>
  40195c:	add	x9, x9, #0x1f2
  401960:	ldrh	w1, [x9]
  401964:	bl	4013b0 <resizeterm@plt>
  401968:	ldr	x8, [sp, #424]
  40196c:	ldrh	w10, [x8]
  401970:	sturh	w10, [x29, #-26]
  401974:	ldr	x8, [sp, #408]
  401978:	ldr	x0, [x8]
  40197c:	mov	w9, wzr
  401980:	mov	w1, w9
  401984:	mov	w2, w9
  401988:	bl	401360 <wmove@plt>
  40198c:	ldr	x8, [sp, #416]
  401990:	ldr	w9, [x8]
  401994:	cbz	w9, 401bb4 <ferror@plt+0x7d4>
  401998:	adrp	x0, 40a000 <ferror@plt+0x8c20>
  40199c:	add	x0, x0, #0x21a
  4019a0:	bl	401390 <gettext@plt>
  4019a4:	ldur	w2, [x29, #-92]
  4019a8:	ldur	w3, [x29, #-96]
  4019ac:	ldur	s0, [x29, #-92]
  4019b0:	mov	v1.16b, v0.16b
  4019b4:	ucvtf	d1, d1
  4019b8:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  4019bc:	fmov	d2, x8
  4019c0:	fmul	d1, d2, d1
  4019c4:	ldur	s0, [x29, #-96]
  4019c8:	mov	v3.16b, v0.16b
  4019cc:	ucvtf	d3, d3
  4019d0:	fdiv	d0, d1, d3
  4019d4:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  4019d8:	add	x8, x8, #0x23a
  4019dc:	str	x0, [sp, #336]
  4019e0:	mov	x0, x8
  4019e4:	str	w2, [sp, #332]
  4019e8:	str	w3, [sp, #328]
  4019ec:	str	d2, [sp, #320]
  4019f0:	str	d0, [sp, #312]
  4019f4:	bl	401390 <gettext@plt>
  4019f8:	ldur	w5, [x29, #-80]
  4019fc:	ldur	w6, [x29, #-84]
  401a00:	ldur	s4, [x29, #-80]
  401a04:	mov	v0.16b, v4.16b
  401a08:	ucvtf	d0, d0
  401a0c:	ldr	d1, [sp, #320]
  401a10:	fmul	d0, d1, d0
  401a14:	ldur	s4, [x29, #-84]
  401a18:	mov	v2.16b, v4.16b
  401a1c:	ucvtf	d2, d2
  401a20:	fdiv	d1, d0, d2
  401a24:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  401a28:	add	x8, x8, #0x258
  401a2c:	str	x0, [sp, #304]
  401a30:	mov	x0, x8
  401a34:	str	w5, [sp, #300]
  401a38:	str	w6, [sp, #296]
  401a3c:	str	d1, [sp, #288]
  401a40:	bl	401390 <gettext@plt>
  401a44:	ldur	w9, [x29, #-72]
  401a48:	ldur	w10, [x29, #-76]
  401a4c:	ldur	s4, [x29, #-72]
  401a50:	mov	v0.16b, v4.16b
  401a54:	ucvtf	d0, d0
  401a58:	ldr	d1, [sp, #320]
  401a5c:	fmul	d0, d1, d0
  401a60:	ldur	s4, [x29, #-76]
  401a64:	mov	v2.16b, v4.16b
  401a68:	ucvtf	d2, d2
  401a6c:	fdiv	d2, d0, d2
  401a70:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  401a74:	add	x8, x8, #0x277
  401a78:	str	x0, [sp, #280]
  401a7c:	mov	x0, x8
  401a80:	str	w9, [sp, #276]
  401a84:	str	w10, [sp, #272]
  401a88:	str	d2, [sp, #264]
  401a8c:	bl	401390 <gettext@plt>
  401a90:	ldur	x8, [x29, #-104]
  401a94:	ucvtf	d0, x8
  401a98:	mov	x8, #0x4090000000000000    	// #4652218415073722368
  401a9c:	fmov	d1, x8
  401aa0:	fdiv	d3, d0, d1
  401aa4:	ldur	x8, [x29, #-112]
  401aa8:	ucvtf	d0, x8
  401aac:	fdiv	d4, d0, d1
  401ab0:	ldur	x8, [x29, #-104]
  401ab4:	ucvtf	d0, x8
  401ab8:	ldr	d2, [sp, #320]
  401abc:	fmul	d0, d2, d0
  401ac0:	ldur	x8, [x29, #-112]
  401ac4:	ucvtf	d5, x8
  401ac8:	fdiv	d5, d0, d5
  401acc:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  401ad0:	add	x8, x8, #0x294
  401ad4:	str	x0, [sp, #256]
  401ad8:	mov	x0, x8
  401adc:	str	d1, [sp, #248]
  401ae0:	str	d3, [sp, #240]
  401ae4:	str	d4, [sp, #232]
  401ae8:	str	d5, [sp, #224]
  401aec:	bl	401390 <gettext@plt>
  401af0:	ldur	s6, [x29, #-64]
  401af4:	mov	v0.16b, v6.16b
  401af8:	ucvtf	d0, d0
  401afc:	ldr	d1, [sp, #248]
  401b00:	fdiv	d6, d0, d1
  401b04:	ldur	s7, [x29, #-68]
  401b08:	mov	v0.16b, v7.16b
  401b0c:	ucvtf	d0, d0
  401b10:	fdiv	d7, d0, d1
  401b14:	ldur	s16, [x29, #-60]
  401b18:	mov	v0.16b, v16.16b
  401b1c:	ucvtf	d0, d0
  401b20:	fdiv	d0, d0, d1
  401b24:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  401b28:	add	x8, x8, #0x190
  401b2c:	str	x0, [sp, #216]
  401b30:	mov	x0, x8
  401b34:	ldr	x1, [sp, #336]
  401b38:	ldr	w2, [sp, #332]
  401b3c:	ldr	w3, [sp, #328]
  401b40:	ldr	d2, [sp, #312]
  401b44:	str	d0, [sp, #208]
  401b48:	mov	v0.16b, v2.16b
  401b4c:	ldr	x4, [sp, #304]
  401b50:	ldr	w5, [sp, #300]
  401b54:	ldr	w6, [sp, #296]
  401b58:	ldr	d1, [sp, #288]
  401b5c:	ldr	x7, [sp, #280]
  401b60:	mov	x8, sp
  401b64:	ldr	w9, [sp, #276]
  401b68:	str	w9, [x8]
  401b6c:	mov	x8, sp
  401b70:	ldr	w10, [sp, #272]
  401b74:	str	w10, [x8, #8]
  401b78:	ldr	d2, [sp, #264]
  401b7c:	mov	x8, sp
  401b80:	ldr	x11, [sp, #256]
  401b84:	str	x11, [x8, #16]
  401b88:	ldr	d3, [sp, #240]
  401b8c:	ldr	d4, [sp, #232]
  401b90:	ldr	d5, [sp, #224]
  401b94:	mov	x8, sp
  401b98:	ldr	x12, [sp, #216]
  401b9c:	str	x12, [x8, #24]
  401ba0:	mov	x8, sp
  401ba4:	ldr	d17, [sp, #208]
  401ba8:	str	d17, [x8, #32]
  401bac:	bl	401370 <printf@plt>
  401bb0:	b	401dcc <ferror@plt+0x9ec>
  401bb4:	adrp	x0, 40a000 <ferror@plt+0x8c20>
  401bb8:	add	x0, x0, #0x21a
  401bbc:	bl	401390 <gettext@plt>
  401bc0:	ldur	w2, [x29, #-92]
  401bc4:	ldur	w3, [x29, #-96]
  401bc8:	ldur	s0, [x29, #-92]
  401bcc:	mov	v1.16b, v0.16b
  401bd0:	ucvtf	d1, d1
  401bd4:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  401bd8:	fmov	d2, x8
  401bdc:	fmul	d1, d2, d1
  401be0:	ldur	s0, [x29, #-96]
  401be4:	mov	v3.16b, v0.16b
  401be8:	ucvtf	d3, d3
  401bec:	fdiv	d0, d1, d3
  401bf0:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  401bf4:	add	x8, x8, #0x23a
  401bf8:	str	x0, [sp, #200]
  401bfc:	mov	x0, x8
  401c00:	str	w2, [sp, #196]
  401c04:	str	w3, [sp, #192]
  401c08:	str	d2, [sp, #184]
  401c0c:	str	d0, [sp, #176]
  401c10:	bl	401390 <gettext@plt>
  401c14:	ldur	w5, [x29, #-80]
  401c18:	ldur	w6, [x29, #-84]
  401c1c:	ldur	s4, [x29, #-80]
  401c20:	mov	v0.16b, v4.16b
  401c24:	ucvtf	d0, d0
  401c28:	ldr	d1, [sp, #184]
  401c2c:	fmul	d0, d1, d0
  401c30:	ldur	s4, [x29, #-84]
  401c34:	mov	v2.16b, v4.16b
  401c38:	ucvtf	d2, d2
  401c3c:	fdiv	d1, d0, d2
  401c40:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  401c44:	add	x8, x8, #0x258
  401c48:	str	x0, [sp, #168]
  401c4c:	mov	x0, x8
  401c50:	str	w5, [sp, #164]
  401c54:	str	w6, [sp, #160]
  401c58:	str	d1, [sp, #152]
  401c5c:	bl	401390 <gettext@plt>
  401c60:	ldur	w9, [x29, #-72]
  401c64:	ldur	w10, [x29, #-76]
  401c68:	ldur	s4, [x29, #-72]
  401c6c:	mov	v0.16b, v4.16b
  401c70:	ucvtf	d0, d0
  401c74:	ldr	d1, [sp, #184]
  401c78:	fmul	d0, d1, d0
  401c7c:	ldur	s4, [x29, #-76]
  401c80:	mov	v2.16b, v4.16b
  401c84:	ucvtf	d2, d2
  401c88:	fdiv	d2, d0, d2
  401c8c:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  401c90:	add	x8, x8, #0x277
  401c94:	str	x0, [sp, #144]
  401c98:	mov	x0, x8
  401c9c:	str	w9, [sp, #140]
  401ca0:	str	w10, [sp, #136]
  401ca4:	str	d2, [sp, #128]
  401ca8:	bl	401390 <gettext@plt>
  401cac:	ldur	x8, [x29, #-104]
  401cb0:	ucvtf	d0, x8
  401cb4:	mov	x8, #0x4090000000000000    	// #4652218415073722368
  401cb8:	fmov	d1, x8
  401cbc:	fdiv	d3, d0, d1
  401cc0:	ldur	x8, [x29, #-112]
  401cc4:	ucvtf	d0, x8
  401cc8:	fdiv	d4, d0, d1
  401ccc:	ldur	x8, [x29, #-104]
  401cd0:	ucvtf	d0, x8
  401cd4:	ldr	d2, [sp, #184]
  401cd8:	fmul	d0, d2, d0
  401cdc:	ldur	x8, [x29, #-112]
  401ce0:	ucvtf	d5, x8
  401ce4:	fdiv	d5, d0, d5
  401ce8:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  401cec:	add	x8, x8, #0x294
  401cf0:	str	x0, [sp, #120]
  401cf4:	mov	x0, x8
  401cf8:	str	d1, [sp, #112]
  401cfc:	str	d3, [sp, #104]
  401d00:	str	d4, [sp, #96]
  401d04:	str	d5, [sp, #88]
  401d08:	bl	401390 <gettext@plt>
  401d0c:	ldur	s6, [x29, #-64]
  401d10:	mov	v0.16b, v6.16b
  401d14:	ucvtf	d0, d0
  401d18:	ldr	d1, [sp, #112]
  401d1c:	fdiv	d6, d0, d1
  401d20:	ldur	s7, [x29, #-68]
  401d24:	mov	v0.16b, v7.16b
  401d28:	ucvtf	d0, d0
  401d2c:	fdiv	d7, d0, d1
  401d30:	ldur	s16, [x29, #-60]
  401d34:	mov	v0.16b, v16.16b
  401d38:	ucvtf	d0, d0
  401d3c:	fdiv	d0, d0, d1
  401d40:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  401d44:	add	x8, x8, #0x190
  401d48:	str	x0, [sp, #80]
  401d4c:	mov	x0, x8
  401d50:	ldr	x1, [sp, #200]
  401d54:	ldr	w2, [sp, #196]
  401d58:	ldr	w3, [sp, #192]
  401d5c:	ldr	d2, [sp, #176]
  401d60:	str	d0, [sp, #72]
  401d64:	mov	v0.16b, v2.16b
  401d68:	ldr	x4, [sp, #168]
  401d6c:	ldr	w5, [sp, #164]
  401d70:	ldr	w6, [sp, #160]
  401d74:	ldr	d1, [sp, #152]
  401d78:	ldr	x7, [sp, #144]
  401d7c:	mov	x8, sp
  401d80:	ldr	w9, [sp, #140]
  401d84:	str	w9, [x8]
  401d88:	mov	x8, sp
  401d8c:	ldr	w10, [sp, #136]
  401d90:	str	w10, [x8, #8]
  401d94:	ldr	d2, [sp, #128]
  401d98:	mov	x8, sp
  401d9c:	ldr	x11, [sp, #120]
  401da0:	str	x11, [x8, #16]
  401da4:	ldr	d3, [sp, #104]
  401da8:	ldr	d4, [sp, #96]
  401dac:	ldr	d5, [sp, #88]
  401db0:	mov	x8, sp
  401db4:	ldr	x12, [sp, #80]
  401db8:	str	x12, [x8, #24]
  401dbc:	mov	x8, sp
  401dc0:	ldr	d17, [sp, #72]
  401dc4:	str	d17, [x8, #32]
  401dc8:	bl	401290 <printw@plt>
  401dcc:	ldur	x0, [x29, #-40]
  401dd0:	bl	402618 <ferror@plt+0x1238>
  401dd4:	stur	x0, [x29, #-40]
  401dd8:	ldr	x8, [sp, #408]
  401ddc:	ldr	x0, [x8]
  401de0:	mov	w1, #0x40000               	// #262144
  401de4:	mov	x9, xzr
  401de8:	mov	x2, x9
  401dec:	bl	401190 <wattr_on@plt>
  401df0:	ldr	x8, [sp, #416]
  401df4:	ldr	w10, [x8]
  401df8:	cbz	w10, 401e24 <ferror@plt+0xa44>
  401dfc:	adrp	x0, 40a000 <ferror@plt+0x8c20>
  401e00:	add	x0, x0, #0x2be
  401e04:	bl	401390 <gettext@plt>
  401e08:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  401e0c:	add	x8, x8, #0x2b7
  401e10:	str	x0, [sp, #64]
  401e14:	mov	x0, x8
  401e18:	ldr	x1, [sp, #64]
  401e1c:	bl	401370 <printf@plt>
  401e20:	b	401e48 <ferror@plt+0xa68>
  401e24:	adrp	x0, 40a000 <ferror@plt+0x8c20>
  401e28:	add	x0, x0, #0x2be
  401e2c:	bl	401390 <gettext@plt>
  401e30:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  401e34:	add	x8, x8, #0x2b7
  401e38:	str	x0, [sp, #56]
  401e3c:	mov	x0, x8
  401e40:	ldr	x1, [sp, #56]
  401e44:	bl	401290 <printw@plt>
  401e48:	ldr	x8, [sp, #408]
  401e4c:	ldr	x0, [x8]
  401e50:	mov	w1, #0x40000               	// #262144
  401e54:	mov	x9, xzr
  401e58:	mov	x2, x9
  401e5c:	bl	401260 <wattr_off@plt>
  401e60:	ldur	x8, [x29, #-40]
  401e64:	stur	x8, [x29, #-56]
  401e68:	str	wzr, [sp, #488]
  401e6c:	ldr	w8, [sp, #488]
  401e70:	ldr	x9, [sp, #424]
  401e74:	ldrh	w10, [x9]
  401e78:	subs	w10, w10, #0x8
  401e7c:	mov	w11, #0x0                   	// #0
  401e80:	cmp	w8, w10
  401e84:	str	w11, [sp, #52]
  401e88:	b.ge	401e9c <ferror@plt+0xabc>  // b.tcont
  401e8c:	ldur	x8, [x29, #-56]
  401e90:	cmp	x8, #0x0
  401e94:	cset	w9, ne  // ne = any
  401e98:	str	w9, [sp, #52]
  401e9c:	ldr	w8, [sp, #52]
  401ea0:	tbnz	w8, #0, 401ea8 <ferror@plt+0xac8>
  401ea4:	b	401fa4 <ferror@plt+0xbc4>
  401ea8:	ldr	x8, [sp, #416]
  401eac:	ldr	w9, [x8]
  401eb0:	cbz	w9, 401f20 <ferror@plt+0xb40>
  401eb4:	ldur	x8, [x29, #-56]
  401eb8:	ldr	w1, [x8, #152]
  401ebc:	ldur	x8, [x29, #-56]
  401ec0:	ldr	w2, [x8, #156]
  401ec4:	ldur	x8, [x29, #-56]
  401ec8:	ldr	w3, [x8, #180]
  401ecc:	ldur	x8, [x29, #-56]
  401ed0:	ldr	s0, [x8, #160]
  401ed4:	mov	v1.16b, v0.16b
  401ed8:	ucvtf	d1, d1
  401edc:	mov	x8, #0x4090000000000000    	// #4652218415073722368
  401ee0:	fmov	d2, x8
  401ee4:	fdiv	d0, d1, d2
  401ee8:	ldur	x8, [x29, #-56]
  401eec:	ldr	w4, [x8, #172]
  401ef0:	ldur	x8, [x29, #-56]
  401ef4:	ldr	w5, [x8, #164]
  401ef8:	ldur	x8, [x29, #-56]
  401efc:	ldr	x8, [x8, #144]
  401f00:	mov	x9, #0x400                 	// #1024
  401f04:	udiv	x8, x8, x9
  401f08:	ldur	x7, [x29, #-56]
  401f0c:	adrp	x0, 40a000 <ferror@plt+0x8c20>
  401f10:	add	x0, x0, #0x2fa
  401f14:	mov	w6, w8
  401f18:	bl	401370 <printf@plt>
  401f1c:	b	401f88 <ferror@plt+0xba8>
  401f20:	ldur	x8, [x29, #-56]
  401f24:	ldr	w1, [x8, #152]
  401f28:	ldur	x8, [x29, #-56]
  401f2c:	ldr	w2, [x8, #156]
  401f30:	ldur	x8, [x29, #-56]
  401f34:	ldr	w3, [x8, #180]
  401f38:	ldur	x8, [x29, #-56]
  401f3c:	ldr	s0, [x8, #160]
  401f40:	mov	v1.16b, v0.16b
  401f44:	ucvtf	d1, d1
  401f48:	mov	x8, #0x4090000000000000    	// #4652218415073722368
  401f4c:	fmov	d2, x8
  401f50:	fdiv	d0, d1, d2
  401f54:	ldur	x8, [x29, #-56]
  401f58:	ldr	w4, [x8, #172]
  401f5c:	ldur	x8, [x29, #-56]
  401f60:	ldr	w5, [x8, #164]
  401f64:	ldur	x8, [x29, #-56]
  401f68:	ldr	x8, [x8, #144]
  401f6c:	mov	x9, #0x400                 	// #1024
  401f70:	udiv	x8, x8, x9
  401f74:	ldur	x7, [x29, #-56]
  401f78:	adrp	x0, 40a000 <ferror@plt+0x8c20>
  401f7c:	add	x0, x0, #0x2fa
  401f80:	mov	w6, w8
  401f84:	bl	401290 <printw@plt>
  401f88:	ldur	x8, [x29, #-56]
  401f8c:	ldr	x8, [x8, #136]
  401f90:	stur	x8, [x29, #-56]
  401f94:	ldr	w8, [sp, #488]
  401f98:	add	w8, w8, #0x1
  401f9c:	str	w8, [sp, #488]
  401fa0:	b	401e6c <ferror@plt+0xa8c>
  401fa4:	ldur	x0, [x29, #-40]
  401fa8:	bl	4011c0 <put_slabinfo@plt>
  401fac:	ldr	x8, [sp, #416]
  401fb0:	ldr	w9, [x8]
  401fb4:	cbnz	w9, 402070 <ferror@plt+0xc90>
  401fb8:	ldr	x8, [sp, #408]
  401fbc:	ldr	x0, [x8]
  401fc0:	bl	401200 <wrefresh@plt>
  401fc4:	sub	x8, x29, #0x100
  401fc8:	str	x8, [sp, #472]
  401fcc:	str	wzr, [sp, #484]
  401fd0:	ldr	w8, [sp, #484]
  401fd4:	mov	w9, w8
  401fd8:	cmp	x9, #0x10
  401fdc:	b.cs	402004 <ferror@plt+0xc24>  // b.hs, b.nlast
  401fe0:	ldr	x8, [sp, #472]
  401fe4:	ldr	w9, [sp, #484]
  401fe8:	mov	w10, w9
  401fec:	mov	x11, xzr
  401ff0:	str	x11, [x8, x10, lsl #3]
  401ff4:	ldr	w8, [sp, #484]
  401ff8:	add	w8, w8, #0x1
  401ffc:	str	w8, [sp, #484]
  402000:	b	401fd0 <ferror@plt+0xbf0>
  402004:	sub	x1, x29, #0x100
  402008:	ldur	x8, [x29, #-256]
  40200c:	orr	x8, x8, #0x1
  402010:	stur	x8, [x29, #-256]
  402014:	ldr	x8, [sp, #400]
  402018:	ldr	x9, [x8]
  40201c:	sub	x4, x29, #0x80
  402020:	stur	x9, [x29, #-128]
  402024:	mov	x9, xzr
  402028:	stur	xzr, [x29, #-120]
  40202c:	mov	w0, #0x1                   	// #1
  402030:	mov	x2, x9
  402034:	mov	x3, x9
  402038:	bl	401350 <select@plt>
  40203c:	cmp	w0, #0x0
  402040:	cset	w10, le
  402044:	tbnz	w10, #0, 402070 <ferror@plt+0xc90>
  402048:	mov	w8, wzr
  40204c:	mov	w0, w8
  402050:	add	x1, sp, #0x1ef
  402054:	mov	x2, #0x1                   	// #1
  402058:	bl	401320 <read@plt>
  40205c:	cmp	x0, #0x1
  402060:	b.eq	402068 <ferror@plt+0xc88>  // b.none
  402064:	b	40207c <ferror@plt+0xc9c>
  402068:	ldrb	w0, [sp, #495]
  40206c:	bl	402704 <ferror@plt+0x1324>
  402070:	ldr	x8, [sp, #400]
  402074:	ldr	x9, [x8]
  402078:	cbnz	x9, 4018f0 <ferror@plt+0x510>
  40207c:	ldur	w8, [x29, #-20]
  402080:	cbz	w8, 40209c <ferror@plt+0xcbc>
  402084:	mov	w8, wzr
  402088:	mov	w0, w8
  40208c:	mov	w1, #0x2                   	// #2
  402090:	adrp	x2, 41b000 <ferror@plt+0x19c20>
  402094:	add	x2, x2, #0x1b4
  402098:	bl	401330 <tcsetattr@plt>
  40209c:	ldur	x8, [x29, #-40]
  4020a0:	cbz	x8, 4020ac <ferror@plt+0xccc>
  4020a4:	ldur	x0, [x29, #-40]
  4020a8:	bl	401300 <free_slabinfo@plt>
  4020ac:	ldr	x8, [sp, #416]
  4020b0:	ldr	w9, [x8]
  4020b4:	cbnz	w9, 4020bc <ferror@plt+0xcdc>
  4020b8:	bl	401310 <endwin@plt>
  4020bc:	ldur	w8, [x29, #-44]
  4020c0:	stur	w8, [x29, #-4]
  4020c4:	ldur	w0, [x29, #-4]
  4020c8:	add	sp, sp, #0x2f0
  4020cc:	ldr	x28, [sp, #16]
  4020d0:	ldp	x29, x30, [sp], #32
  4020d4:	ret
  4020d8:	sub	sp, sp, #0x10
  4020dc:	str	x0, [sp, #8]
  4020e0:	str	x1, [sp]
  4020e4:	ldr	x8, [sp, #8]
  4020e8:	ldr	w9, [x8, #152]
  4020ec:	ldr	x8, [sp]
  4020f0:	ldr	w10, [x8, #152]
  4020f4:	cmp	w9, w10
  4020f8:	cset	w9, hi  // hi = pmore
  4020fc:	and	w0, w9, #0x1
  402100:	add	sp, sp, #0x10
  402104:	ret
  402108:	sub	sp, sp, #0x20
  40210c:	strb	w0, [sp, #23]
  402110:	ldrb	w8, [sp, #23]
  402114:	subs	w8, w8, #0x61
  402118:	mov	w9, w8
  40211c:	ubfx	x9, x9, #0, #32
  402120:	cmp	x9, #0x15
  402124:	str	x9, [sp, #8]
  402128:	b.hi	4021e4 <ferror@plt+0xe04>  // b.pmore
  40212c:	adrp	x8, 409000 <ferror@plt+0x7c20>
  402130:	add	x8, x8, #0xf80
  402134:	ldr	x11, [sp, #8]
  402138:	ldrsw	x10, [x8, x11, lsl #2]
  40213c:	add	x9, x8, x10
  402140:	br	x9
  402144:	adrp	x8, 402000 <ferror@plt+0xc20>
  402148:	add	x8, x8, #0x840
  40214c:	str	x8, [sp, #24]
  402150:	b	4021f0 <ferror@plt+0xe10>
  402154:	adrp	x8, 402000 <ferror@plt+0xc20>
  402158:	add	x8, x8, #0xd8
  40215c:	str	x8, [sp, #24]
  402160:	b	4021f0 <ferror@plt+0xe10>
  402164:	adrp	x8, 402000 <ferror@plt+0xc20>
  402168:	add	x8, x8, #0x88c
  40216c:	str	x8, [sp, #24]
  402170:	b	4021f0 <ferror@plt+0xe10>
  402174:	adrp	x8, 402000 <ferror@plt+0xc20>
  402178:	add	x8, x8, #0x8bc
  40217c:	str	x8, [sp, #24]
  402180:	b	4021f0 <ferror@plt+0xe10>
  402184:	adrp	x8, 402000 <ferror@plt+0xc20>
  402188:	add	x8, x8, #0x8ec
  40218c:	str	x8, [sp, #24]
  402190:	b	4021f0 <ferror@plt+0xe10>
  402194:	adrp	x8, 402000 <ferror@plt+0xc20>
  402198:	add	x8, x8, #0x91c
  40219c:	str	x8, [sp, #24]
  4021a0:	b	4021f0 <ferror@plt+0xe10>
  4021a4:	adrp	x8, 402000 <ferror@plt+0xc20>
  4021a8:	add	x8, x8, #0x94c
  4021ac:	str	x8, [sp, #24]
  4021b0:	b	4021f0 <ferror@plt+0xe10>
  4021b4:	adrp	x8, 402000 <ferror@plt+0xc20>
  4021b8:	add	x8, x8, #0x97c
  4021bc:	str	x8, [sp, #24]
  4021c0:	b	4021f0 <ferror@plt+0xe10>
  4021c4:	adrp	x8, 402000 <ferror@plt+0xc20>
  4021c8:	add	x8, x8, #0x9ac
  4021cc:	str	x8, [sp, #24]
  4021d0:	b	4021f0 <ferror@plt+0xe10>
  4021d4:	adrp	x8, 402000 <ferror@plt+0xc20>
  4021d8:	add	x8, x8, #0x9dc
  4021dc:	str	x8, [sp, #24]
  4021e0:	b	4021f0 <ferror@plt+0xe10>
  4021e4:	adrp	x8, 402000 <ferror@plt+0xc20>
  4021e8:	add	x8, x8, #0xd8
  4021ec:	str	x8, [sp, #24]
  4021f0:	ldr	x0, [sp, #24]
  4021f4:	add	sp, sp, #0x20
  4021f8:	ret
  4021fc:	sub	sp, sp, #0x150
  402200:	stp	x29, x30, [sp, #240]
  402204:	stp	x28, x27, [sp, #256]
  402208:	stp	x26, x25, [sp, #272]
  40220c:	stp	x24, x23, [sp, #288]
  402210:	stp	x22, x21, [sp, #304]
  402214:	stp	x20, x19, [sp, #320]
  402218:	add	x29, sp, #0xf0
  40221c:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  402220:	add	x8, x8, #0x323
  402224:	adrp	x9, 40a000 <ferror@plt+0x8c20>
  402228:	add	x9, x9, #0x32c
  40222c:	adrp	x10, 41b000 <ferror@plt+0x19c20>
  402230:	add	x10, x10, #0x198
  402234:	adrp	x11, 40a000 <ferror@plt+0x8c20>
  402238:	add	x11, x11, #0x33b
  40223c:	adrp	x12, 40a000 <ferror@plt+0x8c20>
  402240:	add	x12, x12, #0x346
  402244:	adrp	x13, 40a000 <ferror@plt+0x8c20>
  402248:	add	x13, x13, #0x36a
  40224c:	adrp	x14, 40a000 <ferror@plt+0x8c20>
  402250:	add	x14, x14, #0x39d
  402254:	adrp	x15, 40a000 <ferror@plt+0x8c20>
  402258:	add	x15, x15, #0x218
  40225c:	adrp	x16, 40a000 <ferror@plt+0x8c20>
  402260:	add	x16, x16, #0x3e2
  402264:	adrp	x17, 40a000 <ferror@plt+0x8c20>
  402268:	add	x17, x17, #0x40e
  40226c:	adrp	x18, 40a000 <ferror@plt+0x8c20>
  402270:	add	x18, x18, #0x443
  402274:	adrp	x1, 40a000 <ferror@plt+0x8c20>
  402278:	add	x1, x1, #0x46c
  40227c:	adrp	x2, 40a000 <ferror@plt+0x8c20>
  402280:	add	x2, x2, #0x492
  402284:	adrp	x3, 40a000 <ferror@plt+0x8c20>
  402288:	add	x3, x3, #0x4b0
  40228c:	adrp	x4, 40a000 <ferror@plt+0x8c20>
  402290:	add	x4, x4, #0x4c8
  402294:	adrp	x5, 40a000 <ferror@plt+0x8c20>
  402298:	add	x5, x5, #0x4e5
  40229c:	adrp	x6, 40a000 <ferror@plt+0x8c20>
  4022a0:	add	x6, x6, #0x509
  4022a4:	adrp	x7, 40a000 <ferror@plt+0x8c20>
  4022a8:	add	x7, x7, #0x51b
  4022ac:	adrp	x19, 40a000 <ferror@plt+0x8c20>
  4022b0:	add	x19, x19, #0x548
  4022b4:	adrp	x20, 40a000 <ferror@plt+0x8c20>
  4022b8:	add	x20, x20, #0x564
  4022bc:	adrp	x21, 40a000 <ferror@plt+0x8c20>
  4022c0:	add	x21, x21, #0x57d
  4022c4:	adrp	x22, 40a000 <ferror@plt+0x8c20>
  4022c8:	add	x22, x22, #0x59c
  4022cc:	adrp	x23, 40a000 <ferror@plt+0x8c20>
  4022d0:	add	x23, x23, #0x5b7
  4022d4:	adrp	x24, 41b000 <ferror@plt+0x19c20>
  4022d8:	add	x24, x24, #0x178
  4022dc:	mov	w25, #0x1                   	// #1
  4022e0:	mov	w26, wzr
  4022e4:	stur	x0, [x29, #-8]
  4022e8:	mov	x0, x8
  4022ec:	stur	x9, [x29, #-16]
  4022f0:	stur	x10, [x29, #-24]
  4022f4:	stur	x11, [x29, #-32]
  4022f8:	stur	x12, [x29, #-40]
  4022fc:	stur	x13, [x29, #-48]
  402300:	stur	x14, [x29, #-56]
  402304:	stur	x15, [x29, #-64]
  402308:	stur	x16, [x29, #-72]
  40230c:	stur	x17, [x29, #-80]
  402310:	stur	x18, [x29, #-88]
  402314:	stur	x1, [x29, #-96]
  402318:	stur	x2, [x29, #-104]
  40231c:	stur	x3, [x29, #-112]
  402320:	str	x4, [sp, #120]
  402324:	str	x5, [sp, #112]
  402328:	str	x6, [sp, #104]
  40232c:	str	x7, [sp, #96]
  402330:	str	x19, [sp, #88]
  402334:	str	x20, [sp, #80]
  402338:	str	x21, [sp, #72]
  40233c:	str	x22, [sp, #64]
  402340:	str	x23, [sp, #56]
  402344:	str	x24, [sp, #48]
  402348:	str	w25, [sp, #44]
  40234c:	str	w26, [sp, #40]
  402350:	bl	401390 <gettext@plt>
  402354:	ldur	x1, [x29, #-8]
  402358:	bl	401150 <fputs@plt>
  40235c:	ldur	x8, [x29, #-8]
  402360:	ldur	x9, [x29, #-16]
  402364:	mov	x0, x9
  402368:	str	x8, [sp, #32]
  40236c:	bl	401390 <gettext@plt>
  402370:	ldur	x8, [x29, #-24]
  402374:	ldr	x2, [x8]
  402378:	ldr	x9, [sp, #32]
  40237c:	str	x0, [sp, #24]
  402380:	mov	x0, x9
  402384:	ldr	x1, [sp, #24]
  402388:	bl	4013a0 <fprintf@plt>
  40238c:	ldur	x8, [x29, #-32]
  402390:	mov	x0, x8
  402394:	bl	401390 <gettext@plt>
  402398:	ldur	x1, [x29, #-8]
  40239c:	bl	401150 <fputs@plt>
  4023a0:	ldur	x8, [x29, #-40]
  4023a4:	mov	x0, x8
  4023a8:	bl	401390 <gettext@plt>
  4023ac:	ldur	x1, [x29, #-8]
  4023b0:	bl	401150 <fputs@plt>
  4023b4:	ldur	x8, [x29, #-48]
  4023b8:	mov	x0, x8
  4023bc:	bl	401390 <gettext@plt>
  4023c0:	ldur	x1, [x29, #-8]
  4023c4:	bl	401150 <fputs@plt>
  4023c8:	ldur	x8, [x29, #-56]
  4023cc:	mov	x0, x8
  4023d0:	bl	401390 <gettext@plt>
  4023d4:	ldur	x1, [x29, #-8]
  4023d8:	bl	401150 <fputs@plt>
  4023dc:	ldur	x8, [x29, #-64]
  4023e0:	mov	x0, x8
  4023e4:	bl	401390 <gettext@plt>
  4023e8:	ldur	x1, [x29, #-8]
  4023ec:	bl	401150 <fputs@plt>
  4023f0:	ldur	x8, [x29, #-72]
  4023f4:	mov	x0, x8
  4023f8:	bl	401390 <gettext@plt>
  4023fc:	ldur	x1, [x29, #-8]
  402400:	bl	401150 <fputs@plt>
  402404:	ldur	x8, [x29, #-80]
  402408:	mov	x0, x8
  40240c:	bl	401390 <gettext@plt>
  402410:	ldur	x1, [x29, #-8]
  402414:	bl	401150 <fputs@plt>
  402418:	ldur	x8, [x29, #-88]
  40241c:	mov	x0, x8
  402420:	bl	401390 <gettext@plt>
  402424:	ldur	x1, [x29, #-8]
  402428:	bl	401150 <fputs@plt>
  40242c:	ldur	x8, [x29, #-96]
  402430:	mov	x0, x8
  402434:	bl	401390 <gettext@plt>
  402438:	ldur	x1, [x29, #-8]
  40243c:	bl	401150 <fputs@plt>
  402440:	ldur	x8, [x29, #-104]
  402444:	mov	x0, x8
  402448:	bl	401390 <gettext@plt>
  40244c:	ldur	x1, [x29, #-8]
  402450:	bl	401150 <fputs@plt>
  402454:	ldur	x8, [x29, #-112]
  402458:	mov	x0, x8
  40245c:	bl	401390 <gettext@plt>
  402460:	ldur	x1, [x29, #-8]
  402464:	bl	401150 <fputs@plt>
  402468:	ldr	x8, [sp, #120]
  40246c:	mov	x0, x8
  402470:	bl	401390 <gettext@plt>
  402474:	ldur	x1, [x29, #-8]
  402478:	bl	401150 <fputs@plt>
  40247c:	ldr	x8, [sp, #112]
  402480:	mov	x0, x8
  402484:	bl	401390 <gettext@plt>
  402488:	ldur	x1, [x29, #-8]
  40248c:	bl	401150 <fputs@plt>
  402490:	ldr	x8, [sp, #104]
  402494:	mov	x0, x8
  402498:	bl	401390 <gettext@plt>
  40249c:	ldur	x1, [x29, #-8]
  4024a0:	bl	401150 <fputs@plt>
  4024a4:	ldr	x8, [sp, #96]
  4024a8:	mov	x0, x8
  4024ac:	bl	401390 <gettext@plt>
  4024b0:	ldur	x1, [x29, #-8]
  4024b4:	bl	401150 <fputs@plt>
  4024b8:	ldr	x8, [sp, #88]
  4024bc:	mov	x0, x8
  4024c0:	bl	401390 <gettext@plt>
  4024c4:	ldur	x1, [x29, #-8]
  4024c8:	bl	401150 <fputs@plt>
  4024cc:	ldr	x8, [sp, #80]
  4024d0:	mov	x0, x8
  4024d4:	bl	401390 <gettext@plt>
  4024d8:	ldur	x1, [x29, #-8]
  4024dc:	bl	401150 <fputs@plt>
  4024e0:	ldr	x8, [sp, #72]
  4024e4:	mov	x0, x8
  4024e8:	bl	401390 <gettext@plt>
  4024ec:	ldur	x1, [x29, #-8]
  4024f0:	bl	401150 <fputs@plt>
  4024f4:	ldur	x8, [x29, #-8]
  4024f8:	ldr	x9, [sp, #64]
  4024fc:	mov	x0, x9
  402500:	str	x8, [sp, #16]
  402504:	bl	401390 <gettext@plt>
  402508:	ldr	x8, [sp, #16]
  40250c:	str	x0, [sp, #8]
  402510:	mov	x0, x8
  402514:	ldr	x1, [sp, #8]
  402518:	ldr	x2, [sp, #56]
  40251c:	bl	4013a0 <fprintf@plt>
  402520:	ldur	x8, [x29, #-8]
  402524:	ldr	x9, [sp, #48]
  402528:	ldr	x10, [x9]
  40252c:	cmp	x8, x10
  402530:	ldr	w25, [sp, #44]
  402534:	ldr	w26, [sp, #40]
  402538:	csel	w27, w25, w26, eq  // eq = none
  40253c:	mov	w0, w27
  402540:	bl	401160 <exit@plt>
  402544:	sub	sp, sp, #0x30
  402548:	stp	x29, x30, [sp, #32]
  40254c:	add	x29, sp, #0x20
  402550:	mov	w8, #0x1                   	// #1
  402554:	mov	x1, #0x5413                	// #21523
  402558:	mov	w9, #0xffffffff            	// #-1
  40255c:	adrp	x10, 41b000 <ferror@plt+0x19c20>
  402560:	add	x10, x10, #0x1f0
  402564:	sub	x2, x29, #0xc
  402568:	stur	w0, [x29, #-4]
  40256c:	mov	w0, w8
  402570:	str	w9, [sp, #16]
  402574:	str	x10, [sp, #8]
  402578:	bl	4013c0 <ioctl@plt>
  40257c:	ldr	w8, [sp, #16]
  402580:	cmp	w0, w8
  402584:	b.eq	4025b8 <ferror@plt+0x11d8>  // b.none
  402588:	ldurh	w8, [x29, #-12]
  40258c:	cmp	w8, #0xa
  402590:	b.le	4025b8 <ferror@plt+0x11d8>
  402594:	sub	x8, x29, #0xc
  402598:	ldrh	w9, [x8, #2]
  40259c:	adrp	x8, 41b000 <ferror@plt+0x19c20>
  4025a0:	add	x8, x8, #0x1f2
  4025a4:	strh	w9, [x8]
  4025a8:	ldurh	w9, [x29, #-12]
  4025ac:	ldr	x8, [sp, #8]
  4025b0:	strh	w9, [x8]
  4025b4:	b	4025d4 <ferror@plt+0x11f4>
  4025b8:	adrp	x8, 41b000 <ferror@plt+0x19c20>
  4025bc:	add	x8, x8, #0x1f2
  4025c0:	mov	w9, #0x50                  	// #80
  4025c4:	strh	w9, [x8]
  4025c8:	mov	w9, #0x18                  	// #24
  4025cc:	ldr	x8, [sp, #8]
  4025d0:	strh	w9, [x8]
  4025d4:	adrp	x8, 41b000 <ferror@plt+0x19c20>
  4025d8:	add	x8, x8, #0x1b0
  4025dc:	ldr	w9, [x8]
  4025e0:	cbz	w9, 4025f0 <ferror@plt+0x1210>
  4025e4:	mov	w8, #0xffff                	// #65535
  4025e8:	ldr	x9, [sp, #8]
  4025ec:	strh	w8, [x9]
  4025f0:	ldp	x29, x30, [sp, #32]
  4025f4:	add	sp, sp, #0x30
  4025f8:	ret
  4025fc:	sub	sp, sp, #0x10
  402600:	adrp	x8, 41b000 <ferror@plt+0x19c20>
  402604:	add	x8, x8, #0x168
  402608:	str	w0, [sp, #12]
  40260c:	str	xzr, [x8]
  402610:	add	sp, sp, #0x10
  402614:	ret
  402618:	sub	sp, sp, #0x50
  40261c:	stp	x29, x30, [sp, #64]
  402620:	add	x29, sp, #0x40
  402624:	stur	x0, [x29, #-16]
  402628:	ldur	x8, [x29, #-16]
  40262c:	cbz	x8, 40263c <ferror@plt+0x125c>
  402630:	ldur	x8, [x29, #-16]
  402634:	ldr	x8, [x8, #136]
  402638:	cbnz	x8, 402648 <ferror@plt+0x1268>
  40263c:	ldur	x8, [x29, #-16]
  402640:	stur	x8, [x29, #-8]
  402644:	b	4026f4 <ferror@plt+0x1314>
  402648:	ldur	x8, [x29, #-16]
  40264c:	stur	x8, [x29, #-24]
  402650:	ldur	x8, [x29, #-16]
  402654:	ldr	x8, [x8, #136]
  402658:	str	x8, [sp, #32]
  40265c:	ldr	x8, [sp, #32]
  402660:	mov	w9, #0x0                   	// #0
  402664:	str	w9, [sp, #28]
  402668:	cbz	x8, 402680 <ferror@plt+0x12a0>
  40266c:	ldr	x8, [sp, #32]
  402670:	ldr	x8, [x8, #136]
  402674:	cmp	x8, #0x0
  402678:	cset	w9, ne  // ne = any
  40267c:	str	w9, [sp, #28]
  402680:	ldr	w8, [sp, #28]
  402684:	tbnz	w8, #0, 40268c <ferror@plt+0x12ac>
  402688:	b	4026ac <ferror@plt+0x12cc>
  40268c:	ldur	x8, [x29, #-16]
  402690:	ldr	x8, [x8, #136]
  402694:	stur	x8, [x29, #-16]
  402698:	ldr	x8, [sp, #32]
  40269c:	ldr	x8, [x8, #136]
  4026a0:	ldr	x8, [x8, #136]
  4026a4:	str	x8, [sp, #32]
  4026a8:	b	40265c <ferror@plt+0x127c>
  4026ac:	ldur	x8, [x29, #-16]
  4026b0:	ldr	x8, [x8, #136]
  4026b4:	str	x8, [sp, #32]
  4026b8:	ldur	x8, [x29, #-16]
  4026bc:	mov	x9, xzr
  4026c0:	str	x9, [x8, #136]
  4026c4:	ldur	x0, [x29, #-24]
  4026c8:	bl	402618 <ferror@plt+0x1238>
  4026cc:	ldr	x8, [sp, #32]
  4026d0:	str	x0, [sp, #16]
  4026d4:	mov	x0, x8
  4026d8:	bl	402618 <ferror@plt+0x1238>
  4026dc:	ldr	x1, [sp, #16]
  4026e0:	str	x0, [sp, #8]
  4026e4:	mov	x0, x1
  4026e8:	ldr	x1, [sp, #8]
  4026ec:	bl	402a0c <ferror@plt+0x162c>
  4026f0:	stur	x0, [x29, #-8]
  4026f4:	ldur	x0, [x29, #-8]
  4026f8:	ldp	x29, x30, [sp, #64]
  4026fc:	add	sp, sp, #0x50
  402700:	ret
  402704:	sub	sp, sp, #0x30
  402708:	stp	x29, x30, [sp, #32]
  40270c:	add	x29, sp, #0x20
  402710:	adrp	x8, 41b000 <ferror@plt+0x19c20>
  402714:	add	x8, x8, #0x1a8
  402718:	sturb	w0, [x29, #-1]
  40271c:	ldurb	w0, [x29, #-1]
  402720:	str	x8, [sp, #16]
  402724:	bl	401210 <toupper@plt>
  402728:	sturb	w0, [x29, #-1]
  40272c:	ldurb	w9, [x29, #-1]
  402730:	subs	w9, w9, #0x41
  402734:	mov	w8, w9
  402738:	ubfx	x8, x8, #0, #32
  40273c:	cmp	x8, #0x15
  402740:	str	x8, [sp, #8]
  402744:	b.hi	402834 <ferror@plt+0x1454>  // b.pmore
  402748:	adrp	x8, 409000 <ferror@plt+0x7c20>
  40274c:	add	x8, x8, #0xfd8
  402750:	ldr	x11, [sp, #8]
  402754:	ldrsw	x10, [x8, x11, lsl #2]
  402758:	add	x9, x8, x10
  40275c:	br	x9
  402760:	adrp	x8, 402000 <ferror@plt+0xc20>
  402764:	add	x8, x8, #0x88c
  402768:	ldr	x9, [sp, #16]
  40276c:	str	x8, [x9]
  402770:	b	402834 <ferror@plt+0x1454>
  402774:	adrp	x8, 402000 <ferror@plt+0xc20>
  402778:	add	x8, x8, #0x8ec
  40277c:	ldr	x9, [sp, #16]
  402780:	str	x8, [x9]
  402784:	b	402834 <ferror@plt+0x1454>
  402788:	adrp	x8, 402000 <ferror@plt+0xc20>
  40278c:	add	x8, x8, #0x9ac
  402790:	ldr	x9, [sp, #16]
  402794:	str	x8, [x9]
  402798:	b	402834 <ferror@plt+0x1454>
  40279c:	adrp	x8, 402000 <ferror@plt+0xc20>
  4027a0:	add	x8, x8, #0x94c
  4027a4:	ldr	x9, [sp, #16]
  4027a8:	str	x8, [x9]
  4027ac:	b	402834 <ferror@plt+0x1454>
  4027b0:	adrp	x8, 402000 <ferror@plt+0xc20>
  4027b4:	add	x8, x8, #0x97c
  4027b8:	ldr	x9, [sp, #16]
  4027bc:	str	x8, [x9]
  4027c0:	b	402834 <ferror@plt+0x1454>
  4027c4:	adrp	x8, 402000 <ferror@plt+0xc20>
  4027c8:	add	x8, x8, #0x840
  4027cc:	ldr	x9, [sp, #16]
  4027d0:	str	x8, [x9]
  4027d4:	b	402834 <ferror@plt+0x1454>
  4027d8:	adrp	x8, 402000 <ferror@plt+0xc20>
  4027dc:	add	x8, x8, #0xd8
  4027e0:	ldr	x9, [sp, #16]
  4027e4:	str	x8, [x9]
  4027e8:	b	402834 <ferror@plt+0x1454>
  4027ec:	adrp	x8, 402000 <ferror@plt+0xc20>
  4027f0:	add	x8, x8, #0x91c
  4027f4:	ldr	x9, [sp, #16]
  4027f8:	str	x8, [x9]
  4027fc:	b	402834 <ferror@plt+0x1454>
  402800:	adrp	x8, 402000 <ferror@plt+0xc20>
  402804:	add	x8, x8, #0x8bc
  402808:	ldr	x9, [sp, #16]
  40280c:	str	x8, [x9]
  402810:	b	402834 <ferror@plt+0x1454>
  402814:	adrp	x8, 402000 <ferror@plt+0xc20>
  402818:	add	x8, x8, #0x9dc
  40281c:	ldr	x9, [sp, #16]
  402820:	str	x8, [x9]
  402824:	b	402834 <ferror@plt+0x1454>
  402828:	adrp	x8, 41b000 <ferror@plt+0x19c20>
  40282c:	add	x8, x8, #0x168
  402830:	str	xzr, [x8]
  402834:	ldp	x29, x30, [sp, #32]
  402838:	add	sp, sp, #0x30
  40283c:	ret
  402840:	sub	sp, sp, #0x30
  402844:	stp	x29, x30, [sp, #32]
  402848:	add	x29, sp, #0x20
  40284c:	mov	w8, wzr
  402850:	mov	w9, #0x1                   	// #1
  402854:	stur	x0, [x29, #-8]
  402858:	str	x1, [sp, #16]
  40285c:	ldur	x0, [x29, #-8]
  402860:	ldr	x1, [sp, #16]
  402864:	str	w8, [sp, #12]
  402868:	str	w9, [sp, #8]
  40286c:	bl	4012c0 <strcmp@plt>
  402870:	cmp	w0, #0x0
  402874:	ldr	w8, [sp, #8]
  402878:	ldr	w9, [sp, #12]
  40287c:	csel	w0, w8, w9, lt  // lt = tstop
  402880:	ldp	x29, x30, [sp, #32]
  402884:	add	sp, sp, #0x30
  402888:	ret
  40288c:	sub	sp, sp, #0x10
  402890:	str	x0, [sp, #8]
  402894:	str	x1, [sp]
  402898:	ldr	x8, [sp, #8]
  40289c:	ldr	w9, [x8, #156]
  4028a0:	ldr	x8, [sp]
  4028a4:	ldr	w10, [x8, #156]
  4028a8:	cmp	w9, w10
  4028ac:	cset	w9, hi  // hi = pmore
  4028b0:	and	w0, w9, #0x1
  4028b4:	add	sp, sp, #0x10
  4028b8:	ret
  4028bc:	sub	sp, sp, #0x10
  4028c0:	str	x0, [sp, #8]
  4028c4:	str	x1, [sp]
  4028c8:	ldr	x8, [sp, #8]
  4028cc:	ldr	w9, [x8, #160]
  4028d0:	ldr	x8, [sp]
  4028d4:	ldr	w10, [x8, #160]
  4028d8:	cmp	w9, w10
  4028dc:	cset	w9, hi  // hi = pmore
  4028e0:	and	w0, w9, #0x1
  4028e4:	add	sp, sp, #0x10
  4028e8:	ret
  4028ec:	sub	sp, sp, #0x10
  4028f0:	str	x0, [sp, #8]
  4028f4:	str	x1, [sp]
  4028f8:	ldr	x8, [sp, #8]
  4028fc:	ldr	w9, [x8, #164]
  402900:	ldr	x8, [sp]
  402904:	ldr	w10, [x8, #164]
  402908:	cmp	w9, w10
  40290c:	cset	w9, hi  // hi = pmore
  402910:	and	w0, w9, #0x1
  402914:	add	sp, sp, #0x10
  402918:	ret
  40291c:	sub	sp, sp, #0x10
  402920:	str	x0, [sp, #8]
  402924:	str	x1, [sp]
  402928:	ldr	x8, [sp, #8]
  40292c:	ldr	w9, [x8, #168]
  402930:	ldr	x8, [sp]
  402934:	ldr	w10, [x8, #168]
  402938:	cmp	w9, w10
  40293c:	cset	w9, hi  // hi = pmore
  402940:	and	w0, w9, #0x1
  402944:	add	sp, sp, #0x10
  402948:	ret
  40294c:	sub	sp, sp, #0x10
  402950:	str	x0, [sp, #8]
  402954:	str	x1, [sp]
  402958:	ldr	x8, [sp, #8]
  40295c:	ldr	w9, [x8, #172]
  402960:	ldr	x8, [sp]
  402964:	ldr	w10, [x8, #172]
  402968:	cmp	w9, w10
  40296c:	cset	w9, hi  // hi = pmore
  402970:	and	w0, w9, #0x1
  402974:	add	sp, sp, #0x10
  402978:	ret
  40297c:	sub	sp, sp, #0x10
  402980:	str	x0, [sp, #8]
  402984:	str	x1, [sp]
  402988:	ldr	x8, [sp, #8]
  40298c:	ldr	w9, [x8, #176]
  402990:	ldr	x8, [sp]
  402994:	ldr	w10, [x8, #176]
  402998:	cmp	w9, w10
  40299c:	cset	w9, hi  // hi = pmore
  4029a0:	and	w0, w9, #0x1
  4029a4:	add	sp, sp, #0x10
  4029a8:	ret
  4029ac:	sub	sp, sp, #0x10
  4029b0:	str	x0, [sp, #8]
  4029b4:	str	x1, [sp]
  4029b8:	ldr	x8, [sp, #8]
  4029bc:	ldr	x8, [x8, #144]
  4029c0:	ldr	x9, [sp]
  4029c4:	ldr	x9, [x9, #144]
  4029c8:	cmp	x8, x9
  4029cc:	cset	w10, hi  // hi = pmore
  4029d0:	and	w0, w10, #0x1
  4029d4:	add	sp, sp, #0x10
  4029d8:	ret
  4029dc:	sub	sp, sp, #0x10
  4029e0:	str	x0, [sp, #8]
  4029e4:	str	x1, [sp]
  4029e8:	ldr	x8, [sp, #8]
  4029ec:	ldr	w9, [x8, #180]
  4029f0:	ldr	x8, [sp]
  4029f4:	ldr	w10, [x8, #180]
  4029f8:	cmp	w9, w10
  4029fc:	cset	w9, hi  // hi = pmore
  402a00:	and	w0, w9, #0x1
  402a04:	add	sp, sp, #0x10
  402a08:	ret
  402a0c:	sub	sp, sp, #0xf0
  402a10:	stp	x29, x30, [sp, #224]
  402a14:	add	x29, sp, #0xe0
  402a18:	add	x8, sp, #0x18
  402a1c:	stur	x0, [x29, #-8]
  402a20:	stur	x1, [x29, #-16]
  402a24:	str	x8, [sp, #16]
  402a28:	ldur	x8, [x29, #-8]
  402a2c:	mov	w9, #0x0                   	// #0
  402a30:	str	w9, [sp, #12]
  402a34:	cbz	x8, 402a48 <ferror@plt+0x1668>
  402a38:	ldur	x8, [x29, #-16]
  402a3c:	cmp	x8, #0x0
  402a40:	cset	w9, ne  // ne = any
  402a44:	str	w9, [sp, #12]
  402a48:	ldr	w8, [sp, #12]
  402a4c:	tbnz	w8, #0, 402a54 <ferror@plt+0x1674>
  402a50:	b	402ab8 <ferror@plt+0x16d8>
  402a54:	adrp	x8, 41b000 <ferror@plt+0x19c20>
  402a58:	add	x8, x8, #0x1a8
  402a5c:	ldr	x8, [x8]
  402a60:	ldur	x0, [x29, #-8]
  402a64:	ldur	x1, [x29, #-16]
  402a68:	blr	x8
  402a6c:	cbz	w0, 402a94 <ferror@plt+0x16b4>
  402a70:	ldur	x8, [x29, #-8]
  402a74:	ldr	x9, [sp, #16]
  402a78:	str	x8, [x9, #136]
  402a7c:	ldur	x8, [x29, #-8]
  402a80:	str	x8, [sp, #16]
  402a84:	ldur	x8, [x29, #-8]
  402a88:	ldr	x8, [x8, #136]
  402a8c:	stur	x8, [x29, #-8]
  402a90:	b	402ab4 <ferror@plt+0x16d4>
  402a94:	ldur	x8, [x29, #-16]
  402a98:	ldr	x9, [sp, #16]
  402a9c:	str	x8, [x9, #136]
  402aa0:	ldur	x8, [x29, #-16]
  402aa4:	str	x8, [sp, #16]
  402aa8:	ldur	x8, [x29, #-16]
  402aac:	ldr	x8, [x8, #136]
  402ab0:	stur	x8, [x29, #-16]
  402ab4:	b	402a28 <ferror@plt+0x1648>
  402ab8:	ldur	x8, [x29, #-8]
  402abc:	cbnz	x8, 402acc <ferror@plt+0x16ec>
  402ac0:	ldur	x8, [x29, #-16]
  402ac4:	str	x8, [sp]
  402ac8:	b	402ad4 <ferror@plt+0x16f4>
  402acc:	ldur	x8, [x29, #-8]
  402ad0:	str	x8, [sp]
  402ad4:	ldr	x8, [sp]
  402ad8:	ldr	x9, [sp, #16]
  402adc:	str	x8, [x9, #136]
  402ae0:	add	x8, sp, #0x18
  402ae4:	ldr	x0, [x8, #136]
  402ae8:	ldp	x29, x30, [sp, #224]
  402aec:	add	sp, sp, #0xf0
  402af0:	ret
  402af4:	sub	sp, sp, #0x40
  402af8:	stp	x29, x30, [sp, #48]
  402afc:	add	x29, sp, #0x30
  402b00:	mov	x8, xzr
  402b04:	stur	x0, [x29, #-16]
  402b08:	str	x1, [sp, #24]
  402b0c:	str	x8, [sp, #8]
  402b10:	ldur	x8, [x29, #-16]
  402b14:	cbz	x8, 402b7c <ferror@plt+0x179c>
  402b18:	ldur	x8, [x29, #-16]
  402b1c:	ldrb	w9, [x8]
  402b20:	cbz	w9, 402b7c <ferror@plt+0x179c>
  402b24:	bl	401380 <__errno_location@plt>
  402b28:	str	wzr, [x0]
  402b2c:	ldur	x0, [x29, #-16]
  402b30:	add	x1, sp, #0x8
  402b34:	mov	w2, #0xa                   	// #10
  402b38:	bl	4012e0 <strtol@plt>
  402b3c:	str	x0, [sp, #16]
  402b40:	bl	401380 <__errno_location@plt>
  402b44:	ldr	w8, [x0]
  402b48:	cbnz	w8, 402b7c <ferror@plt+0x179c>
  402b4c:	ldur	x8, [x29, #-16]
  402b50:	ldr	x9, [sp, #8]
  402b54:	cmp	x8, x9
  402b58:	b.eq	402b7c <ferror@plt+0x179c>  // b.none
  402b5c:	ldr	x8, [sp, #8]
  402b60:	cbz	x8, 402b7c <ferror@plt+0x179c>
  402b64:	ldr	x8, [sp, #8]
  402b68:	ldrb	w9, [x8]
  402b6c:	cbnz	w9, 402b7c <ferror@plt+0x179c>
  402b70:	ldr	x8, [sp, #16]
  402b74:	stur	x8, [x29, #-8]
  402b78:	b	402ba0 <ferror@plt+0x17c0>
  402b7c:	bl	401380 <__errno_location@plt>
  402b80:	ldr	w1, [x0]
  402b84:	ldr	x3, [sp, #24]
  402b88:	ldur	x4, [x29, #-16]
  402b8c:	mov	w0, #0x1                   	// #1
  402b90:	adrp	x2, 40a000 <ferror@plt+0x8c20>
  402b94:	add	x2, x2, #0x610
  402b98:	bl	401170 <error@plt>
  402b9c:	stur	xzr, [x29, #-8]
  402ba0:	ldur	x0, [x29, #-8]
  402ba4:	ldp	x29, x30, [sp, #48]
  402ba8:	add	sp, sp, #0x40
  402bac:	ret
  402bb0:	sub	sp, sp, #0x40
  402bb4:	stp	x29, x30, [sp, #48]
  402bb8:	add	x29, sp, #0x30
  402bbc:	mov	x8, xzr
  402bc0:	stur	x0, [x29, #-16]
  402bc4:	str	x1, [sp, #24]
  402bc8:	str	x8, [sp, #8]
  402bcc:	ldur	x8, [x29, #-16]
  402bd0:	cbz	x8, 402c34 <ferror@plt+0x1854>
  402bd4:	ldur	x8, [x29, #-16]
  402bd8:	ldrb	w9, [x8]
  402bdc:	cbz	w9, 402c34 <ferror@plt+0x1854>
  402be0:	bl	401380 <__errno_location@plt>
  402be4:	str	wzr, [x0]
  402be8:	ldur	x0, [x29, #-16]
  402bec:	add	x1, sp, #0x8
  402bf0:	bl	401180 <strtod@plt>
  402bf4:	str	d0, [sp, #16]
  402bf8:	bl	401380 <__errno_location@plt>
  402bfc:	ldr	w8, [x0]
  402c00:	cbnz	w8, 402c34 <ferror@plt+0x1854>
  402c04:	ldur	x8, [x29, #-16]
  402c08:	ldr	x9, [sp, #8]
  402c0c:	cmp	x8, x9
  402c10:	b.eq	402c34 <ferror@plt+0x1854>  // b.none
  402c14:	ldr	x8, [sp, #8]
  402c18:	cbz	x8, 402c34 <ferror@plt+0x1854>
  402c1c:	ldr	x8, [sp, #8]
  402c20:	ldrb	w9, [x8]
  402c24:	cbnz	w9, 402c34 <ferror@plt+0x1854>
  402c28:	ldr	x8, [sp, #16]
  402c2c:	stur	x8, [x29, #-8]
  402c30:	b	402c5c <ferror@plt+0x187c>
  402c34:	bl	401380 <__errno_location@plt>
  402c38:	ldr	w1, [x0]
  402c3c:	ldr	x3, [sp, #24]
  402c40:	ldur	x4, [x29, #-16]
  402c44:	mov	w0, #0x1                   	// #1
  402c48:	adrp	x2, 40a000 <ferror@plt+0x8c20>
  402c4c:	add	x2, x2, #0x610
  402c50:	bl	401170 <error@plt>
  402c54:	fmov	d0, xzr
  402c58:	stur	d0, [x29, #-8]
  402c5c:	ldur	d0, [x29, #-8]
  402c60:	ldp	x29, x30, [sp, #48]
  402c64:	add	sp, sp, #0x40
  402c68:	ret
  402c6c:	sub	sp, sp, #0xb0
  402c70:	stp	x29, x30, [sp, #160]
  402c74:	add	x29, sp, #0xa0
  402c78:	stur	x0, [x29, #-16]
  402c7c:	stur	x1, [x29, #-24]
  402c80:	mov	w8, wzr
  402c84:	str	w8, [sp, #76]
  402c88:	ldur	x9, [x29, #-16]
  402c8c:	cbz	x9, 402f90 <ferror@plt+0x1bb0>
  402c90:	b	402c94 <ferror@plt+0x18b4>
  402c94:	ldur	x8, [x29, #-16]
  402c98:	ldrb	w9, [x8]
  402c9c:	cbz	w9, 402f90 <ferror@plt+0x1bb0>
  402ca0:	b	402ca4 <ferror@plt+0x18c4>
  402ca4:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  402ca8:	ldr	q0, [x8, #1488]
  402cac:	stur	q0, [x29, #-48]
  402cb0:	ldur	x8, [x29, #-16]
  402cb4:	stur	x8, [x29, #-56]
  402cb8:	b	402cbc <ferror@plt+0x18dc>
  402cbc:	bl	4012d0 <__ctype_b_loc@plt>
  402cc0:	ldr	x8, [x0]
  402cc4:	ldur	x9, [x29, #-56]
  402cc8:	ldrb	w10, [x9]
  402ccc:	mov	w9, w10
  402cd0:	ldrh	w10, [x8, x9, lsl #1]
  402cd4:	tbz	w10, #13, 402cec <ferror@plt+0x190c>
  402cd8:	b	402cdc <ferror@plt+0x18fc>
  402cdc:	ldur	x8, [x29, #-56]
  402ce0:	add	x8, x8, #0x1
  402ce4:	stur	x8, [x29, #-56]
  402ce8:	b	402cbc <ferror@plt+0x18dc>
  402cec:	ldur	x8, [x29, #-56]
  402cf0:	ldrb	w9, [x8]
  402cf4:	subs	w9, w9, #0x2d
  402cf8:	b.ne	402d18 <ferror@plt+0x1938>  // b.any
  402cfc:	b	402d00 <ferror@plt+0x1920>
  402d00:	mov	w8, #0x1                   	// #1
  402d04:	str	w8, [sp, #76]
  402d08:	ldur	x9, [x29, #-56]
  402d0c:	add	x9, x9, #0x1
  402d10:	stur	x9, [x29, #-56]
  402d14:	b	402d40 <ferror@plt+0x1960>
  402d18:	ldur	x8, [x29, #-56]
  402d1c:	ldrb	w9, [x8]
  402d20:	subs	w9, w9, #0x2b
  402d24:	b.ne	402d3c <ferror@plt+0x195c>  // b.any
  402d28:	b	402d2c <ferror@plt+0x194c>
  402d2c:	ldur	x8, [x29, #-56]
  402d30:	add	x8, x8, #0x1
  402d34:	stur	x8, [x29, #-56]
  402d38:	b	402d3c <ferror@plt+0x195c>
  402d3c:	b	402d40 <ferror@plt+0x1960>
  402d40:	ldur	x8, [x29, #-56]
  402d44:	stur	x8, [x29, #-64]
  402d48:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  402d4c:	ldr	q0, [x8, #1504]
  402d50:	str	q0, [sp, #80]
  402d54:	b	402d58 <ferror@plt+0x1978>
  402d58:	bl	4012d0 <__ctype_b_loc@plt>
  402d5c:	ldr	x8, [x0]
  402d60:	ldur	x9, [x29, #-64]
  402d64:	ldrb	w10, [x9]
  402d68:	mov	w9, w10
  402d6c:	ldrh	w10, [x8, x9, lsl #1]
  402d70:	tbz	w10, #11, 402d9c <ferror@plt+0x19bc>
  402d74:	b	402d78 <ferror@plt+0x1998>
  402d78:	ldur	x8, [x29, #-64]
  402d7c:	add	x8, x8, #0x1
  402d80:	stur	x8, [x29, #-64]
  402d84:	ldr	q0, [sp, #80]
  402d88:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  402d8c:	ldr	q1, [x8, #1536]
  402d90:	bl	406428 <ferror@plt+0x5048>
  402d94:	str	q0, [sp, #80]
  402d98:	b	402d58 <ferror@plt+0x1978>
  402d9c:	b	402da0 <ferror@plt+0x19c0>
  402da0:	bl	4012d0 <__ctype_b_loc@plt>
  402da4:	ldr	x8, [x0]
  402da8:	ldur	x9, [x29, #-56]
  402dac:	ldrb	w10, [x9]
  402db0:	mov	w9, w10
  402db4:	ldrh	w10, [x8, x9, lsl #1]
  402db8:	tbz	w10, #11, 402e14 <ferror@plt+0x1a34>
  402dbc:	b	402dc0 <ferror@plt+0x19e0>
  402dc0:	ldur	x8, [x29, #-56]
  402dc4:	ldrb	w9, [x8]
  402dc8:	subs	w0, w9, #0x30
  402dcc:	bl	409598 <ferror@plt+0x81b8>
  402dd0:	ldr	q1, [sp, #80]
  402dd4:	bl	406428 <ferror@plt+0x5048>
  402dd8:	ldur	q1, [x29, #-48]
  402ddc:	str	q0, [sp, #48]
  402de0:	mov	v0.16b, v1.16b
  402de4:	ldr	q1, [sp, #48]
  402de8:	bl	40311c <ferror@plt+0x1d3c>
  402dec:	stur	q0, [x29, #-48]
  402df0:	ldr	q0, [sp, #80]
  402df4:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  402df8:	ldr	q1, [x8, #1536]
  402dfc:	bl	404d28 <ferror@plt+0x3948>
  402e00:	str	q0, [sp, #80]
  402e04:	ldur	x8, [x29, #-56]
  402e08:	add	x8, x8, #0x1
  402e0c:	stur	x8, [x29, #-56]
  402e10:	b	402da0 <ferror@plt+0x19c0>
  402e14:	ldur	x8, [x29, #-56]
  402e18:	ldrb	w9, [x8]
  402e1c:	cbnz	w9, 402e64 <ferror@plt+0x1a84>
  402e20:	b	402e24 <ferror@plt+0x1a44>
  402e24:	ldr	w8, [sp, #76]
  402e28:	cbz	w8, 402e48 <ferror@plt+0x1a68>
  402e2c:	b	402e30 <ferror@plt+0x1a50>
  402e30:	ldur	q1, [x29, #-48]
  402e34:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  402e38:	ldr	q0, [x8, #1520]
  402e3c:	bl	40795c <ferror@plt+0x657c>
  402e40:	str	q0, [sp, #32]
  402e44:	b	402e54 <ferror@plt+0x1a74>
  402e48:	ldur	q0, [x29, #-48]
  402e4c:	str	q0, [sp, #32]
  402e50:	b	402e54 <ferror@plt+0x1a74>
  402e54:	ldr	q0, [sp, #32]
  402e58:	bl	409720 <ferror@plt+0x8340>
  402e5c:	stur	d0, [x29, #-8]
  402e60:	b	402fbc <ferror@plt+0x1bdc>
  402e64:	ldur	x8, [x29, #-56]
  402e68:	ldrb	w9, [x8]
  402e6c:	subs	w9, w9, #0x2e
  402e70:	b.eq	402eac <ferror@plt+0x1acc>  // b.none
  402e74:	b	402e78 <ferror@plt+0x1a98>
  402e78:	ldur	x8, [x29, #-56]
  402e7c:	ldrb	w9, [x8]
  402e80:	subs	w9, w9, #0x2c
  402e84:	b.eq	402eac <ferror@plt+0x1acc>  // b.none
  402e88:	b	402e8c <ferror@plt+0x1aac>
  402e8c:	ldur	x3, [x29, #-24]
  402e90:	ldur	x4, [x29, #-16]
  402e94:	adrp	x2, 40a000 <ferror@plt+0x8c20>
  402e98:	add	x2, x2, #0x610
  402e9c:	mov	w0, #0x1                   	// #1
  402ea0:	mov	w1, #0x16                  	// #22
  402ea4:	bl	401170 <error@plt>
  402ea8:	b	402eac <ferror@plt+0x1acc>
  402eac:	ldur	x8, [x29, #-56]
  402eb0:	add	x8, x8, #0x1
  402eb4:	stur	x8, [x29, #-56]
  402eb8:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  402ebc:	ldr	q0, [x8, #1504]
  402ec0:	str	q0, [sp, #80]
  402ec4:	b	402ec8 <ferror@plt+0x1ae8>
  402ec8:	bl	4012d0 <__ctype_b_loc@plt>
  402ecc:	ldr	x8, [x0]
  402ed0:	ldur	x9, [x29, #-56]
  402ed4:	ldrb	w10, [x9]
  402ed8:	mov	w9, w10
  402edc:	ldrh	w10, [x8, x9, lsl #1]
  402ee0:	tbz	w10, #11, 402f3c <ferror@plt+0x1b5c>
  402ee4:	b	402ee8 <ferror@plt+0x1b08>
  402ee8:	ldur	x8, [x29, #-56]
  402eec:	ldrb	w9, [x8]
  402ef0:	subs	w0, w9, #0x30
  402ef4:	bl	409598 <ferror@plt+0x81b8>
  402ef8:	ldr	q1, [sp, #80]
  402efc:	bl	406428 <ferror@plt+0x5048>
  402f00:	ldur	q1, [x29, #-48]
  402f04:	str	q0, [sp, #16]
  402f08:	mov	v0.16b, v1.16b
  402f0c:	ldr	q1, [sp, #16]
  402f10:	bl	40311c <ferror@plt+0x1d3c>
  402f14:	stur	q0, [x29, #-48]
  402f18:	ldr	q0, [sp, #80]
  402f1c:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  402f20:	ldr	q1, [x8, #1536]
  402f24:	bl	404d28 <ferror@plt+0x3948>
  402f28:	str	q0, [sp, #80]
  402f2c:	ldur	x8, [x29, #-56]
  402f30:	add	x8, x8, #0x1
  402f34:	stur	x8, [x29, #-56]
  402f38:	b	402ec8 <ferror@plt+0x1ae8>
  402f3c:	ldur	x8, [x29, #-56]
  402f40:	ldrb	w9, [x8]
  402f44:	cbnz	w9, 402f8c <ferror@plt+0x1bac>
  402f48:	b	402f4c <ferror@plt+0x1b6c>
  402f4c:	ldr	w8, [sp, #76]
  402f50:	cbz	w8, 402f70 <ferror@plt+0x1b90>
  402f54:	b	402f58 <ferror@plt+0x1b78>
  402f58:	ldur	q1, [x29, #-48]
  402f5c:	adrp	x8, 40a000 <ferror@plt+0x8c20>
  402f60:	ldr	q0, [x8, #1520]
  402f64:	bl	40795c <ferror@plt+0x657c>
  402f68:	str	q0, [sp]
  402f6c:	b	402f7c <ferror@plt+0x1b9c>
  402f70:	ldur	q0, [x29, #-48]
  402f74:	str	q0, [sp]
  402f78:	b	402f7c <ferror@plt+0x1b9c>
  402f7c:	ldr	q0, [sp]
  402f80:	bl	409720 <ferror@plt+0x8340>
  402f84:	stur	d0, [x29, #-8]
  402f88:	b	402fbc <ferror@plt+0x1bdc>
  402f8c:	b	402f90 <ferror@plt+0x1bb0>
  402f90:	bl	401380 <__errno_location@plt>
  402f94:	ldr	w1, [x0]
  402f98:	ldur	x3, [x29, #-24]
  402f9c:	ldur	x4, [x29, #-16]
  402fa0:	adrp	x2, 40a000 <ferror@plt+0x8c20>
  402fa4:	add	x2, x2, #0x610
  402fa8:	mov	w0, #0x1                   	// #1
  402fac:	bl	401170 <error@plt>
  402fb0:	mov	x8, xzr
  402fb4:	stur	x8, [x29, #-8]
  402fb8:	b	402fbc <ferror@plt+0x1bdc>
  402fbc:	ldur	d0, [x29, #-8]
  402fc0:	ldp	x29, x30, [sp, #160]
  402fc4:	add	sp, sp, #0xb0
  402fc8:	ret
  402fcc:	sub	sp, sp, #0x30
  402fd0:	stp	x29, x30, [sp, #32]
  402fd4:	add	x29, sp, #0x20
  402fd8:	str	x0, [sp, #16]
  402fdc:	ldr	x0, [sp, #16]
  402fe0:	bl	4011b0 <__fpending@plt>
  402fe4:	cmp	x0, #0x0
  402fe8:	cset	w8, ne  // ne = any
  402fec:	and	w8, w8, #0x1
  402ff0:	str	w8, [sp, #12]
  402ff4:	ldr	x0, [sp, #16]
  402ff8:	bl	4013e0 <ferror@plt>
  402ffc:	cmp	w0, #0x0
  403000:	cset	w8, ne  // ne = any
  403004:	and	w8, w8, #0x1
  403008:	str	w8, [sp, #8]
  40300c:	ldr	x0, [sp, #16]
  403010:	bl	4011f0 <fclose@plt>
  403014:	cmp	w0, #0x0
  403018:	cset	w8, ne  // ne = any
  40301c:	and	w8, w8, #0x1
  403020:	str	w8, [sp, #4]
  403024:	ldr	w8, [sp, #8]
  403028:	cbnz	w8, 40304c <ferror@plt+0x1c6c>
  40302c:	ldr	w8, [sp, #4]
  403030:	cbz	w8, 403078 <ferror@plt+0x1c98>
  403034:	ldr	w8, [sp, #12]
  403038:	cbnz	w8, 40304c <ferror@plt+0x1c6c>
  40303c:	bl	401380 <__errno_location@plt>
  403040:	ldr	w8, [x0]
  403044:	cmp	w8, #0x9
  403048:	b.eq	403078 <ferror@plt+0x1c98>  // b.none
  40304c:	ldr	w8, [sp, #4]
  403050:	cbnz	w8, 40306c <ferror@plt+0x1c8c>
  403054:	bl	401380 <__errno_location@plt>
  403058:	ldr	w8, [x0]
  40305c:	cmp	w8, #0x20
  403060:	b.eq	40306c <ferror@plt+0x1c8c>  // b.none
  403064:	bl	401380 <__errno_location@plt>
  403068:	str	wzr, [x0]
  40306c:	mov	w8, #0xffffffff            	// #-1
  403070:	stur	w8, [x29, #-4]
  403074:	b	40307c <ferror@plt+0x1c9c>
  403078:	stur	wzr, [x29, #-4]
  40307c:	ldur	w0, [x29, #-4]
  403080:	ldp	x29, x30, [sp, #32]
  403084:	add	sp, sp, #0x30
  403088:	ret
  40308c:	sub	sp, sp, #0x20
  403090:	stp	x29, x30, [sp, #16]
  403094:	add	x29, sp, #0x10
  403098:	adrp	x8, 41b000 <ferror@plt+0x19c20>
  40309c:	add	x8, x8, #0x188
  4030a0:	ldr	x0, [x8]
  4030a4:	bl	402fcc <ferror@plt+0x1bec>
  4030a8:	cbz	w0, 4030f4 <ferror@plt+0x1d14>
  4030ac:	bl	401380 <__errno_location@plt>
  4030b0:	ldr	w8, [x0]
  4030b4:	cmp	w8, #0x20
  4030b8:	b.eq	4030f4 <ferror@plt+0x1d14>  // b.none
  4030bc:	adrp	x0, 40a000 <ferror@plt+0x8c20>
  4030c0:	add	x0, x0, #0x619
  4030c4:	bl	401390 <gettext@plt>
  4030c8:	str	x0, [sp, #8]
  4030cc:	bl	401380 <__errno_location@plt>
  4030d0:	ldr	w1, [x0]
  4030d4:	ldr	x3, [sp, #8]
  4030d8:	mov	w8, wzr
  4030dc:	mov	w0, w8
  4030e0:	adrp	x2, 40a000 <ferror@plt+0x8c20>
  4030e4:	add	x2, x2, #0x625
  4030e8:	bl	401170 <error@plt>
  4030ec:	mov	w0, #0x1                   	// #1
  4030f0:	bl	401140 <_exit@plt>
  4030f4:	adrp	x8, 41b000 <ferror@plt+0x19c20>
  4030f8:	add	x8, x8, #0x178
  4030fc:	ldr	x0, [x8]
  403100:	bl	402fcc <ferror@plt+0x1bec>
  403104:	cbz	w0, 403110 <ferror@plt+0x1d30>
  403108:	mov	w0, #0x1                   	// #1
  40310c:	bl	401140 <_exit@plt>
  403110:	ldp	x29, x30, [sp, #16]
  403114:	add	sp, sp, #0x20
  403118:	ret
  40311c:	stp	x29, x30, [sp, #-400]!
  403120:	mov	x29, sp
  403124:	str	q0, [sp, #32]
  403128:	str	q1, [sp, #16]
  40312c:	str	wzr, [sp, #356]
  403130:	str	xzr, [sp, #304]
  403134:	mrs	x0, fpcr
  403138:	str	x0, [sp, #304]
  40313c:	ldr	q0, [sp, #32]
  403140:	str	q0, [sp, #80]
  403144:	ldr	x0, [sp, #80]
  403148:	str	x0, [sp, #360]
  40314c:	ldr	x0, [sp, #88]
  403150:	ubfx	x0, x0, #0, #48
  403154:	str	x0, [sp, #376]
  403158:	ldrh	w0, [sp, #94]
  40315c:	ubfx	x0, x0, #0, #15
  403160:	and	w0, w0, #0xffff
  403164:	and	x0, x0, #0xffff
  403168:	str	x0, [sp, #296]
  40316c:	ldrb	w0, [sp, #95]
  403170:	ubfx	x0, x0, #7, #1
  403174:	and	w0, w0, #0xff
  403178:	and	x0, x0, #0xff
  40317c:	str	x0, [sp, #288]
  403180:	ldr	x0, [sp, #376]
  403184:	lsl	x1, x0, #3
  403188:	ldr	x0, [sp, #360]
  40318c:	lsr	x0, x0, #61
  403190:	orr	x0, x1, x0
  403194:	str	x0, [sp, #376]
  403198:	ldr	x0, [sp, #360]
  40319c:	lsl	x0, x0, #3
  4031a0:	str	x0, [sp, #360]
  4031a4:	ldr	q0, [sp, #16]
  4031a8:	str	q0, [sp, #64]
  4031ac:	ldr	x0, [sp, #64]
  4031b0:	str	x0, [sp, #368]
  4031b4:	ldr	x0, [sp, #72]
  4031b8:	ubfx	x0, x0, #0, #48
  4031bc:	str	x0, [sp, #392]
  4031c0:	ldrh	w0, [sp, #78]
  4031c4:	ubfx	x0, x0, #0, #15
  4031c8:	and	w0, w0, #0xffff
  4031cc:	and	x0, x0, #0xffff
  4031d0:	str	x0, [sp, #280]
  4031d4:	ldrb	w0, [sp, #79]
  4031d8:	ubfx	x0, x0, #7, #1
  4031dc:	and	w0, w0, #0xff
  4031e0:	and	x0, x0, #0xff
  4031e4:	str	x0, [sp, #272]
  4031e8:	ldr	x0, [sp, #392]
  4031ec:	lsl	x1, x0, #3
  4031f0:	ldr	x0, [sp, #368]
  4031f4:	lsr	x0, x0, #61
  4031f8:	orr	x0, x1, x0
  4031fc:	str	x0, [sp, #392]
  403200:	ldr	x0, [sp, #368]
  403204:	lsl	x0, x0, #3
  403208:	str	x0, [sp, #368]
  40320c:	ldr	x1, [sp, #288]
  403210:	ldr	x0, [sp, #272]
  403214:	cmp	x1, x0
  403218:	b.ne	403d00 <ferror@plt+0x2920>  // b.any
  40321c:	ldr	x0, [sp, #288]
  403220:	str	x0, [sp, #384]
  403224:	ldr	x0, [sp, #296]
  403228:	mov	w1, w0
  40322c:	ldr	x0, [sp, #280]
  403230:	sub	w0, w1, w0
  403234:	str	w0, [sp, #324]
  403238:	ldr	w0, [sp, #324]
  40323c:	cmp	w0, #0x0
  403240:	b.le	403540 <ferror@plt+0x2160>
  403244:	ldr	x0, [sp, #296]
  403248:	str	x0, [sp, #344]
  40324c:	ldr	x0, [sp, #280]
  403250:	cmp	x0, #0x0
  403254:	b.ne	403384 <ferror@plt+0x1fa4>  // b.any
  403258:	ldr	x1, [sp, #392]
  40325c:	ldr	x0, [sp, #368]
  403260:	orr	x0, x1, x0
  403264:	cmp	x0, #0x0
  403268:	b.ne	4032c0 <ferror@plt+0x1ee0>  // b.any
  40326c:	ldr	x1, [sp, #296]
  403270:	mov	x0, #0x7fff                	// #32767
  403274:	cmp	x1, x0
  403278:	b.ne	4032ac <ferror@plt+0x1ecc>  // b.any
  40327c:	ldr	x1, [sp, #376]
  403280:	ldr	x0, [sp, #360]
  403284:	orr	x0, x1, x0
  403288:	cmp	x0, #0x0
  40328c:	b.eq	4032ac <ferror@plt+0x1ecc>  // b.none
  403290:	ldr	x0, [sp, #376]
  403294:	and	x0, x0, #0x4000000000000
  403298:	cmp	x0, #0x0
  40329c:	b.ne	4032ac <ferror@plt+0x1ecc>  // b.any
  4032a0:	ldr	w0, [sp, #356]
  4032a4:	orr	w0, w0, #0x1
  4032a8:	str	w0, [sp, #356]
  4032ac:	ldr	x0, [sp, #360]
  4032b0:	str	x0, [sp, #336]
  4032b4:	ldr	x0, [sp, #376]
  4032b8:	str	x0, [sp, #328]
  4032bc:	b	4049d4 <ferror@plt+0x35f4>
  4032c0:	ldr	w0, [sp, #324]
  4032c4:	sub	w0, w0, #0x1
  4032c8:	str	w0, [sp, #324]
  4032cc:	ldr	w0, [sp, #324]
  4032d0:	cmp	w0, #0x0
  4032d4:	b.ne	403320 <ferror@plt+0x1f40>  // b.any
  4032d8:	ldr	x1, [sp, #360]
  4032dc:	ldr	x0, [sp, #368]
  4032e0:	add	x0, x1, x0
  4032e4:	str	x0, [sp, #160]
  4032e8:	ldr	x1, [sp, #376]
  4032ec:	ldr	x0, [sp, #392]
  4032f0:	add	x1, x1, x0
  4032f4:	ldr	x2, [sp, #160]
  4032f8:	ldr	x0, [sp, #360]
  4032fc:	cmp	x2, x0
  403300:	cset	w0, cc  // cc = lo, ul, last
  403304:	and	w0, w0, #0xff
  403308:	and	x0, x0, #0xff
  40330c:	add	x0, x1, x0
  403310:	str	x0, [sp, #328]
  403314:	ldr	x0, [sp, #160]
  403318:	str	x0, [sp, #336]
  40331c:	b	403c08 <ferror@plt+0x2828>
  403320:	ldr	x1, [sp, #296]
  403324:	mov	x0, #0x7fff                	// #32767
  403328:	cmp	x1, x0
  40332c:	b.ne	4033f8 <ferror@plt+0x2018>  // b.any
  403330:	ldr	x1, [sp, #296]
  403334:	mov	x0, #0x7fff                	// #32767
  403338:	cmp	x1, x0
  40333c:	b.ne	403370 <ferror@plt+0x1f90>  // b.any
  403340:	ldr	x1, [sp, #376]
  403344:	ldr	x0, [sp, #360]
  403348:	orr	x0, x1, x0
  40334c:	cmp	x0, #0x0
  403350:	b.eq	403370 <ferror@plt+0x1f90>  // b.none
  403354:	ldr	x0, [sp, #376]
  403358:	and	x0, x0, #0x4000000000000
  40335c:	cmp	x0, #0x0
  403360:	b.ne	403370 <ferror@plt+0x1f90>  // b.any
  403364:	ldr	w0, [sp, #356]
  403368:	orr	w0, w0, #0x1
  40336c:	str	w0, [sp, #356]
  403370:	ldr	x0, [sp, #360]
  403374:	str	x0, [sp, #336]
  403378:	ldr	x0, [sp, #376]
  40337c:	str	x0, [sp, #328]
  403380:	b	4049d4 <ferror@plt+0x35f4>
  403384:	ldr	x1, [sp, #296]
  403388:	mov	x0, #0x7fff                	// #32767
  40338c:	cmp	x1, x0
  403390:	b.ne	4033e8 <ferror@plt+0x2008>  // b.any
  403394:	ldr	x1, [sp, #296]
  403398:	mov	x0, #0x7fff                	// #32767
  40339c:	cmp	x1, x0
  4033a0:	b.ne	4033d4 <ferror@plt+0x1ff4>  // b.any
  4033a4:	ldr	x1, [sp, #376]
  4033a8:	ldr	x0, [sp, #360]
  4033ac:	orr	x0, x1, x0
  4033b0:	cmp	x0, #0x0
  4033b4:	b.eq	4033d4 <ferror@plt+0x1ff4>  // b.none
  4033b8:	ldr	x0, [sp, #376]
  4033bc:	and	x0, x0, #0x4000000000000
  4033c0:	cmp	x0, #0x0
  4033c4:	b.ne	4033d4 <ferror@plt+0x1ff4>  // b.any
  4033c8:	ldr	w0, [sp, #356]
  4033cc:	orr	w0, w0, #0x1
  4033d0:	str	w0, [sp, #356]
  4033d4:	ldr	x0, [sp, #360]
  4033d8:	str	x0, [sp, #336]
  4033dc:	ldr	x0, [sp, #376]
  4033e0:	str	x0, [sp, #328]
  4033e4:	b	4049d4 <ferror@plt+0x35f4>
  4033e8:	ldr	x0, [sp, #392]
  4033ec:	orr	x0, x0, #0x8000000000000
  4033f0:	str	x0, [sp, #392]
  4033f4:	b	4033fc <ferror@plt+0x201c>
  4033f8:	nop
  4033fc:	ldr	w0, [sp, #324]
  403400:	cmp	w0, #0x74
  403404:	b.gt	4034d8 <ferror@plt+0x20f8>
  403408:	ldr	w0, [sp, #324]
  40340c:	cmp	w0, #0x3f
  403410:	b.gt	403478 <ferror@plt+0x2098>
  403414:	mov	w1, #0x40                  	// #64
  403418:	ldr	w0, [sp, #324]
  40341c:	sub	w0, w1, w0
  403420:	ldr	x1, [sp, #392]
  403424:	lsl	x1, x1, x0
  403428:	ldr	w0, [sp, #324]
  40342c:	ldr	x2, [sp, #368]
  403430:	lsr	x0, x2, x0
  403434:	orr	x1, x1, x0
  403438:	mov	w2, #0x40                  	// #64
  40343c:	ldr	w0, [sp, #324]
  403440:	sub	w0, w2, w0
  403444:	ldr	x2, [sp, #368]
  403448:	lsl	x0, x2, x0
  40344c:	cmp	x0, #0x0
  403450:	cset	w0, ne  // ne = any
  403454:	and	w0, w0, #0xff
  403458:	sxtw	x0, w0
  40345c:	orr	x0, x1, x0
  403460:	str	x0, [sp, #368]
  403464:	ldr	w0, [sp, #324]
  403468:	ldr	x1, [sp, #392]
  40346c:	lsr	x0, x1, x0
  403470:	str	x0, [sp, #392]
  403474:	b	4034f8 <ferror@plt+0x2118>
  403478:	ldr	w0, [sp, #324]
  40347c:	sub	w0, w0, #0x40
  403480:	ldr	x1, [sp, #392]
  403484:	lsr	x1, x1, x0
  403488:	ldr	w0, [sp, #324]
  40348c:	cmp	w0, #0x40
  403490:	b.eq	4034ac <ferror@plt+0x20cc>  // b.none
  403494:	mov	w2, #0x80                  	// #128
  403498:	ldr	w0, [sp, #324]
  40349c:	sub	w0, w2, w0
  4034a0:	ldr	x2, [sp, #392]
  4034a4:	lsl	x0, x2, x0
  4034a8:	b	4034b0 <ferror@plt+0x20d0>
  4034ac:	mov	x0, #0x0                   	// #0
  4034b0:	ldr	x2, [sp, #368]
  4034b4:	orr	x0, x0, x2
  4034b8:	cmp	x0, #0x0
  4034bc:	cset	w0, ne  // ne = any
  4034c0:	and	w0, w0, #0xff
  4034c4:	and	x0, x0, #0xff
  4034c8:	orr	x0, x1, x0
  4034cc:	str	x0, [sp, #368]
  4034d0:	str	xzr, [sp, #392]
  4034d4:	b	4034f8 <ferror@plt+0x2118>
  4034d8:	ldr	x1, [sp, #392]
  4034dc:	ldr	x0, [sp, #368]
  4034e0:	orr	x0, x1, x0
  4034e4:	cmp	x0, #0x0
  4034e8:	b.eq	4034f8 <ferror@plt+0x2118>  // b.none
  4034ec:	mov	x0, #0x1                   	// #1
  4034f0:	str	x0, [sp, #368]
  4034f4:	str	xzr, [sp, #392]
  4034f8:	ldr	x1, [sp, #360]
  4034fc:	ldr	x0, [sp, #368]
  403500:	add	x0, x1, x0
  403504:	str	x0, [sp, #152]
  403508:	ldr	x1, [sp, #376]
  40350c:	ldr	x0, [sp, #392]
  403510:	add	x1, x1, x0
  403514:	ldr	x2, [sp, #152]
  403518:	ldr	x0, [sp, #360]
  40351c:	cmp	x2, x0
  403520:	cset	w0, cc  // cc = lo, ul, last
  403524:	and	w0, w0, #0xff
  403528:	and	x0, x0, #0xff
  40352c:	add	x0, x1, x0
  403530:	str	x0, [sp, #328]
  403534:	ldr	x0, [sp, #152]
  403538:	str	x0, [sp, #336]
  40353c:	b	403c08 <ferror@plt+0x2828>
  403540:	ldr	w0, [sp, #324]
  403544:	cmp	w0, #0x0
  403548:	b.ge	403854 <ferror@plt+0x2474>  // b.tcont
  40354c:	ldr	w0, [sp, #324]
  403550:	neg	w0, w0
  403554:	str	w0, [sp, #324]
  403558:	ldr	x0, [sp, #280]
  40355c:	str	x0, [sp, #344]
  403560:	ldr	x0, [sp, #296]
  403564:	cmp	x0, #0x0
  403568:	b.ne	403698 <ferror@plt+0x22b8>  // b.any
  40356c:	ldr	x1, [sp, #376]
  403570:	ldr	x0, [sp, #360]
  403574:	orr	x0, x1, x0
  403578:	cmp	x0, #0x0
  40357c:	b.ne	4035d4 <ferror@plt+0x21f4>  // b.any
  403580:	ldr	x1, [sp, #280]
  403584:	mov	x0, #0x7fff                	// #32767
  403588:	cmp	x1, x0
  40358c:	b.ne	4035c0 <ferror@plt+0x21e0>  // b.any
  403590:	ldr	x1, [sp, #392]
  403594:	ldr	x0, [sp, #368]
  403598:	orr	x0, x1, x0
  40359c:	cmp	x0, #0x0
  4035a0:	b.eq	4035c0 <ferror@plt+0x21e0>  // b.none
  4035a4:	ldr	x0, [sp, #392]
  4035a8:	and	x0, x0, #0x4000000000000
  4035ac:	cmp	x0, #0x0
  4035b0:	b.ne	4035c0 <ferror@plt+0x21e0>  // b.any
  4035b4:	ldr	w0, [sp, #356]
  4035b8:	orr	w0, w0, #0x1
  4035bc:	str	w0, [sp, #356]
  4035c0:	ldr	x0, [sp, #368]
  4035c4:	str	x0, [sp, #336]
  4035c8:	ldr	x0, [sp, #392]
  4035cc:	str	x0, [sp, #328]
  4035d0:	b	4049d4 <ferror@plt+0x35f4>
  4035d4:	ldr	w0, [sp, #324]
  4035d8:	sub	w0, w0, #0x1
  4035dc:	str	w0, [sp, #324]
  4035e0:	ldr	w0, [sp, #324]
  4035e4:	cmp	w0, #0x0
  4035e8:	b.ne	403634 <ferror@plt+0x2254>  // b.any
  4035ec:	ldr	x1, [sp, #368]
  4035f0:	ldr	x0, [sp, #360]
  4035f4:	add	x0, x1, x0
  4035f8:	str	x0, [sp, #176]
  4035fc:	ldr	x1, [sp, #392]
  403600:	ldr	x0, [sp, #376]
  403604:	add	x1, x1, x0
  403608:	ldr	x2, [sp, #176]
  40360c:	ldr	x0, [sp, #368]
  403610:	cmp	x2, x0
  403614:	cset	w0, cc  // cc = lo, ul, last
  403618:	and	w0, w0, #0xff
  40361c:	and	x0, x0, #0xff
  403620:	add	x0, x1, x0
  403624:	str	x0, [sp, #328]
  403628:	ldr	x0, [sp, #176]
  40362c:	str	x0, [sp, #336]
  403630:	b	403c08 <ferror@plt+0x2828>
  403634:	ldr	x1, [sp, #280]
  403638:	mov	x0, #0x7fff                	// #32767
  40363c:	cmp	x1, x0
  403640:	b.ne	40370c <ferror@plt+0x232c>  // b.any
  403644:	ldr	x1, [sp, #280]
  403648:	mov	x0, #0x7fff                	// #32767
  40364c:	cmp	x1, x0
  403650:	b.ne	403684 <ferror@plt+0x22a4>  // b.any
  403654:	ldr	x1, [sp, #392]
  403658:	ldr	x0, [sp, #368]
  40365c:	orr	x0, x1, x0
  403660:	cmp	x0, #0x0
  403664:	b.eq	403684 <ferror@plt+0x22a4>  // b.none
  403668:	ldr	x0, [sp, #392]
  40366c:	and	x0, x0, #0x4000000000000
  403670:	cmp	x0, #0x0
  403674:	b.ne	403684 <ferror@plt+0x22a4>  // b.any
  403678:	ldr	w0, [sp, #356]
  40367c:	orr	w0, w0, #0x1
  403680:	str	w0, [sp, #356]
  403684:	ldr	x0, [sp, #368]
  403688:	str	x0, [sp, #336]
  40368c:	ldr	x0, [sp, #392]
  403690:	str	x0, [sp, #328]
  403694:	b	4049d4 <ferror@plt+0x35f4>
  403698:	ldr	x1, [sp, #280]
  40369c:	mov	x0, #0x7fff                	// #32767
  4036a0:	cmp	x1, x0
  4036a4:	b.ne	4036fc <ferror@plt+0x231c>  // b.any
  4036a8:	ldr	x1, [sp, #280]
  4036ac:	mov	x0, #0x7fff                	// #32767
  4036b0:	cmp	x1, x0
  4036b4:	b.ne	4036e8 <ferror@plt+0x2308>  // b.any
  4036b8:	ldr	x1, [sp, #392]
  4036bc:	ldr	x0, [sp, #368]
  4036c0:	orr	x0, x1, x0
  4036c4:	cmp	x0, #0x0
  4036c8:	b.eq	4036e8 <ferror@plt+0x2308>  // b.none
  4036cc:	ldr	x0, [sp, #392]
  4036d0:	and	x0, x0, #0x4000000000000
  4036d4:	cmp	x0, #0x0
  4036d8:	b.ne	4036e8 <ferror@plt+0x2308>  // b.any
  4036dc:	ldr	w0, [sp, #356]
  4036e0:	orr	w0, w0, #0x1
  4036e4:	str	w0, [sp, #356]
  4036e8:	ldr	x0, [sp, #368]
  4036ec:	str	x0, [sp, #336]
  4036f0:	ldr	x0, [sp, #392]
  4036f4:	str	x0, [sp, #328]
  4036f8:	b	4049d4 <ferror@plt+0x35f4>
  4036fc:	ldr	x0, [sp, #376]
  403700:	orr	x0, x0, #0x8000000000000
  403704:	str	x0, [sp, #376]
  403708:	b	403710 <ferror@plt+0x2330>
  40370c:	nop
  403710:	ldr	w0, [sp, #324]
  403714:	cmp	w0, #0x74
  403718:	b.gt	4037ec <ferror@plt+0x240c>
  40371c:	ldr	w0, [sp, #324]
  403720:	cmp	w0, #0x3f
  403724:	b.gt	40378c <ferror@plt+0x23ac>
  403728:	mov	w1, #0x40                  	// #64
  40372c:	ldr	w0, [sp, #324]
  403730:	sub	w0, w1, w0
  403734:	ldr	x1, [sp, #376]
  403738:	lsl	x1, x1, x0
  40373c:	ldr	w0, [sp, #324]
  403740:	ldr	x2, [sp, #360]
  403744:	lsr	x0, x2, x0
  403748:	orr	x1, x1, x0
  40374c:	mov	w2, #0x40                  	// #64
  403750:	ldr	w0, [sp, #324]
  403754:	sub	w0, w2, w0
  403758:	ldr	x2, [sp, #360]
  40375c:	lsl	x0, x2, x0
  403760:	cmp	x0, #0x0
  403764:	cset	w0, ne  // ne = any
  403768:	and	w0, w0, #0xff
  40376c:	sxtw	x0, w0
  403770:	orr	x0, x1, x0
  403774:	str	x0, [sp, #360]
  403778:	ldr	w0, [sp, #324]
  40377c:	ldr	x1, [sp, #376]
  403780:	lsr	x0, x1, x0
  403784:	str	x0, [sp, #376]
  403788:	b	40380c <ferror@plt+0x242c>
  40378c:	ldr	w0, [sp, #324]
  403790:	sub	w0, w0, #0x40
  403794:	ldr	x1, [sp, #376]
  403798:	lsr	x1, x1, x0
  40379c:	ldr	w0, [sp, #324]
  4037a0:	cmp	w0, #0x40
  4037a4:	b.eq	4037c0 <ferror@plt+0x23e0>  // b.none
  4037a8:	mov	w2, #0x80                  	// #128
  4037ac:	ldr	w0, [sp, #324]
  4037b0:	sub	w0, w2, w0
  4037b4:	ldr	x2, [sp, #376]
  4037b8:	lsl	x0, x2, x0
  4037bc:	b	4037c4 <ferror@plt+0x23e4>
  4037c0:	mov	x0, #0x0                   	// #0
  4037c4:	ldr	x2, [sp, #360]
  4037c8:	orr	x0, x0, x2
  4037cc:	cmp	x0, #0x0
  4037d0:	cset	w0, ne  // ne = any
  4037d4:	and	w0, w0, #0xff
  4037d8:	and	x0, x0, #0xff
  4037dc:	orr	x0, x1, x0
  4037e0:	str	x0, [sp, #360]
  4037e4:	str	xzr, [sp, #376]
  4037e8:	b	40380c <ferror@plt+0x242c>
  4037ec:	ldr	x1, [sp, #376]
  4037f0:	ldr	x0, [sp, #360]
  4037f4:	orr	x0, x1, x0
  4037f8:	cmp	x0, #0x0
  4037fc:	b.eq	40380c <ferror@plt+0x242c>  // b.none
  403800:	mov	x0, #0x1                   	// #1
  403804:	str	x0, [sp, #360]
  403808:	str	xzr, [sp, #376]
  40380c:	ldr	x1, [sp, #368]
  403810:	ldr	x0, [sp, #360]
  403814:	add	x0, x1, x0
  403818:	str	x0, [sp, #168]
  40381c:	ldr	x1, [sp, #392]
  403820:	ldr	x0, [sp, #376]
  403824:	add	x1, x1, x0
  403828:	ldr	x2, [sp, #168]
  40382c:	ldr	x0, [sp, #368]
  403830:	cmp	x2, x0
  403834:	cset	w0, cc  // cc = lo, ul, last
  403838:	and	w0, w0, #0xff
  40383c:	and	x0, x0, #0xff
  403840:	add	x0, x1, x0
  403844:	str	x0, [sp, #328]
  403848:	ldr	x0, [sp, #168]
  40384c:	str	x0, [sp, #336]
  403850:	b	403c08 <ferror@plt+0x2828>
  403854:	ldr	x0, [sp, #296]
  403858:	add	x0, x0, #0x1
  40385c:	and	x0, x0, #0x7ffe
  403860:	cmp	x0, #0x0
  403864:	b.ne	403ae8 <ferror@plt+0x2708>  // b.any
  403868:	ldr	x0, [sp, #296]
  40386c:	cmp	x0, #0x0
  403870:	b.ne	403944 <ferror@plt+0x2564>  // b.any
  403874:	str	xzr, [sp, #344]
  403878:	ldr	x1, [sp, #376]
  40387c:	ldr	x0, [sp, #360]
  403880:	orr	x0, x1, x0
  403884:	cmp	x0, #0x0
  403888:	b.ne	4038b0 <ferror@plt+0x24d0>  // b.any
  40388c:	ldr	x1, [sp, #392]
  403890:	ldr	x0, [sp, #368]
  403894:	orr	x0, x1, x0
  403898:	cmp	x0, #0x0
  40389c:	ldr	x0, [sp, #368]
  4038a0:	str	x0, [sp, #336]
  4038a4:	ldr	x0, [sp, #392]
  4038a8:	str	x0, [sp, #328]
  4038ac:	b	4049d4 <ferror@plt+0x35f4>
  4038b0:	ldr	x1, [sp, #392]
  4038b4:	ldr	x0, [sp, #368]
  4038b8:	orr	x0, x1, x0
  4038bc:	cmp	x0, #0x0
  4038c0:	b.ne	4038d8 <ferror@plt+0x24f8>  // b.any
  4038c4:	ldr	x0, [sp, #360]
  4038c8:	str	x0, [sp, #336]
  4038cc:	ldr	x0, [sp, #376]
  4038d0:	str	x0, [sp, #328]
  4038d4:	b	4049d4 <ferror@plt+0x35f4>
  4038d8:	ldr	x1, [sp, #360]
  4038dc:	ldr	x0, [sp, #368]
  4038e0:	add	x0, x1, x0
  4038e4:	str	x0, [sp, #184]
  4038e8:	ldr	x1, [sp, #376]
  4038ec:	ldr	x0, [sp, #392]
  4038f0:	add	x1, x1, x0
  4038f4:	ldr	x2, [sp, #184]
  4038f8:	ldr	x0, [sp, #360]
  4038fc:	cmp	x2, x0
  403900:	cset	w0, cc  // cc = lo, ul, last
  403904:	and	w0, w0, #0xff
  403908:	and	x0, x0, #0xff
  40390c:	add	x0, x1, x0
  403910:	str	x0, [sp, #328]
  403914:	ldr	x0, [sp, #184]
  403918:	str	x0, [sp, #336]
  40391c:	ldr	x0, [sp, #328]
  403920:	and	x0, x0, #0x8000000000000
  403924:	cmp	x0, #0x0
  403928:	b.eq	4049b0 <ferror@plt+0x35d0>  // b.none
  40392c:	ldr	x0, [sp, #328]
  403930:	and	x0, x0, #0xfff7ffffffffffff
  403934:	str	x0, [sp, #328]
  403938:	mov	x0, #0x1                   	// #1
  40393c:	str	x0, [sp, #344]
  403940:	b	4049b0 <ferror@plt+0x35d0>
  403944:	ldr	x1, [sp, #296]
  403948:	mov	x0, #0x7fff                	// #32767
  40394c:	cmp	x1, x0
  403950:	b.ne	403984 <ferror@plt+0x25a4>  // b.any
  403954:	ldr	x1, [sp, #376]
  403958:	ldr	x0, [sp, #360]
  40395c:	orr	x0, x1, x0
  403960:	cmp	x0, #0x0
  403964:	b.eq	403984 <ferror@plt+0x25a4>  // b.none
  403968:	ldr	x0, [sp, #376]
  40396c:	and	x0, x0, #0x4000000000000
  403970:	cmp	x0, #0x0
  403974:	b.ne	403984 <ferror@plt+0x25a4>  // b.any
  403978:	ldr	w0, [sp, #356]
  40397c:	orr	w0, w0, #0x1
  403980:	str	w0, [sp, #356]
  403984:	ldr	x1, [sp, #280]
  403988:	mov	x0, #0x7fff                	// #32767
  40398c:	cmp	x1, x0
  403990:	b.ne	4039c4 <ferror@plt+0x25e4>  // b.any
  403994:	ldr	x1, [sp, #392]
  403998:	ldr	x0, [sp, #368]
  40399c:	orr	x0, x1, x0
  4039a0:	cmp	x0, #0x0
  4039a4:	b.eq	4039c4 <ferror@plt+0x25e4>  // b.none
  4039a8:	ldr	x0, [sp, #392]
  4039ac:	and	x0, x0, #0x4000000000000
  4039b0:	cmp	x0, #0x0
  4039b4:	b.ne	4039c4 <ferror@plt+0x25e4>  // b.any
  4039b8:	ldr	w0, [sp, #356]
  4039bc:	orr	w0, w0, #0x1
  4039c0:	str	w0, [sp, #356]
  4039c4:	mov	x0, #0x7fff                	// #32767
  4039c8:	str	x0, [sp, #344]
  4039cc:	ldr	x1, [sp, #376]
  4039d0:	ldr	x0, [sp, #360]
  4039d4:	orr	x0, x1, x0
  4039d8:	cmp	x0, #0x0
  4039dc:	b.ne	4039f4 <ferror@plt+0x2614>  // b.any
  4039e0:	ldr	x0, [sp, #368]
  4039e4:	str	x0, [sp, #336]
  4039e8:	ldr	x0, [sp, #392]
  4039ec:	str	x0, [sp, #328]
  4039f0:	b	4049d4 <ferror@plt+0x35f4>
  4039f4:	ldr	x1, [sp, #392]
  4039f8:	ldr	x0, [sp, #368]
  4039fc:	orr	x0, x1, x0
  403a00:	cmp	x0, #0x0
  403a04:	b.ne	403a1c <ferror@plt+0x263c>  // b.any
  403a08:	ldr	x0, [sp, #360]
  403a0c:	str	x0, [sp, #336]
  403a10:	ldr	x0, [sp, #376]
  403a14:	str	x0, [sp, #328]
  403a18:	b	4049d4 <ferror@plt+0x35f4>
  403a1c:	ldr	x0, [sp, #360]
  403a20:	lsr	x1, x0, #3
  403a24:	ldr	x0, [sp, #376]
  403a28:	lsl	x0, x0, #61
  403a2c:	orr	x0, x1, x0
  403a30:	str	x0, [sp, #360]
  403a34:	ldr	x0, [sp, #376]
  403a38:	lsr	x0, x0, #3
  403a3c:	str	x0, [sp, #376]
  403a40:	ldr	x0, [sp, #368]
  403a44:	lsr	x1, x0, #3
  403a48:	ldr	x0, [sp, #392]
  403a4c:	lsl	x0, x0, #61
  403a50:	orr	x0, x1, x0
  403a54:	str	x0, [sp, #368]
  403a58:	ldr	x0, [sp, #392]
  403a5c:	lsr	x0, x0, #3
  403a60:	str	x0, [sp, #392]
  403a64:	ldr	x0, [sp, #376]
  403a68:	and	x0, x0, #0x800000000000
  403a6c:	cmp	x0, #0x0
  403a70:	b.eq	403aa0 <ferror@plt+0x26c0>  // b.none
  403a74:	ldr	x0, [sp, #392]
  403a78:	and	x0, x0, #0x800000000000
  403a7c:	cmp	x0, #0x0
  403a80:	b.ne	403aa0 <ferror@plt+0x26c0>  // b.any
  403a84:	ldr	x0, [sp, #272]
  403a88:	str	x0, [sp, #384]
  403a8c:	ldr	x0, [sp, #368]
  403a90:	str	x0, [sp, #336]
  403a94:	ldr	x0, [sp, #392]
  403a98:	str	x0, [sp, #328]
  403a9c:	b	403ab8 <ferror@plt+0x26d8>
  403aa0:	ldr	x0, [sp, #288]
  403aa4:	str	x0, [sp, #384]
  403aa8:	ldr	x0, [sp, #360]
  403aac:	str	x0, [sp, #336]
  403ab0:	ldr	x0, [sp, #376]
  403ab4:	str	x0, [sp, #328]
  403ab8:	mov	x0, #0x3                   	// #3
  403abc:	str	x0, [sp, #248]
  403ac0:	ldr	x0, [sp, #328]
  403ac4:	lsl	x1, x0, #3
  403ac8:	ldr	x0, [sp, #336]
  403acc:	lsr	x0, x0, #61
  403ad0:	orr	x0, x1, x0
  403ad4:	str	x0, [sp, #328]
  403ad8:	ldr	x0, [sp, #336]
  403adc:	lsl	x0, x0, #3
  403ae0:	str	x0, [sp, #336]
  403ae4:	b	4049d4 <ferror@plt+0x35f4>
  403ae8:	ldr	x1, [sp, #360]
  403aec:	ldr	x0, [sp, #368]
  403af0:	add	x0, x1, x0
  403af4:	str	x0, [sp, #192]
  403af8:	ldr	x1, [sp, #376]
  403afc:	ldr	x0, [sp, #392]
  403b00:	add	x1, x1, x0
  403b04:	ldr	x2, [sp, #192]
  403b08:	ldr	x0, [sp, #360]
  403b0c:	cmp	x2, x0
  403b10:	cset	w0, cc  // cc = lo, ul, last
  403b14:	and	w0, w0, #0xff
  403b18:	and	x0, x0, #0xff
  403b1c:	add	x0, x1, x0
  403b20:	str	x0, [sp, #328]
  403b24:	ldr	x0, [sp, #192]
  403b28:	str	x0, [sp, #336]
  403b2c:	ldr	x0, [sp, #296]
  403b30:	add	x0, x0, #0x1
  403b34:	str	x0, [sp, #344]
  403b38:	ldr	x0, [sp, #328]
  403b3c:	lsl	x1, x0, #63
  403b40:	ldr	x0, [sp, #336]
  403b44:	lsr	x0, x0, #1
  403b48:	orr	x1, x1, x0
  403b4c:	ldr	x0, [sp, #336]
  403b50:	and	x0, x0, #0x1
  403b54:	orr	x0, x1, x0
  403b58:	str	x0, [sp, #336]
  403b5c:	ldr	x0, [sp, #328]
  403b60:	lsr	x0, x0, #1
  403b64:	str	x0, [sp, #328]
  403b68:	ldr	x1, [sp, #344]
  403b6c:	mov	x0, #0x7fff                	// #32767
  403b70:	cmp	x1, x0
  403b74:	b.ne	4049b8 <ferror@plt+0x35d8>  // b.any
  403b78:	ldr	x0, [sp, #304]
  403b7c:	and	x0, x0, #0xc00000
  403b80:	cmp	x0, #0x0
  403b84:	b.eq	403bc0 <ferror@plt+0x27e0>  // b.none
  403b88:	ldr	x0, [sp, #304]
  403b8c:	and	x0, x0, #0xc00000
  403b90:	cmp	x0, #0x400, lsl #12
  403b94:	b.ne	403ba4 <ferror@plt+0x27c4>  // b.any
  403b98:	ldr	x0, [sp, #384]
  403b9c:	cmp	x0, #0x0
  403ba0:	b.eq	403bc0 <ferror@plt+0x27e0>  // b.none
  403ba4:	ldr	x0, [sp, #304]
  403ba8:	and	x0, x0, #0xc00000
  403bac:	cmp	x0, #0x800, lsl #12
  403bb0:	b.ne	403bd4 <ferror@plt+0x27f4>  // b.any
  403bb4:	ldr	x0, [sp, #384]
  403bb8:	cmp	x0, #0x0
  403bbc:	b.eq	403bd4 <ferror@plt+0x27f4>  // b.none
  403bc0:	mov	x0, #0x7fff                	// #32767
  403bc4:	str	x0, [sp, #344]
  403bc8:	str	xzr, [sp, #336]
  403bcc:	str	xzr, [sp, #328]
  403bd0:	b	403bec <ferror@plt+0x280c>
  403bd4:	mov	x0, #0x7ffe                	// #32766
  403bd8:	str	x0, [sp, #344]
  403bdc:	mov	x0, #0xffffffffffffffff    	// #-1
  403be0:	str	x0, [sp, #336]
  403be4:	mov	x0, #0xffffffffffffffff    	// #-1
  403be8:	str	x0, [sp, #328]
  403bec:	ldr	w0, [sp, #356]
  403bf0:	orr	w0, w0, #0x10
  403bf4:	str	w0, [sp, #356]
  403bf8:	ldr	w0, [sp, #356]
  403bfc:	orr	w0, w0, #0x4
  403c00:	str	w0, [sp, #356]
  403c04:	b	4049b8 <ferror@plt+0x35d8>
  403c08:	ldr	x0, [sp, #328]
  403c0c:	and	x0, x0, #0x8000000000000
  403c10:	cmp	x0, #0x0
  403c14:	b.eq	4049c0 <ferror@plt+0x35e0>  // b.none
  403c18:	ldr	x0, [sp, #328]
  403c1c:	and	x0, x0, #0xfff7ffffffffffff
  403c20:	str	x0, [sp, #328]
  403c24:	ldr	x0, [sp, #344]
  403c28:	add	x0, x0, #0x1
  403c2c:	str	x0, [sp, #344]
  403c30:	ldr	x0, [sp, #328]
  403c34:	lsl	x1, x0, #63
  403c38:	ldr	x0, [sp, #336]
  403c3c:	lsr	x0, x0, #1
  403c40:	orr	x1, x1, x0
  403c44:	ldr	x0, [sp, #336]
  403c48:	and	x0, x0, #0x1
  403c4c:	orr	x0, x1, x0
  403c50:	str	x0, [sp, #336]
  403c54:	ldr	x0, [sp, #328]
  403c58:	lsr	x0, x0, #1
  403c5c:	str	x0, [sp, #328]
  403c60:	ldr	x1, [sp, #344]
  403c64:	mov	x0, #0x7fff                	// #32767
  403c68:	cmp	x1, x0
  403c6c:	b.ne	4049c0 <ferror@plt+0x35e0>  // b.any
  403c70:	ldr	x0, [sp, #304]
  403c74:	and	x0, x0, #0xc00000
  403c78:	cmp	x0, #0x0
  403c7c:	b.eq	403cb8 <ferror@plt+0x28d8>  // b.none
  403c80:	ldr	x0, [sp, #304]
  403c84:	and	x0, x0, #0xc00000
  403c88:	cmp	x0, #0x400, lsl #12
  403c8c:	b.ne	403c9c <ferror@plt+0x28bc>  // b.any
  403c90:	ldr	x0, [sp, #384]
  403c94:	cmp	x0, #0x0
  403c98:	b.eq	403cb8 <ferror@plt+0x28d8>  // b.none
  403c9c:	ldr	x0, [sp, #304]
  403ca0:	and	x0, x0, #0xc00000
  403ca4:	cmp	x0, #0x800, lsl #12
  403ca8:	b.ne	403ccc <ferror@plt+0x28ec>  // b.any
  403cac:	ldr	x0, [sp, #384]
  403cb0:	cmp	x0, #0x0
  403cb4:	b.eq	403ccc <ferror@plt+0x28ec>  // b.none
  403cb8:	mov	x0, #0x7fff                	// #32767
  403cbc:	str	x0, [sp, #344]
  403cc0:	str	xzr, [sp, #336]
  403cc4:	str	xzr, [sp, #328]
  403cc8:	b	403ce4 <ferror@plt+0x2904>
  403ccc:	mov	x0, #0x7ffe                	// #32766
  403cd0:	str	x0, [sp, #344]
  403cd4:	mov	x0, #0xffffffffffffffff    	// #-1
  403cd8:	str	x0, [sp, #336]
  403cdc:	mov	x0, #0xffffffffffffffff    	// #-1
  403ce0:	str	x0, [sp, #328]
  403ce4:	ldr	w0, [sp, #356]
  403ce8:	orr	w0, w0, #0x10
  403cec:	str	w0, [sp, #356]
  403cf0:	ldr	w0, [sp, #356]
  403cf4:	orr	w0, w0, #0x4
  403cf8:	str	w0, [sp, #356]
  403cfc:	b	4049d4 <ferror@plt+0x35f4>
  403d00:	ldr	x0, [sp, #296]
  403d04:	mov	w1, w0
  403d08:	ldr	x0, [sp, #280]
  403d0c:	sub	w0, w1, w0
  403d10:	str	w0, [sp, #320]
  403d14:	ldr	w0, [sp, #320]
  403d18:	cmp	w0, #0x0
  403d1c:	b.le	404024 <ferror@plt+0x2c44>
  403d20:	ldr	x0, [sp, #296]
  403d24:	str	x0, [sp, #344]
  403d28:	ldr	x0, [sp, #288]
  403d2c:	str	x0, [sp, #384]
  403d30:	ldr	x0, [sp, #280]
  403d34:	cmp	x0, #0x0
  403d38:	b.ne	403e68 <ferror@plt+0x2a88>  // b.any
  403d3c:	ldr	x1, [sp, #392]
  403d40:	ldr	x0, [sp, #368]
  403d44:	orr	x0, x1, x0
  403d48:	cmp	x0, #0x0
  403d4c:	b.ne	403da4 <ferror@plt+0x29c4>  // b.any
  403d50:	ldr	x1, [sp, #296]
  403d54:	mov	x0, #0x7fff                	// #32767
  403d58:	cmp	x1, x0
  403d5c:	b.ne	403d90 <ferror@plt+0x29b0>  // b.any
  403d60:	ldr	x1, [sp, #376]
  403d64:	ldr	x0, [sp, #360]
  403d68:	orr	x0, x1, x0
  403d6c:	cmp	x0, #0x0
  403d70:	b.eq	403d90 <ferror@plt+0x29b0>  // b.none
  403d74:	ldr	x0, [sp, #376]
  403d78:	and	x0, x0, #0x4000000000000
  403d7c:	cmp	x0, #0x0
  403d80:	b.ne	403d90 <ferror@plt+0x29b0>  // b.any
  403d84:	ldr	w0, [sp, #356]
  403d88:	orr	w0, w0, #0x1
  403d8c:	str	w0, [sp, #356]
  403d90:	ldr	x0, [sp, #360]
  403d94:	str	x0, [sp, #336]
  403d98:	ldr	x0, [sp, #376]
  403d9c:	str	x0, [sp, #328]
  403da0:	b	4049d4 <ferror@plt+0x35f4>
  403da4:	ldr	w0, [sp, #320]
  403da8:	sub	w0, w0, #0x1
  403dac:	str	w0, [sp, #320]
  403db0:	ldr	w0, [sp, #320]
  403db4:	cmp	w0, #0x0
  403db8:	b.ne	403e04 <ferror@plt+0x2a24>  // b.any
  403dbc:	ldr	x1, [sp, #360]
  403dc0:	ldr	x0, [sp, #368]
  403dc4:	sub	x0, x1, x0
  403dc8:	str	x0, [sp, #208]
  403dcc:	ldr	x1, [sp, #376]
  403dd0:	ldr	x0, [sp, #392]
  403dd4:	sub	x1, x1, x0
  403dd8:	ldr	x2, [sp, #208]
  403ddc:	ldr	x0, [sp, #360]
  403de0:	cmp	x2, x0
  403de4:	cset	w0, hi  // hi = pmore
  403de8:	and	w0, w0, #0xff
  403dec:	and	x0, x0, #0xff
  403df0:	sub	x0, x1, x0
  403df4:	str	x0, [sp, #328]
  403df8:	ldr	x0, [sp, #208]
  403dfc:	str	x0, [sp, #336]
  403e00:	b	4047d4 <ferror@plt+0x33f4>
  403e04:	ldr	x1, [sp, #296]
  403e08:	mov	x0, #0x7fff                	// #32767
  403e0c:	cmp	x1, x0
  403e10:	b.ne	403edc <ferror@plt+0x2afc>  // b.any
  403e14:	ldr	x1, [sp, #296]
  403e18:	mov	x0, #0x7fff                	// #32767
  403e1c:	cmp	x1, x0
  403e20:	b.ne	403e54 <ferror@plt+0x2a74>  // b.any
  403e24:	ldr	x1, [sp, #376]
  403e28:	ldr	x0, [sp, #360]
  403e2c:	orr	x0, x1, x0
  403e30:	cmp	x0, #0x0
  403e34:	b.eq	403e54 <ferror@plt+0x2a74>  // b.none
  403e38:	ldr	x0, [sp, #376]
  403e3c:	and	x0, x0, #0x4000000000000
  403e40:	cmp	x0, #0x0
  403e44:	b.ne	403e54 <ferror@plt+0x2a74>  // b.any
  403e48:	ldr	w0, [sp, #356]
  403e4c:	orr	w0, w0, #0x1
  403e50:	str	w0, [sp, #356]
  403e54:	ldr	x0, [sp, #360]
  403e58:	str	x0, [sp, #336]
  403e5c:	ldr	x0, [sp, #376]
  403e60:	str	x0, [sp, #328]
  403e64:	b	4049d4 <ferror@plt+0x35f4>
  403e68:	ldr	x1, [sp, #296]
  403e6c:	mov	x0, #0x7fff                	// #32767
  403e70:	cmp	x1, x0
  403e74:	b.ne	403ecc <ferror@plt+0x2aec>  // b.any
  403e78:	ldr	x1, [sp, #296]
  403e7c:	mov	x0, #0x7fff                	// #32767
  403e80:	cmp	x1, x0
  403e84:	b.ne	403eb8 <ferror@plt+0x2ad8>  // b.any
  403e88:	ldr	x1, [sp, #376]
  403e8c:	ldr	x0, [sp, #360]
  403e90:	orr	x0, x1, x0
  403e94:	cmp	x0, #0x0
  403e98:	b.eq	403eb8 <ferror@plt+0x2ad8>  // b.none
  403e9c:	ldr	x0, [sp, #376]
  403ea0:	and	x0, x0, #0x4000000000000
  403ea4:	cmp	x0, #0x0
  403ea8:	b.ne	403eb8 <ferror@plt+0x2ad8>  // b.any
  403eac:	ldr	w0, [sp, #356]
  403eb0:	orr	w0, w0, #0x1
  403eb4:	str	w0, [sp, #356]
  403eb8:	ldr	x0, [sp, #360]
  403ebc:	str	x0, [sp, #336]
  403ec0:	ldr	x0, [sp, #376]
  403ec4:	str	x0, [sp, #328]
  403ec8:	b	4049d4 <ferror@plt+0x35f4>
  403ecc:	ldr	x0, [sp, #392]
  403ed0:	orr	x0, x0, #0x8000000000000
  403ed4:	str	x0, [sp, #392]
  403ed8:	b	403ee0 <ferror@plt+0x2b00>
  403edc:	nop
  403ee0:	ldr	w0, [sp, #320]
  403ee4:	cmp	w0, #0x74
  403ee8:	b.gt	403fbc <ferror@plt+0x2bdc>
  403eec:	ldr	w0, [sp, #320]
  403ef0:	cmp	w0, #0x3f
  403ef4:	b.gt	403f5c <ferror@plt+0x2b7c>
  403ef8:	mov	w1, #0x40                  	// #64
  403efc:	ldr	w0, [sp, #320]
  403f00:	sub	w0, w1, w0
  403f04:	ldr	x1, [sp, #392]
  403f08:	lsl	x1, x1, x0
  403f0c:	ldr	w0, [sp, #320]
  403f10:	ldr	x2, [sp, #368]
  403f14:	lsr	x0, x2, x0
  403f18:	orr	x1, x1, x0
  403f1c:	mov	w2, #0x40                  	// #64
  403f20:	ldr	w0, [sp, #320]
  403f24:	sub	w0, w2, w0
  403f28:	ldr	x2, [sp, #368]
  403f2c:	lsl	x0, x2, x0
  403f30:	cmp	x0, #0x0
  403f34:	cset	w0, ne  // ne = any
  403f38:	and	w0, w0, #0xff
  403f3c:	sxtw	x0, w0
  403f40:	orr	x0, x1, x0
  403f44:	str	x0, [sp, #368]
  403f48:	ldr	w0, [sp, #320]
  403f4c:	ldr	x1, [sp, #392]
  403f50:	lsr	x0, x1, x0
  403f54:	str	x0, [sp, #392]
  403f58:	b	403fdc <ferror@plt+0x2bfc>
  403f5c:	ldr	w0, [sp, #320]
  403f60:	sub	w0, w0, #0x40
  403f64:	ldr	x1, [sp, #392]
  403f68:	lsr	x1, x1, x0
  403f6c:	ldr	w0, [sp, #320]
  403f70:	cmp	w0, #0x40
  403f74:	b.eq	403f90 <ferror@plt+0x2bb0>  // b.none
  403f78:	mov	w2, #0x80                  	// #128
  403f7c:	ldr	w0, [sp, #320]
  403f80:	sub	w0, w2, w0
  403f84:	ldr	x2, [sp, #392]
  403f88:	lsl	x0, x2, x0
  403f8c:	b	403f94 <ferror@plt+0x2bb4>
  403f90:	mov	x0, #0x0                   	// #0
  403f94:	ldr	x2, [sp, #368]
  403f98:	orr	x0, x0, x2
  403f9c:	cmp	x0, #0x0
  403fa0:	cset	w0, ne  // ne = any
  403fa4:	and	w0, w0, #0xff
  403fa8:	and	x0, x0, #0xff
  403fac:	orr	x0, x1, x0
  403fb0:	str	x0, [sp, #368]
  403fb4:	str	xzr, [sp, #392]
  403fb8:	b	403fdc <ferror@plt+0x2bfc>
  403fbc:	ldr	x1, [sp, #392]
  403fc0:	ldr	x0, [sp, #368]
  403fc4:	orr	x0, x1, x0
  403fc8:	cmp	x0, #0x0
  403fcc:	b.eq	403fdc <ferror@plt+0x2bfc>  // b.none
  403fd0:	mov	x0, #0x1                   	// #1
  403fd4:	str	x0, [sp, #368]
  403fd8:	str	xzr, [sp, #392]
  403fdc:	ldr	x1, [sp, #360]
  403fe0:	ldr	x0, [sp, #368]
  403fe4:	sub	x0, x1, x0
  403fe8:	str	x0, [sp, #200]
  403fec:	ldr	x1, [sp, #376]
  403ff0:	ldr	x0, [sp, #392]
  403ff4:	sub	x1, x1, x0
  403ff8:	ldr	x2, [sp, #200]
  403ffc:	ldr	x0, [sp, #360]
  404000:	cmp	x2, x0
  404004:	cset	w0, hi  // hi = pmore
  404008:	and	w0, w0, #0xff
  40400c:	and	x0, x0, #0xff
  404010:	sub	x0, x1, x0
  404014:	str	x0, [sp, #328]
  404018:	ldr	x0, [sp, #200]
  40401c:	str	x0, [sp, #336]
  404020:	b	4047d4 <ferror@plt+0x33f4>
  404024:	ldr	w0, [sp, #320]
  404028:	cmp	w0, #0x0
  40402c:	b.ge	404340 <ferror@plt+0x2f60>  // b.tcont
  404030:	ldr	w0, [sp, #320]
  404034:	neg	w0, w0
  404038:	str	w0, [sp, #320]
  40403c:	ldr	x0, [sp, #280]
  404040:	str	x0, [sp, #344]
  404044:	ldr	x0, [sp, #272]
  404048:	str	x0, [sp, #384]
  40404c:	ldr	x0, [sp, #296]
  404050:	cmp	x0, #0x0
  404054:	b.ne	404184 <ferror@plt+0x2da4>  // b.any
  404058:	ldr	x1, [sp, #376]
  40405c:	ldr	x0, [sp, #360]
  404060:	orr	x0, x1, x0
  404064:	cmp	x0, #0x0
  404068:	b.ne	4040c0 <ferror@plt+0x2ce0>  // b.any
  40406c:	ldr	x1, [sp, #280]
  404070:	mov	x0, #0x7fff                	// #32767
  404074:	cmp	x1, x0
  404078:	b.ne	4040ac <ferror@plt+0x2ccc>  // b.any
  40407c:	ldr	x1, [sp, #392]
  404080:	ldr	x0, [sp, #368]
  404084:	orr	x0, x1, x0
  404088:	cmp	x0, #0x0
  40408c:	b.eq	4040ac <ferror@plt+0x2ccc>  // b.none
  404090:	ldr	x0, [sp, #392]
  404094:	and	x0, x0, #0x4000000000000
  404098:	cmp	x0, #0x0
  40409c:	b.ne	4040ac <ferror@plt+0x2ccc>  // b.any
  4040a0:	ldr	w0, [sp, #356]
  4040a4:	orr	w0, w0, #0x1
  4040a8:	str	w0, [sp, #356]
  4040ac:	ldr	x0, [sp, #368]
  4040b0:	str	x0, [sp, #336]
  4040b4:	ldr	x0, [sp, #392]
  4040b8:	str	x0, [sp, #328]
  4040bc:	b	4049d4 <ferror@plt+0x35f4>
  4040c0:	ldr	w0, [sp, #320]
  4040c4:	sub	w0, w0, #0x1
  4040c8:	str	w0, [sp, #320]
  4040cc:	ldr	w0, [sp, #320]
  4040d0:	cmp	w0, #0x0
  4040d4:	b.ne	404120 <ferror@plt+0x2d40>  // b.any
  4040d8:	ldr	x1, [sp, #368]
  4040dc:	ldr	x0, [sp, #360]
  4040e0:	sub	x0, x1, x0
  4040e4:	str	x0, [sp, #224]
  4040e8:	ldr	x1, [sp, #392]
  4040ec:	ldr	x0, [sp, #376]
  4040f0:	sub	x1, x1, x0
  4040f4:	ldr	x2, [sp, #224]
  4040f8:	ldr	x0, [sp, #368]
  4040fc:	cmp	x2, x0
  404100:	cset	w0, hi  // hi = pmore
  404104:	and	w0, w0, #0xff
  404108:	and	x0, x0, #0xff
  40410c:	sub	x0, x1, x0
  404110:	str	x0, [sp, #328]
  404114:	ldr	x0, [sp, #224]
  404118:	str	x0, [sp, #336]
  40411c:	b	4047d4 <ferror@plt+0x33f4>
  404120:	ldr	x1, [sp, #280]
  404124:	mov	x0, #0x7fff                	// #32767
  404128:	cmp	x1, x0
  40412c:	b.ne	4041f8 <ferror@plt+0x2e18>  // b.any
  404130:	ldr	x1, [sp, #280]
  404134:	mov	x0, #0x7fff                	// #32767
  404138:	cmp	x1, x0
  40413c:	b.ne	404170 <ferror@plt+0x2d90>  // b.any
  404140:	ldr	x1, [sp, #392]
  404144:	ldr	x0, [sp, #368]
  404148:	orr	x0, x1, x0
  40414c:	cmp	x0, #0x0
  404150:	b.eq	404170 <ferror@plt+0x2d90>  // b.none
  404154:	ldr	x0, [sp, #392]
  404158:	and	x0, x0, #0x4000000000000
  40415c:	cmp	x0, #0x0
  404160:	b.ne	404170 <ferror@plt+0x2d90>  // b.any
  404164:	ldr	w0, [sp, #356]
  404168:	orr	w0, w0, #0x1
  40416c:	str	w0, [sp, #356]
  404170:	ldr	x0, [sp, #368]
  404174:	str	x0, [sp, #336]
  404178:	ldr	x0, [sp, #392]
  40417c:	str	x0, [sp, #328]
  404180:	b	4049d4 <ferror@plt+0x35f4>
  404184:	ldr	x1, [sp, #280]
  404188:	mov	x0, #0x7fff                	// #32767
  40418c:	cmp	x1, x0
  404190:	b.ne	4041e8 <ferror@plt+0x2e08>  // b.any
  404194:	ldr	x1, [sp, #280]
  404198:	mov	x0, #0x7fff                	// #32767
  40419c:	cmp	x1, x0
  4041a0:	b.ne	4041d4 <ferror@plt+0x2df4>  // b.any
  4041a4:	ldr	x1, [sp, #392]
  4041a8:	ldr	x0, [sp, #368]
  4041ac:	orr	x0, x1, x0
  4041b0:	cmp	x0, #0x0
  4041b4:	b.eq	4041d4 <ferror@plt+0x2df4>  // b.none
  4041b8:	ldr	x0, [sp, #392]
  4041bc:	and	x0, x0, #0x4000000000000
  4041c0:	cmp	x0, #0x0
  4041c4:	b.ne	4041d4 <ferror@plt+0x2df4>  // b.any
  4041c8:	ldr	w0, [sp, #356]
  4041cc:	orr	w0, w0, #0x1
  4041d0:	str	w0, [sp, #356]
  4041d4:	ldr	x0, [sp, #368]
  4041d8:	str	x0, [sp, #336]
  4041dc:	ldr	x0, [sp, #392]
  4041e0:	str	x0, [sp, #328]
  4041e4:	b	4049d4 <ferror@plt+0x35f4>
  4041e8:	ldr	x0, [sp, #376]
  4041ec:	orr	x0, x0, #0x8000000000000
  4041f0:	str	x0, [sp, #376]
  4041f4:	b	4041fc <ferror@plt+0x2e1c>
  4041f8:	nop
  4041fc:	ldr	w0, [sp, #320]
  404200:	cmp	w0, #0x74
  404204:	b.gt	4042d8 <ferror@plt+0x2ef8>
  404208:	ldr	w0, [sp, #320]
  40420c:	cmp	w0, #0x3f
  404210:	b.gt	404278 <ferror@plt+0x2e98>
  404214:	mov	w1, #0x40                  	// #64
  404218:	ldr	w0, [sp, #320]
  40421c:	sub	w0, w1, w0
  404220:	ldr	x1, [sp, #376]
  404224:	lsl	x1, x1, x0
  404228:	ldr	w0, [sp, #320]
  40422c:	ldr	x2, [sp, #360]
  404230:	lsr	x0, x2, x0
  404234:	orr	x1, x1, x0
  404238:	mov	w2, #0x40                  	// #64
  40423c:	ldr	w0, [sp, #320]
  404240:	sub	w0, w2, w0
  404244:	ldr	x2, [sp, #360]
  404248:	lsl	x0, x2, x0
  40424c:	cmp	x0, #0x0
  404250:	cset	w0, ne  // ne = any
  404254:	and	w0, w0, #0xff
  404258:	sxtw	x0, w0
  40425c:	orr	x0, x1, x0
  404260:	str	x0, [sp, #360]
  404264:	ldr	w0, [sp, #320]
  404268:	ldr	x1, [sp, #376]
  40426c:	lsr	x0, x1, x0
  404270:	str	x0, [sp, #376]
  404274:	b	4042f8 <ferror@plt+0x2f18>
  404278:	ldr	w0, [sp, #320]
  40427c:	sub	w0, w0, #0x40
  404280:	ldr	x1, [sp, #376]
  404284:	lsr	x1, x1, x0
  404288:	ldr	w0, [sp, #320]
  40428c:	cmp	w0, #0x40
  404290:	b.eq	4042ac <ferror@plt+0x2ecc>  // b.none
  404294:	mov	w2, #0x80                  	// #128
  404298:	ldr	w0, [sp, #320]
  40429c:	sub	w0, w2, w0
  4042a0:	ldr	x2, [sp, #376]
  4042a4:	lsl	x0, x2, x0
  4042a8:	b	4042b0 <ferror@plt+0x2ed0>
  4042ac:	mov	x0, #0x0                   	// #0
  4042b0:	ldr	x2, [sp, #360]
  4042b4:	orr	x0, x0, x2
  4042b8:	cmp	x0, #0x0
  4042bc:	cset	w0, ne  // ne = any
  4042c0:	and	w0, w0, #0xff
  4042c4:	and	x0, x0, #0xff
  4042c8:	orr	x0, x1, x0
  4042cc:	str	x0, [sp, #360]
  4042d0:	str	xzr, [sp, #376]
  4042d4:	b	4042f8 <ferror@plt+0x2f18>
  4042d8:	ldr	x1, [sp, #376]
  4042dc:	ldr	x0, [sp, #360]
  4042e0:	orr	x0, x1, x0
  4042e4:	cmp	x0, #0x0
  4042e8:	b.eq	4042f8 <ferror@plt+0x2f18>  // b.none
  4042ec:	mov	x0, #0x1                   	// #1
  4042f0:	str	x0, [sp, #360]
  4042f4:	str	xzr, [sp, #376]
  4042f8:	ldr	x1, [sp, #368]
  4042fc:	ldr	x0, [sp, #360]
  404300:	sub	x0, x1, x0
  404304:	str	x0, [sp, #216]
  404308:	ldr	x1, [sp, #392]
  40430c:	ldr	x0, [sp, #376]
  404310:	sub	x1, x1, x0
  404314:	ldr	x2, [sp, #216]
  404318:	ldr	x0, [sp, #368]
  40431c:	cmp	x2, x0
  404320:	cset	w0, hi  // hi = pmore
  404324:	and	w0, w0, #0xff
  404328:	and	x0, x0, #0xff
  40432c:	sub	x0, x1, x0
  404330:	str	x0, [sp, #328]
  404334:	ldr	x0, [sp, #216]
  404338:	str	x0, [sp, #336]
  40433c:	b	4047d4 <ferror@plt+0x33f4>
  404340:	ldr	x0, [sp, #296]
  404344:	add	x0, x0, #0x1
  404348:	and	x0, x0, #0x7ffe
  40434c:	cmp	x0, #0x0
  404350:	b.ne	4046e8 <ferror@plt+0x3308>  // b.any
  404354:	ldr	x0, [sp, #296]
  404358:	cmp	x0, #0x0
  40435c:	b.ne	4044d8 <ferror@plt+0x30f8>  // b.any
  404360:	str	xzr, [sp, #344]
  404364:	ldr	x1, [sp, #376]
  404368:	ldr	x0, [sp, #360]
  40436c:	orr	x0, x1, x0
  404370:	cmp	x0, #0x0
  404374:	b.ne	4043c8 <ferror@plt+0x2fe8>  // b.any
  404378:	ldr	x0, [sp, #368]
  40437c:	str	x0, [sp, #336]
  404380:	ldr	x0, [sp, #392]
  404384:	str	x0, [sp, #328]
  404388:	ldr	x1, [sp, #392]
  40438c:	ldr	x0, [sp, #368]
  404390:	orr	x0, x1, x0
  404394:	cmp	x0, #0x0
  404398:	b.ne	4043bc <ferror@plt+0x2fdc>  // b.any
  40439c:	ldr	x0, [sp, #304]
  4043a0:	and	x0, x0, #0xc00000
  4043a4:	cmp	x0, #0x800, lsl #12
  4043a8:	cset	w0, eq  // eq = none
  4043ac:	and	w0, w0, #0xff
  4043b0:	and	x0, x0, #0xff
  4043b4:	str	x0, [sp, #384]
  4043b8:	b	4049d4 <ferror@plt+0x35f4>
  4043bc:	ldr	x0, [sp, #272]
  4043c0:	str	x0, [sp, #384]
  4043c4:	b	4049d4 <ferror@plt+0x35f4>
  4043c8:	ldr	x1, [sp, #392]
  4043cc:	ldr	x0, [sp, #368]
  4043d0:	orr	x0, x1, x0
  4043d4:	cmp	x0, #0x0
  4043d8:	b.ne	4043f8 <ferror@plt+0x3018>  // b.any
  4043dc:	ldr	x0, [sp, #360]
  4043e0:	str	x0, [sp, #336]
  4043e4:	ldr	x0, [sp, #376]
  4043e8:	str	x0, [sp, #328]
  4043ec:	ldr	x0, [sp, #288]
  4043f0:	str	x0, [sp, #384]
  4043f4:	b	4049d4 <ferror@plt+0x35f4>
  4043f8:	ldr	x1, [sp, #360]
  4043fc:	ldr	x0, [sp, #368]
  404400:	sub	x0, x1, x0
  404404:	str	x0, [sp, #240]
  404408:	ldr	x1, [sp, #376]
  40440c:	ldr	x0, [sp, #392]
  404410:	sub	x1, x1, x0
  404414:	ldr	x2, [sp, #240]
  404418:	ldr	x0, [sp, #360]
  40441c:	cmp	x2, x0
  404420:	cset	w0, hi  // hi = pmore
  404424:	and	w0, w0, #0xff
  404428:	and	x0, x0, #0xff
  40442c:	sub	x0, x1, x0
  404430:	str	x0, [sp, #328]
  404434:	ldr	x0, [sp, #240]
  404438:	str	x0, [sp, #336]
  40443c:	ldr	x0, [sp, #288]
  404440:	str	x0, [sp, #384]
  404444:	ldr	x0, [sp, #328]
  404448:	and	x0, x0, #0x8000000000000
  40444c:	cmp	x0, #0x0
  404450:	b.eq	4044a4 <ferror@plt+0x30c4>  // b.none
  404454:	ldr	x1, [sp, #368]
  404458:	ldr	x0, [sp, #360]
  40445c:	sub	x0, x1, x0
  404460:	str	x0, [sp, #232]
  404464:	ldr	x1, [sp, #392]
  404468:	ldr	x0, [sp, #376]
  40446c:	sub	x1, x1, x0
  404470:	ldr	x2, [sp, #232]
  404474:	ldr	x0, [sp, #368]
  404478:	cmp	x2, x0
  40447c:	cset	w0, hi  // hi = pmore
  404480:	and	w0, w0, #0xff
  404484:	and	x0, x0, #0xff
  404488:	sub	x0, x1, x0
  40448c:	str	x0, [sp, #328]
  404490:	ldr	x0, [sp, #232]
  404494:	str	x0, [sp, #336]
  404498:	ldr	x0, [sp, #272]
  40449c:	str	x0, [sp, #384]
  4044a0:	b	4049c8 <ferror@plt+0x35e8>
  4044a4:	ldr	x1, [sp, #328]
  4044a8:	ldr	x0, [sp, #336]
  4044ac:	orr	x0, x1, x0
  4044b0:	cmp	x0, #0x0
  4044b4:	b.ne	4049c8 <ferror@plt+0x35e8>  // b.any
  4044b8:	ldr	x0, [sp, #304]
  4044bc:	and	x0, x0, #0xc00000
  4044c0:	cmp	x0, #0x800, lsl #12
  4044c4:	cset	w0, eq  // eq = none
  4044c8:	and	w0, w0, #0xff
  4044cc:	and	x0, x0, #0xff
  4044d0:	str	x0, [sp, #384]
  4044d4:	b	4049c8 <ferror@plt+0x35e8>
  4044d8:	ldr	x1, [sp, #296]
  4044dc:	mov	x0, #0x7fff                	// #32767
  4044e0:	cmp	x1, x0
  4044e4:	b.ne	404518 <ferror@plt+0x3138>  // b.any
  4044e8:	ldr	x1, [sp, #376]
  4044ec:	ldr	x0, [sp, #360]
  4044f0:	orr	x0, x1, x0
  4044f4:	cmp	x0, #0x0
  4044f8:	b.eq	404518 <ferror@plt+0x3138>  // b.none
  4044fc:	ldr	x0, [sp, #376]
  404500:	and	x0, x0, #0x4000000000000
  404504:	cmp	x0, #0x0
  404508:	b.ne	404518 <ferror@plt+0x3138>  // b.any
  40450c:	ldr	w0, [sp, #356]
  404510:	orr	w0, w0, #0x1
  404514:	str	w0, [sp, #356]
  404518:	ldr	x1, [sp, #280]
  40451c:	mov	x0, #0x7fff                	// #32767
  404520:	cmp	x1, x0
  404524:	b.ne	404558 <ferror@plt+0x3178>  // b.any
  404528:	ldr	x1, [sp, #392]
  40452c:	ldr	x0, [sp, #368]
  404530:	orr	x0, x1, x0
  404534:	cmp	x0, #0x0
  404538:	b.eq	404558 <ferror@plt+0x3178>  // b.none
  40453c:	ldr	x0, [sp, #392]
  404540:	and	x0, x0, #0x4000000000000
  404544:	cmp	x0, #0x0
  404548:	b.ne	404558 <ferror@plt+0x3178>  // b.any
  40454c:	ldr	w0, [sp, #356]
  404550:	orr	w0, w0, #0x1
  404554:	str	w0, [sp, #356]
  404558:	mov	x0, #0x7fff                	// #32767
  40455c:	str	x0, [sp, #344]
  404560:	ldr	x1, [sp, #376]
  404564:	ldr	x0, [sp, #360]
  404568:	orr	x0, x1, x0
  40456c:	cmp	x0, #0x0
  404570:	b.ne	4045ec <ferror@plt+0x320c>  // b.any
  404574:	ldr	x1, [sp, #392]
  404578:	ldr	x0, [sp, #368]
  40457c:	orr	x0, x1, x0
  404580:	cmp	x0, #0x0
  404584:	b.ne	4045d0 <ferror@plt+0x31f0>  // b.any
  404588:	str	xzr, [sp, #384]
  40458c:	mov	x0, #0xffffffffffffffff    	// #-1
  404590:	str	x0, [sp, #336]
  404594:	mov	x0, #0xffffffffffff        	// #281474976710655
  404598:	str	x0, [sp, #328]
  40459c:	ldr	x0, [sp, #328]
  4045a0:	lsl	x1, x0, #3
  4045a4:	ldr	x0, [sp, #336]
  4045a8:	lsr	x0, x0, #61
  4045ac:	orr	x0, x1, x0
  4045b0:	str	x0, [sp, #328]
  4045b4:	ldr	x0, [sp, #336]
  4045b8:	lsl	x0, x0, #3
  4045bc:	str	x0, [sp, #336]
  4045c0:	ldr	w0, [sp, #356]
  4045c4:	orr	w0, w0, #0x1
  4045c8:	str	w0, [sp, #356]
  4045cc:	b	4049d4 <ferror@plt+0x35f4>
  4045d0:	ldr	x0, [sp, #272]
  4045d4:	str	x0, [sp, #384]
  4045d8:	ldr	x0, [sp, #368]
  4045dc:	str	x0, [sp, #336]
  4045e0:	ldr	x0, [sp, #392]
  4045e4:	str	x0, [sp, #328]
  4045e8:	b	4049d4 <ferror@plt+0x35f4>
  4045ec:	ldr	x1, [sp, #392]
  4045f0:	ldr	x0, [sp, #368]
  4045f4:	orr	x0, x1, x0
  4045f8:	cmp	x0, #0x0
  4045fc:	b.ne	40461c <ferror@plt+0x323c>  // b.any
  404600:	ldr	x0, [sp, #288]
  404604:	str	x0, [sp, #384]
  404608:	ldr	x0, [sp, #360]
  40460c:	str	x0, [sp, #336]
  404610:	ldr	x0, [sp, #376]
  404614:	str	x0, [sp, #328]
  404618:	b	4049d4 <ferror@plt+0x35f4>
  40461c:	ldr	x0, [sp, #360]
  404620:	lsr	x1, x0, #3
  404624:	ldr	x0, [sp, #376]
  404628:	lsl	x0, x0, #61
  40462c:	orr	x0, x1, x0
  404630:	str	x0, [sp, #360]
  404634:	ldr	x0, [sp, #376]
  404638:	lsr	x0, x0, #3
  40463c:	str	x0, [sp, #376]
  404640:	ldr	x0, [sp, #368]
  404644:	lsr	x1, x0, #3
  404648:	ldr	x0, [sp, #392]
  40464c:	lsl	x0, x0, #61
  404650:	orr	x0, x1, x0
  404654:	str	x0, [sp, #368]
  404658:	ldr	x0, [sp, #392]
  40465c:	lsr	x0, x0, #3
  404660:	str	x0, [sp, #392]
  404664:	ldr	x0, [sp, #376]
  404668:	and	x0, x0, #0x800000000000
  40466c:	cmp	x0, #0x0
  404670:	b.eq	4046a0 <ferror@plt+0x32c0>  // b.none
  404674:	ldr	x0, [sp, #392]
  404678:	and	x0, x0, #0x800000000000
  40467c:	cmp	x0, #0x0
  404680:	b.ne	4046a0 <ferror@plt+0x32c0>  // b.any
  404684:	ldr	x0, [sp, #272]
  404688:	str	x0, [sp, #384]
  40468c:	ldr	x0, [sp, #368]
  404690:	str	x0, [sp, #336]
  404694:	ldr	x0, [sp, #392]
  404698:	str	x0, [sp, #328]
  40469c:	b	4046b8 <ferror@plt+0x32d8>
  4046a0:	ldr	x0, [sp, #288]
  4046a4:	str	x0, [sp, #384]
  4046a8:	ldr	x0, [sp, #360]
  4046ac:	str	x0, [sp, #336]
  4046b0:	ldr	x0, [sp, #376]
  4046b4:	str	x0, [sp, #328]
  4046b8:	mov	x0, #0x3                   	// #3
  4046bc:	str	x0, [sp, #248]
  4046c0:	ldr	x0, [sp, #328]
  4046c4:	lsl	x1, x0, #3
  4046c8:	ldr	x0, [sp, #336]
  4046cc:	lsr	x0, x0, #61
  4046d0:	orr	x0, x1, x0
  4046d4:	str	x0, [sp, #328]
  4046d8:	ldr	x0, [sp, #336]
  4046dc:	lsl	x0, x0, #3
  4046e0:	str	x0, [sp, #336]
  4046e4:	b	4049d4 <ferror@plt+0x35f4>
  4046e8:	ldr	x0, [sp, #296]
  4046ec:	str	x0, [sp, #344]
  4046f0:	ldr	x1, [sp, #360]
  4046f4:	ldr	x0, [sp, #368]
  4046f8:	sub	x0, x1, x0
  4046fc:	str	x0, [sp, #264]
  404700:	ldr	x1, [sp, #376]
  404704:	ldr	x0, [sp, #392]
  404708:	sub	x1, x1, x0
  40470c:	ldr	x2, [sp, #264]
  404710:	ldr	x0, [sp, #360]
  404714:	cmp	x2, x0
  404718:	cset	w0, hi  // hi = pmore
  40471c:	and	w0, w0, #0xff
  404720:	and	x0, x0, #0xff
  404724:	sub	x0, x1, x0
  404728:	str	x0, [sp, #328]
  40472c:	ldr	x0, [sp, #264]
  404730:	str	x0, [sp, #336]
  404734:	ldr	x0, [sp, #288]
  404738:	str	x0, [sp, #384]
  40473c:	ldr	x0, [sp, #328]
  404740:	and	x0, x0, #0x8000000000000
  404744:	cmp	x0, #0x0
  404748:	b.eq	40479c <ferror@plt+0x33bc>  // b.none
  40474c:	ldr	x1, [sp, #368]
  404750:	ldr	x0, [sp, #360]
  404754:	sub	x0, x1, x0
  404758:	str	x0, [sp, #256]
  40475c:	ldr	x1, [sp, #392]
  404760:	ldr	x0, [sp, #376]
  404764:	sub	x1, x1, x0
  404768:	ldr	x2, [sp, #256]
  40476c:	ldr	x0, [sp, #368]
  404770:	cmp	x2, x0
  404774:	cset	w0, hi  // hi = pmore
  404778:	and	w0, w0, #0xff
  40477c:	and	x0, x0, #0xff
  404780:	sub	x0, x1, x0
  404784:	str	x0, [sp, #328]
  404788:	ldr	x0, [sp, #256]
  40478c:	str	x0, [sp, #336]
  404790:	ldr	x0, [sp, #272]
  404794:	str	x0, [sp, #384]
  404798:	b	4047f4 <ferror@plt+0x3414>
  40479c:	ldr	x1, [sp, #328]
  4047a0:	ldr	x0, [sp, #336]
  4047a4:	orr	x0, x1, x0
  4047a8:	cmp	x0, #0x0
  4047ac:	b.ne	4047f4 <ferror@plt+0x3414>  // b.any
  4047b0:	str	xzr, [sp, #344]
  4047b4:	ldr	x0, [sp, #304]
  4047b8:	and	x0, x0, #0xc00000
  4047bc:	cmp	x0, #0x800, lsl #12
  4047c0:	cset	w0, eq  // eq = none
  4047c4:	and	w0, w0, #0xff
  4047c8:	and	x0, x0, #0xff
  4047cc:	str	x0, [sp, #384]
  4047d0:	b	4049d4 <ferror@plt+0x35f4>
  4047d4:	ldr	x0, [sp, #328]
  4047d8:	and	x0, x0, #0x8000000000000
  4047dc:	cmp	x0, #0x0
  4047e0:	b.eq	4049d0 <ferror@plt+0x35f0>  // b.none
  4047e4:	ldr	x0, [sp, #328]
  4047e8:	and	x0, x0, #0x7ffffffffffff
  4047ec:	str	x0, [sp, #328]
  4047f0:	b	4047f8 <ferror@plt+0x3418>
  4047f4:	nop
  4047f8:	ldr	x0, [sp, #328]
  4047fc:	cmp	x0, #0x0
  404800:	b.eq	404814 <ferror@plt+0x3434>  // b.none
  404804:	ldr	x0, [sp, #328]
  404808:	clz	x0, x0
  40480c:	str	w0, [sp, #316]
  404810:	b	40482c <ferror@plt+0x344c>
  404814:	ldr	x0, [sp, #336]
  404818:	clz	x0, x0
  40481c:	str	w0, [sp, #316]
  404820:	ldr	w0, [sp, #316]
  404824:	add	w0, w0, #0x40
  404828:	str	w0, [sp, #316]
  40482c:	ldr	w0, [sp, #316]
  404830:	sub	w0, w0, #0xc
  404834:	str	w0, [sp, #316]
  404838:	ldr	w0, [sp, #316]
  40483c:	cmp	w0, #0x3f
  404840:	b.gt	404880 <ferror@plt+0x34a0>
  404844:	ldr	w0, [sp, #316]
  404848:	ldr	x1, [sp, #328]
  40484c:	lsl	x1, x1, x0
  404850:	mov	w2, #0x40                  	// #64
  404854:	ldr	w0, [sp, #316]
  404858:	sub	w0, w2, w0
  40485c:	ldr	x2, [sp, #336]
  404860:	lsr	x0, x2, x0
  404864:	orr	x0, x1, x0
  404868:	str	x0, [sp, #328]
  40486c:	ldr	w0, [sp, #316]
  404870:	ldr	x1, [sp, #336]
  404874:	lsl	x0, x1, x0
  404878:	str	x0, [sp, #336]
  40487c:	b	404898 <ferror@plt+0x34b8>
  404880:	ldr	w0, [sp, #316]
  404884:	sub	w0, w0, #0x40
  404888:	ldr	x1, [sp, #336]
  40488c:	lsl	x0, x1, x0
  404890:	str	x0, [sp, #328]
  404894:	str	xzr, [sp, #336]
  404898:	ldrsw	x0, [sp, #316]
  40489c:	ldr	x1, [sp, #344]
  4048a0:	cmp	x1, x0
  4048a4:	b.gt	404990 <ferror@plt+0x35b0>
  4048a8:	ldr	w0, [sp, #316]
  4048ac:	ldr	x1, [sp, #344]
  4048b0:	sub	w0, w0, w1
  4048b4:	add	w0, w0, #0x1
  4048b8:	str	w0, [sp, #316]
  4048bc:	ldr	w0, [sp, #316]
  4048c0:	cmp	w0, #0x3f
  4048c4:	b.gt	40492c <ferror@plt+0x354c>
  4048c8:	mov	w1, #0x40                  	// #64
  4048cc:	ldr	w0, [sp, #316]
  4048d0:	sub	w0, w1, w0
  4048d4:	ldr	x1, [sp, #328]
  4048d8:	lsl	x1, x1, x0
  4048dc:	ldr	w0, [sp, #316]
  4048e0:	ldr	x2, [sp, #336]
  4048e4:	lsr	x0, x2, x0
  4048e8:	orr	x1, x1, x0
  4048ec:	mov	w2, #0x40                  	// #64
  4048f0:	ldr	w0, [sp, #316]
  4048f4:	sub	w0, w2, w0
  4048f8:	ldr	x2, [sp, #336]
  4048fc:	lsl	x0, x2, x0
  404900:	cmp	x0, #0x0
  404904:	cset	w0, ne  // ne = any
  404908:	and	w0, w0, #0xff
  40490c:	sxtw	x0, w0
  404910:	orr	x0, x1, x0
  404914:	str	x0, [sp, #336]
  404918:	ldr	w0, [sp, #316]
  40491c:	ldr	x1, [sp, #328]
  404920:	lsr	x0, x1, x0
  404924:	str	x0, [sp, #328]
  404928:	b	404988 <ferror@plt+0x35a8>
  40492c:	ldr	w0, [sp, #316]
  404930:	sub	w0, w0, #0x40
  404934:	ldr	x1, [sp, #328]
  404938:	lsr	x1, x1, x0
  40493c:	ldr	w0, [sp, #316]
  404940:	cmp	w0, #0x40
  404944:	b.eq	404960 <ferror@plt+0x3580>  // b.none
  404948:	mov	w2, #0x80                  	// #128
  40494c:	ldr	w0, [sp, #316]
  404950:	sub	w0, w2, w0
  404954:	ldr	x2, [sp, #328]
  404958:	lsl	x0, x2, x0
  40495c:	b	404964 <ferror@plt+0x3584>
  404960:	mov	x0, #0x0                   	// #0
  404964:	ldr	x2, [sp, #336]
  404968:	orr	x0, x0, x2
  40496c:	cmp	x0, #0x0
  404970:	cset	w0, ne  // ne = any
  404974:	and	w0, w0, #0xff
  404978:	and	x0, x0, #0xff
  40497c:	orr	x0, x1, x0
  404980:	str	x0, [sp, #336]
  404984:	str	xzr, [sp, #328]
  404988:	str	xzr, [sp, #344]
  40498c:	b	4049d4 <ferror@plt+0x35f4>
  404990:	ldrsw	x0, [sp, #316]
  404994:	ldr	x1, [sp, #344]
  404998:	sub	x0, x1, x0
  40499c:	str	x0, [sp, #344]
  4049a0:	ldr	x0, [sp, #328]
  4049a4:	and	x0, x0, #0xfff7ffffffffffff
  4049a8:	str	x0, [sp, #328]
  4049ac:	b	4049d4 <ferror@plt+0x35f4>
  4049b0:	nop
  4049b4:	b	4049d4 <ferror@plt+0x35f4>
  4049b8:	nop
  4049bc:	b	4049d4 <ferror@plt+0x35f4>
  4049c0:	nop
  4049c4:	b	4049d4 <ferror@plt+0x35f4>
  4049c8:	nop
  4049cc:	b	4049d4 <ferror@plt+0x35f4>
  4049d0:	nop
  4049d4:	ldr	x0, [sp, #344]
  4049d8:	cmp	x0, #0x0
  4049dc:	b.ne	4049fc <ferror@plt+0x361c>  // b.any
  4049e0:	ldr	x1, [sp, #328]
  4049e4:	ldr	x0, [sp, #336]
  4049e8:	orr	x0, x1, x0
  4049ec:	cmp	x0, #0x0
  4049f0:	b.eq	4049fc <ferror@plt+0x361c>  // b.none
  4049f4:	mov	w0, #0x1                   	// #1
  4049f8:	b	404a00 <ferror@plt+0x3620>
  4049fc:	mov	w0, #0x0                   	// #0
  404a00:	str	w0, [sp, #148]
  404a04:	ldr	x0, [sp, #336]
  404a08:	and	x0, x0, #0x7
  404a0c:	cmp	x0, #0x0
  404a10:	b.eq	404b58 <ferror@plt+0x3778>  // b.none
  404a14:	ldr	w0, [sp, #356]
  404a18:	orr	w0, w0, #0x10
  404a1c:	str	w0, [sp, #356]
  404a20:	ldr	x0, [sp, #304]
  404a24:	and	x0, x0, #0xc00000
  404a28:	cmp	x0, #0xc00, lsl #12
  404a2c:	b.eq	404b60 <ferror@plt+0x3780>  // b.none
  404a30:	cmp	x0, #0xc00, lsl #12
  404a34:	b.hi	404b64 <ferror@plt+0x3784>  // b.pmore
  404a38:	cmp	x0, #0x800, lsl #12
  404a3c:	b.eq	404b00 <ferror@plt+0x3720>  // b.none
  404a40:	cmp	x0, #0x800, lsl #12
  404a44:	b.hi	404b64 <ferror@plt+0x3784>  // b.pmore
  404a48:	cmp	x0, #0x0
  404a4c:	b.eq	404a5c <ferror@plt+0x367c>  // b.none
  404a50:	cmp	x0, #0x400, lsl #12
  404a54:	b.eq	404aa8 <ferror@plt+0x36c8>  // b.none
  404a58:	b	404b64 <ferror@plt+0x3784>
  404a5c:	ldr	x0, [sp, #336]
  404a60:	and	x0, x0, #0xf
  404a64:	cmp	x0, #0x4
  404a68:	b.eq	404b60 <ferror@plt+0x3780>  // b.none
  404a6c:	ldr	x0, [sp, #336]
  404a70:	add	x0, x0, #0x4
  404a74:	str	x0, [sp, #120]
  404a78:	ldr	x1, [sp, #120]
  404a7c:	ldr	x0, [sp, #336]
  404a80:	cmp	x1, x0
  404a84:	cset	w0, cc  // cc = lo, ul, last
  404a88:	and	w0, w0, #0xff
  404a8c:	and	x0, x0, #0xff
  404a90:	ldr	x1, [sp, #328]
  404a94:	add	x0, x1, x0
  404a98:	str	x0, [sp, #328]
  404a9c:	ldr	x0, [sp, #120]
  404aa0:	str	x0, [sp, #336]
  404aa4:	b	404b60 <ferror@plt+0x3780>
  404aa8:	ldr	x0, [sp, #384]
  404aac:	cmp	x0, #0x0
  404ab0:	b.ne	404b60 <ferror@plt+0x3780>  // b.any
  404ab4:	ldr	x0, [sp, #336]
  404ab8:	and	x0, x0, #0x7
  404abc:	cmp	x0, #0x0
  404ac0:	b.eq	404b60 <ferror@plt+0x3780>  // b.none
  404ac4:	ldr	x0, [sp, #336]
  404ac8:	add	x0, x0, #0x8
  404acc:	str	x0, [sp, #128]
  404ad0:	ldr	x1, [sp, #128]
  404ad4:	ldr	x0, [sp, #336]
  404ad8:	cmp	x1, x0
  404adc:	cset	w0, cc  // cc = lo, ul, last
  404ae0:	and	w0, w0, #0xff
  404ae4:	and	x0, x0, #0xff
  404ae8:	ldr	x1, [sp, #328]
  404aec:	add	x0, x1, x0
  404af0:	str	x0, [sp, #328]
  404af4:	ldr	x0, [sp, #128]
  404af8:	str	x0, [sp, #336]
  404afc:	b	404b60 <ferror@plt+0x3780>
  404b00:	ldr	x0, [sp, #384]
  404b04:	cmp	x0, #0x0
  404b08:	b.eq	404b60 <ferror@plt+0x3780>  // b.none
  404b0c:	ldr	x0, [sp, #336]
  404b10:	and	x0, x0, #0x7
  404b14:	cmp	x0, #0x0
  404b18:	b.eq	404b60 <ferror@plt+0x3780>  // b.none
  404b1c:	ldr	x0, [sp, #336]
  404b20:	add	x0, x0, #0x8
  404b24:	str	x0, [sp, #136]
  404b28:	ldr	x1, [sp, #136]
  404b2c:	ldr	x0, [sp, #336]
  404b30:	cmp	x1, x0
  404b34:	cset	w0, cc  // cc = lo, ul, last
  404b38:	and	w0, w0, #0xff
  404b3c:	and	x0, x0, #0xff
  404b40:	ldr	x1, [sp, #328]
  404b44:	add	x0, x1, x0
  404b48:	str	x0, [sp, #328]
  404b4c:	ldr	x0, [sp, #136]
  404b50:	str	x0, [sp, #336]
  404b54:	b	404b60 <ferror@plt+0x3780>
  404b58:	nop
  404b5c:	b	404b64 <ferror@plt+0x3784>
  404b60:	nop
  404b64:	ldr	w0, [sp, #148]
  404b68:	cmp	w0, #0x0
  404b6c:	b.eq	404b9c <ferror@plt+0x37bc>  // b.none
  404b70:	ldr	w0, [sp, #356]
  404b74:	and	w0, w0, #0x10
  404b78:	cmp	w0, #0x0
  404b7c:	b.ne	404b90 <ferror@plt+0x37b0>  // b.any
  404b80:	ldr	x0, [sp, #304]
  404b84:	and	x0, x0, #0x800
  404b88:	cmp	x0, #0x0
  404b8c:	b.eq	404b9c <ferror@plt+0x37bc>  // b.none
  404b90:	ldr	w0, [sp, #356]
  404b94:	orr	w0, w0, #0x8
  404b98:	str	w0, [sp, #356]
  404b9c:	ldr	x0, [sp, #328]
  404ba0:	and	x0, x0, #0x8000000000000
  404ba4:	cmp	x0, #0x0
  404ba8:	b.eq	404c60 <ferror@plt+0x3880>  // b.none
  404bac:	ldr	x0, [sp, #328]
  404bb0:	and	x0, x0, #0xfff7ffffffffffff
  404bb4:	str	x0, [sp, #328]
  404bb8:	ldr	x0, [sp, #344]
  404bbc:	add	x0, x0, #0x1
  404bc0:	str	x0, [sp, #344]
  404bc4:	ldr	x1, [sp, #344]
  404bc8:	mov	x0, #0x7fff                	// #32767
  404bcc:	cmp	x1, x0
  404bd0:	b.ne	404c60 <ferror@plt+0x3880>  // b.any
  404bd4:	ldr	x0, [sp, #304]
  404bd8:	and	x0, x0, #0xc00000
  404bdc:	cmp	x0, #0x0
  404be0:	b.eq	404c1c <ferror@plt+0x383c>  // b.none
  404be4:	ldr	x0, [sp, #304]
  404be8:	and	x0, x0, #0xc00000
  404bec:	cmp	x0, #0x400, lsl #12
  404bf0:	b.ne	404c00 <ferror@plt+0x3820>  // b.any
  404bf4:	ldr	x0, [sp, #384]
  404bf8:	cmp	x0, #0x0
  404bfc:	b.eq	404c1c <ferror@plt+0x383c>  // b.none
  404c00:	ldr	x0, [sp, #304]
  404c04:	and	x0, x0, #0xc00000
  404c08:	cmp	x0, #0x800, lsl #12
  404c0c:	b.ne	404c30 <ferror@plt+0x3850>  // b.any
  404c10:	ldr	x0, [sp, #384]
  404c14:	cmp	x0, #0x0
  404c18:	b.eq	404c30 <ferror@plt+0x3850>  // b.none
  404c1c:	mov	x0, #0x7fff                	// #32767
  404c20:	str	x0, [sp, #344]
  404c24:	str	xzr, [sp, #336]
  404c28:	str	xzr, [sp, #328]
  404c2c:	b	404c48 <ferror@plt+0x3868>
  404c30:	mov	x0, #0x7ffe                	// #32766
  404c34:	str	x0, [sp, #344]
  404c38:	mov	x0, #0xffffffffffffffff    	// #-1
  404c3c:	str	x0, [sp, #336]
  404c40:	mov	x0, #0xffffffffffffffff    	// #-1
  404c44:	str	x0, [sp, #328]
  404c48:	ldr	w0, [sp, #356]
  404c4c:	orr	w0, w0, #0x10
  404c50:	str	w0, [sp, #356]
  404c54:	ldr	w0, [sp, #356]
  404c58:	orr	w0, w0, #0x4
  404c5c:	str	w0, [sp, #356]
  404c60:	ldr	x0, [sp, #336]
  404c64:	lsr	x1, x0, #3
  404c68:	ldr	x0, [sp, #328]
  404c6c:	lsl	x0, x0, #61
  404c70:	orr	x0, x1, x0
  404c74:	str	x0, [sp, #336]
  404c78:	ldr	x0, [sp, #328]
  404c7c:	lsr	x0, x0, #3
  404c80:	str	x0, [sp, #328]
  404c84:	ldr	x1, [sp, #344]
  404c88:	mov	x0, #0x7fff                	// #32767
  404c8c:	cmp	x1, x0
  404c90:	b.ne	404cb4 <ferror@plt+0x38d4>  // b.any
  404c94:	ldr	x1, [sp, #328]
  404c98:	ldr	x0, [sp, #336]
  404c9c:	orr	x0, x1, x0
  404ca0:	cmp	x0, #0x0
  404ca4:	b.eq	404cb4 <ferror@plt+0x38d4>  // b.none
  404ca8:	ldr	x0, [sp, #328]
  404cac:	orr	x0, x0, #0x800000000000
  404cb0:	str	x0, [sp, #328]
  404cb4:	ldr	x0, [sp, #336]
  404cb8:	str	x0, [sp, #48]
  404cbc:	ldr	x0, [sp, #328]
  404cc0:	and	x1, x0, #0xffffffffffff
  404cc4:	ldr	x0, [sp, #56]
  404cc8:	bfxil	x0, x1, #0, #48
  404ccc:	str	x0, [sp, #56]
  404cd0:	ldr	x0, [sp, #344]
  404cd4:	and	w0, w0, #0x7fff
  404cd8:	and	w1, w0, #0xffff
  404cdc:	ldrh	w0, [sp, #62]
  404ce0:	bfxil	w0, w1, #0, #15
  404ce4:	strh	w0, [sp, #62]
  404ce8:	ldr	x0, [sp, #384]
  404cec:	and	w0, w0, #0x1
  404cf0:	and	w1, w0, #0xff
  404cf4:	ldrb	w0, [sp, #63]
  404cf8:	bfi	w0, w1, #7, #1
  404cfc:	strb	w0, [sp, #63]
  404d00:	ldr	q0, [sp, #48]
  404d04:	str	q0, [sp, #96]
  404d08:	ldrsw	x0, [sp, #356]
  404d0c:	cmp	x0, #0x0
  404d10:	b.eq	404d1c <ferror@plt+0x393c>  // b.none
  404d14:	ldr	w0, [sp, #356]
  404d18:	bl	409d54 <ferror@plt+0x8974>
  404d1c:	ldr	q0, [sp, #96]
  404d20:	ldp	x29, x30, [sp], #400
  404d24:	ret
  404d28:	sub	sp, sp, #0x290
  404d2c:	stp	x29, x30, [sp]
  404d30:	mov	x29, sp
  404d34:	str	q0, [sp, #32]
  404d38:	str	q1, [sp, #16]
  404d3c:	str	wzr, [sp, #564]
  404d40:	str	xzr, [sp, #400]
  404d44:	mrs	x0, fpcr
  404d48:	str	x0, [sp, #400]
  404d4c:	ldr	q0, [sp, #32]
  404d50:	str	q0, [sp, #80]
  404d54:	ldr	x0, [sp, #80]
  404d58:	str	x0, [sp, #584]
  404d5c:	ldr	x0, [sp, #88]
  404d60:	ubfx	x0, x0, #0, #48
  404d64:	str	x0, [sp, #592]
  404d68:	ldrh	w0, [sp, #94]
  404d6c:	ubfx	x0, x0, #0, #15
  404d70:	and	w0, w0, #0xffff
  404d74:	and	x0, x0, #0xffff
  404d78:	str	x0, [sp, #568]
  404d7c:	ldrb	w0, [sp, #95]
  404d80:	ubfx	x0, x0, #7, #1
  404d84:	and	w0, w0, #0xff
  404d88:	and	x0, x0, #0xff
  404d8c:	str	x0, [sp, #392]
  404d90:	ldr	x0, [sp, #568]
  404d94:	cmp	x0, #0x0
  404d98:	b.eq	404df4 <ferror@plt+0x3a14>  // b.none
  404d9c:	ldr	x1, [sp, #568]
  404da0:	mov	x0, #0x7fff                	// #32767
  404da4:	cmp	x1, x0
  404da8:	b.eq	404ee8 <ferror@plt+0x3b08>  // b.none
  404dac:	ldr	x0, [sp, #592]
  404db0:	orr	x0, x0, #0x1000000000000
  404db4:	str	x0, [sp, #592]
  404db8:	ldr	x0, [sp, #592]
  404dbc:	lsl	x1, x0, #3
  404dc0:	ldr	x0, [sp, #584]
  404dc4:	lsr	x0, x0, #61
  404dc8:	orr	x0, x1, x0
  404dcc:	str	x0, [sp, #592]
  404dd0:	ldr	x0, [sp, #584]
  404dd4:	lsl	x0, x0, #3
  404dd8:	str	x0, [sp, #584]
  404ddc:	ldr	x1, [sp, #568]
  404de0:	mov	x0, #0xffffffffffffc001    	// #-16383
  404de4:	add	x0, x1, x0
  404de8:	str	x0, [sp, #568]
  404dec:	str	xzr, [sp, #576]
  404df0:	b	404f2c <ferror@plt+0x3b4c>
  404df4:	ldr	x1, [sp, #592]
  404df8:	ldr	x0, [sp, #584]
  404dfc:	orr	x0, x1, x0
  404e00:	cmp	x0, #0x0
  404e04:	b.ne	404e14 <ferror@plt+0x3a34>  // b.any
  404e08:	mov	x0, #0x1                   	// #1
  404e0c:	str	x0, [sp, #576]
  404e10:	b	404f2c <ferror@plt+0x3b4c>
  404e14:	ldr	x0, [sp, #592]
  404e18:	cmp	x0, #0x0
  404e1c:	b.eq	404e34 <ferror@plt+0x3a54>  // b.none
  404e20:	ldr	x0, [sp, #592]
  404e24:	clz	x0, x0
  404e28:	sxtw	x0, w0
  404e2c:	str	x0, [sp, #536]
  404e30:	b	404e50 <ferror@plt+0x3a70>
  404e34:	ldr	x0, [sp, #584]
  404e38:	clz	x0, x0
  404e3c:	sxtw	x0, w0
  404e40:	str	x0, [sp, #536]
  404e44:	ldr	x0, [sp, #536]
  404e48:	add	x0, x0, #0x40
  404e4c:	str	x0, [sp, #536]
  404e50:	ldr	x0, [sp, #536]
  404e54:	sub	x0, x0, #0xf
  404e58:	str	x0, [sp, #536]
  404e5c:	ldr	x0, [sp, #536]
  404e60:	cmp	x0, #0x3c
  404e64:	b.gt	404eb0 <ferror@plt+0x3ad0>
  404e68:	ldr	x0, [sp, #536]
  404e6c:	add	w0, w0, #0x3
  404e70:	ldr	x1, [sp, #592]
  404e74:	lsl	x1, x1, x0
  404e78:	ldr	x0, [sp, #536]
  404e7c:	mov	w2, w0
  404e80:	mov	w0, #0x3d                  	// #61
  404e84:	sub	w0, w0, w2
  404e88:	ldr	x2, [sp, #584]
  404e8c:	lsr	x0, x2, x0
  404e90:	orr	x0, x1, x0
  404e94:	str	x0, [sp, #592]
  404e98:	ldr	x0, [sp, #536]
  404e9c:	add	w0, w0, #0x3
  404ea0:	ldr	x1, [sp, #584]
  404ea4:	lsl	x0, x1, x0
  404ea8:	str	x0, [sp, #584]
  404eac:	b	404ec8 <ferror@plt+0x3ae8>
  404eb0:	ldr	x0, [sp, #536]
  404eb4:	sub	w0, w0, #0x3d
  404eb8:	ldr	x1, [sp, #584]
  404ebc:	lsl	x0, x1, x0
  404ec0:	str	x0, [sp, #592]
  404ec4:	str	xzr, [sp, #584]
  404ec8:	ldr	x1, [sp, #536]
  404ecc:	mov	x0, #0x3ffe                	// #16382
  404ed0:	add	x0, x1, x0
  404ed4:	ldr	x1, [sp, #568]
  404ed8:	sub	x0, x1, x0
  404edc:	str	x0, [sp, #568]
  404ee0:	str	xzr, [sp, #576]
  404ee4:	b	404f2c <ferror@plt+0x3b4c>
  404ee8:	ldr	x1, [sp, #592]
  404eec:	ldr	x0, [sp, #584]
  404ef0:	orr	x0, x1, x0
  404ef4:	cmp	x0, #0x0
  404ef8:	b.ne	404f08 <ferror@plt+0x3b28>  // b.any
  404efc:	mov	x0, #0x2                   	// #2
  404f00:	str	x0, [sp, #576]
  404f04:	b	404f2c <ferror@plt+0x3b4c>
  404f08:	mov	x0, #0x3                   	// #3
  404f0c:	str	x0, [sp, #576]
  404f10:	ldr	x0, [sp, #592]
  404f14:	and	x0, x0, #0x800000000000
  404f18:	cmp	x0, #0x0
  404f1c:	b.ne	404f2c <ferror@plt+0x3b4c>  // b.any
  404f20:	ldr	w0, [sp, #564]
  404f24:	orr	w0, w0, #0x1
  404f28:	str	w0, [sp, #564]
  404f2c:	nop
  404f30:	ldr	q0, [sp, #16]
  404f34:	str	q0, [sp, #64]
  404f38:	ldr	x0, [sp, #64]
  404f3c:	str	x0, [sp, #616]
  404f40:	ldr	x0, [sp, #72]
  404f44:	ubfx	x0, x0, #0, #48
  404f48:	str	x0, [sp, #624]
  404f4c:	ldrh	w0, [sp, #78]
  404f50:	ubfx	x0, x0, #0, #15
  404f54:	and	w0, w0, #0xffff
  404f58:	and	x0, x0, #0xffff
  404f5c:	str	x0, [sp, #600]
  404f60:	ldrb	w0, [sp, #79]
  404f64:	ubfx	x0, x0, #7, #1
  404f68:	and	w0, w0, #0xff
  404f6c:	and	x0, x0, #0xff
  404f70:	str	x0, [sp, #384]
  404f74:	ldr	x0, [sp, #600]
  404f78:	cmp	x0, #0x0
  404f7c:	b.eq	404fd8 <ferror@plt+0x3bf8>  // b.none
  404f80:	ldr	x1, [sp, #600]
  404f84:	mov	x0, #0x7fff                	// #32767
  404f88:	cmp	x1, x0
  404f8c:	b.eq	4050cc <ferror@plt+0x3cec>  // b.none
  404f90:	ldr	x0, [sp, #624]
  404f94:	orr	x0, x0, #0x1000000000000
  404f98:	str	x0, [sp, #624]
  404f9c:	ldr	x0, [sp, #624]
  404fa0:	lsl	x1, x0, #3
  404fa4:	ldr	x0, [sp, #616]
  404fa8:	lsr	x0, x0, #61
  404fac:	orr	x0, x1, x0
  404fb0:	str	x0, [sp, #624]
  404fb4:	ldr	x0, [sp, #616]
  404fb8:	lsl	x0, x0, #3
  404fbc:	str	x0, [sp, #616]
  404fc0:	ldr	x1, [sp, #600]
  404fc4:	mov	x0, #0xffffffffffffc001    	// #-16383
  404fc8:	add	x0, x1, x0
  404fcc:	str	x0, [sp, #600]
  404fd0:	str	xzr, [sp, #608]
  404fd4:	b	405110 <ferror@plt+0x3d30>
  404fd8:	ldr	x1, [sp, #624]
  404fdc:	ldr	x0, [sp, #616]
  404fe0:	orr	x0, x1, x0
  404fe4:	cmp	x0, #0x0
  404fe8:	b.ne	404ff8 <ferror@plt+0x3c18>  // b.any
  404fec:	mov	x0, #0x1                   	// #1
  404ff0:	str	x0, [sp, #608]
  404ff4:	b	405110 <ferror@plt+0x3d30>
  404ff8:	ldr	x0, [sp, #624]
  404ffc:	cmp	x0, #0x0
  405000:	b.eq	405018 <ferror@plt+0x3c38>  // b.none
  405004:	ldr	x0, [sp, #624]
  405008:	clz	x0, x0
  40500c:	sxtw	x0, w0
  405010:	str	x0, [sp, #528]
  405014:	b	405034 <ferror@plt+0x3c54>
  405018:	ldr	x0, [sp, #616]
  40501c:	clz	x0, x0
  405020:	sxtw	x0, w0
  405024:	str	x0, [sp, #528]
  405028:	ldr	x0, [sp, #528]
  40502c:	add	x0, x0, #0x40
  405030:	str	x0, [sp, #528]
  405034:	ldr	x0, [sp, #528]
  405038:	sub	x0, x0, #0xf
  40503c:	str	x0, [sp, #528]
  405040:	ldr	x0, [sp, #528]
  405044:	cmp	x0, #0x3c
  405048:	b.gt	405094 <ferror@plt+0x3cb4>
  40504c:	ldr	x0, [sp, #528]
  405050:	add	w0, w0, #0x3
  405054:	ldr	x1, [sp, #624]
  405058:	lsl	x1, x1, x0
  40505c:	ldr	x0, [sp, #528]
  405060:	mov	w2, w0
  405064:	mov	w0, #0x3d                  	// #61
  405068:	sub	w0, w0, w2
  40506c:	ldr	x2, [sp, #616]
  405070:	lsr	x0, x2, x0
  405074:	orr	x0, x1, x0
  405078:	str	x0, [sp, #624]
  40507c:	ldr	x0, [sp, #528]
  405080:	add	w0, w0, #0x3
  405084:	ldr	x1, [sp, #616]
  405088:	lsl	x0, x1, x0
  40508c:	str	x0, [sp, #616]
  405090:	b	4050ac <ferror@plt+0x3ccc>
  405094:	ldr	x0, [sp, #528]
  405098:	sub	w0, w0, #0x3d
  40509c:	ldr	x1, [sp, #616]
  4050a0:	lsl	x0, x1, x0
  4050a4:	str	x0, [sp, #624]
  4050a8:	str	xzr, [sp, #616]
  4050ac:	ldr	x1, [sp, #528]
  4050b0:	mov	x0, #0x3ffe                	// #16382
  4050b4:	add	x0, x1, x0
  4050b8:	ldr	x1, [sp, #600]
  4050bc:	sub	x0, x1, x0
  4050c0:	str	x0, [sp, #600]
  4050c4:	str	xzr, [sp, #608]
  4050c8:	b	405110 <ferror@plt+0x3d30>
  4050cc:	ldr	x1, [sp, #624]
  4050d0:	ldr	x0, [sp, #616]
  4050d4:	orr	x0, x1, x0
  4050d8:	cmp	x0, #0x0
  4050dc:	b.ne	4050ec <ferror@plt+0x3d0c>  // b.any
  4050e0:	mov	x0, #0x2                   	// #2
  4050e4:	str	x0, [sp, #608]
  4050e8:	b	405110 <ferror@plt+0x3d30>
  4050ec:	mov	x0, #0x3                   	// #3
  4050f0:	str	x0, [sp, #608]
  4050f4:	ldr	x0, [sp, #624]
  4050f8:	and	x0, x0, #0x800000000000
  4050fc:	cmp	x0, #0x0
  405100:	b.ne	405110 <ferror@plt+0x3d30>  // b.any
  405104:	ldr	w0, [sp, #564]
  405108:	orr	w0, w0, #0x1
  40510c:	str	w0, [sp, #564]
  405110:	nop
  405114:	ldr	x1, [sp, #392]
  405118:	ldr	x0, [sp, #384]
  40511c:	eor	x0, x1, x0
  405120:	str	x0, [sp, #648]
  405124:	ldr	x1, [sp, #568]
  405128:	ldr	x0, [sp, #600]
  40512c:	sub	x0, x1, x0
  405130:	str	x0, [sp, #640]
  405134:	ldr	x0, [sp, #576]
  405138:	lsl	x1, x0, #2
  40513c:	ldr	x0, [sp, #608]
  405140:	orr	x0, x1, x0
  405144:	cmp	x0, #0xf
  405148:	b.eq	405b00 <ferror@plt+0x4720>  // b.none
  40514c:	cmp	x0, #0xf
  405150:	b.gt	405bf8 <ferror@plt+0x4818>
  405154:	cmp	x0, #0xe
  405158:	b.gt	405bf8 <ferror@plt+0x4818>
  40515c:	cmp	x0, #0xc
  405160:	b.ge	405b60 <ferror@plt+0x4780>  // b.tcont
  405164:	cmp	x0, #0xb
  405168:	b.eq	405b84 <ferror@plt+0x47a4>  // b.none
  40516c:	cmp	x0, #0xb
  405170:	b.gt	405bf8 <ferror@plt+0x4818>
  405174:	cmp	x0, #0xa
  405178:	b.eq	405bcc <ferror@plt+0x47ec>  // b.none
  40517c:	cmp	x0, #0xa
  405180:	b.gt	405bf8 <ferror@plt+0x4818>
  405184:	cmp	x0, #0x9
  405188:	b.gt	405bf8 <ferror@plt+0x4818>
  40518c:	cmp	x0, #0x8
  405190:	b.ge	405bc0 <ferror@plt+0x47e0>  // b.tcont
  405194:	cmp	x0, #0x7
  405198:	b.eq	405b84 <ferror@plt+0x47a4>  // b.none
  40519c:	cmp	x0, #0x7
  4051a0:	b.gt	405bf8 <ferror@plt+0x4818>
  4051a4:	cmp	x0, #0x6
  4051a8:	b.eq	405ba8 <ferror@plt+0x47c8>  // b.none
  4051ac:	cmp	x0, #0x6
  4051b0:	b.gt	405bf8 <ferror@plt+0x4818>
  4051b4:	cmp	x0, #0x5
  4051b8:	b.eq	405bcc <ferror@plt+0x47ec>  // b.none
  4051bc:	cmp	x0, #0x5
  4051c0:	b.gt	405bf8 <ferror@plt+0x4818>
  4051c4:	cmp	x0, #0x4
  4051c8:	b.eq	405ba8 <ferror@plt+0x47c8>  // b.none
  4051cc:	cmp	x0, #0x4
  4051d0:	b.gt	405bf8 <ferror@plt+0x4818>
  4051d4:	cmp	x0, #0x3
  4051d8:	b.eq	405b84 <ferror@plt+0x47a4>  // b.none
  4051dc:	cmp	x0, #0x3
  4051e0:	b.gt	405bf8 <ferror@plt+0x4818>
  4051e4:	cmp	x0, #0x2
  4051e8:	b.eq	405ba8 <ferror@plt+0x47c8>  // b.none
  4051ec:	cmp	x0, #0x2
  4051f0:	b.gt	405bf8 <ferror@plt+0x4818>
  4051f4:	cmp	x0, #0x0
  4051f8:	b.eq	405208 <ferror@plt+0x3e28>  // b.none
  4051fc:	cmp	x0, #0x1
  405200:	b.eq	405bb4 <ferror@plt+0x47d4>  // b.none
  405204:	b	405bf8 <ferror@plt+0x4818>
  405208:	str	xzr, [sp, #632]
  40520c:	ldr	x1, [sp, #592]
  405210:	ldr	x0, [sp, #624]
  405214:	cmp	x1, x0
  405218:	b.hi	40523c <ferror@plt+0x3e5c>  // b.pmore
  40521c:	ldr	x1, [sp, #592]
  405220:	ldr	x0, [sp, #624]
  405224:	cmp	x1, x0
  405228:	b.ne	405270 <ferror@plt+0x3e90>  // b.any
  40522c:	ldr	x1, [sp, #584]
  405230:	ldr	x0, [sp, #616]
  405234:	cmp	x1, x0
  405238:	b.cc	405270 <ferror@plt+0x3e90>  // b.lo, b.ul, b.last
  40523c:	ldr	x0, [sp, #592]
  405240:	lsr	x0, x0, #1
  405244:	str	x0, [sp, #520]
  405248:	ldr	x0, [sp, #592]
  40524c:	lsl	x1, x0, #63
  405250:	ldr	x0, [sp, #584]
  405254:	lsr	x0, x0, #1
  405258:	orr	x0, x1, x0
  40525c:	str	x0, [sp, #512]
  405260:	ldr	x0, [sp, #584]
  405264:	lsl	x0, x0, #63
  405268:	str	x0, [sp, #504]
  40526c:	b	405290 <ferror@plt+0x3eb0>
  405270:	ldr	x0, [sp, #640]
  405274:	sub	x0, x0, #0x1
  405278:	str	x0, [sp, #640]
  40527c:	ldr	x0, [sp, #592]
  405280:	str	x0, [sp, #520]
  405284:	ldr	x0, [sp, #584]
  405288:	str	x0, [sp, #512]
  40528c:	str	xzr, [sp, #504]
  405290:	ldr	x0, [sp, #624]
  405294:	lsl	x1, x0, #12
  405298:	ldr	x0, [sp, #616]
  40529c:	lsr	x0, x0, #52
  4052a0:	orr	x0, x1, x0
  4052a4:	str	x0, [sp, #624]
  4052a8:	ldr	x0, [sp, #616]
  4052ac:	lsl	x0, x0, #12
  4052b0:	str	x0, [sp, #616]
  4052b4:	ldr	x0, [sp, #624]
  4052b8:	lsr	x0, x0, #32
  4052bc:	str	x0, [sp, #376]
  4052c0:	ldr	x0, [sp, #624]
  4052c4:	and	x0, x0, #0xffffffff
  4052c8:	str	x0, [sp, #368]
  4052cc:	ldr	x0, [sp, #520]
  4052d0:	ldr	x1, [sp, #376]
  4052d4:	udiv	x2, x0, x1
  4052d8:	ldr	x1, [sp, #376]
  4052dc:	mul	x1, x2, x1
  4052e0:	sub	x0, x0, x1
  4052e4:	str	x0, [sp, #464]
  4052e8:	ldr	x1, [sp, #520]
  4052ec:	ldr	x0, [sp, #376]
  4052f0:	udiv	x0, x1, x0
  4052f4:	str	x0, [sp, #480]
  4052f8:	ldr	x1, [sp, #480]
  4052fc:	ldr	x0, [sp, #368]
  405300:	mul	x0, x1, x0
  405304:	str	x0, [sp, #360]
  405308:	ldr	x0, [sp, #464]
  40530c:	lsl	x1, x0, #32
  405310:	ldr	x0, [sp, #512]
  405314:	lsr	x0, x0, #32
  405318:	orr	x0, x1, x0
  40531c:	str	x0, [sp, #464]
  405320:	ldr	x1, [sp, #464]
  405324:	ldr	x0, [sp, #360]
  405328:	cmp	x1, x0
  40532c:	b.cs	405388 <ferror@plt+0x3fa8>  // b.hs, b.nlast
  405330:	ldr	x0, [sp, #480]
  405334:	sub	x0, x0, #0x1
  405338:	str	x0, [sp, #480]
  40533c:	ldr	x1, [sp, #464]
  405340:	ldr	x0, [sp, #624]
  405344:	add	x0, x1, x0
  405348:	str	x0, [sp, #464]
  40534c:	ldr	x1, [sp, #464]
  405350:	ldr	x0, [sp, #624]
  405354:	cmp	x1, x0
  405358:	b.cc	405388 <ferror@plt+0x3fa8>  // b.lo, b.ul, b.last
  40535c:	ldr	x1, [sp, #464]
  405360:	ldr	x0, [sp, #360]
  405364:	cmp	x1, x0
  405368:	b.cs	405388 <ferror@plt+0x3fa8>  // b.hs, b.nlast
  40536c:	ldr	x0, [sp, #480]
  405370:	sub	x0, x0, #0x1
  405374:	str	x0, [sp, #480]
  405378:	ldr	x1, [sp, #464]
  40537c:	ldr	x0, [sp, #624]
  405380:	add	x0, x1, x0
  405384:	str	x0, [sp, #464]
  405388:	ldr	x1, [sp, #464]
  40538c:	ldr	x0, [sp, #360]
  405390:	sub	x0, x1, x0
  405394:	str	x0, [sp, #464]
  405398:	ldr	x0, [sp, #464]
  40539c:	ldr	x1, [sp, #376]
  4053a0:	udiv	x2, x0, x1
  4053a4:	ldr	x1, [sp, #376]
  4053a8:	mul	x1, x2, x1
  4053ac:	sub	x0, x0, x1
  4053b0:	str	x0, [sp, #456]
  4053b4:	ldr	x1, [sp, #464]
  4053b8:	ldr	x0, [sp, #376]
  4053bc:	udiv	x0, x1, x0
  4053c0:	str	x0, [sp, #472]
  4053c4:	ldr	x1, [sp, #472]
  4053c8:	ldr	x0, [sp, #368]
  4053cc:	mul	x0, x1, x0
  4053d0:	str	x0, [sp, #360]
  4053d4:	ldr	x0, [sp, #456]
  4053d8:	lsl	x1, x0, #32
  4053dc:	ldr	x0, [sp, #512]
  4053e0:	and	x0, x0, #0xffffffff
  4053e4:	orr	x0, x1, x0
  4053e8:	str	x0, [sp, #456]
  4053ec:	ldr	x1, [sp, #456]
  4053f0:	ldr	x0, [sp, #360]
  4053f4:	cmp	x1, x0
  4053f8:	b.cs	405454 <ferror@plt+0x4074>  // b.hs, b.nlast
  4053fc:	ldr	x0, [sp, #472]
  405400:	sub	x0, x0, #0x1
  405404:	str	x0, [sp, #472]
  405408:	ldr	x1, [sp, #456]
  40540c:	ldr	x0, [sp, #624]
  405410:	add	x0, x1, x0
  405414:	str	x0, [sp, #456]
  405418:	ldr	x1, [sp, #456]
  40541c:	ldr	x0, [sp, #624]
  405420:	cmp	x1, x0
  405424:	b.cc	405454 <ferror@plt+0x4074>  // b.lo, b.ul, b.last
  405428:	ldr	x1, [sp, #456]
  40542c:	ldr	x0, [sp, #360]
  405430:	cmp	x1, x0
  405434:	b.cs	405454 <ferror@plt+0x4074>  // b.hs, b.nlast
  405438:	ldr	x0, [sp, #472]
  40543c:	sub	x0, x0, #0x1
  405440:	str	x0, [sp, #472]
  405444:	ldr	x1, [sp, #456]
  405448:	ldr	x0, [sp, #624]
  40544c:	add	x0, x1, x0
  405450:	str	x0, [sp, #456]
  405454:	ldr	x1, [sp, #456]
  405458:	ldr	x0, [sp, #360]
  40545c:	sub	x0, x1, x0
  405460:	str	x0, [sp, #456]
  405464:	ldr	x0, [sp, #480]
  405468:	lsl	x0, x0, #32
  40546c:	ldr	x1, [sp, #472]
  405470:	orr	x0, x1, x0
  405474:	str	x0, [sp, #544]
  405478:	ldr	x0, [sp, #456]
  40547c:	str	x0, [sp, #496]
  405480:	ldr	x0, [sp, #544]
  405484:	str	w0, [sp, #356]
  405488:	ldr	x0, [sp, #544]
  40548c:	lsr	x0, x0, #32
  405490:	str	w0, [sp, #352]
  405494:	ldr	x0, [sp, #616]
  405498:	str	w0, [sp, #348]
  40549c:	ldr	x0, [sp, #616]
  4054a0:	lsr	x0, x0, #32
  4054a4:	str	w0, [sp, #344]
  4054a8:	ldr	w1, [sp, #356]
  4054ac:	ldr	w0, [sp, #348]
  4054b0:	mul	x0, x1, x0
  4054b4:	str	x0, [sp, #336]
  4054b8:	ldr	w1, [sp, #356]
  4054bc:	ldr	w0, [sp, #344]
  4054c0:	mul	x0, x1, x0
  4054c4:	str	x0, [sp, #328]
  4054c8:	ldr	w1, [sp, #352]
  4054cc:	ldr	w0, [sp, #348]
  4054d0:	mul	x0, x1, x0
  4054d4:	str	x0, [sp, #320]
  4054d8:	ldr	w1, [sp, #352]
  4054dc:	ldr	w0, [sp, #344]
  4054e0:	mul	x0, x1, x0
  4054e4:	str	x0, [sp, #448]
  4054e8:	ldr	x0, [sp, #336]
  4054ec:	lsr	x0, x0, #32
  4054f0:	ldr	x1, [sp, #328]
  4054f4:	add	x0, x1, x0
  4054f8:	str	x0, [sp, #328]
  4054fc:	ldr	x1, [sp, #328]
  405500:	ldr	x0, [sp, #320]
  405504:	add	x0, x1, x0
  405508:	str	x0, [sp, #328]
  40550c:	ldr	x1, [sp, #328]
  405510:	ldr	x0, [sp, #320]
  405514:	cmp	x1, x0
  405518:	b.cs	40552c <ferror@plt+0x414c>  // b.hs, b.nlast
  40551c:	ldr	x1, [sp, #448]
  405520:	mov	x0, #0x100000000           	// #4294967296
  405524:	add	x0, x1, x0
  405528:	str	x0, [sp, #448]
  40552c:	ldr	x0, [sp, #328]
  405530:	lsr	x0, x0, #32
  405534:	ldr	x1, [sp, #448]
  405538:	add	x0, x1, x0
  40553c:	str	x0, [sp, #312]
  405540:	ldr	x0, [sp, #328]
  405544:	and	x0, x0, #0xffffffff
  405548:	lsl	x1, x0, #32
  40554c:	ldr	x0, [sp, #336]
  405550:	and	x0, x0, #0xffffffff
  405554:	add	x0, x1, x0
  405558:	str	x0, [sp, #304]
  40555c:	ldr	x0, [sp, #504]
  405560:	str	x0, [sp, #488]
  405564:	ldr	x1, [sp, #312]
  405568:	ldr	x0, [sp, #496]
  40556c:	cmp	x1, x0
  405570:	b.hi	405594 <ferror@plt+0x41b4>  // b.pmore
  405574:	ldr	x1, [sp, #312]
  405578:	ldr	x0, [sp, #496]
  40557c:	cmp	x1, x0
  405580:	b.ne	405694 <ferror@plt+0x42b4>  // b.any
  405584:	ldr	x1, [sp, #304]
  405588:	ldr	x0, [sp, #488]
  40558c:	cmp	x1, x0
  405590:	b.ls	405694 <ferror@plt+0x42b4>  // b.plast
  405594:	ldr	x0, [sp, #544]
  405598:	sub	x0, x0, #0x1
  40559c:	str	x0, [sp, #544]
  4055a0:	ldr	x1, [sp, #616]
  4055a4:	ldr	x0, [sp, #488]
  4055a8:	add	x0, x1, x0
  4055ac:	str	x0, [sp, #296]
  4055b0:	ldr	x1, [sp, #624]
  4055b4:	ldr	x0, [sp, #496]
  4055b8:	add	x1, x1, x0
  4055bc:	ldr	x2, [sp, #296]
  4055c0:	ldr	x0, [sp, #616]
  4055c4:	cmp	x2, x0
  4055c8:	cset	w0, cc  // cc = lo, ul, last
  4055cc:	and	w0, w0, #0xff
  4055d0:	and	x0, x0, #0xff
  4055d4:	add	x0, x1, x0
  4055d8:	str	x0, [sp, #496]
  4055dc:	ldr	x0, [sp, #296]
  4055e0:	str	x0, [sp, #488]
  4055e4:	ldr	x1, [sp, #496]
  4055e8:	ldr	x0, [sp, #624]
  4055ec:	cmp	x1, x0
  4055f0:	b.hi	405614 <ferror@plt+0x4234>  // b.pmore
  4055f4:	ldr	x1, [sp, #496]
  4055f8:	ldr	x0, [sp, #624]
  4055fc:	cmp	x1, x0
  405600:	b.ne	405694 <ferror@plt+0x42b4>  // b.any
  405604:	ldr	x1, [sp, #488]
  405608:	ldr	x0, [sp, #616]
  40560c:	cmp	x1, x0
  405610:	b.cc	405694 <ferror@plt+0x42b4>  // b.lo, b.ul, b.last
  405614:	ldr	x1, [sp, #312]
  405618:	ldr	x0, [sp, #496]
  40561c:	cmp	x1, x0
  405620:	b.hi	405644 <ferror@plt+0x4264>  // b.pmore
  405624:	ldr	x1, [sp, #312]
  405628:	ldr	x0, [sp, #496]
  40562c:	cmp	x1, x0
  405630:	b.ne	405694 <ferror@plt+0x42b4>  // b.any
  405634:	ldr	x1, [sp, #304]
  405638:	ldr	x0, [sp, #488]
  40563c:	cmp	x1, x0
  405640:	b.ls	405694 <ferror@plt+0x42b4>  // b.plast
  405644:	ldr	x0, [sp, #544]
  405648:	sub	x0, x0, #0x1
  40564c:	str	x0, [sp, #544]
  405650:	ldr	x1, [sp, #616]
  405654:	ldr	x0, [sp, #488]
  405658:	add	x0, x1, x0
  40565c:	str	x0, [sp, #288]
  405660:	ldr	x1, [sp, #624]
  405664:	ldr	x0, [sp, #496]
  405668:	add	x1, x1, x0
  40566c:	ldr	x2, [sp, #288]
  405670:	ldr	x0, [sp, #616]
  405674:	cmp	x2, x0
  405678:	cset	w0, cc  // cc = lo, ul, last
  40567c:	and	w0, w0, #0xff
  405680:	and	x0, x0, #0xff
  405684:	add	x0, x1, x0
  405688:	str	x0, [sp, #496]
  40568c:	ldr	x0, [sp, #288]
  405690:	str	x0, [sp, #488]
  405694:	ldr	x1, [sp, #488]
  405698:	ldr	x0, [sp, #304]
  40569c:	sub	x0, x1, x0
  4056a0:	str	x0, [sp, #280]
  4056a4:	ldr	x1, [sp, #496]
  4056a8:	ldr	x0, [sp, #312]
  4056ac:	sub	x1, x1, x0
  4056b0:	ldr	x2, [sp, #280]
  4056b4:	ldr	x0, [sp, #488]
  4056b8:	cmp	x2, x0
  4056bc:	cset	w0, hi  // hi = pmore
  4056c0:	and	w0, w0, #0xff
  4056c4:	and	x0, x0, #0xff
  4056c8:	sub	x0, x1, x0
  4056cc:	str	x0, [sp, #496]
  4056d0:	ldr	x0, [sp, #280]
  4056d4:	str	x0, [sp, #488]
  4056d8:	ldr	x1, [sp, #496]
  4056dc:	ldr	x0, [sp, #624]
  4056e0:	cmp	x1, x0
  4056e4:	b.ne	4056f4 <ferror@plt+0x4314>  // b.any
  4056e8:	mov	x0, #0xffffffffffffffff    	// #-1
  4056ec:	str	x0, [sp, #552]
  4056f0:	b	405bf8 <ferror@plt+0x4818>
  4056f4:	ldr	x0, [sp, #624]
  4056f8:	lsr	x0, x0, #32
  4056fc:	str	x0, [sp, #272]
  405700:	ldr	x0, [sp, #624]
  405704:	and	x0, x0, #0xffffffff
  405708:	str	x0, [sp, #264]
  40570c:	ldr	x0, [sp, #496]
  405710:	ldr	x1, [sp, #272]
  405714:	udiv	x2, x0, x1
  405718:	ldr	x1, [sp, #272]
  40571c:	mul	x1, x2, x1
  405720:	sub	x0, x0, x1
  405724:	str	x0, [sp, #424]
  405728:	ldr	x1, [sp, #496]
  40572c:	ldr	x0, [sp, #272]
  405730:	udiv	x0, x1, x0
  405734:	str	x0, [sp, #440]
  405738:	ldr	x1, [sp, #440]
  40573c:	ldr	x0, [sp, #264]
  405740:	mul	x0, x1, x0
  405744:	str	x0, [sp, #256]
  405748:	ldr	x0, [sp, #424]
  40574c:	lsl	x1, x0, #32
  405750:	ldr	x0, [sp, #488]
  405754:	lsr	x0, x0, #32
  405758:	orr	x0, x1, x0
  40575c:	str	x0, [sp, #424]
  405760:	ldr	x1, [sp, #424]
  405764:	ldr	x0, [sp, #256]
  405768:	cmp	x1, x0
  40576c:	b.cs	4057c8 <ferror@plt+0x43e8>  // b.hs, b.nlast
  405770:	ldr	x0, [sp, #440]
  405774:	sub	x0, x0, #0x1
  405778:	str	x0, [sp, #440]
  40577c:	ldr	x1, [sp, #424]
  405780:	ldr	x0, [sp, #624]
  405784:	add	x0, x1, x0
  405788:	str	x0, [sp, #424]
  40578c:	ldr	x1, [sp, #424]
  405790:	ldr	x0, [sp, #624]
  405794:	cmp	x1, x0
  405798:	b.cc	4057c8 <ferror@plt+0x43e8>  // b.lo, b.ul, b.last
  40579c:	ldr	x1, [sp, #424]
  4057a0:	ldr	x0, [sp, #256]
  4057a4:	cmp	x1, x0
  4057a8:	b.cs	4057c8 <ferror@plt+0x43e8>  // b.hs, b.nlast
  4057ac:	ldr	x0, [sp, #440]
  4057b0:	sub	x0, x0, #0x1
  4057b4:	str	x0, [sp, #440]
  4057b8:	ldr	x1, [sp, #424]
  4057bc:	ldr	x0, [sp, #624]
  4057c0:	add	x0, x1, x0
  4057c4:	str	x0, [sp, #424]
  4057c8:	ldr	x1, [sp, #424]
  4057cc:	ldr	x0, [sp, #256]
  4057d0:	sub	x0, x1, x0
  4057d4:	str	x0, [sp, #424]
  4057d8:	ldr	x0, [sp, #424]
  4057dc:	ldr	x1, [sp, #272]
  4057e0:	udiv	x2, x0, x1
  4057e4:	ldr	x1, [sp, #272]
  4057e8:	mul	x1, x2, x1
  4057ec:	sub	x0, x0, x1
  4057f0:	str	x0, [sp, #416]
  4057f4:	ldr	x1, [sp, #424]
  4057f8:	ldr	x0, [sp, #272]
  4057fc:	udiv	x0, x1, x0
  405800:	str	x0, [sp, #432]
  405804:	ldr	x1, [sp, #432]
  405808:	ldr	x0, [sp, #264]
  40580c:	mul	x0, x1, x0
  405810:	str	x0, [sp, #256]
  405814:	ldr	x0, [sp, #416]
  405818:	lsl	x1, x0, #32
  40581c:	ldr	x0, [sp, #488]
  405820:	and	x0, x0, #0xffffffff
  405824:	orr	x0, x1, x0
  405828:	str	x0, [sp, #416]
  40582c:	ldr	x1, [sp, #416]
  405830:	ldr	x0, [sp, #256]
  405834:	cmp	x1, x0
  405838:	b.cs	405894 <ferror@plt+0x44b4>  // b.hs, b.nlast
  40583c:	ldr	x0, [sp, #432]
  405840:	sub	x0, x0, #0x1
  405844:	str	x0, [sp, #432]
  405848:	ldr	x1, [sp, #416]
  40584c:	ldr	x0, [sp, #624]
  405850:	add	x0, x1, x0
  405854:	str	x0, [sp, #416]
  405858:	ldr	x1, [sp, #416]
  40585c:	ldr	x0, [sp, #624]
  405860:	cmp	x1, x0
  405864:	b.cc	405894 <ferror@plt+0x44b4>  // b.lo, b.ul, b.last
  405868:	ldr	x1, [sp, #416]
  40586c:	ldr	x0, [sp, #256]
  405870:	cmp	x1, x0
  405874:	b.cs	405894 <ferror@plt+0x44b4>  // b.hs, b.nlast
  405878:	ldr	x0, [sp, #432]
  40587c:	sub	x0, x0, #0x1
  405880:	str	x0, [sp, #432]
  405884:	ldr	x1, [sp, #416]
  405888:	ldr	x0, [sp, #624]
  40588c:	add	x0, x1, x0
  405890:	str	x0, [sp, #416]
  405894:	ldr	x1, [sp, #416]
  405898:	ldr	x0, [sp, #256]
  40589c:	sub	x0, x1, x0
  4058a0:	str	x0, [sp, #416]
  4058a4:	ldr	x0, [sp, #440]
  4058a8:	lsl	x0, x0, #32
  4058ac:	ldr	x1, [sp, #432]
  4058b0:	orr	x0, x1, x0
  4058b4:	str	x0, [sp, #552]
  4058b8:	ldr	x0, [sp, #416]
  4058bc:	str	x0, [sp, #496]
  4058c0:	ldr	x0, [sp, #552]
  4058c4:	str	w0, [sp, #252]
  4058c8:	ldr	x0, [sp, #552]
  4058cc:	lsr	x0, x0, #32
  4058d0:	str	w0, [sp, #248]
  4058d4:	ldr	x0, [sp, #616]
  4058d8:	str	w0, [sp, #244]
  4058dc:	ldr	x0, [sp, #616]
  4058e0:	lsr	x0, x0, #32
  4058e4:	str	w0, [sp, #240]
  4058e8:	ldr	w1, [sp, #252]
  4058ec:	ldr	w0, [sp, #244]
  4058f0:	mul	x0, x1, x0
  4058f4:	str	x0, [sp, #232]
  4058f8:	ldr	w1, [sp, #252]
  4058fc:	ldr	w0, [sp, #240]
  405900:	mul	x0, x1, x0
  405904:	str	x0, [sp, #224]
  405908:	ldr	w1, [sp, #248]
  40590c:	ldr	w0, [sp, #244]
  405910:	mul	x0, x1, x0
  405914:	str	x0, [sp, #216]
  405918:	ldr	w1, [sp, #248]
  40591c:	ldr	w0, [sp, #240]
  405920:	mul	x0, x1, x0
  405924:	str	x0, [sp, #408]
  405928:	ldr	x0, [sp, #232]
  40592c:	lsr	x0, x0, #32
  405930:	ldr	x1, [sp, #224]
  405934:	add	x0, x1, x0
  405938:	str	x0, [sp, #224]
  40593c:	ldr	x1, [sp, #224]
  405940:	ldr	x0, [sp, #216]
  405944:	add	x0, x1, x0
  405948:	str	x0, [sp, #224]
  40594c:	ldr	x1, [sp, #224]
  405950:	ldr	x0, [sp, #216]
  405954:	cmp	x1, x0
  405958:	b.cs	40596c <ferror@plt+0x458c>  // b.hs, b.nlast
  40595c:	ldr	x1, [sp, #408]
  405960:	mov	x0, #0x100000000           	// #4294967296
  405964:	add	x0, x1, x0
  405968:	str	x0, [sp, #408]
  40596c:	ldr	x0, [sp, #224]
  405970:	lsr	x0, x0, #32
  405974:	ldr	x1, [sp, #408]
  405978:	add	x0, x1, x0
  40597c:	str	x0, [sp, #312]
  405980:	ldr	x0, [sp, #224]
  405984:	and	x0, x0, #0xffffffff
  405988:	lsl	x1, x0, #32
  40598c:	ldr	x0, [sp, #232]
  405990:	and	x0, x0, #0xffffffff
  405994:	add	x0, x1, x0
  405998:	str	x0, [sp, #304]
  40599c:	str	xzr, [sp, #488]
  4059a0:	ldr	x1, [sp, #312]
  4059a4:	ldr	x0, [sp, #496]
  4059a8:	cmp	x1, x0
  4059ac:	b.hi	4059d0 <ferror@plt+0x45f0>  // b.pmore
  4059b0:	ldr	x1, [sp, #312]
  4059b4:	ldr	x0, [sp, #496]
  4059b8:	cmp	x1, x0
  4059bc:	b.ne	405ad0 <ferror@plt+0x46f0>  // b.any
  4059c0:	ldr	x1, [sp, #304]
  4059c4:	ldr	x0, [sp, #488]
  4059c8:	cmp	x1, x0
  4059cc:	b.ls	405ad0 <ferror@plt+0x46f0>  // b.plast
  4059d0:	ldr	x0, [sp, #552]
  4059d4:	sub	x0, x0, #0x1
  4059d8:	str	x0, [sp, #552]
  4059dc:	ldr	x1, [sp, #616]
  4059e0:	ldr	x0, [sp, #488]
  4059e4:	add	x0, x1, x0
  4059e8:	str	x0, [sp, #208]
  4059ec:	ldr	x1, [sp, #624]
  4059f0:	ldr	x0, [sp, #496]
  4059f4:	add	x1, x1, x0
  4059f8:	ldr	x2, [sp, #208]
  4059fc:	ldr	x0, [sp, #616]
  405a00:	cmp	x2, x0
  405a04:	cset	w0, cc  // cc = lo, ul, last
  405a08:	and	w0, w0, #0xff
  405a0c:	and	x0, x0, #0xff
  405a10:	add	x0, x1, x0
  405a14:	str	x0, [sp, #496]
  405a18:	ldr	x0, [sp, #208]
  405a1c:	str	x0, [sp, #488]
  405a20:	ldr	x1, [sp, #496]
  405a24:	ldr	x0, [sp, #624]
  405a28:	cmp	x1, x0
  405a2c:	b.hi	405a50 <ferror@plt+0x4670>  // b.pmore
  405a30:	ldr	x1, [sp, #496]
  405a34:	ldr	x0, [sp, #624]
  405a38:	cmp	x1, x0
  405a3c:	b.ne	405ad0 <ferror@plt+0x46f0>  // b.any
  405a40:	ldr	x1, [sp, #488]
  405a44:	ldr	x0, [sp, #616]
  405a48:	cmp	x1, x0
  405a4c:	b.cc	405ad0 <ferror@plt+0x46f0>  // b.lo, b.ul, b.last
  405a50:	ldr	x1, [sp, #312]
  405a54:	ldr	x0, [sp, #496]
  405a58:	cmp	x1, x0
  405a5c:	b.hi	405a80 <ferror@plt+0x46a0>  // b.pmore
  405a60:	ldr	x1, [sp, #312]
  405a64:	ldr	x0, [sp, #496]
  405a68:	cmp	x1, x0
  405a6c:	b.ne	405ad0 <ferror@plt+0x46f0>  // b.any
  405a70:	ldr	x1, [sp, #304]
  405a74:	ldr	x0, [sp, #488]
  405a78:	cmp	x1, x0
  405a7c:	b.ls	405ad0 <ferror@plt+0x46f0>  // b.plast
  405a80:	ldr	x0, [sp, #552]
  405a84:	sub	x0, x0, #0x1
  405a88:	str	x0, [sp, #552]
  405a8c:	ldr	x1, [sp, #616]
  405a90:	ldr	x0, [sp, #488]
  405a94:	add	x0, x1, x0
  405a98:	str	x0, [sp, #200]
  405a9c:	ldr	x1, [sp, #624]
  405aa0:	ldr	x0, [sp, #496]
  405aa4:	add	x1, x1, x0
  405aa8:	ldr	x2, [sp, #200]
  405aac:	ldr	x0, [sp, #616]
  405ab0:	cmp	x2, x0
  405ab4:	cset	w0, cc  // cc = lo, ul, last
  405ab8:	and	w0, w0, #0xff
  405abc:	and	x0, x0, #0xff
  405ac0:	add	x0, x1, x0
  405ac4:	str	x0, [sp, #496]
  405ac8:	ldr	x0, [sp, #200]
  405acc:	str	x0, [sp, #488]
  405ad0:	ldr	x1, [sp, #496]
  405ad4:	ldr	x0, [sp, #312]
  405ad8:	cmp	x1, x0
  405adc:	b.ne	405af0 <ferror@plt+0x4710>  // b.any
  405ae0:	ldr	x1, [sp, #488]
  405ae4:	ldr	x0, [sp, #304]
  405ae8:	cmp	x1, x0
  405aec:	b.eq	405bf8 <ferror@plt+0x4818>  // b.none
  405af0:	ldr	x0, [sp, #552]
  405af4:	orr	x0, x0, #0x1
  405af8:	str	x0, [sp, #552]
  405afc:	b	405bf8 <ferror@plt+0x4818>
  405b00:	ldr	x0, [sp, #592]
  405b04:	and	x0, x0, #0x800000000000
  405b08:	cmp	x0, #0x0
  405b0c:	b.eq	405b3c <ferror@plt+0x475c>  // b.none
  405b10:	ldr	x0, [sp, #624]
  405b14:	and	x0, x0, #0x800000000000
  405b18:	cmp	x0, #0x0
  405b1c:	b.ne	405b3c <ferror@plt+0x475c>  // b.any
  405b20:	ldr	x0, [sp, #384]
  405b24:	str	x0, [sp, #648]
  405b28:	ldr	x0, [sp, #616]
  405b2c:	str	x0, [sp, #552]
  405b30:	ldr	x0, [sp, #624]
  405b34:	str	x0, [sp, #544]
  405b38:	b	405b54 <ferror@plt+0x4774>
  405b3c:	ldr	x0, [sp, #392]
  405b40:	str	x0, [sp, #648]
  405b44:	ldr	x0, [sp, #584]
  405b48:	str	x0, [sp, #552]
  405b4c:	ldr	x0, [sp, #592]
  405b50:	str	x0, [sp, #544]
  405b54:	mov	x0, #0x3                   	// #3
  405b58:	str	x0, [sp, #632]
  405b5c:	b	405bf8 <ferror@plt+0x4818>
  405b60:	ldr	x0, [sp, #392]
  405b64:	str	x0, [sp, #648]
  405b68:	ldr	x0, [sp, #584]
  405b6c:	str	x0, [sp, #552]
  405b70:	ldr	x0, [sp, #592]
  405b74:	str	x0, [sp, #544]
  405b78:	ldr	x0, [sp, #576]
  405b7c:	str	x0, [sp, #632]
  405b80:	b	405bf8 <ferror@plt+0x4818>
  405b84:	ldr	x0, [sp, #384]
  405b88:	str	x0, [sp, #648]
  405b8c:	ldr	x0, [sp, #616]
  405b90:	str	x0, [sp, #552]
  405b94:	ldr	x0, [sp, #624]
  405b98:	str	x0, [sp, #544]
  405b9c:	ldr	x0, [sp, #608]
  405ba0:	str	x0, [sp, #632]
  405ba4:	b	405bf8 <ferror@plt+0x4818>
  405ba8:	mov	x0, #0x1                   	// #1
  405bac:	str	x0, [sp, #632]
  405bb0:	b	405bf8 <ferror@plt+0x4818>
  405bb4:	ldr	w0, [sp, #564]
  405bb8:	orr	w0, w0, #0x2
  405bbc:	str	w0, [sp, #564]
  405bc0:	mov	x0, #0x2                   	// #2
  405bc4:	str	x0, [sp, #632]
  405bc8:	b	405bf8 <ferror@plt+0x4818>
  405bcc:	str	xzr, [sp, #648]
  405bd0:	mov	x0, #0x3                   	// #3
  405bd4:	str	x0, [sp, #632]
  405bd8:	mov	x0, #0xffffffffffffffff    	// #-1
  405bdc:	str	x0, [sp, #552]
  405be0:	mov	x0, #0xffffffffffff        	// #281474976710655
  405be4:	str	x0, [sp, #544]
  405be8:	ldr	w0, [sp, #564]
  405bec:	orr	w0, w0, #0x1
  405bf0:	str	w0, [sp, #564]
  405bf4:	b	405bf8 <ferror@plt+0x4818>
  405bf8:	nop
  405bfc:	ldr	x0, [sp, #632]
  405c00:	cmp	x0, #0x3
  405c04:	b.eq	406398 <ferror@plt+0x4fb8>  // b.none
  405c08:	ldr	x0, [sp, #632]
  405c0c:	cmp	x0, #0x3
  405c10:	b.gt	4063b0 <ferror@plt+0x4fd0>
  405c14:	ldr	x0, [sp, #632]
  405c18:	cmp	x0, #0x2
  405c1c:	b.eq	406384 <ferror@plt+0x4fa4>  // b.none
  405c20:	ldr	x0, [sp, #632]
  405c24:	cmp	x0, #0x2
  405c28:	b.gt	4063b0 <ferror@plt+0x4fd0>
  405c2c:	ldr	x0, [sp, #632]
  405c30:	cmp	x0, #0x0
  405c34:	b.eq	405c48 <ferror@plt+0x4868>  // b.none
  405c38:	ldr	x0, [sp, #632]
  405c3c:	cmp	x0, #0x1
  405c40:	b.eq	406374 <ferror@plt+0x4f94>  // b.none
  405c44:	b	4063b0 <ferror@plt+0x4fd0>
  405c48:	ldr	x1, [sp, #640]
  405c4c:	mov	x0, #0x3fff                	// #16383
  405c50:	add	x0, x1, x0
  405c54:	str	x0, [sp, #640]
  405c58:	ldr	x0, [sp, #640]
  405c5c:	cmp	x0, #0x0
  405c60:	b.le	405edc <ferror@plt+0x4afc>
  405c64:	ldr	x0, [sp, #552]
  405c68:	and	x0, x0, #0x7
  405c6c:	cmp	x0, #0x0
  405c70:	b.eq	405db8 <ferror@plt+0x49d8>  // b.none
  405c74:	ldr	w0, [sp, #564]
  405c78:	orr	w0, w0, #0x10
  405c7c:	str	w0, [sp, #564]
  405c80:	ldr	x0, [sp, #400]
  405c84:	and	x0, x0, #0xc00000
  405c88:	cmp	x0, #0xc00, lsl #12
  405c8c:	b.eq	405dc0 <ferror@plt+0x49e0>  // b.none
  405c90:	cmp	x0, #0xc00, lsl #12
  405c94:	b.hi	405dc4 <ferror@plt+0x49e4>  // b.pmore
  405c98:	cmp	x0, #0x800, lsl #12
  405c9c:	b.eq	405d60 <ferror@plt+0x4980>  // b.none
  405ca0:	cmp	x0, #0x800, lsl #12
  405ca4:	b.hi	405dc4 <ferror@plt+0x49e4>  // b.pmore
  405ca8:	cmp	x0, #0x0
  405cac:	b.eq	405cbc <ferror@plt+0x48dc>  // b.none
  405cb0:	cmp	x0, #0x400, lsl #12
  405cb4:	b.eq	405d08 <ferror@plt+0x4928>  // b.none
  405cb8:	b	405dc4 <ferror@plt+0x49e4>
  405cbc:	ldr	x0, [sp, #552]
  405cc0:	and	x0, x0, #0xf
  405cc4:	cmp	x0, #0x4
  405cc8:	b.eq	405dc0 <ferror@plt+0x49e0>  // b.none
  405ccc:	ldr	x0, [sp, #552]
  405cd0:	add	x0, x0, #0x4
  405cd4:	str	x0, [sp, #120]
  405cd8:	ldr	x1, [sp, #120]
  405cdc:	ldr	x0, [sp, #552]
  405ce0:	cmp	x1, x0
  405ce4:	cset	w0, cc  // cc = lo, ul, last
  405ce8:	and	w0, w0, #0xff
  405cec:	and	x0, x0, #0xff
  405cf0:	ldr	x1, [sp, #544]
  405cf4:	add	x0, x1, x0
  405cf8:	str	x0, [sp, #544]
  405cfc:	ldr	x0, [sp, #120]
  405d00:	str	x0, [sp, #552]
  405d04:	b	405dc0 <ferror@plt+0x49e0>
  405d08:	ldr	x0, [sp, #648]
  405d0c:	cmp	x0, #0x0
  405d10:	b.ne	405dc0 <ferror@plt+0x49e0>  // b.any
  405d14:	ldr	x0, [sp, #552]
  405d18:	and	x0, x0, #0x7
  405d1c:	cmp	x0, #0x0
  405d20:	b.eq	405dc0 <ferror@plt+0x49e0>  // b.none
  405d24:	ldr	x0, [sp, #552]
  405d28:	add	x0, x0, #0x8
  405d2c:	str	x0, [sp, #128]
  405d30:	ldr	x1, [sp, #128]
  405d34:	ldr	x0, [sp, #552]
  405d38:	cmp	x1, x0
  405d3c:	cset	w0, cc  // cc = lo, ul, last
  405d40:	and	w0, w0, #0xff
  405d44:	and	x0, x0, #0xff
  405d48:	ldr	x1, [sp, #544]
  405d4c:	add	x0, x1, x0
  405d50:	str	x0, [sp, #544]
  405d54:	ldr	x0, [sp, #128]
  405d58:	str	x0, [sp, #552]
  405d5c:	b	405dc0 <ferror@plt+0x49e0>
  405d60:	ldr	x0, [sp, #648]
  405d64:	cmp	x0, #0x0
  405d68:	b.eq	405dc0 <ferror@plt+0x49e0>  // b.none
  405d6c:	ldr	x0, [sp, #552]
  405d70:	and	x0, x0, #0x7
  405d74:	cmp	x0, #0x0
  405d78:	b.eq	405dc0 <ferror@plt+0x49e0>  // b.none
  405d7c:	ldr	x0, [sp, #552]
  405d80:	add	x0, x0, #0x8
  405d84:	str	x0, [sp, #136]
  405d88:	ldr	x1, [sp, #136]
  405d8c:	ldr	x0, [sp, #552]
  405d90:	cmp	x1, x0
  405d94:	cset	w0, cc  // cc = lo, ul, last
  405d98:	and	w0, w0, #0xff
  405d9c:	and	x0, x0, #0xff
  405da0:	ldr	x1, [sp, #544]
  405da4:	add	x0, x1, x0
  405da8:	str	x0, [sp, #544]
  405dac:	ldr	x0, [sp, #136]
  405db0:	str	x0, [sp, #552]
  405db4:	b	405dc0 <ferror@plt+0x49e0>
  405db8:	nop
  405dbc:	b	405dc4 <ferror@plt+0x49e4>
  405dc0:	nop
  405dc4:	ldr	x0, [sp, #544]
  405dc8:	and	x0, x0, #0x10000000000000
  405dcc:	cmp	x0, #0x0
  405dd0:	b.eq	405dec <ferror@plt+0x4a0c>  // b.none
  405dd4:	ldr	x0, [sp, #544]
  405dd8:	and	x0, x0, #0xffefffffffffffff
  405ddc:	str	x0, [sp, #544]
  405de0:	ldr	x0, [sp, #640]
  405de4:	add	x0, x0, #0x1
  405de8:	str	x0, [sp, #640]
  405dec:	ldr	x0, [sp, #552]
  405df0:	lsr	x1, x0, #3
  405df4:	ldr	x0, [sp, #544]
  405df8:	lsl	x0, x0, #61
  405dfc:	orr	x0, x1, x0
  405e00:	str	x0, [sp, #552]
  405e04:	ldr	x0, [sp, #544]
  405e08:	lsr	x0, x0, #3
  405e0c:	str	x0, [sp, #544]
  405e10:	ldr	x1, [sp, #640]
  405e14:	mov	x0, #0x7ffe                	// #32766
  405e18:	cmp	x1, x0
  405e1c:	b.le	4063ac <ferror@plt+0x4fcc>
  405e20:	ldr	x0, [sp, #400]
  405e24:	and	x0, x0, #0xc00000
  405e28:	cmp	x0, #0x800, lsl #12
  405e2c:	b.eq	405e70 <ferror@plt+0x4a90>  // b.none
  405e30:	cmp	x0, #0x800, lsl #12
  405e34:	b.hi	405e88 <ferror@plt+0x4aa8>  // b.pmore
  405e38:	cmp	x0, #0x0
  405e3c:	b.eq	405e4c <ferror@plt+0x4a6c>  // b.none
  405e40:	cmp	x0, #0x400, lsl #12
  405e44:	b.eq	405e58 <ferror@plt+0x4a78>  // b.none
  405e48:	b	405e88 <ferror@plt+0x4aa8>
  405e4c:	mov	x0, #0x2                   	// #2
  405e50:	str	x0, [sp, #632]
  405e54:	b	405e84 <ferror@plt+0x4aa4>
  405e58:	ldr	x0, [sp, #648]
  405e5c:	cmp	x0, #0x0
  405e60:	b.ne	405e84 <ferror@plt+0x4aa4>  // b.any
  405e64:	mov	x0, #0x2                   	// #2
  405e68:	str	x0, [sp, #632]
  405e6c:	b	405e84 <ferror@plt+0x4aa4>
  405e70:	ldr	x0, [sp, #648]
  405e74:	cmp	x0, #0x0
  405e78:	b.eq	405e84 <ferror@plt+0x4aa4>  // b.none
  405e7c:	mov	x0, #0x2                   	// #2
  405e80:	str	x0, [sp, #632]
  405e84:	nop
  405e88:	ldr	x0, [sp, #632]
  405e8c:	cmp	x0, #0x2
  405e90:	b.ne	405ea8 <ferror@plt+0x4ac8>  // b.any
  405e94:	mov	x0, #0x7fff                	// #32767
  405e98:	str	x0, [sp, #640]
  405e9c:	str	xzr, [sp, #552]
  405ea0:	str	xzr, [sp, #544]
  405ea4:	b	405ec0 <ferror@plt+0x4ae0>
  405ea8:	mov	x0, #0x7ffe                	// #32766
  405eac:	str	x0, [sp, #640]
  405eb0:	mov	x0, #0xffffffffffffffff    	// #-1
  405eb4:	str	x0, [sp, #552]
  405eb8:	mov	x0, #0xffffffffffffffff    	// #-1
  405ebc:	str	x0, [sp, #544]
  405ec0:	ldr	w0, [sp, #564]
  405ec4:	orr	w0, w0, #0x4
  405ec8:	str	w0, [sp, #564]
  405ecc:	ldr	w0, [sp, #564]
  405ed0:	orr	w0, w0, #0x10
  405ed4:	str	w0, [sp, #564]
  405ed8:	b	4063ac <ferror@plt+0x4fcc>
  405edc:	mov	w0, #0x1                   	// #1
  405ee0:	str	w0, [sp, #196]
  405ee4:	mov	x1, #0x1                   	// #1
  405ee8:	ldr	x0, [sp, #640]
  405eec:	sub	x0, x1, x0
  405ef0:	str	x0, [sp, #640]
  405ef4:	ldr	x0, [sp, #640]
  405ef8:	cmp	x0, #0x74
  405efc:	b.gt	4061d4 <ferror@plt+0x4df4>
  405f00:	ldr	x0, [sp, #640]
  405f04:	cmp	x0, #0x3f
  405f08:	b.gt	405f80 <ferror@plt+0x4ba0>
  405f0c:	ldr	x0, [sp, #640]
  405f10:	mov	w1, w0
  405f14:	mov	w0, #0x40                  	// #64
  405f18:	sub	w0, w0, w1
  405f1c:	ldr	x1, [sp, #544]
  405f20:	lsl	x1, x1, x0
  405f24:	ldr	x0, [sp, #640]
  405f28:	mov	w2, w0
  405f2c:	ldr	x0, [sp, #552]
  405f30:	lsr	x0, x0, x2
  405f34:	orr	x1, x1, x0
  405f38:	ldr	x0, [sp, #640]
  405f3c:	mov	w2, w0
  405f40:	mov	w0, #0x40                  	// #64
  405f44:	sub	w0, w0, w2
  405f48:	ldr	x2, [sp, #552]
  405f4c:	lsl	x0, x2, x0
  405f50:	cmp	x0, #0x0
  405f54:	cset	w0, ne  // ne = any
  405f58:	and	w0, w0, #0xff
  405f5c:	sxtw	x0, w0
  405f60:	orr	x0, x1, x0
  405f64:	str	x0, [sp, #552]
  405f68:	ldr	x0, [sp, #640]
  405f6c:	mov	w1, w0
  405f70:	ldr	x0, [sp, #544]
  405f74:	lsr	x0, x0, x1
  405f78:	str	x0, [sp, #544]
  405f7c:	b	405fe0 <ferror@plt+0x4c00>
  405f80:	ldr	x0, [sp, #640]
  405f84:	sub	w0, w0, #0x40
  405f88:	ldr	x1, [sp, #544]
  405f8c:	lsr	x1, x1, x0
  405f90:	ldr	x0, [sp, #640]
  405f94:	cmp	x0, #0x40
  405f98:	b.eq	405fb8 <ferror@plt+0x4bd8>  // b.none
  405f9c:	ldr	x0, [sp, #640]
  405fa0:	mov	w2, w0
  405fa4:	mov	w0, #0x80                  	// #128
  405fa8:	sub	w0, w0, w2
  405fac:	ldr	x2, [sp, #544]
  405fb0:	lsl	x0, x2, x0
  405fb4:	b	405fbc <ferror@plt+0x4bdc>
  405fb8:	mov	x0, #0x0                   	// #0
  405fbc:	ldr	x2, [sp, #552]
  405fc0:	orr	x0, x0, x2
  405fc4:	cmp	x0, #0x0
  405fc8:	cset	w0, ne  // ne = any
  405fcc:	and	w0, w0, #0xff
  405fd0:	and	x0, x0, #0xff
  405fd4:	orr	x0, x1, x0
  405fd8:	str	x0, [sp, #552]
  405fdc:	str	xzr, [sp, #544]
  405fe0:	ldr	x0, [sp, #552]
  405fe4:	and	x0, x0, #0x7
  405fe8:	cmp	x0, #0x0
  405fec:	b.eq	406134 <ferror@plt+0x4d54>  // b.none
  405ff0:	ldr	w0, [sp, #564]
  405ff4:	orr	w0, w0, #0x10
  405ff8:	str	w0, [sp, #564]
  405ffc:	ldr	x0, [sp, #400]
  406000:	and	x0, x0, #0xc00000
  406004:	cmp	x0, #0xc00, lsl #12
  406008:	b.eq	40613c <ferror@plt+0x4d5c>  // b.none
  40600c:	cmp	x0, #0xc00, lsl #12
  406010:	b.hi	406140 <ferror@plt+0x4d60>  // b.pmore
  406014:	cmp	x0, #0x800, lsl #12
  406018:	b.eq	4060dc <ferror@plt+0x4cfc>  // b.none
  40601c:	cmp	x0, #0x800, lsl #12
  406020:	b.hi	406140 <ferror@plt+0x4d60>  // b.pmore
  406024:	cmp	x0, #0x0
  406028:	b.eq	406038 <ferror@plt+0x4c58>  // b.none
  40602c:	cmp	x0, #0x400, lsl #12
  406030:	b.eq	406084 <ferror@plt+0x4ca4>  // b.none
  406034:	b	406140 <ferror@plt+0x4d60>
  406038:	ldr	x0, [sp, #552]
  40603c:	and	x0, x0, #0xf
  406040:	cmp	x0, #0x4
  406044:	b.eq	40613c <ferror@plt+0x4d5c>  // b.none
  406048:	ldr	x0, [sp, #552]
  40604c:	add	x0, x0, #0x4
  406050:	str	x0, [sp, #144]
  406054:	ldr	x1, [sp, #144]
  406058:	ldr	x0, [sp, #552]
  40605c:	cmp	x1, x0
  406060:	cset	w0, cc  // cc = lo, ul, last
  406064:	and	w0, w0, #0xff
  406068:	and	x0, x0, #0xff
  40606c:	ldr	x1, [sp, #544]
  406070:	add	x0, x1, x0
  406074:	str	x0, [sp, #544]
  406078:	ldr	x0, [sp, #144]
  40607c:	str	x0, [sp, #552]
  406080:	b	40613c <ferror@plt+0x4d5c>
  406084:	ldr	x0, [sp, #648]
  406088:	cmp	x0, #0x0
  40608c:	b.ne	40613c <ferror@plt+0x4d5c>  // b.any
  406090:	ldr	x0, [sp, #552]
  406094:	and	x0, x0, #0x7
  406098:	cmp	x0, #0x0
  40609c:	b.eq	40613c <ferror@plt+0x4d5c>  // b.none
  4060a0:	ldr	x0, [sp, #552]
  4060a4:	add	x0, x0, #0x8
  4060a8:	str	x0, [sp, #152]
  4060ac:	ldr	x1, [sp, #152]
  4060b0:	ldr	x0, [sp, #552]
  4060b4:	cmp	x1, x0
  4060b8:	cset	w0, cc  // cc = lo, ul, last
  4060bc:	and	w0, w0, #0xff
  4060c0:	and	x0, x0, #0xff
  4060c4:	ldr	x1, [sp, #544]
  4060c8:	add	x0, x1, x0
  4060cc:	str	x0, [sp, #544]
  4060d0:	ldr	x0, [sp, #152]
  4060d4:	str	x0, [sp, #552]
  4060d8:	b	40613c <ferror@plt+0x4d5c>
  4060dc:	ldr	x0, [sp, #648]
  4060e0:	cmp	x0, #0x0
  4060e4:	b.eq	40613c <ferror@plt+0x4d5c>  // b.none
  4060e8:	ldr	x0, [sp, #552]
  4060ec:	and	x0, x0, #0x7
  4060f0:	cmp	x0, #0x0
  4060f4:	b.eq	40613c <ferror@plt+0x4d5c>  // b.none
  4060f8:	ldr	x0, [sp, #552]
  4060fc:	add	x0, x0, #0x8
  406100:	str	x0, [sp, #160]
  406104:	ldr	x1, [sp, #160]
  406108:	ldr	x0, [sp, #552]
  40610c:	cmp	x1, x0
  406110:	cset	w0, cc  // cc = lo, ul, last
  406114:	and	w0, w0, #0xff
  406118:	and	x0, x0, #0xff
  40611c:	ldr	x1, [sp, #544]
  406120:	add	x0, x1, x0
  406124:	str	x0, [sp, #544]
  406128:	ldr	x0, [sp, #160]
  40612c:	str	x0, [sp, #552]
  406130:	b	40613c <ferror@plt+0x4d5c>
  406134:	nop
  406138:	b	406140 <ferror@plt+0x4d60>
  40613c:	nop
  406140:	ldr	x0, [sp, #544]
  406144:	and	x0, x0, #0x8000000000000
  406148:	cmp	x0, #0x0
  40614c:	b.eq	406170 <ferror@plt+0x4d90>  // b.none
  406150:	mov	x0, #0x1                   	// #1
  406154:	str	x0, [sp, #640]
  406158:	str	xzr, [sp, #552]
  40615c:	str	xzr, [sp, #544]
  406160:	ldr	w0, [sp, #564]
  406164:	orr	w0, w0, #0x10
  406168:	str	w0, [sp, #564]
  40616c:	b	406198 <ferror@plt+0x4db8>
  406170:	str	xzr, [sp, #640]
  406174:	ldr	x0, [sp, #552]
  406178:	lsr	x1, x0, #3
  40617c:	ldr	x0, [sp, #544]
  406180:	lsl	x0, x0, #61
  406184:	orr	x0, x1, x0
  406188:	str	x0, [sp, #552]
  40618c:	ldr	x0, [sp, #544]
  406190:	lsr	x0, x0, #3
  406194:	str	x0, [sp, #544]
  406198:	ldr	w0, [sp, #196]
  40619c:	cmp	w0, #0x0
  4061a0:	b.eq	4063ac <ferror@plt+0x4fcc>  // b.none
  4061a4:	ldr	w0, [sp, #564]
  4061a8:	and	w0, w0, #0x10
  4061ac:	cmp	w0, #0x0
  4061b0:	b.ne	4061c4 <ferror@plt+0x4de4>  // b.any
  4061b4:	ldr	x0, [sp, #400]
  4061b8:	and	x0, x0, #0x800
  4061bc:	cmp	x0, #0x0
  4061c0:	b.eq	4063ac <ferror@plt+0x4fcc>  // b.none
  4061c4:	ldr	w0, [sp, #564]
  4061c8:	orr	w0, w0, #0x8
  4061cc:	str	w0, [sp, #564]
  4061d0:	b	4063ac <ferror@plt+0x4fcc>
  4061d4:	str	xzr, [sp, #640]
  4061d8:	ldr	x1, [sp, #544]
  4061dc:	ldr	x0, [sp, #552]
  4061e0:	orr	x0, x1, x0
  4061e4:	cmp	x0, #0x0
  4061e8:	b.eq	406364 <ferror@plt+0x4f84>  // b.none
  4061ec:	mov	x0, #0x1                   	// #1
  4061f0:	str	x0, [sp, #552]
  4061f4:	str	xzr, [sp, #544]
  4061f8:	ldr	x0, [sp, #552]
  4061fc:	and	x0, x0, #0x7
  406200:	cmp	x0, #0x0
  406204:	b.eq	40634c <ferror@plt+0x4f6c>  // b.none
  406208:	ldr	w0, [sp, #564]
  40620c:	orr	w0, w0, #0x10
  406210:	str	w0, [sp, #564]
  406214:	ldr	x0, [sp, #400]
  406218:	and	x0, x0, #0xc00000
  40621c:	cmp	x0, #0xc00, lsl #12
  406220:	b.eq	406354 <ferror@plt+0x4f74>  // b.none
  406224:	cmp	x0, #0xc00, lsl #12
  406228:	b.hi	406358 <ferror@plt+0x4f78>  // b.pmore
  40622c:	cmp	x0, #0x800, lsl #12
  406230:	b.eq	4062f4 <ferror@plt+0x4f14>  // b.none
  406234:	cmp	x0, #0x800, lsl #12
  406238:	b.hi	406358 <ferror@plt+0x4f78>  // b.pmore
  40623c:	cmp	x0, #0x0
  406240:	b.eq	406250 <ferror@plt+0x4e70>  // b.none
  406244:	cmp	x0, #0x400, lsl #12
  406248:	b.eq	40629c <ferror@plt+0x4ebc>  // b.none
  40624c:	b	406358 <ferror@plt+0x4f78>
  406250:	ldr	x0, [sp, #552]
  406254:	and	x0, x0, #0xf
  406258:	cmp	x0, #0x4
  40625c:	b.eq	406354 <ferror@plt+0x4f74>  // b.none
  406260:	ldr	x0, [sp, #552]
  406264:	add	x0, x0, #0x4
  406268:	str	x0, [sp, #168]
  40626c:	ldr	x1, [sp, #168]
  406270:	ldr	x0, [sp, #552]
  406274:	cmp	x1, x0
  406278:	cset	w0, cc  // cc = lo, ul, last
  40627c:	and	w0, w0, #0xff
  406280:	and	x0, x0, #0xff
  406284:	ldr	x1, [sp, #544]
  406288:	add	x0, x1, x0
  40628c:	str	x0, [sp, #544]
  406290:	ldr	x0, [sp, #168]
  406294:	str	x0, [sp, #552]
  406298:	b	406354 <ferror@plt+0x4f74>
  40629c:	ldr	x0, [sp, #648]
  4062a0:	cmp	x0, #0x0
  4062a4:	b.ne	406354 <ferror@plt+0x4f74>  // b.any
  4062a8:	ldr	x0, [sp, #552]
  4062ac:	and	x0, x0, #0x7
  4062b0:	cmp	x0, #0x0
  4062b4:	b.eq	406354 <ferror@plt+0x4f74>  // b.none
  4062b8:	ldr	x0, [sp, #552]
  4062bc:	add	x0, x0, #0x8
  4062c0:	str	x0, [sp, #176]
  4062c4:	ldr	x1, [sp, #176]
  4062c8:	ldr	x0, [sp, #552]
  4062cc:	cmp	x1, x0
  4062d0:	cset	w0, cc  // cc = lo, ul, last
  4062d4:	and	w0, w0, #0xff
  4062d8:	and	x0, x0, #0xff
  4062dc:	ldr	x1, [sp, #544]
  4062e0:	add	x0, x1, x0
  4062e4:	str	x0, [sp, #544]
  4062e8:	ldr	x0, [sp, #176]
  4062ec:	str	x0, [sp, #552]
  4062f0:	b	406354 <ferror@plt+0x4f74>
  4062f4:	ldr	x0, [sp, #648]
  4062f8:	cmp	x0, #0x0
  4062fc:	b.eq	406354 <ferror@plt+0x4f74>  // b.none
  406300:	ldr	x0, [sp, #552]
  406304:	and	x0, x0, #0x7
  406308:	cmp	x0, #0x0
  40630c:	b.eq	406354 <ferror@plt+0x4f74>  // b.none
  406310:	ldr	x0, [sp, #552]
  406314:	add	x0, x0, #0x8
  406318:	str	x0, [sp, #184]
  40631c:	ldr	x1, [sp, #184]
  406320:	ldr	x0, [sp, #552]
  406324:	cmp	x1, x0
  406328:	cset	w0, cc  // cc = lo, ul, last
  40632c:	and	w0, w0, #0xff
  406330:	and	x0, x0, #0xff
  406334:	ldr	x1, [sp, #544]
  406338:	add	x0, x1, x0
  40633c:	str	x0, [sp, #544]
  406340:	ldr	x0, [sp, #184]
  406344:	str	x0, [sp, #552]
  406348:	b	406354 <ferror@plt+0x4f74>
  40634c:	nop
  406350:	b	406358 <ferror@plt+0x4f78>
  406354:	nop
  406358:	ldr	x0, [sp, #552]
  40635c:	lsr	x0, x0, #3
  406360:	str	x0, [sp, #552]
  406364:	ldr	w0, [sp, #564]
  406368:	orr	w0, w0, #0x8
  40636c:	str	w0, [sp, #564]
  406370:	b	4063ac <ferror@plt+0x4fcc>
  406374:	str	xzr, [sp, #640]
  406378:	str	xzr, [sp, #552]
  40637c:	str	xzr, [sp, #544]
  406380:	b	4063ac <ferror@plt+0x4fcc>
  406384:	mov	x0, #0x7fff                	// #32767
  406388:	str	x0, [sp, #640]
  40638c:	str	xzr, [sp, #552]
  406390:	str	xzr, [sp, #544]
  406394:	b	4063ac <ferror@plt+0x4fcc>
  406398:	mov	x0, #0x7fff                	// #32767
  40639c:	str	x0, [sp, #640]
  4063a0:	ldr	x0, [sp, #544]
  4063a4:	orr	x0, x0, #0x800000000000
  4063a8:	str	x0, [sp, #544]
  4063ac:	nop
  4063b0:	ldr	x0, [sp, #552]
  4063b4:	str	x0, [sp, #48]
  4063b8:	ldr	x0, [sp, #544]
  4063bc:	and	x1, x0, #0xffffffffffff
  4063c0:	ldr	x0, [sp, #56]
  4063c4:	bfxil	x0, x1, #0, #48
  4063c8:	str	x0, [sp, #56]
  4063cc:	ldr	x0, [sp, #640]
  4063d0:	and	w0, w0, #0x7fff
  4063d4:	and	w1, w0, #0xffff
  4063d8:	ldrh	w0, [sp, #62]
  4063dc:	bfxil	w0, w1, #0, #15
  4063e0:	strh	w0, [sp, #62]
  4063e4:	ldr	x0, [sp, #648]
  4063e8:	and	w0, w0, #0x1
  4063ec:	and	w1, w0, #0xff
  4063f0:	ldrb	w0, [sp, #63]
  4063f4:	bfi	w0, w1, #7, #1
  4063f8:	strb	w0, [sp, #63]
  4063fc:	ldr	q0, [sp, #48]
  406400:	str	q0, [sp, #96]
  406404:	ldrsw	x0, [sp, #564]
  406408:	cmp	x0, #0x0
  40640c:	b.eq	406418 <ferror@plt+0x5038>  // b.none
  406410:	ldr	w0, [sp, #564]
  406414:	bl	409d54 <ferror@plt+0x8974>
  406418:	ldr	q0, [sp, #96]
  40641c:	ldp	x29, x30, [sp]
  406420:	add	sp, sp, #0x290
  406424:	ret
  406428:	sub	sp, sp, #0x2a0
  40642c:	stp	x29, x30, [sp]
  406430:	mov	x29, sp
  406434:	str	q0, [sp, #32]
  406438:	str	q1, [sp, #16]
  40643c:	str	wzr, [sp, #596]
  406440:	str	xzr, [sp, #488]
  406444:	mrs	x0, fpcr
  406448:	str	x0, [sp, #488]
  40644c:	ldr	q0, [sp, #32]
  406450:	str	q0, [sp, #112]
  406454:	ldr	x0, [sp, #112]
  406458:	str	x0, [sp, #608]
  40645c:	ldr	x0, [sp, #120]
  406460:	ubfx	x0, x0, #0, #48
  406464:	str	x0, [sp, #616]
  406468:	ldrh	w0, [sp, #126]
  40646c:	ubfx	x0, x0, #0, #15
  406470:	and	w0, w0, #0xffff
  406474:	and	x0, x0, #0xffff
  406478:	str	x0, [sp, #600]
  40647c:	ldrb	w0, [sp, #127]
  406480:	ubfx	x0, x0, #7, #1
  406484:	and	w0, w0, #0xff
  406488:	and	x0, x0, #0xff
  40648c:	str	x0, [sp, #480]
  406490:	ldr	x0, [sp, #600]
  406494:	cmp	x0, #0x0
  406498:	b.eq	4064f4 <ferror@plt+0x5114>  // b.none
  40649c:	ldr	x1, [sp, #600]
  4064a0:	mov	x0, #0x7fff                	// #32767
  4064a4:	cmp	x1, x0
  4064a8:	b.eq	4065e8 <ferror@plt+0x5208>  // b.none
  4064ac:	ldr	x0, [sp, #616]
  4064b0:	orr	x0, x0, #0x1000000000000
  4064b4:	str	x0, [sp, #616]
  4064b8:	ldr	x0, [sp, #616]
  4064bc:	lsl	x1, x0, #3
  4064c0:	ldr	x0, [sp, #608]
  4064c4:	lsr	x0, x0, #61
  4064c8:	orr	x0, x1, x0
  4064cc:	str	x0, [sp, #616]
  4064d0:	ldr	x0, [sp, #608]
  4064d4:	lsl	x0, x0, #3
  4064d8:	str	x0, [sp, #608]
  4064dc:	ldr	x1, [sp, #600]
  4064e0:	mov	x0, #0xffffffffffffc001    	// #-16383
  4064e4:	add	x0, x1, x0
  4064e8:	str	x0, [sp, #600]
  4064ec:	str	xzr, [sp, #584]
  4064f0:	b	40662c <ferror@plt+0x524c>
  4064f4:	ldr	x1, [sp, #616]
  4064f8:	ldr	x0, [sp, #608]
  4064fc:	orr	x0, x1, x0
  406500:	cmp	x0, #0x0
  406504:	b.ne	406514 <ferror@plt+0x5134>  // b.any
  406508:	mov	x0, #0x1                   	// #1
  40650c:	str	x0, [sp, #584]
  406510:	b	40662c <ferror@plt+0x524c>
  406514:	ldr	x0, [sp, #616]
  406518:	cmp	x0, #0x0
  40651c:	b.eq	406534 <ferror@plt+0x5154>  // b.none
  406520:	ldr	x0, [sp, #616]
  406524:	clz	x0, x0
  406528:	sxtw	x0, w0
  40652c:	str	x0, [sp, #552]
  406530:	b	406550 <ferror@plt+0x5170>
  406534:	ldr	x0, [sp, #608]
  406538:	clz	x0, x0
  40653c:	sxtw	x0, w0
  406540:	str	x0, [sp, #552]
  406544:	ldr	x0, [sp, #552]
  406548:	add	x0, x0, #0x40
  40654c:	str	x0, [sp, #552]
  406550:	ldr	x0, [sp, #552]
  406554:	sub	x0, x0, #0xf
  406558:	str	x0, [sp, #552]
  40655c:	ldr	x0, [sp, #552]
  406560:	cmp	x0, #0x3c
  406564:	b.gt	4065b0 <ferror@plt+0x51d0>
  406568:	ldr	x0, [sp, #552]
  40656c:	add	w0, w0, #0x3
  406570:	ldr	x1, [sp, #616]
  406574:	lsl	x1, x1, x0
  406578:	ldr	x0, [sp, #552]
  40657c:	mov	w2, w0
  406580:	mov	w0, #0x3d                  	// #61
  406584:	sub	w0, w0, w2
  406588:	ldr	x2, [sp, #608]
  40658c:	lsr	x0, x2, x0
  406590:	orr	x0, x1, x0
  406594:	str	x0, [sp, #616]
  406598:	ldr	x0, [sp, #552]
  40659c:	add	w0, w0, #0x3
  4065a0:	ldr	x1, [sp, #608]
  4065a4:	lsl	x0, x1, x0
  4065a8:	str	x0, [sp, #608]
  4065ac:	b	4065c8 <ferror@plt+0x51e8>
  4065b0:	ldr	x0, [sp, #552]
  4065b4:	sub	w0, w0, #0x3d
  4065b8:	ldr	x1, [sp, #608]
  4065bc:	lsl	x0, x1, x0
  4065c0:	str	x0, [sp, #616]
  4065c4:	str	xzr, [sp, #608]
  4065c8:	ldr	x1, [sp, #552]
  4065cc:	mov	x0, #0x3ffe                	// #16382
  4065d0:	add	x0, x1, x0
  4065d4:	ldr	x1, [sp, #600]
  4065d8:	sub	x0, x1, x0
  4065dc:	str	x0, [sp, #600]
  4065e0:	str	xzr, [sp, #584]
  4065e4:	b	40662c <ferror@plt+0x524c>
  4065e8:	ldr	x1, [sp, #616]
  4065ec:	ldr	x0, [sp, #608]
  4065f0:	orr	x0, x1, x0
  4065f4:	cmp	x0, #0x0
  4065f8:	b.ne	406608 <ferror@plt+0x5228>  // b.any
  4065fc:	mov	x0, #0x2                   	// #2
  406600:	str	x0, [sp, #584]
  406604:	b	40662c <ferror@plt+0x524c>
  406608:	mov	x0, #0x3                   	// #3
  40660c:	str	x0, [sp, #584]
  406610:	ldr	x0, [sp, #616]
  406614:	and	x0, x0, #0x800000000000
  406618:	cmp	x0, #0x0
  40661c:	b.ne	40662c <ferror@plt+0x524c>  // b.any
  406620:	ldr	w0, [sp, #596]
  406624:	orr	w0, w0, #0x1
  406628:	str	w0, [sp, #596]
  40662c:	nop
  406630:	ldr	q0, [sp, #16]
  406634:	str	q0, [sp, #96]
  406638:	ldr	x0, [sp, #96]
  40663c:	str	x0, [sp, #640]
  406640:	ldr	x0, [sp, #104]
  406644:	ubfx	x0, x0, #0, #48
  406648:	str	x0, [sp, #648]
  40664c:	ldrh	w0, [sp, #110]
  406650:	ubfx	x0, x0, #0, #15
  406654:	and	w0, w0, #0xffff
  406658:	and	x0, x0, #0xffff
  40665c:	str	x0, [sp, #624]
  406660:	ldrb	w0, [sp, #111]
  406664:	ubfx	x0, x0, #7, #1
  406668:	and	w0, w0, #0xff
  40666c:	and	x0, x0, #0xff
  406670:	str	x0, [sp, #472]
  406674:	ldr	x0, [sp, #624]
  406678:	cmp	x0, #0x0
  40667c:	b.eq	4066d8 <ferror@plt+0x52f8>  // b.none
  406680:	ldr	x1, [sp, #624]
  406684:	mov	x0, #0x7fff                	// #32767
  406688:	cmp	x1, x0
  40668c:	b.eq	4067cc <ferror@plt+0x53ec>  // b.none
  406690:	ldr	x0, [sp, #648]
  406694:	orr	x0, x0, #0x1000000000000
  406698:	str	x0, [sp, #648]
  40669c:	ldr	x0, [sp, #648]
  4066a0:	lsl	x1, x0, #3
  4066a4:	ldr	x0, [sp, #640]
  4066a8:	lsr	x0, x0, #61
  4066ac:	orr	x0, x1, x0
  4066b0:	str	x0, [sp, #648]
  4066b4:	ldr	x0, [sp, #640]
  4066b8:	lsl	x0, x0, #3
  4066bc:	str	x0, [sp, #640]
  4066c0:	ldr	x1, [sp, #624]
  4066c4:	mov	x0, #0xffffffffffffc001    	// #-16383
  4066c8:	add	x0, x1, x0
  4066cc:	str	x0, [sp, #624]
  4066d0:	str	xzr, [sp, #632]
  4066d4:	b	406810 <ferror@plt+0x5430>
  4066d8:	ldr	x1, [sp, #648]
  4066dc:	ldr	x0, [sp, #640]
  4066e0:	orr	x0, x1, x0
  4066e4:	cmp	x0, #0x0
  4066e8:	b.ne	4066f8 <ferror@plt+0x5318>  // b.any
  4066ec:	mov	x0, #0x1                   	// #1
  4066f0:	str	x0, [sp, #632]
  4066f4:	b	406810 <ferror@plt+0x5430>
  4066f8:	ldr	x0, [sp, #648]
  4066fc:	cmp	x0, #0x0
  406700:	b.eq	406718 <ferror@plt+0x5338>  // b.none
  406704:	ldr	x0, [sp, #648]
  406708:	clz	x0, x0
  40670c:	sxtw	x0, w0
  406710:	str	x0, [sp, #544]
  406714:	b	406734 <ferror@plt+0x5354>
  406718:	ldr	x0, [sp, #640]
  40671c:	clz	x0, x0
  406720:	sxtw	x0, w0
  406724:	str	x0, [sp, #544]
  406728:	ldr	x0, [sp, #544]
  40672c:	add	x0, x0, #0x40
  406730:	str	x0, [sp, #544]
  406734:	ldr	x0, [sp, #544]
  406738:	sub	x0, x0, #0xf
  40673c:	str	x0, [sp, #544]
  406740:	ldr	x0, [sp, #544]
  406744:	cmp	x0, #0x3c
  406748:	b.gt	406794 <ferror@plt+0x53b4>
  40674c:	ldr	x0, [sp, #544]
  406750:	add	w0, w0, #0x3
  406754:	ldr	x1, [sp, #648]
  406758:	lsl	x1, x1, x0
  40675c:	ldr	x0, [sp, #544]
  406760:	mov	w2, w0
  406764:	mov	w0, #0x3d                  	// #61
  406768:	sub	w0, w0, w2
  40676c:	ldr	x2, [sp, #640]
  406770:	lsr	x0, x2, x0
  406774:	orr	x0, x1, x0
  406778:	str	x0, [sp, #648]
  40677c:	ldr	x0, [sp, #544]
  406780:	add	w0, w0, #0x3
  406784:	ldr	x1, [sp, #640]
  406788:	lsl	x0, x1, x0
  40678c:	str	x0, [sp, #640]
  406790:	b	4067ac <ferror@plt+0x53cc>
  406794:	ldr	x0, [sp, #544]
  406798:	sub	w0, w0, #0x3d
  40679c:	ldr	x1, [sp, #640]
  4067a0:	lsl	x0, x1, x0
  4067a4:	str	x0, [sp, #648]
  4067a8:	str	xzr, [sp, #640]
  4067ac:	ldr	x1, [sp, #544]
  4067b0:	mov	x0, #0x3ffe                	// #16382
  4067b4:	add	x0, x1, x0
  4067b8:	ldr	x1, [sp, #624]
  4067bc:	sub	x0, x1, x0
  4067c0:	str	x0, [sp, #624]
  4067c4:	str	xzr, [sp, #632]
  4067c8:	b	406810 <ferror@plt+0x5430>
  4067cc:	ldr	x1, [sp, #648]
  4067d0:	ldr	x0, [sp, #640]
  4067d4:	orr	x0, x1, x0
  4067d8:	cmp	x0, #0x0
  4067dc:	b.ne	4067ec <ferror@plt+0x540c>  // b.any
  4067e0:	mov	x0, #0x2                   	// #2
  4067e4:	str	x0, [sp, #632]
  4067e8:	b	406810 <ferror@plt+0x5430>
  4067ec:	mov	x0, #0x3                   	// #3
  4067f0:	str	x0, [sp, #632]
  4067f4:	ldr	x0, [sp, #648]
  4067f8:	and	x0, x0, #0x800000000000
  4067fc:	cmp	x0, #0x0
  406800:	b.ne	406810 <ferror@plt+0x5430>  // b.any
  406804:	ldr	w0, [sp, #596]
  406808:	orr	w0, w0, #0x1
  40680c:	str	w0, [sp, #596]
  406810:	nop
  406814:	ldr	x1, [sp, #480]
  406818:	ldr	x0, [sp, #472]
  40681c:	eor	x0, x1, x0
  406820:	str	x0, [sp, #656]
  406824:	ldr	x1, [sp, #600]
  406828:	ldr	x0, [sp, #624]
  40682c:	add	x0, x1, x0
  406830:	add	x0, x0, #0x1
  406834:	str	x0, [sp, #576]
  406838:	ldr	x0, [sp, #584]
  40683c:	lsl	x1, x0, #2
  406840:	ldr	x0, [sp, #632]
  406844:	orr	x0, x1, x0
  406848:	cmp	x0, #0xf
  40684c:	b.eq	40705c <ferror@plt+0x5c7c>  // b.none
  406850:	cmp	x0, #0xf
  406854:	b.gt	407130 <ferror@plt+0x5d50>
  406858:	cmp	x0, #0xe
  40685c:	b.gt	407130 <ferror@plt+0x5d50>
  406860:	cmp	x0, #0xc
  406864:	b.ge	4070bc <ferror@plt+0x5cdc>  // b.tcont
  406868:	cmp	x0, #0xb
  40686c:	b.eq	4070e0 <ferror@plt+0x5d00>  // b.none
  406870:	cmp	x0, #0xb
  406874:	b.gt	407130 <ferror@plt+0x5d50>
  406878:	cmp	x0, #0xa
  40687c:	b.gt	407130 <ferror@plt+0x5d50>
  406880:	cmp	x0, #0x3
  406884:	b.ge	4068a8 <ferror@plt+0x54c8>  // b.tcont
  406888:	cmp	x0, #0x0
  40688c:	b.eq	40690c <ferror@plt+0x552c>  // b.none
  406890:	cmp	x0, #0x0
  406894:	b.lt	407130 <ferror@plt+0x5d50>  // b.tstop
  406898:	sub	x0, x0, #0x1
  40689c:	cmp	x0, #0x1
  4068a0:	b.hi	407130 <ferror@plt+0x5d50>  // b.pmore
  4068a4:	b	4070e8 <ferror@plt+0x5d08>
  4068a8:	mov	w1, w0
  4068ac:	mov	x0, #0x1                   	// #1
  4068b0:	lsl	x0, x0, x1
  4068b4:	mov	x1, #0x530                 	// #1328
  4068b8:	and	x1, x0, x1
  4068bc:	cmp	x1, #0x0
  4068c0:	cset	w1, ne  // ne = any
  4068c4:	and	w1, w1, #0xff
  4068c8:	cmp	w1, #0x0
  4068cc:	b.ne	4070c4 <ferror@plt+0x5ce4>  // b.any
  4068d0:	mov	x1, #0x240                 	// #576
  4068d4:	and	x1, x0, x1
  4068d8:	cmp	x1, #0x0
  4068dc:	cset	w1, ne  // ne = any
  4068e0:	and	w1, w1, #0xff
  4068e4:	cmp	w1, #0x0
  4068e8:	b.ne	407104 <ferror@plt+0x5d24>  // b.any
  4068ec:	mov	x1, #0x88                  	// #136
  4068f0:	and	x0, x0, x1
  4068f4:	cmp	x0, #0x0
  4068f8:	cset	w0, ne  // ne = any
  4068fc:	and	w0, w0, #0xff
  406900:	cmp	w0, #0x0
  406904:	b.ne	4070e0 <ferror@plt+0x5d00>  // b.any
  406908:	b	407130 <ferror@plt+0x5d50>
  40690c:	str	xzr, [sp, #664]
  406910:	ldr	x0, [sp, #608]
  406914:	str	w0, [sp, #468]
  406918:	ldr	x0, [sp, #608]
  40691c:	lsr	x0, x0, #32
  406920:	str	w0, [sp, #464]
  406924:	ldr	x0, [sp, #640]
  406928:	str	w0, [sp, #460]
  40692c:	ldr	x0, [sp, #640]
  406930:	lsr	x0, x0, #32
  406934:	str	w0, [sp, #456]
  406938:	ldr	w1, [sp, #468]
  40693c:	ldr	w0, [sp, #460]
  406940:	mul	x0, x1, x0
  406944:	str	x0, [sp, #448]
  406948:	ldr	w1, [sp, #468]
  40694c:	ldr	w0, [sp, #456]
  406950:	mul	x0, x1, x0
  406954:	str	x0, [sp, #440]
  406958:	ldr	w1, [sp, #464]
  40695c:	ldr	w0, [sp, #460]
  406960:	mul	x0, x1, x0
  406964:	str	x0, [sp, #432]
  406968:	ldr	w1, [sp, #464]
  40696c:	ldr	w0, [sp, #456]
  406970:	mul	x0, x1, x0
  406974:	str	x0, [sp, #536]
  406978:	ldr	x0, [sp, #448]
  40697c:	lsr	x0, x0, #32
  406980:	ldr	x1, [sp, #440]
  406984:	add	x0, x1, x0
  406988:	str	x0, [sp, #440]
  40698c:	ldr	x1, [sp, #440]
  406990:	ldr	x0, [sp, #432]
  406994:	add	x0, x1, x0
  406998:	str	x0, [sp, #440]
  40699c:	ldr	x1, [sp, #440]
  4069a0:	ldr	x0, [sp, #432]
  4069a4:	cmp	x1, x0
  4069a8:	b.cs	4069bc <ferror@plt+0x55dc>  // b.hs, b.nlast
  4069ac:	ldr	x1, [sp, #536]
  4069b0:	mov	x0, #0x100000000           	// #4294967296
  4069b4:	add	x0, x1, x0
  4069b8:	str	x0, [sp, #536]
  4069bc:	ldr	x0, [sp, #440]
  4069c0:	lsr	x1, x0, #32
  4069c4:	ldr	x0, [sp, #536]
  4069c8:	add	x1, x1, x0
  4069cc:	add	x0, sp, #0x30
  4069d0:	str	x1, [x0, #8]
  4069d4:	ldr	x0, [sp, #440]
  4069d8:	and	x0, x0, #0xffffffff
  4069dc:	lsl	x1, x0, #32
  4069e0:	ldr	x0, [sp, #448]
  4069e4:	and	x0, x0, #0xffffffff
  4069e8:	add	x1, x1, x0
  4069ec:	add	x0, sp, #0x30
  4069f0:	str	x1, [x0]
  4069f4:	ldr	x0, [sp, #608]
  4069f8:	str	w0, [sp, #428]
  4069fc:	ldr	x0, [sp, #608]
  406a00:	lsr	x0, x0, #32
  406a04:	str	w0, [sp, #424]
  406a08:	ldr	x0, [sp, #648]
  406a0c:	str	w0, [sp, #420]
  406a10:	ldr	x0, [sp, #648]
  406a14:	lsr	x0, x0, #32
  406a18:	str	w0, [sp, #416]
  406a1c:	ldr	w1, [sp, #428]
  406a20:	ldr	w0, [sp, #420]
  406a24:	mul	x0, x1, x0
  406a28:	str	x0, [sp, #408]
  406a2c:	ldr	w1, [sp, #428]
  406a30:	ldr	w0, [sp, #416]
  406a34:	mul	x0, x1, x0
  406a38:	str	x0, [sp, #400]
  406a3c:	ldr	w1, [sp, #424]
  406a40:	ldr	w0, [sp, #420]
  406a44:	mul	x0, x1, x0
  406a48:	str	x0, [sp, #392]
  406a4c:	ldr	w1, [sp, #424]
  406a50:	ldr	w0, [sp, #416]
  406a54:	mul	x0, x1, x0
  406a58:	str	x0, [sp, #528]
  406a5c:	ldr	x0, [sp, #408]
  406a60:	lsr	x0, x0, #32
  406a64:	ldr	x1, [sp, #400]
  406a68:	add	x0, x1, x0
  406a6c:	str	x0, [sp, #400]
  406a70:	ldr	x1, [sp, #400]
  406a74:	ldr	x0, [sp, #392]
  406a78:	add	x0, x1, x0
  406a7c:	str	x0, [sp, #400]
  406a80:	ldr	x1, [sp, #400]
  406a84:	ldr	x0, [sp, #392]
  406a88:	cmp	x1, x0
  406a8c:	b.cs	406aa0 <ferror@plt+0x56c0>  // b.hs, b.nlast
  406a90:	ldr	x1, [sp, #528]
  406a94:	mov	x0, #0x100000000           	// #4294967296
  406a98:	add	x0, x1, x0
  406a9c:	str	x0, [sp, #528]
  406aa0:	ldr	x0, [sp, #400]
  406aa4:	lsr	x0, x0, #32
  406aa8:	ldr	x1, [sp, #528]
  406aac:	add	x0, x1, x0
  406ab0:	str	x0, [sp, #384]
  406ab4:	ldr	x0, [sp, #400]
  406ab8:	and	x0, x0, #0xffffffff
  406abc:	lsl	x1, x0, #32
  406ac0:	ldr	x0, [sp, #408]
  406ac4:	and	x0, x0, #0xffffffff
  406ac8:	add	x0, x1, x0
  406acc:	str	x0, [sp, #376]
  406ad0:	ldr	x0, [sp, #616]
  406ad4:	str	w0, [sp, #372]
  406ad8:	ldr	x0, [sp, #616]
  406adc:	lsr	x0, x0, #32
  406ae0:	str	w0, [sp, #368]
  406ae4:	ldr	x0, [sp, #640]
  406ae8:	str	w0, [sp, #364]
  406aec:	ldr	x0, [sp, #640]
  406af0:	lsr	x0, x0, #32
  406af4:	str	w0, [sp, #360]
  406af8:	ldr	w1, [sp, #372]
  406afc:	ldr	w0, [sp, #364]
  406b00:	mul	x0, x1, x0
  406b04:	str	x0, [sp, #352]
  406b08:	ldr	w1, [sp, #372]
  406b0c:	ldr	w0, [sp, #360]
  406b10:	mul	x0, x1, x0
  406b14:	str	x0, [sp, #344]
  406b18:	ldr	w1, [sp, #368]
  406b1c:	ldr	w0, [sp, #364]
  406b20:	mul	x0, x1, x0
  406b24:	str	x0, [sp, #336]
  406b28:	ldr	w1, [sp, #368]
  406b2c:	ldr	w0, [sp, #360]
  406b30:	mul	x0, x1, x0
  406b34:	str	x0, [sp, #520]
  406b38:	ldr	x0, [sp, #352]
  406b3c:	lsr	x0, x0, #32
  406b40:	ldr	x1, [sp, #344]
  406b44:	add	x0, x1, x0
  406b48:	str	x0, [sp, #344]
  406b4c:	ldr	x1, [sp, #344]
  406b50:	ldr	x0, [sp, #336]
  406b54:	add	x0, x1, x0
  406b58:	str	x0, [sp, #344]
  406b5c:	ldr	x1, [sp, #344]
  406b60:	ldr	x0, [sp, #336]
  406b64:	cmp	x1, x0
  406b68:	b.cs	406b7c <ferror@plt+0x579c>  // b.hs, b.nlast
  406b6c:	ldr	x1, [sp, #520]
  406b70:	mov	x0, #0x100000000           	// #4294967296
  406b74:	add	x0, x1, x0
  406b78:	str	x0, [sp, #520]
  406b7c:	ldr	x0, [sp, #344]
  406b80:	lsr	x0, x0, #32
  406b84:	ldr	x1, [sp, #520]
  406b88:	add	x0, x1, x0
  406b8c:	str	x0, [sp, #328]
  406b90:	ldr	x0, [sp, #344]
  406b94:	and	x0, x0, #0xffffffff
  406b98:	lsl	x1, x0, #32
  406b9c:	ldr	x0, [sp, #352]
  406ba0:	and	x0, x0, #0xffffffff
  406ba4:	add	x0, x1, x0
  406ba8:	str	x0, [sp, #320]
  406bac:	ldr	x0, [sp, #616]
  406bb0:	str	w0, [sp, #316]
  406bb4:	ldr	x0, [sp, #616]
  406bb8:	lsr	x0, x0, #32
  406bbc:	str	w0, [sp, #312]
  406bc0:	ldr	x0, [sp, #648]
  406bc4:	str	w0, [sp, #308]
  406bc8:	ldr	x0, [sp, #648]
  406bcc:	lsr	x0, x0, #32
  406bd0:	str	w0, [sp, #304]
  406bd4:	ldr	w1, [sp, #316]
  406bd8:	ldr	w0, [sp, #308]
  406bdc:	mul	x0, x1, x0
  406be0:	str	x0, [sp, #296]
  406be4:	ldr	w1, [sp, #316]
  406be8:	ldr	w0, [sp, #304]
  406bec:	mul	x0, x1, x0
  406bf0:	str	x0, [sp, #288]
  406bf4:	ldr	w1, [sp, #312]
  406bf8:	ldr	w0, [sp, #308]
  406bfc:	mul	x0, x1, x0
  406c00:	str	x0, [sp, #280]
  406c04:	ldr	w1, [sp, #312]
  406c08:	ldr	w0, [sp, #304]
  406c0c:	mul	x0, x1, x0
  406c10:	str	x0, [sp, #512]
  406c14:	ldr	x0, [sp, #296]
  406c18:	lsr	x0, x0, #32
  406c1c:	ldr	x1, [sp, #288]
  406c20:	add	x0, x1, x0
  406c24:	str	x0, [sp, #288]
  406c28:	ldr	x1, [sp, #288]
  406c2c:	ldr	x0, [sp, #280]
  406c30:	add	x0, x1, x0
  406c34:	str	x0, [sp, #288]
  406c38:	ldr	x1, [sp, #288]
  406c3c:	ldr	x0, [sp, #280]
  406c40:	cmp	x1, x0
  406c44:	b.cs	406c58 <ferror@plt+0x5878>  // b.hs, b.nlast
  406c48:	ldr	x1, [sp, #512]
  406c4c:	mov	x0, #0x100000000           	// #4294967296
  406c50:	add	x0, x1, x0
  406c54:	str	x0, [sp, #512]
  406c58:	ldr	x0, [sp, #288]
  406c5c:	lsr	x1, x0, #32
  406c60:	ldr	x0, [sp, #512]
  406c64:	add	x1, x1, x0
  406c68:	add	x0, sp, #0x30
  406c6c:	str	x1, [x0, #24]
  406c70:	ldr	x0, [sp, #288]
  406c74:	and	x0, x0, #0xffffffff
  406c78:	lsl	x1, x0, #32
  406c7c:	ldr	x0, [sp, #296]
  406c80:	and	x0, x0, #0xffffffff
  406c84:	add	x1, x1, x0
  406c88:	add	x0, sp, #0x30
  406c8c:	str	x1, [x0, #16]
  406c90:	add	x0, sp, #0x30
  406c94:	ldr	x1, [x0, #8]
  406c98:	ldr	x0, [sp, #376]
  406c9c:	add	x1, x1, x0
  406ca0:	add	x0, sp, #0x30
  406ca4:	str	x1, [x0, #8]
  406ca8:	add	x0, sp, #0x30
  406cac:	ldr	x0, [x0, #8]
  406cb0:	ldr	x1, [sp, #376]
  406cb4:	cmp	x1, x0
  406cb8:	cset	w0, hi  // hi = pmore
  406cbc:	and	w0, w0, #0xff
  406cc0:	and	x0, x0, #0xff
  406cc4:	str	x0, [sp, #272]
  406cc8:	add	x0, sp, #0x30
  406ccc:	ldr	x1, [x0, #16]
  406cd0:	ldr	x0, [sp, #384]
  406cd4:	add	x1, x1, x0
  406cd8:	add	x0, sp, #0x30
  406cdc:	str	x1, [x0, #16]
  406ce0:	add	x0, sp, #0x30
  406ce4:	ldr	x0, [x0, #16]
  406ce8:	ldr	x1, [sp, #384]
  406cec:	cmp	x1, x0
  406cf0:	cset	w0, hi  // hi = pmore
  406cf4:	and	w0, w0, #0xff
  406cf8:	and	x0, x0, #0xff
  406cfc:	str	x0, [sp, #264]
  406d00:	add	x0, sp, #0x30
  406d04:	ldr	x1, [x0, #16]
  406d08:	ldr	x0, [sp, #272]
  406d0c:	add	x1, x1, x0
  406d10:	add	x0, sp, #0x30
  406d14:	str	x1, [x0, #16]
  406d18:	add	x0, sp, #0x30
  406d1c:	ldr	x0, [x0, #16]
  406d20:	ldr	x1, [sp, #272]
  406d24:	cmp	x1, x0
  406d28:	cset	w0, hi  // hi = pmore
  406d2c:	and	w0, w0, #0xff
  406d30:	and	x0, x0, #0xff
  406d34:	ldr	x1, [sp, #264]
  406d38:	orr	x0, x1, x0
  406d3c:	str	x0, [sp, #264]
  406d40:	add	x0, sp, #0x30
  406d44:	ldr	x1, [x0, #24]
  406d48:	ldr	x0, [sp, #264]
  406d4c:	add	x1, x1, x0
  406d50:	add	x0, sp, #0x30
  406d54:	str	x1, [x0, #24]
  406d58:	add	x0, sp, #0x30
  406d5c:	ldr	x1, [x0, #8]
  406d60:	ldr	x0, [sp, #320]
  406d64:	add	x1, x1, x0
  406d68:	add	x0, sp, #0x30
  406d6c:	str	x1, [x0, #8]
  406d70:	add	x0, sp, #0x30
  406d74:	ldr	x0, [x0, #8]
  406d78:	ldr	x1, [sp, #320]
  406d7c:	cmp	x1, x0
  406d80:	cset	w0, hi  // hi = pmore
  406d84:	and	w0, w0, #0xff
  406d88:	and	x0, x0, #0xff
  406d8c:	str	x0, [sp, #256]
  406d90:	add	x0, sp, #0x30
  406d94:	ldr	x1, [x0, #16]
  406d98:	ldr	x0, [sp, #328]
  406d9c:	add	x1, x1, x0
  406da0:	add	x0, sp, #0x30
  406da4:	str	x1, [x0, #16]
  406da8:	add	x0, sp, #0x30
  406dac:	ldr	x0, [x0, #16]
  406db0:	ldr	x1, [sp, #328]
  406db4:	cmp	x1, x0
  406db8:	cset	w0, hi  // hi = pmore
  406dbc:	and	w0, w0, #0xff
  406dc0:	and	x0, x0, #0xff
  406dc4:	str	x0, [sp, #248]
  406dc8:	add	x0, sp, #0x30
  406dcc:	ldr	x1, [x0, #16]
  406dd0:	ldr	x0, [sp, #256]
  406dd4:	add	x1, x1, x0
  406dd8:	add	x0, sp, #0x30
  406ddc:	str	x1, [x0, #16]
  406de0:	add	x0, sp, #0x30
  406de4:	ldr	x0, [x0, #16]
  406de8:	ldr	x1, [sp, #256]
  406dec:	cmp	x1, x0
  406df0:	cset	w0, hi  // hi = pmore
  406df4:	and	w0, w0, #0xff
  406df8:	and	x0, x0, #0xff
  406dfc:	ldr	x1, [sp, #248]
  406e00:	orr	x0, x1, x0
  406e04:	str	x0, [sp, #248]
  406e08:	add	x0, sp, #0x30
  406e0c:	ldr	x1, [x0, #24]
  406e10:	ldr	x0, [sp, #248]
  406e14:	add	x1, x1, x0
  406e18:	add	x0, sp, #0x30
  406e1c:	str	x1, [x0, #24]
  406e20:	mov	x0, #0x1                   	// #1
  406e24:	str	x0, [sp, #240]
  406e28:	mov	x0, #0x33                  	// #51
  406e2c:	str	x0, [sp, #232]
  406e30:	mov	x1, #0x40                  	// #64
  406e34:	ldr	x0, [sp, #232]
  406e38:	sub	x0, x1, x0
  406e3c:	str	x0, [sp, #224]
  406e40:	str	xzr, [sp, #504]
  406e44:	str	xzr, [sp, #496]
  406e48:	b	406e70 <ferror@plt+0x5a90>
  406e4c:	add	x0, sp, #0x30
  406e50:	ldr	x1, [sp, #504]
  406e54:	ldr	x0, [x0, x1, lsl #3]
  406e58:	ldr	x1, [sp, #496]
  406e5c:	orr	x0, x1, x0
  406e60:	str	x0, [sp, #496]
  406e64:	ldr	x0, [sp, #504]
  406e68:	add	x0, x0, #0x1
  406e6c:	str	x0, [sp, #504]
  406e70:	ldr	x1, [sp, #504]
  406e74:	ldr	x0, [sp, #240]
  406e78:	cmp	x1, x0
  406e7c:	b.lt	406e4c <ferror@plt+0x5a6c>  // b.tstop
  406e80:	ldr	x0, [sp, #232]
  406e84:	cmp	x0, #0x0
  406e88:	b.ne	406edc <ferror@plt+0x5afc>  // b.any
  406e8c:	str	xzr, [sp, #504]
  406e90:	b	406ec0 <ferror@plt+0x5ae0>
  406e94:	ldr	x1, [sp, #504]
  406e98:	ldr	x0, [sp, #240]
  406e9c:	add	x1, x1, x0
  406ea0:	add	x0, sp, #0x30
  406ea4:	ldr	x2, [x0, x1, lsl #3]
  406ea8:	add	x0, sp, #0x30
  406eac:	ldr	x1, [sp, #504]
  406eb0:	str	x2, [x0, x1, lsl #3]
  406eb4:	ldr	x0, [sp, #504]
  406eb8:	add	x0, x0, #0x1
  406ebc:	str	x0, [sp, #504]
  406ec0:	mov	x1, #0x3                   	// #3
  406ec4:	ldr	x0, [sp, #240]
  406ec8:	sub	x0, x1, x0
  406ecc:	ldr	x1, [sp, #504]
  406ed0:	cmp	x1, x0
  406ed4:	b.le	406e94 <ferror@plt+0x5ab4>
  406ed8:	b	406fb8 <ferror@plt+0x5bd8>
  406edc:	add	x0, sp, #0x30
  406ee0:	ldr	x1, [sp, #504]
  406ee4:	ldr	x0, [x0, x1, lsl #3]
  406ee8:	ldr	x1, [sp, #224]
  406eec:	lsl	x0, x0, x1
  406ef0:	ldr	x1, [sp, #496]
  406ef4:	orr	x0, x1, x0
  406ef8:	str	x0, [sp, #496]
  406efc:	str	xzr, [sp, #504]
  406f00:	b	406f5c <ferror@plt+0x5b7c>
  406f04:	ldr	x1, [sp, #504]
  406f08:	ldr	x0, [sp, #240]
  406f0c:	add	x1, x1, x0
  406f10:	add	x0, sp, #0x30
  406f14:	ldr	x0, [x0, x1, lsl #3]
  406f18:	ldr	x1, [sp, #232]
  406f1c:	lsr	x1, x0, x1
  406f20:	ldr	x2, [sp, #504]
  406f24:	ldr	x0, [sp, #240]
  406f28:	add	x0, x2, x0
  406f2c:	add	x2, x0, #0x1
  406f30:	add	x0, sp, #0x30
  406f34:	ldr	x0, [x0, x2, lsl #3]
  406f38:	ldr	x2, [sp, #224]
  406f3c:	lsl	x0, x0, x2
  406f40:	orr	x2, x1, x0
  406f44:	add	x0, sp, #0x30
  406f48:	ldr	x1, [sp, #504]
  406f4c:	str	x2, [x0, x1, lsl #3]
  406f50:	ldr	x0, [sp, #504]
  406f54:	add	x0, x0, #0x1
  406f58:	str	x0, [sp, #504]
  406f5c:	mov	x1, #0x3                   	// #3
  406f60:	ldr	x0, [sp, #240]
  406f64:	sub	x0, x1, x0
  406f68:	ldr	x1, [sp, #504]
  406f6c:	cmp	x1, x0
  406f70:	b.lt	406f04 <ferror@plt+0x5b24>  // b.tstop
  406f74:	add	x0, sp, #0x30
  406f78:	ldr	x1, [x0, #24]
  406f7c:	ldr	x0, [sp, #232]
  406f80:	mov	w3, w0
  406f84:	ldr	x0, [sp, #504]
  406f88:	add	x2, x0, #0x1
  406f8c:	str	x2, [sp, #504]
  406f90:	lsr	x2, x1, x3
  406f94:	add	x1, sp, #0x30
  406f98:	str	x2, [x1, x0, lsl #3]
  406f9c:	b	406fb8 <ferror@plt+0x5bd8>
  406fa0:	add	x0, sp, #0x30
  406fa4:	ldr	x1, [sp, #504]
  406fa8:	str	xzr, [x0, x1, lsl #3]
  406fac:	ldr	x0, [sp, #504]
  406fb0:	add	x0, x0, #0x1
  406fb4:	str	x0, [sp, #504]
  406fb8:	ldr	x0, [sp, #504]
  406fbc:	cmp	x0, #0x3
  406fc0:	b.le	406fa0 <ferror@plt+0x5bc0>
  406fc4:	ldr	x0, [sp, #496]
  406fc8:	cmp	x0, #0x0
  406fcc:	cset	w0, ne  // ne = any
  406fd0:	and	w0, w0, #0xff
  406fd4:	str	w0, [sp, #220]
  406fd8:	add	x0, sp, #0x30
  406fdc:	ldr	x1, [x0]
  406fe0:	ldrsw	x0, [sp, #220]
  406fe4:	orr	x1, x1, x0
  406fe8:	add	x0, sp, #0x30
  406fec:	str	x1, [x0]
  406ff0:	add	x0, sp, #0x30
  406ff4:	ldr	x0, [x0]
  406ff8:	str	x0, [sp, #568]
  406ffc:	add	x0, sp, #0x30
  407000:	ldr	x0, [x0, #8]
  407004:	str	x0, [sp, #560]
  407008:	ldr	x0, [sp, #560]
  40700c:	and	x0, x0, #0x10000000000000
  407010:	cmp	x0, #0x0
  407014:	b.eq	40704c <ferror@plt+0x5c6c>  // b.none
  407018:	ldr	x0, [sp, #560]
  40701c:	lsl	x1, x0, #63
  407020:	ldr	x0, [sp, #568]
  407024:	lsr	x0, x0, #1
  407028:	orr	x1, x1, x0
  40702c:	ldr	x0, [sp, #568]
  407030:	and	x0, x0, #0x1
  407034:	orr	x0, x1, x0
  407038:	str	x0, [sp, #568]
  40703c:	ldr	x0, [sp, #560]
  407040:	lsr	x0, x0, #1
  407044:	str	x0, [sp, #560]
  407048:	b	407130 <ferror@plt+0x5d50>
  40704c:	ldr	x0, [sp, #576]
  407050:	sub	x0, x0, #0x1
  407054:	str	x0, [sp, #576]
  407058:	b	407130 <ferror@plt+0x5d50>
  40705c:	ldr	x0, [sp, #616]
  407060:	and	x0, x0, #0x800000000000
  407064:	cmp	x0, #0x0
  407068:	b.eq	407098 <ferror@plt+0x5cb8>  // b.none
  40706c:	ldr	x0, [sp, #648]
  407070:	and	x0, x0, #0x800000000000
  407074:	cmp	x0, #0x0
  407078:	b.ne	407098 <ferror@plt+0x5cb8>  // b.any
  40707c:	ldr	x0, [sp, #472]
  407080:	str	x0, [sp, #656]
  407084:	ldr	x0, [sp, #640]
  407088:	str	x0, [sp, #568]
  40708c:	ldr	x0, [sp, #648]
  407090:	str	x0, [sp, #560]
  407094:	b	4070b0 <ferror@plt+0x5cd0>
  407098:	ldr	x0, [sp, #480]
  40709c:	str	x0, [sp, #656]
  4070a0:	ldr	x0, [sp, #608]
  4070a4:	str	x0, [sp, #568]
  4070a8:	ldr	x0, [sp, #616]
  4070ac:	str	x0, [sp, #560]
  4070b0:	mov	x0, #0x3                   	// #3
  4070b4:	str	x0, [sp, #664]
  4070b8:	b	407130 <ferror@plt+0x5d50>
  4070bc:	ldr	x0, [sp, #480]
  4070c0:	str	x0, [sp, #656]
  4070c4:	ldr	x0, [sp, #608]
  4070c8:	str	x0, [sp, #568]
  4070cc:	ldr	x0, [sp, #616]
  4070d0:	str	x0, [sp, #560]
  4070d4:	ldr	x0, [sp, #584]
  4070d8:	str	x0, [sp, #664]
  4070dc:	b	407130 <ferror@plt+0x5d50>
  4070e0:	ldr	x0, [sp, #472]
  4070e4:	str	x0, [sp, #656]
  4070e8:	ldr	x0, [sp, #640]
  4070ec:	str	x0, [sp, #568]
  4070f0:	ldr	x0, [sp, #648]
  4070f4:	str	x0, [sp, #560]
  4070f8:	ldr	x0, [sp, #632]
  4070fc:	str	x0, [sp, #664]
  407100:	b	407130 <ferror@plt+0x5d50>
  407104:	str	xzr, [sp, #656]
  407108:	mov	x0, #0x3                   	// #3
  40710c:	str	x0, [sp, #664]
  407110:	mov	x0, #0xffffffffffffffff    	// #-1
  407114:	str	x0, [sp, #568]
  407118:	mov	x0, #0xffffffffffff        	// #281474976710655
  40711c:	str	x0, [sp, #560]
  407120:	ldr	w0, [sp, #596]
  407124:	orr	w0, w0, #0x1
  407128:	str	w0, [sp, #596]
  40712c:	b	407130 <ferror@plt+0x5d50>
  407130:	ldr	x0, [sp, #664]
  407134:	cmp	x0, #0x3
  407138:	b.eq	4078cc <ferror@plt+0x64ec>  // b.none
  40713c:	ldr	x0, [sp, #664]
  407140:	cmp	x0, #0x3
  407144:	b.gt	4078e4 <ferror@plt+0x6504>
  407148:	ldr	x0, [sp, #664]
  40714c:	cmp	x0, #0x2
  407150:	b.eq	4078b8 <ferror@plt+0x64d8>  // b.none
  407154:	ldr	x0, [sp, #664]
  407158:	cmp	x0, #0x2
  40715c:	b.gt	4078e4 <ferror@plt+0x6504>
  407160:	ldr	x0, [sp, #664]
  407164:	cmp	x0, #0x0
  407168:	b.eq	40717c <ferror@plt+0x5d9c>  // b.none
  40716c:	ldr	x0, [sp, #664]
  407170:	cmp	x0, #0x1
  407174:	b.eq	4078a8 <ferror@plt+0x64c8>  // b.none
  407178:	b	4078e4 <ferror@plt+0x6504>
  40717c:	ldr	x1, [sp, #576]
  407180:	mov	x0, #0x3fff                	// #16383
  407184:	add	x0, x1, x0
  407188:	str	x0, [sp, #576]
  40718c:	ldr	x0, [sp, #576]
  407190:	cmp	x0, #0x0
  407194:	b.le	407410 <ferror@plt+0x6030>
  407198:	ldr	x0, [sp, #568]
  40719c:	and	x0, x0, #0x7
  4071a0:	cmp	x0, #0x0
  4071a4:	b.eq	4072ec <ferror@plt+0x5f0c>  // b.none
  4071a8:	ldr	w0, [sp, #596]
  4071ac:	orr	w0, w0, #0x10
  4071b0:	str	w0, [sp, #596]
  4071b4:	ldr	x0, [sp, #488]
  4071b8:	and	x0, x0, #0xc00000
  4071bc:	cmp	x0, #0xc00, lsl #12
  4071c0:	b.eq	4072f4 <ferror@plt+0x5f14>  // b.none
  4071c4:	cmp	x0, #0xc00, lsl #12
  4071c8:	b.hi	4072f8 <ferror@plt+0x5f18>  // b.pmore
  4071cc:	cmp	x0, #0x800, lsl #12
  4071d0:	b.eq	407294 <ferror@plt+0x5eb4>  // b.none
  4071d4:	cmp	x0, #0x800, lsl #12
  4071d8:	b.hi	4072f8 <ferror@plt+0x5f18>  // b.pmore
  4071dc:	cmp	x0, #0x0
  4071e0:	b.eq	4071f0 <ferror@plt+0x5e10>  // b.none
  4071e4:	cmp	x0, #0x400, lsl #12
  4071e8:	b.eq	40723c <ferror@plt+0x5e5c>  // b.none
  4071ec:	b	4072f8 <ferror@plt+0x5f18>
  4071f0:	ldr	x0, [sp, #568]
  4071f4:	and	x0, x0, #0xf
  4071f8:	cmp	x0, #0x4
  4071fc:	b.eq	4072f4 <ferror@plt+0x5f14>  // b.none
  407200:	ldr	x0, [sp, #568]
  407204:	add	x0, x0, #0x4
  407208:	str	x0, [sp, #144]
  40720c:	ldr	x1, [sp, #144]
  407210:	ldr	x0, [sp, #568]
  407214:	cmp	x1, x0
  407218:	cset	w0, cc  // cc = lo, ul, last
  40721c:	and	w0, w0, #0xff
  407220:	and	x0, x0, #0xff
  407224:	ldr	x1, [sp, #560]
  407228:	add	x0, x1, x0
  40722c:	str	x0, [sp, #560]
  407230:	ldr	x0, [sp, #144]
  407234:	str	x0, [sp, #568]
  407238:	b	4072f4 <ferror@plt+0x5f14>
  40723c:	ldr	x0, [sp, #656]
  407240:	cmp	x0, #0x0
  407244:	b.ne	4072f4 <ferror@plt+0x5f14>  // b.any
  407248:	ldr	x0, [sp, #568]
  40724c:	and	x0, x0, #0x7
  407250:	cmp	x0, #0x0
  407254:	b.eq	4072f4 <ferror@plt+0x5f14>  // b.none
  407258:	ldr	x0, [sp, #568]
  40725c:	add	x0, x0, #0x8
  407260:	str	x0, [sp, #152]
  407264:	ldr	x1, [sp, #152]
  407268:	ldr	x0, [sp, #568]
  40726c:	cmp	x1, x0
  407270:	cset	w0, cc  // cc = lo, ul, last
  407274:	and	w0, w0, #0xff
  407278:	and	x0, x0, #0xff
  40727c:	ldr	x1, [sp, #560]
  407280:	add	x0, x1, x0
  407284:	str	x0, [sp, #560]
  407288:	ldr	x0, [sp, #152]
  40728c:	str	x0, [sp, #568]
  407290:	b	4072f4 <ferror@plt+0x5f14>
  407294:	ldr	x0, [sp, #656]
  407298:	cmp	x0, #0x0
  40729c:	b.eq	4072f4 <ferror@plt+0x5f14>  // b.none
  4072a0:	ldr	x0, [sp, #568]
  4072a4:	and	x0, x0, #0x7
  4072a8:	cmp	x0, #0x0
  4072ac:	b.eq	4072f4 <ferror@plt+0x5f14>  // b.none
  4072b0:	ldr	x0, [sp, #568]
  4072b4:	add	x0, x0, #0x8
  4072b8:	str	x0, [sp, #160]
  4072bc:	ldr	x1, [sp, #160]
  4072c0:	ldr	x0, [sp, #568]
  4072c4:	cmp	x1, x0
  4072c8:	cset	w0, cc  // cc = lo, ul, last
  4072cc:	and	w0, w0, #0xff
  4072d0:	and	x0, x0, #0xff
  4072d4:	ldr	x1, [sp, #560]
  4072d8:	add	x0, x1, x0
  4072dc:	str	x0, [sp, #560]
  4072e0:	ldr	x0, [sp, #160]
  4072e4:	str	x0, [sp, #568]
  4072e8:	b	4072f4 <ferror@plt+0x5f14>
  4072ec:	nop
  4072f0:	b	4072f8 <ferror@plt+0x5f18>
  4072f4:	nop
  4072f8:	ldr	x0, [sp, #560]
  4072fc:	and	x0, x0, #0x10000000000000
  407300:	cmp	x0, #0x0
  407304:	b.eq	407320 <ferror@plt+0x5f40>  // b.none
  407308:	ldr	x0, [sp, #560]
  40730c:	and	x0, x0, #0xffefffffffffffff
  407310:	str	x0, [sp, #560]
  407314:	ldr	x0, [sp, #576]
  407318:	add	x0, x0, #0x1
  40731c:	str	x0, [sp, #576]
  407320:	ldr	x0, [sp, #568]
  407324:	lsr	x1, x0, #3
  407328:	ldr	x0, [sp, #560]
  40732c:	lsl	x0, x0, #61
  407330:	orr	x0, x1, x0
  407334:	str	x0, [sp, #568]
  407338:	ldr	x0, [sp, #560]
  40733c:	lsr	x0, x0, #3
  407340:	str	x0, [sp, #560]
  407344:	ldr	x1, [sp, #576]
  407348:	mov	x0, #0x7ffe                	// #32766
  40734c:	cmp	x1, x0
  407350:	b.le	4078e0 <ferror@plt+0x6500>
  407354:	ldr	x0, [sp, #488]
  407358:	and	x0, x0, #0xc00000
  40735c:	cmp	x0, #0x800, lsl #12
  407360:	b.eq	4073a4 <ferror@plt+0x5fc4>  // b.none
  407364:	cmp	x0, #0x800, lsl #12
  407368:	b.hi	4073bc <ferror@plt+0x5fdc>  // b.pmore
  40736c:	cmp	x0, #0x0
  407370:	b.eq	407380 <ferror@plt+0x5fa0>  // b.none
  407374:	cmp	x0, #0x400, lsl #12
  407378:	b.eq	40738c <ferror@plt+0x5fac>  // b.none
  40737c:	b	4073bc <ferror@plt+0x5fdc>
  407380:	mov	x0, #0x2                   	// #2
  407384:	str	x0, [sp, #664]
  407388:	b	4073b8 <ferror@plt+0x5fd8>
  40738c:	ldr	x0, [sp, #656]
  407390:	cmp	x0, #0x0
  407394:	b.ne	4073b8 <ferror@plt+0x5fd8>  // b.any
  407398:	mov	x0, #0x2                   	// #2
  40739c:	str	x0, [sp, #664]
  4073a0:	b	4073b8 <ferror@plt+0x5fd8>
  4073a4:	ldr	x0, [sp, #656]
  4073a8:	cmp	x0, #0x0
  4073ac:	b.eq	4073b8 <ferror@plt+0x5fd8>  // b.none
  4073b0:	mov	x0, #0x2                   	// #2
  4073b4:	str	x0, [sp, #664]
  4073b8:	nop
  4073bc:	ldr	x0, [sp, #664]
  4073c0:	cmp	x0, #0x2
  4073c4:	b.ne	4073dc <ferror@plt+0x5ffc>  // b.any
  4073c8:	mov	x0, #0x7fff                	// #32767
  4073cc:	str	x0, [sp, #576]
  4073d0:	str	xzr, [sp, #568]
  4073d4:	str	xzr, [sp, #560]
  4073d8:	b	4073f4 <ferror@plt+0x6014>
  4073dc:	mov	x0, #0x7ffe                	// #32766
  4073e0:	str	x0, [sp, #576]
  4073e4:	mov	x0, #0xffffffffffffffff    	// #-1
  4073e8:	str	x0, [sp, #568]
  4073ec:	mov	x0, #0xffffffffffffffff    	// #-1
  4073f0:	str	x0, [sp, #560]
  4073f4:	ldr	w0, [sp, #596]
  4073f8:	orr	w0, w0, #0x4
  4073fc:	str	w0, [sp, #596]
  407400:	ldr	w0, [sp, #596]
  407404:	orr	w0, w0, #0x10
  407408:	str	w0, [sp, #596]
  40740c:	b	4078e0 <ferror@plt+0x6500>
  407410:	mov	w0, #0x1                   	// #1
  407414:	str	w0, [sp, #216]
  407418:	mov	x1, #0x1                   	// #1
  40741c:	ldr	x0, [sp, #576]
  407420:	sub	x0, x1, x0
  407424:	str	x0, [sp, #576]
  407428:	ldr	x0, [sp, #576]
  40742c:	cmp	x0, #0x74
  407430:	b.gt	407708 <ferror@plt+0x6328>
  407434:	ldr	x0, [sp, #576]
  407438:	cmp	x0, #0x3f
  40743c:	b.gt	4074b4 <ferror@plt+0x60d4>
  407440:	ldr	x0, [sp, #576]
  407444:	mov	w1, w0
  407448:	mov	w0, #0x40                  	// #64
  40744c:	sub	w0, w0, w1
  407450:	ldr	x1, [sp, #560]
  407454:	lsl	x1, x1, x0
  407458:	ldr	x0, [sp, #576]
  40745c:	mov	w2, w0
  407460:	ldr	x0, [sp, #568]
  407464:	lsr	x0, x0, x2
  407468:	orr	x1, x1, x0
  40746c:	ldr	x0, [sp, #576]
  407470:	mov	w2, w0
  407474:	mov	w0, #0x40                  	// #64
  407478:	sub	w0, w0, w2
  40747c:	ldr	x2, [sp, #568]
  407480:	lsl	x0, x2, x0
  407484:	cmp	x0, #0x0
  407488:	cset	w0, ne  // ne = any
  40748c:	and	w0, w0, #0xff
  407490:	sxtw	x0, w0
  407494:	orr	x0, x1, x0
  407498:	str	x0, [sp, #568]
  40749c:	ldr	x0, [sp, #576]
  4074a0:	mov	w1, w0
  4074a4:	ldr	x0, [sp, #560]
  4074a8:	lsr	x0, x0, x1
  4074ac:	str	x0, [sp, #560]
  4074b0:	b	407514 <ferror@plt+0x6134>
  4074b4:	ldr	x0, [sp, #576]
  4074b8:	sub	w0, w0, #0x40
  4074bc:	ldr	x1, [sp, #560]
  4074c0:	lsr	x1, x1, x0
  4074c4:	ldr	x0, [sp, #576]
  4074c8:	cmp	x0, #0x40
  4074cc:	b.eq	4074ec <ferror@plt+0x610c>  // b.none
  4074d0:	ldr	x0, [sp, #576]
  4074d4:	mov	w2, w0
  4074d8:	mov	w0, #0x80                  	// #128
  4074dc:	sub	w0, w0, w2
  4074e0:	ldr	x2, [sp, #560]
  4074e4:	lsl	x0, x2, x0
  4074e8:	b	4074f0 <ferror@plt+0x6110>
  4074ec:	mov	x0, #0x0                   	// #0
  4074f0:	ldr	x2, [sp, #568]
  4074f4:	orr	x0, x0, x2
  4074f8:	cmp	x0, #0x0
  4074fc:	cset	w0, ne  // ne = any
  407500:	and	w0, w0, #0xff
  407504:	and	x0, x0, #0xff
  407508:	orr	x0, x1, x0
  40750c:	str	x0, [sp, #568]
  407510:	str	xzr, [sp, #560]
  407514:	ldr	x0, [sp, #568]
  407518:	and	x0, x0, #0x7
  40751c:	cmp	x0, #0x0
  407520:	b.eq	407668 <ferror@plt+0x6288>  // b.none
  407524:	ldr	w0, [sp, #596]
  407528:	orr	w0, w0, #0x10
  40752c:	str	w0, [sp, #596]
  407530:	ldr	x0, [sp, #488]
  407534:	and	x0, x0, #0xc00000
  407538:	cmp	x0, #0xc00, lsl #12
  40753c:	b.eq	407670 <ferror@plt+0x6290>  // b.none
  407540:	cmp	x0, #0xc00, lsl #12
  407544:	b.hi	407674 <ferror@plt+0x6294>  // b.pmore
  407548:	cmp	x0, #0x800, lsl #12
  40754c:	b.eq	407610 <ferror@plt+0x6230>  // b.none
  407550:	cmp	x0, #0x800, lsl #12
  407554:	b.hi	407674 <ferror@plt+0x6294>  // b.pmore
  407558:	cmp	x0, #0x0
  40755c:	b.eq	40756c <ferror@plt+0x618c>  // b.none
  407560:	cmp	x0, #0x400, lsl #12
  407564:	b.eq	4075b8 <ferror@plt+0x61d8>  // b.none
  407568:	b	407674 <ferror@plt+0x6294>
  40756c:	ldr	x0, [sp, #568]
  407570:	and	x0, x0, #0xf
  407574:	cmp	x0, #0x4
  407578:	b.eq	407670 <ferror@plt+0x6290>  // b.none
  40757c:	ldr	x0, [sp, #568]
  407580:	add	x0, x0, #0x4
  407584:	str	x0, [sp, #168]
  407588:	ldr	x1, [sp, #168]
  40758c:	ldr	x0, [sp, #568]
  407590:	cmp	x1, x0
  407594:	cset	w0, cc  // cc = lo, ul, last
  407598:	and	w0, w0, #0xff
  40759c:	and	x0, x0, #0xff
  4075a0:	ldr	x1, [sp, #560]
  4075a4:	add	x0, x1, x0
  4075a8:	str	x0, [sp, #560]
  4075ac:	ldr	x0, [sp, #168]
  4075b0:	str	x0, [sp, #568]
  4075b4:	b	407670 <ferror@plt+0x6290>
  4075b8:	ldr	x0, [sp, #656]
  4075bc:	cmp	x0, #0x0
  4075c0:	b.ne	407670 <ferror@plt+0x6290>  // b.any
  4075c4:	ldr	x0, [sp, #568]
  4075c8:	and	x0, x0, #0x7
  4075cc:	cmp	x0, #0x0
  4075d0:	b.eq	407670 <ferror@plt+0x6290>  // b.none
  4075d4:	ldr	x0, [sp, #568]
  4075d8:	add	x0, x0, #0x8
  4075dc:	str	x0, [sp, #176]
  4075e0:	ldr	x1, [sp, #176]
  4075e4:	ldr	x0, [sp, #568]
  4075e8:	cmp	x1, x0
  4075ec:	cset	w0, cc  // cc = lo, ul, last
  4075f0:	and	w0, w0, #0xff
  4075f4:	and	x0, x0, #0xff
  4075f8:	ldr	x1, [sp, #560]
  4075fc:	add	x0, x1, x0
  407600:	str	x0, [sp, #560]
  407604:	ldr	x0, [sp, #176]
  407608:	str	x0, [sp, #568]
  40760c:	b	407670 <ferror@plt+0x6290>
  407610:	ldr	x0, [sp, #656]
  407614:	cmp	x0, #0x0
  407618:	b.eq	407670 <ferror@plt+0x6290>  // b.none
  40761c:	ldr	x0, [sp, #568]
  407620:	and	x0, x0, #0x7
  407624:	cmp	x0, #0x0
  407628:	b.eq	407670 <ferror@plt+0x6290>  // b.none
  40762c:	ldr	x0, [sp, #568]
  407630:	add	x0, x0, #0x8
  407634:	str	x0, [sp, #184]
  407638:	ldr	x1, [sp, #184]
  40763c:	ldr	x0, [sp, #568]
  407640:	cmp	x1, x0
  407644:	cset	w0, cc  // cc = lo, ul, last
  407648:	and	w0, w0, #0xff
  40764c:	and	x0, x0, #0xff
  407650:	ldr	x1, [sp, #560]
  407654:	add	x0, x1, x0
  407658:	str	x0, [sp, #560]
  40765c:	ldr	x0, [sp, #184]
  407660:	str	x0, [sp, #568]
  407664:	b	407670 <ferror@plt+0x6290>
  407668:	nop
  40766c:	b	407674 <ferror@plt+0x6294>
  407670:	nop
  407674:	ldr	x0, [sp, #560]
  407678:	and	x0, x0, #0x8000000000000
  40767c:	cmp	x0, #0x0
  407680:	b.eq	4076a4 <ferror@plt+0x62c4>  // b.none
  407684:	mov	x0, #0x1                   	// #1
  407688:	str	x0, [sp, #576]
  40768c:	str	xzr, [sp, #568]
  407690:	str	xzr, [sp, #560]
  407694:	ldr	w0, [sp, #596]
  407698:	orr	w0, w0, #0x10
  40769c:	str	w0, [sp, #596]
  4076a0:	b	4076cc <ferror@plt+0x62ec>
  4076a4:	str	xzr, [sp, #576]
  4076a8:	ldr	x0, [sp, #568]
  4076ac:	lsr	x1, x0, #3
  4076b0:	ldr	x0, [sp, #560]
  4076b4:	lsl	x0, x0, #61
  4076b8:	orr	x0, x1, x0
  4076bc:	str	x0, [sp, #568]
  4076c0:	ldr	x0, [sp, #560]
  4076c4:	lsr	x0, x0, #3
  4076c8:	str	x0, [sp, #560]
  4076cc:	ldr	w0, [sp, #216]
  4076d0:	cmp	w0, #0x0
  4076d4:	b.eq	4078e0 <ferror@plt+0x6500>  // b.none
  4076d8:	ldr	w0, [sp, #596]
  4076dc:	and	w0, w0, #0x10
  4076e0:	cmp	w0, #0x0
  4076e4:	b.ne	4076f8 <ferror@plt+0x6318>  // b.any
  4076e8:	ldr	x0, [sp, #488]
  4076ec:	and	x0, x0, #0x800
  4076f0:	cmp	x0, #0x0
  4076f4:	b.eq	4078e0 <ferror@plt+0x6500>  // b.none
  4076f8:	ldr	w0, [sp, #596]
  4076fc:	orr	w0, w0, #0x8
  407700:	str	w0, [sp, #596]
  407704:	b	4078e0 <ferror@plt+0x6500>
  407708:	str	xzr, [sp, #576]
  40770c:	ldr	x1, [sp, #560]
  407710:	ldr	x0, [sp, #568]
  407714:	orr	x0, x1, x0
  407718:	cmp	x0, #0x0
  40771c:	b.eq	407898 <ferror@plt+0x64b8>  // b.none
  407720:	mov	x0, #0x1                   	// #1
  407724:	str	x0, [sp, #568]
  407728:	str	xzr, [sp, #560]
  40772c:	ldr	x0, [sp, #568]
  407730:	and	x0, x0, #0x7
  407734:	cmp	x0, #0x0
  407738:	b.eq	407880 <ferror@plt+0x64a0>  // b.none
  40773c:	ldr	w0, [sp, #596]
  407740:	orr	w0, w0, #0x10
  407744:	str	w0, [sp, #596]
  407748:	ldr	x0, [sp, #488]
  40774c:	and	x0, x0, #0xc00000
  407750:	cmp	x0, #0xc00, lsl #12
  407754:	b.eq	407888 <ferror@plt+0x64a8>  // b.none
  407758:	cmp	x0, #0xc00, lsl #12
  40775c:	b.hi	40788c <ferror@plt+0x64ac>  // b.pmore
  407760:	cmp	x0, #0x800, lsl #12
  407764:	b.eq	407828 <ferror@plt+0x6448>  // b.none
  407768:	cmp	x0, #0x800, lsl #12
  40776c:	b.hi	40788c <ferror@plt+0x64ac>  // b.pmore
  407770:	cmp	x0, #0x0
  407774:	b.eq	407784 <ferror@plt+0x63a4>  // b.none
  407778:	cmp	x0, #0x400, lsl #12
  40777c:	b.eq	4077d0 <ferror@plt+0x63f0>  // b.none
  407780:	b	40788c <ferror@plt+0x64ac>
  407784:	ldr	x0, [sp, #568]
  407788:	and	x0, x0, #0xf
  40778c:	cmp	x0, #0x4
  407790:	b.eq	407888 <ferror@plt+0x64a8>  // b.none
  407794:	ldr	x0, [sp, #568]
  407798:	add	x0, x0, #0x4
  40779c:	str	x0, [sp, #192]
  4077a0:	ldr	x1, [sp, #192]
  4077a4:	ldr	x0, [sp, #568]
  4077a8:	cmp	x1, x0
  4077ac:	cset	w0, cc  // cc = lo, ul, last
  4077b0:	and	w0, w0, #0xff
  4077b4:	and	x0, x0, #0xff
  4077b8:	ldr	x1, [sp, #560]
  4077bc:	add	x0, x1, x0
  4077c0:	str	x0, [sp, #560]
  4077c4:	ldr	x0, [sp, #192]
  4077c8:	str	x0, [sp, #568]
  4077cc:	b	407888 <ferror@plt+0x64a8>
  4077d0:	ldr	x0, [sp, #656]
  4077d4:	cmp	x0, #0x0
  4077d8:	b.ne	407888 <ferror@plt+0x64a8>  // b.any
  4077dc:	ldr	x0, [sp, #568]
  4077e0:	and	x0, x0, #0x7
  4077e4:	cmp	x0, #0x0
  4077e8:	b.eq	407888 <ferror@plt+0x64a8>  // b.none
  4077ec:	ldr	x0, [sp, #568]
  4077f0:	add	x0, x0, #0x8
  4077f4:	str	x0, [sp, #200]
  4077f8:	ldr	x1, [sp, #200]
  4077fc:	ldr	x0, [sp, #568]
  407800:	cmp	x1, x0
  407804:	cset	w0, cc  // cc = lo, ul, last
  407808:	and	w0, w0, #0xff
  40780c:	and	x0, x0, #0xff
  407810:	ldr	x1, [sp, #560]
  407814:	add	x0, x1, x0
  407818:	str	x0, [sp, #560]
  40781c:	ldr	x0, [sp, #200]
  407820:	str	x0, [sp, #568]
  407824:	b	407888 <ferror@plt+0x64a8>
  407828:	ldr	x0, [sp, #656]
  40782c:	cmp	x0, #0x0
  407830:	b.eq	407888 <ferror@plt+0x64a8>  // b.none
  407834:	ldr	x0, [sp, #568]
  407838:	and	x0, x0, #0x7
  40783c:	cmp	x0, #0x0
  407840:	b.eq	407888 <ferror@plt+0x64a8>  // b.none
  407844:	ldr	x0, [sp, #568]
  407848:	add	x0, x0, #0x8
  40784c:	str	x0, [sp, #208]
  407850:	ldr	x1, [sp, #208]
  407854:	ldr	x0, [sp, #568]
  407858:	cmp	x1, x0
  40785c:	cset	w0, cc  // cc = lo, ul, last
  407860:	and	w0, w0, #0xff
  407864:	and	x0, x0, #0xff
  407868:	ldr	x1, [sp, #560]
  40786c:	add	x0, x1, x0
  407870:	str	x0, [sp, #560]
  407874:	ldr	x0, [sp, #208]
  407878:	str	x0, [sp, #568]
  40787c:	b	407888 <ferror@plt+0x64a8>
  407880:	nop
  407884:	b	40788c <ferror@plt+0x64ac>
  407888:	nop
  40788c:	ldr	x0, [sp, #568]
  407890:	lsr	x0, x0, #3
  407894:	str	x0, [sp, #568]
  407898:	ldr	w0, [sp, #596]
  40789c:	orr	w0, w0, #0x8
  4078a0:	str	w0, [sp, #596]
  4078a4:	b	4078e0 <ferror@plt+0x6500>
  4078a8:	str	xzr, [sp, #576]
  4078ac:	str	xzr, [sp, #568]
  4078b0:	str	xzr, [sp, #560]
  4078b4:	b	4078e0 <ferror@plt+0x6500>
  4078b8:	mov	x0, #0x7fff                	// #32767
  4078bc:	str	x0, [sp, #576]
  4078c0:	str	xzr, [sp, #568]
  4078c4:	str	xzr, [sp, #560]
  4078c8:	b	4078e0 <ferror@plt+0x6500>
  4078cc:	mov	x0, #0x7fff                	// #32767
  4078d0:	str	x0, [sp, #576]
  4078d4:	ldr	x0, [sp, #560]
  4078d8:	orr	x0, x0, #0x800000000000
  4078dc:	str	x0, [sp, #560]
  4078e0:	nop
  4078e4:	ldr	x0, [sp, #568]
  4078e8:	str	x0, [sp, #80]
  4078ec:	ldr	x0, [sp, #560]
  4078f0:	and	x1, x0, #0xffffffffffff
  4078f4:	ldr	x0, [sp, #88]
  4078f8:	bfxil	x0, x1, #0, #48
  4078fc:	str	x0, [sp, #88]
  407900:	ldr	x0, [sp, #576]
  407904:	and	w0, w0, #0x7fff
  407908:	and	w1, w0, #0xffff
  40790c:	ldrh	w0, [sp, #94]
  407910:	bfxil	w0, w1, #0, #15
  407914:	strh	w0, [sp, #94]
  407918:	ldr	x0, [sp, #656]
  40791c:	and	w0, w0, #0x1
  407920:	and	w1, w0, #0xff
  407924:	ldrb	w0, [sp, #95]
  407928:	bfi	w0, w1, #7, #1
  40792c:	strb	w0, [sp, #95]
  407930:	ldr	q0, [sp, #80]
  407934:	str	q0, [sp, #128]
  407938:	ldrsw	x0, [sp, #596]
  40793c:	cmp	x0, #0x0
  407940:	b.eq	40794c <ferror@plt+0x656c>  // b.none
  407944:	ldr	w0, [sp, #596]
  407948:	bl	409d54 <ferror@plt+0x8974>
  40794c:	ldr	q0, [sp, #128]
  407950:	ldp	x29, x30, [sp]
  407954:	add	sp, sp, #0x2a0
  407958:	ret
  40795c:	stp	x29, x30, [sp, #-400]!
  407960:	mov	x29, sp
  407964:	str	q0, [sp, #32]
  407968:	str	q1, [sp, #16]
  40796c:	str	wzr, [sp, #356]
  407970:	str	xzr, [sp, #296]
  407974:	mrs	x0, fpcr
  407978:	str	x0, [sp, #296]
  40797c:	ldr	q0, [sp, #32]
  407980:	str	q0, [sp, #80]
  407984:	ldr	x0, [sp, #80]
  407988:	str	x0, [sp, #360]
  40798c:	ldr	x0, [sp, #88]
  407990:	ubfx	x0, x0, #0, #48
  407994:	str	x0, [sp, #384]
  407998:	ldrh	w0, [sp, #94]
  40799c:	ubfx	x0, x0, #0, #15
  4079a0:	and	w0, w0, #0xffff
  4079a4:	and	x0, x0, #0xffff
  4079a8:	str	x0, [sp, #288]
  4079ac:	ldrb	w0, [sp, #95]
  4079b0:	ubfx	x0, x0, #7, #1
  4079b4:	and	w0, w0, #0xff
  4079b8:	and	x0, x0, #0xff
  4079bc:	str	x0, [sp, #280]
  4079c0:	ldr	x0, [sp, #384]
  4079c4:	lsl	x1, x0, #3
  4079c8:	ldr	x0, [sp, #360]
  4079cc:	lsr	x0, x0, #61
  4079d0:	orr	x0, x1, x0
  4079d4:	str	x0, [sp, #384]
  4079d8:	ldr	x0, [sp, #360]
  4079dc:	lsl	x0, x0, #3
  4079e0:	str	x0, [sp, #360]
  4079e4:	ldr	q0, [sp, #16]
  4079e8:	str	q0, [sp, #64]
  4079ec:	ldr	x0, [sp, #64]
  4079f0:	str	x0, [sp, #368]
  4079f4:	ldr	x0, [sp, #72]
  4079f8:	ubfx	x0, x0, #0, #48
  4079fc:	str	x0, [sp, #392]
  407a00:	ldrh	w0, [sp, #78]
  407a04:	ubfx	x0, x0, #0, #15
  407a08:	and	w0, w0, #0xffff
  407a0c:	and	x0, x0, #0xffff
  407a10:	str	x0, [sp, #272]
  407a14:	ldrb	w0, [sp, #79]
  407a18:	ubfx	x0, x0, #7, #1
  407a1c:	and	w0, w0, #0xff
  407a20:	and	x0, x0, #0xff
  407a24:	str	x0, [sp, #376]
  407a28:	ldr	x0, [sp, #392]
  407a2c:	lsl	x1, x0, #3
  407a30:	ldr	x0, [sp, #368]
  407a34:	lsr	x0, x0, #61
  407a38:	orr	x0, x1, x0
  407a3c:	str	x0, [sp, #392]
  407a40:	ldr	x0, [sp, #368]
  407a44:	lsl	x0, x0, #3
  407a48:	str	x0, [sp, #368]
  407a4c:	ldr	x1, [sp, #272]
  407a50:	mov	x0, #0x7fff                	// #32767
  407a54:	cmp	x1, x0
  407a58:	b.ne	407a70 <ferror@plt+0x6690>  // b.any
  407a5c:	ldr	x1, [sp, #392]
  407a60:	ldr	x0, [sp, #368]
  407a64:	orr	x0, x1, x0
  407a68:	cmp	x0, #0x0
  407a6c:	b.ne	407a7c <ferror@plt+0x669c>  // b.any
  407a70:	ldr	x0, [sp, #376]
  407a74:	eor	x0, x0, #0x1
  407a78:	str	x0, [sp, #376]
  407a7c:	ldr	x1, [sp, #280]
  407a80:	ldr	x0, [sp, #376]
  407a84:	cmp	x1, x0
  407a88:	b.ne	408570 <ferror@plt+0x7190>  // b.any
  407a8c:	ldr	x0, [sp, #280]
  407a90:	str	x0, [sp, #344]
  407a94:	ldr	x0, [sp, #288]
  407a98:	mov	w1, w0
  407a9c:	ldr	x0, [sp, #272]
  407aa0:	sub	w0, w1, w0
  407aa4:	str	w0, [sp, #316]
  407aa8:	ldr	w0, [sp, #316]
  407aac:	cmp	w0, #0x0
  407ab0:	b.le	407db0 <ferror@plt+0x69d0>
  407ab4:	ldr	x0, [sp, #288]
  407ab8:	str	x0, [sp, #336]
  407abc:	ldr	x0, [sp, #272]
  407ac0:	cmp	x0, #0x0
  407ac4:	b.ne	407bf4 <ferror@plt+0x6814>  // b.any
  407ac8:	ldr	x1, [sp, #392]
  407acc:	ldr	x0, [sp, #368]
  407ad0:	orr	x0, x1, x0
  407ad4:	cmp	x0, #0x0
  407ad8:	b.ne	407b30 <ferror@plt+0x6750>  // b.any
  407adc:	ldr	x1, [sp, #288]
  407ae0:	mov	x0, #0x7fff                	// #32767
  407ae4:	cmp	x1, x0
  407ae8:	b.ne	407b1c <ferror@plt+0x673c>  // b.any
  407aec:	ldr	x1, [sp, #384]
  407af0:	ldr	x0, [sp, #360]
  407af4:	orr	x0, x1, x0
  407af8:	cmp	x0, #0x0
  407afc:	b.eq	407b1c <ferror@plt+0x673c>  // b.none
  407b00:	ldr	x0, [sp, #384]
  407b04:	and	x0, x0, #0x4000000000000
  407b08:	cmp	x0, #0x0
  407b0c:	b.ne	407b1c <ferror@plt+0x673c>  // b.any
  407b10:	ldr	w0, [sp, #356]
  407b14:	orr	w0, w0, #0x1
  407b18:	str	w0, [sp, #356]
  407b1c:	ldr	x0, [sp, #360]
  407b20:	str	x0, [sp, #328]
  407b24:	ldr	x0, [sp, #384]
  407b28:	str	x0, [sp, #320]
  407b2c:	b	409244 <ferror@plt+0x7e64>
  407b30:	ldr	w0, [sp, #316]
  407b34:	sub	w0, w0, #0x1
  407b38:	str	w0, [sp, #316]
  407b3c:	ldr	w0, [sp, #316]
  407b40:	cmp	w0, #0x0
  407b44:	b.ne	407b90 <ferror@plt+0x67b0>  // b.any
  407b48:	ldr	x1, [sp, #360]
  407b4c:	ldr	x0, [sp, #368]
  407b50:	add	x0, x1, x0
  407b54:	str	x0, [sp, #160]
  407b58:	ldr	x1, [sp, #384]
  407b5c:	ldr	x0, [sp, #392]
  407b60:	add	x1, x1, x0
  407b64:	ldr	x2, [sp, #160]
  407b68:	ldr	x0, [sp, #360]
  407b6c:	cmp	x2, x0
  407b70:	cset	w0, cc  // cc = lo, ul, last
  407b74:	and	w0, w0, #0xff
  407b78:	and	x0, x0, #0xff
  407b7c:	add	x0, x1, x0
  407b80:	str	x0, [sp, #320]
  407b84:	ldr	x0, [sp, #160]
  407b88:	str	x0, [sp, #328]
  407b8c:	b	408478 <ferror@plt+0x7098>
  407b90:	ldr	x1, [sp, #288]
  407b94:	mov	x0, #0x7fff                	// #32767
  407b98:	cmp	x1, x0
  407b9c:	b.ne	407c68 <ferror@plt+0x6888>  // b.any
  407ba0:	ldr	x1, [sp, #288]
  407ba4:	mov	x0, #0x7fff                	// #32767
  407ba8:	cmp	x1, x0
  407bac:	b.ne	407be0 <ferror@plt+0x6800>  // b.any
  407bb0:	ldr	x1, [sp, #384]
  407bb4:	ldr	x0, [sp, #360]
  407bb8:	orr	x0, x1, x0
  407bbc:	cmp	x0, #0x0
  407bc0:	b.eq	407be0 <ferror@plt+0x6800>  // b.none
  407bc4:	ldr	x0, [sp, #384]
  407bc8:	and	x0, x0, #0x4000000000000
  407bcc:	cmp	x0, #0x0
  407bd0:	b.ne	407be0 <ferror@plt+0x6800>  // b.any
  407bd4:	ldr	w0, [sp, #356]
  407bd8:	orr	w0, w0, #0x1
  407bdc:	str	w0, [sp, #356]
  407be0:	ldr	x0, [sp, #360]
  407be4:	str	x0, [sp, #328]
  407be8:	ldr	x0, [sp, #384]
  407bec:	str	x0, [sp, #320]
  407bf0:	b	409244 <ferror@plt+0x7e64>
  407bf4:	ldr	x1, [sp, #288]
  407bf8:	mov	x0, #0x7fff                	// #32767
  407bfc:	cmp	x1, x0
  407c00:	b.ne	407c58 <ferror@plt+0x6878>  // b.any
  407c04:	ldr	x1, [sp, #288]
  407c08:	mov	x0, #0x7fff                	// #32767
  407c0c:	cmp	x1, x0
  407c10:	b.ne	407c44 <ferror@plt+0x6864>  // b.any
  407c14:	ldr	x1, [sp, #384]
  407c18:	ldr	x0, [sp, #360]
  407c1c:	orr	x0, x1, x0
  407c20:	cmp	x0, #0x0
  407c24:	b.eq	407c44 <ferror@plt+0x6864>  // b.none
  407c28:	ldr	x0, [sp, #384]
  407c2c:	and	x0, x0, #0x4000000000000
  407c30:	cmp	x0, #0x0
  407c34:	b.ne	407c44 <ferror@plt+0x6864>  // b.any
  407c38:	ldr	w0, [sp, #356]
  407c3c:	orr	w0, w0, #0x1
  407c40:	str	w0, [sp, #356]
  407c44:	ldr	x0, [sp, #360]
  407c48:	str	x0, [sp, #328]
  407c4c:	ldr	x0, [sp, #384]
  407c50:	str	x0, [sp, #320]
  407c54:	b	409244 <ferror@plt+0x7e64>
  407c58:	ldr	x0, [sp, #392]
  407c5c:	orr	x0, x0, #0x8000000000000
  407c60:	str	x0, [sp, #392]
  407c64:	b	407c6c <ferror@plt+0x688c>
  407c68:	nop
  407c6c:	ldr	w0, [sp, #316]
  407c70:	cmp	w0, #0x74
  407c74:	b.gt	407d48 <ferror@plt+0x6968>
  407c78:	ldr	w0, [sp, #316]
  407c7c:	cmp	w0, #0x3f
  407c80:	b.gt	407ce8 <ferror@plt+0x6908>
  407c84:	mov	w1, #0x40                  	// #64
  407c88:	ldr	w0, [sp, #316]
  407c8c:	sub	w0, w1, w0
  407c90:	ldr	x1, [sp, #392]
  407c94:	lsl	x1, x1, x0
  407c98:	ldr	w0, [sp, #316]
  407c9c:	ldr	x2, [sp, #368]
  407ca0:	lsr	x0, x2, x0
  407ca4:	orr	x1, x1, x0
  407ca8:	mov	w2, #0x40                  	// #64
  407cac:	ldr	w0, [sp, #316]
  407cb0:	sub	w0, w2, w0
  407cb4:	ldr	x2, [sp, #368]
  407cb8:	lsl	x0, x2, x0
  407cbc:	cmp	x0, #0x0
  407cc0:	cset	w0, ne  // ne = any
  407cc4:	and	w0, w0, #0xff
  407cc8:	sxtw	x0, w0
  407ccc:	orr	x0, x1, x0
  407cd0:	str	x0, [sp, #368]
  407cd4:	ldr	w0, [sp, #316]
  407cd8:	ldr	x1, [sp, #392]
  407cdc:	lsr	x0, x1, x0
  407ce0:	str	x0, [sp, #392]
  407ce4:	b	407d68 <ferror@plt+0x6988>
  407ce8:	ldr	w0, [sp, #316]
  407cec:	sub	w0, w0, #0x40
  407cf0:	ldr	x1, [sp, #392]
  407cf4:	lsr	x1, x1, x0
  407cf8:	ldr	w0, [sp, #316]
  407cfc:	cmp	w0, #0x40
  407d00:	b.eq	407d1c <ferror@plt+0x693c>  // b.none
  407d04:	mov	w2, #0x80                  	// #128
  407d08:	ldr	w0, [sp, #316]
  407d0c:	sub	w0, w2, w0
  407d10:	ldr	x2, [sp, #392]
  407d14:	lsl	x0, x2, x0
  407d18:	b	407d20 <ferror@plt+0x6940>
  407d1c:	mov	x0, #0x0                   	// #0
  407d20:	ldr	x2, [sp, #368]
  407d24:	orr	x0, x0, x2
  407d28:	cmp	x0, #0x0
  407d2c:	cset	w0, ne  // ne = any
  407d30:	and	w0, w0, #0xff
  407d34:	and	x0, x0, #0xff
  407d38:	orr	x0, x1, x0
  407d3c:	str	x0, [sp, #368]
  407d40:	str	xzr, [sp, #392]
  407d44:	b	407d68 <ferror@plt+0x6988>
  407d48:	ldr	x1, [sp, #392]
  407d4c:	ldr	x0, [sp, #368]
  407d50:	orr	x0, x1, x0
  407d54:	cmp	x0, #0x0
  407d58:	b.eq	407d68 <ferror@plt+0x6988>  // b.none
  407d5c:	mov	x0, #0x1                   	// #1
  407d60:	str	x0, [sp, #368]
  407d64:	str	xzr, [sp, #392]
  407d68:	ldr	x1, [sp, #360]
  407d6c:	ldr	x0, [sp, #368]
  407d70:	add	x0, x1, x0
  407d74:	str	x0, [sp, #152]
  407d78:	ldr	x1, [sp, #384]
  407d7c:	ldr	x0, [sp, #392]
  407d80:	add	x1, x1, x0
  407d84:	ldr	x2, [sp, #152]
  407d88:	ldr	x0, [sp, #360]
  407d8c:	cmp	x2, x0
  407d90:	cset	w0, cc  // cc = lo, ul, last
  407d94:	and	w0, w0, #0xff
  407d98:	and	x0, x0, #0xff
  407d9c:	add	x0, x1, x0
  407da0:	str	x0, [sp, #320]
  407da4:	ldr	x0, [sp, #152]
  407da8:	str	x0, [sp, #328]
  407dac:	b	408478 <ferror@plt+0x7098>
  407db0:	ldr	w0, [sp, #316]
  407db4:	cmp	w0, #0x0
  407db8:	b.ge	4080c4 <ferror@plt+0x6ce4>  // b.tcont
  407dbc:	ldr	w0, [sp, #316]
  407dc0:	neg	w0, w0
  407dc4:	str	w0, [sp, #316]
  407dc8:	ldr	x0, [sp, #272]
  407dcc:	str	x0, [sp, #336]
  407dd0:	ldr	x0, [sp, #288]
  407dd4:	cmp	x0, #0x0
  407dd8:	b.ne	407f08 <ferror@plt+0x6b28>  // b.any
  407ddc:	ldr	x1, [sp, #384]
  407de0:	ldr	x0, [sp, #360]
  407de4:	orr	x0, x1, x0
  407de8:	cmp	x0, #0x0
  407dec:	b.ne	407e44 <ferror@plt+0x6a64>  // b.any
  407df0:	ldr	x1, [sp, #272]
  407df4:	mov	x0, #0x7fff                	// #32767
  407df8:	cmp	x1, x0
  407dfc:	b.ne	407e30 <ferror@plt+0x6a50>  // b.any
  407e00:	ldr	x1, [sp, #392]
  407e04:	ldr	x0, [sp, #368]
  407e08:	orr	x0, x1, x0
  407e0c:	cmp	x0, #0x0
  407e10:	b.eq	407e30 <ferror@plt+0x6a50>  // b.none
  407e14:	ldr	x0, [sp, #392]
  407e18:	and	x0, x0, #0x4000000000000
  407e1c:	cmp	x0, #0x0
  407e20:	b.ne	407e30 <ferror@plt+0x6a50>  // b.any
  407e24:	ldr	w0, [sp, #356]
  407e28:	orr	w0, w0, #0x1
  407e2c:	str	w0, [sp, #356]
  407e30:	ldr	x0, [sp, #368]
  407e34:	str	x0, [sp, #328]
  407e38:	ldr	x0, [sp, #392]
  407e3c:	str	x0, [sp, #320]
  407e40:	b	409244 <ferror@plt+0x7e64>
  407e44:	ldr	w0, [sp, #316]
  407e48:	sub	w0, w0, #0x1
  407e4c:	str	w0, [sp, #316]
  407e50:	ldr	w0, [sp, #316]
  407e54:	cmp	w0, #0x0
  407e58:	b.ne	407ea4 <ferror@plt+0x6ac4>  // b.any
  407e5c:	ldr	x1, [sp, #368]
  407e60:	ldr	x0, [sp, #360]
  407e64:	add	x0, x1, x0
  407e68:	str	x0, [sp, #176]
  407e6c:	ldr	x1, [sp, #392]
  407e70:	ldr	x0, [sp, #384]
  407e74:	add	x1, x1, x0
  407e78:	ldr	x2, [sp, #176]
  407e7c:	ldr	x0, [sp, #368]
  407e80:	cmp	x2, x0
  407e84:	cset	w0, cc  // cc = lo, ul, last
  407e88:	and	w0, w0, #0xff
  407e8c:	and	x0, x0, #0xff
  407e90:	add	x0, x1, x0
  407e94:	str	x0, [sp, #320]
  407e98:	ldr	x0, [sp, #176]
  407e9c:	str	x0, [sp, #328]
  407ea0:	b	408478 <ferror@plt+0x7098>
  407ea4:	ldr	x1, [sp, #272]
  407ea8:	mov	x0, #0x7fff                	// #32767
  407eac:	cmp	x1, x0
  407eb0:	b.ne	407f7c <ferror@plt+0x6b9c>  // b.any
  407eb4:	ldr	x1, [sp, #272]
  407eb8:	mov	x0, #0x7fff                	// #32767
  407ebc:	cmp	x1, x0
  407ec0:	b.ne	407ef4 <ferror@plt+0x6b14>  // b.any
  407ec4:	ldr	x1, [sp, #392]
  407ec8:	ldr	x0, [sp, #368]
  407ecc:	orr	x0, x1, x0
  407ed0:	cmp	x0, #0x0
  407ed4:	b.eq	407ef4 <ferror@plt+0x6b14>  // b.none
  407ed8:	ldr	x0, [sp, #392]
  407edc:	and	x0, x0, #0x4000000000000
  407ee0:	cmp	x0, #0x0
  407ee4:	b.ne	407ef4 <ferror@plt+0x6b14>  // b.any
  407ee8:	ldr	w0, [sp, #356]
  407eec:	orr	w0, w0, #0x1
  407ef0:	str	w0, [sp, #356]
  407ef4:	ldr	x0, [sp, #368]
  407ef8:	str	x0, [sp, #328]
  407efc:	ldr	x0, [sp, #392]
  407f00:	str	x0, [sp, #320]
  407f04:	b	409244 <ferror@plt+0x7e64>
  407f08:	ldr	x1, [sp, #272]
  407f0c:	mov	x0, #0x7fff                	// #32767
  407f10:	cmp	x1, x0
  407f14:	b.ne	407f6c <ferror@plt+0x6b8c>  // b.any
  407f18:	ldr	x1, [sp, #272]
  407f1c:	mov	x0, #0x7fff                	// #32767
  407f20:	cmp	x1, x0
  407f24:	b.ne	407f58 <ferror@plt+0x6b78>  // b.any
  407f28:	ldr	x1, [sp, #392]
  407f2c:	ldr	x0, [sp, #368]
  407f30:	orr	x0, x1, x0
  407f34:	cmp	x0, #0x0
  407f38:	b.eq	407f58 <ferror@plt+0x6b78>  // b.none
  407f3c:	ldr	x0, [sp, #392]
  407f40:	and	x0, x0, #0x4000000000000
  407f44:	cmp	x0, #0x0
  407f48:	b.ne	407f58 <ferror@plt+0x6b78>  // b.any
  407f4c:	ldr	w0, [sp, #356]
  407f50:	orr	w0, w0, #0x1
  407f54:	str	w0, [sp, #356]
  407f58:	ldr	x0, [sp, #368]
  407f5c:	str	x0, [sp, #328]
  407f60:	ldr	x0, [sp, #392]
  407f64:	str	x0, [sp, #320]
  407f68:	b	409244 <ferror@plt+0x7e64>
  407f6c:	ldr	x0, [sp, #384]
  407f70:	orr	x0, x0, #0x8000000000000
  407f74:	str	x0, [sp, #384]
  407f78:	b	407f80 <ferror@plt+0x6ba0>
  407f7c:	nop
  407f80:	ldr	w0, [sp, #316]
  407f84:	cmp	w0, #0x74
  407f88:	b.gt	40805c <ferror@plt+0x6c7c>
  407f8c:	ldr	w0, [sp, #316]
  407f90:	cmp	w0, #0x3f
  407f94:	b.gt	407ffc <ferror@plt+0x6c1c>
  407f98:	mov	w1, #0x40                  	// #64
  407f9c:	ldr	w0, [sp, #316]
  407fa0:	sub	w0, w1, w0
  407fa4:	ldr	x1, [sp, #384]
  407fa8:	lsl	x1, x1, x0
  407fac:	ldr	w0, [sp, #316]
  407fb0:	ldr	x2, [sp, #360]
  407fb4:	lsr	x0, x2, x0
  407fb8:	orr	x1, x1, x0
  407fbc:	mov	w2, #0x40                  	// #64
  407fc0:	ldr	w0, [sp, #316]
  407fc4:	sub	w0, w2, w0
  407fc8:	ldr	x2, [sp, #360]
  407fcc:	lsl	x0, x2, x0
  407fd0:	cmp	x0, #0x0
  407fd4:	cset	w0, ne  // ne = any
  407fd8:	and	w0, w0, #0xff
  407fdc:	sxtw	x0, w0
  407fe0:	orr	x0, x1, x0
  407fe4:	str	x0, [sp, #360]
  407fe8:	ldr	w0, [sp, #316]
  407fec:	ldr	x1, [sp, #384]
  407ff0:	lsr	x0, x1, x0
  407ff4:	str	x0, [sp, #384]
  407ff8:	b	40807c <ferror@plt+0x6c9c>
  407ffc:	ldr	w0, [sp, #316]
  408000:	sub	w0, w0, #0x40
  408004:	ldr	x1, [sp, #384]
  408008:	lsr	x1, x1, x0
  40800c:	ldr	w0, [sp, #316]
  408010:	cmp	w0, #0x40
  408014:	b.eq	408030 <ferror@plt+0x6c50>  // b.none
  408018:	mov	w2, #0x80                  	// #128
  40801c:	ldr	w0, [sp, #316]
  408020:	sub	w0, w2, w0
  408024:	ldr	x2, [sp, #384]
  408028:	lsl	x0, x2, x0
  40802c:	b	408034 <ferror@plt+0x6c54>
  408030:	mov	x0, #0x0                   	// #0
  408034:	ldr	x2, [sp, #360]
  408038:	orr	x0, x0, x2
  40803c:	cmp	x0, #0x0
  408040:	cset	w0, ne  // ne = any
  408044:	and	w0, w0, #0xff
  408048:	and	x0, x0, #0xff
  40804c:	orr	x0, x1, x0
  408050:	str	x0, [sp, #360]
  408054:	str	xzr, [sp, #384]
  408058:	b	40807c <ferror@plt+0x6c9c>
  40805c:	ldr	x1, [sp, #384]
  408060:	ldr	x0, [sp, #360]
  408064:	orr	x0, x1, x0
  408068:	cmp	x0, #0x0
  40806c:	b.eq	40807c <ferror@plt+0x6c9c>  // b.none
  408070:	mov	x0, #0x1                   	// #1
  408074:	str	x0, [sp, #360]
  408078:	str	xzr, [sp, #384]
  40807c:	ldr	x1, [sp, #368]
  408080:	ldr	x0, [sp, #360]
  408084:	add	x0, x1, x0
  408088:	str	x0, [sp, #168]
  40808c:	ldr	x1, [sp, #392]
  408090:	ldr	x0, [sp, #384]
  408094:	add	x1, x1, x0
  408098:	ldr	x2, [sp, #168]
  40809c:	ldr	x0, [sp, #368]
  4080a0:	cmp	x2, x0
  4080a4:	cset	w0, cc  // cc = lo, ul, last
  4080a8:	and	w0, w0, #0xff
  4080ac:	and	x0, x0, #0xff
  4080b0:	add	x0, x1, x0
  4080b4:	str	x0, [sp, #320]
  4080b8:	ldr	x0, [sp, #168]
  4080bc:	str	x0, [sp, #328]
  4080c0:	b	408478 <ferror@plt+0x7098>
  4080c4:	ldr	x0, [sp, #288]
  4080c8:	add	x0, x0, #0x1
  4080cc:	and	x0, x0, #0x7ffe
  4080d0:	cmp	x0, #0x0
  4080d4:	b.ne	408358 <ferror@plt+0x6f78>  // b.any
  4080d8:	ldr	x0, [sp, #288]
  4080dc:	cmp	x0, #0x0
  4080e0:	b.ne	4081b4 <ferror@plt+0x6dd4>  // b.any
  4080e4:	str	xzr, [sp, #336]
  4080e8:	ldr	x1, [sp, #384]
  4080ec:	ldr	x0, [sp, #360]
  4080f0:	orr	x0, x1, x0
  4080f4:	cmp	x0, #0x0
  4080f8:	b.ne	408120 <ferror@plt+0x6d40>  // b.any
  4080fc:	ldr	x1, [sp, #392]
  408100:	ldr	x0, [sp, #368]
  408104:	orr	x0, x1, x0
  408108:	cmp	x0, #0x0
  40810c:	ldr	x0, [sp, #368]
  408110:	str	x0, [sp, #328]
  408114:	ldr	x0, [sp, #392]
  408118:	str	x0, [sp, #320]
  40811c:	b	409244 <ferror@plt+0x7e64>
  408120:	ldr	x1, [sp, #392]
  408124:	ldr	x0, [sp, #368]
  408128:	orr	x0, x1, x0
  40812c:	cmp	x0, #0x0
  408130:	b.ne	408148 <ferror@plt+0x6d68>  // b.any
  408134:	ldr	x0, [sp, #360]
  408138:	str	x0, [sp, #328]
  40813c:	ldr	x0, [sp, #384]
  408140:	str	x0, [sp, #320]
  408144:	b	409244 <ferror@plt+0x7e64>
  408148:	ldr	x1, [sp, #360]
  40814c:	ldr	x0, [sp, #368]
  408150:	add	x0, x1, x0
  408154:	str	x0, [sp, #184]
  408158:	ldr	x1, [sp, #384]
  40815c:	ldr	x0, [sp, #392]
  408160:	add	x1, x1, x0
  408164:	ldr	x2, [sp, #184]
  408168:	ldr	x0, [sp, #360]
  40816c:	cmp	x2, x0
  408170:	cset	w0, cc  // cc = lo, ul, last
  408174:	and	w0, w0, #0xff
  408178:	and	x0, x0, #0xff
  40817c:	add	x0, x1, x0
  408180:	str	x0, [sp, #320]
  408184:	ldr	x0, [sp, #184]
  408188:	str	x0, [sp, #328]
  40818c:	ldr	x0, [sp, #320]
  408190:	and	x0, x0, #0x8000000000000
  408194:	cmp	x0, #0x0
  408198:	b.eq	409220 <ferror@plt+0x7e40>  // b.none
  40819c:	ldr	x0, [sp, #320]
  4081a0:	and	x0, x0, #0xfff7ffffffffffff
  4081a4:	str	x0, [sp, #320]
  4081a8:	mov	x0, #0x1                   	// #1
  4081ac:	str	x0, [sp, #336]
  4081b0:	b	409220 <ferror@plt+0x7e40>
  4081b4:	ldr	x1, [sp, #288]
  4081b8:	mov	x0, #0x7fff                	// #32767
  4081bc:	cmp	x1, x0
  4081c0:	b.ne	4081f4 <ferror@plt+0x6e14>  // b.any
  4081c4:	ldr	x1, [sp, #384]
  4081c8:	ldr	x0, [sp, #360]
  4081cc:	orr	x0, x1, x0
  4081d0:	cmp	x0, #0x0
  4081d4:	b.eq	4081f4 <ferror@plt+0x6e14>  // b.none
  4081d8:	ldr	x0, [sp, #384]
  4081dc:	and	x0, x0, #0x4000000000000
  4081e0:	cmp	x0, #0x0
  4081e4:	b.ne	4081f4 <ferror@plt+0x6e14>  // b.any
  4081e8:	ldr	w0, [sp, #356]
  4081ec:	orr	w0, w0, #0x1
  4081f0:	str	w0, [sp, #356]
  4081f4:	ldr	x1, [sp, #272]
  4081f8:	mov	x0, #0x7fff                	// #32767
  4081fc:	cmp	x1, x0
  408200:	b.ne	408234 <ferror@plt+0x6e54>  // b.any
  408204:	ldr	x1, [sp, #392]
  408208:	ldr	x0, [sp, #368]
  40820c:	orr	x0, x1, x0
  408210:	cmp	x0, #0x0
  408214:	b.eq	408234 <ferror@plt+0x6e54>  // b.none
  408218:	ldr	x0, [sp, #392]
  40821c:	and	x0, x0, #0x4000000000000
  408220:	cmp	x0, #0x0
  408224:	b.ne	408234 <ferror@plt+0x6e54>  // b.any
  408228:	ldr	w0, [sp, #356]
  40822c:	orr	w0, w0, #0x1
  408230:	str	w0, [sp, #356]
  408234:	mov	x0, #0x7fff                	// #32767
  408238:	str	x0, [sp, #336]
  40823c:	ldr	x1, [sp, #384]
  408240:	ldr	x0, [sp, #360]
  408244:	orr	x0, x1, x0
  408248:	cmp	x0, #0x0
  40824c:	b.ne	408264 <ferror@plt+0x6e84>  // b.any
  408250:	ldr	x0, [sp, #368]
  408254:	str	x0, [sp, #328]
  408258:	ldr	x0, [sp, #392]
  40825c:	str	x0, [sp, #320]
  408260:	b	409244 <ferror@plt+0x7e64>
  408264:	ldr	x1, [sp, #392]
  408268:	ldr	x0, [sp, #368]
  40826c:	orr	x0, x1, x0
  408270:	cmp	x0, #0x0
  408274:	b.ne	40828c <ferror@plt+0x6eac>  // b.any
  408278:	ldr	x0, [sp, #360]
  40827c:	str	x0, [sp, #328]
  408280:	ldr	x0, [sp, #384]
  408284:	str	x0, [sp, #320]
  408288:	b	409244 <ferror@plt+0x7e64>
  40828c:	ldr	x0, [sp, #360]
  408290:	lsr	x1, x0, #3
  408294:	ldr	x0, [sp, #384]
  408298:	lsl	x0, x0, #61
  40829c:	orr	x0, x1, x0
  4082a0:	str	x0, [sp, #360]
  4082a4:	ldr	x0, [sp, #384]
  4082a8:	lsr	x0, x0, #3
  4082ac:	str	x0, [sp, #384]
  4082b0:	ldr	x0, [sp, #368]
  4082b4:	lsr	x1, x0, #3
  4082b8:	ldr	x0, [sp, #392]
  4082bc:	lsl	x0, x0, #61
  4082c0:	orr	x0, x1, x0
  4082c4:	str	x0, [sp, #368]
  4082c8:	ldr	x0, [sp, #392]
  4082cc:	lsr	x0, x0, #3
  4082d0:	str	x0, [sp, #392]
  4082d4:	ldr	x0, [sp, #384]
  4082d8:	and	x0, x0, #0x800000000000
  4082dc:	cmp	x0, #0x0
  4082e0:	b.eq	408310 <ferror@plt+0x6f30>  // b.none
  4082e4:	ldr	x0, [sp, #392]
  4082e8:	and	x0, x0, #0x800000000000
  4082ec:	cmp	x0, #0x0
  4082f0:	b.ne	408310 <ferror@plt+0x6f30>  // b.any
  4082f4:	ldr	x0, [sp, #376]
  4082f8:	str	x0, [sp, #344]
  4082fc:	ldr	x0, [sp, #368]
  408300:	str	x0, [sp, #328]
  408304:	ldr	x0, [sp, #392]
  408308:	str	x0, [sp, #320]
  40830c:	b	408328 <ferror@plt+0x6f48>
  408310:	ldr	x0, [sp, #280]
  408314:	str	x0, [sp, #344]
  408318:	ldr	x0, [sp, #360]
  40831c:	str	x0, [sp, #328]
  408320:	ldr	x0, [sp, #384]
  408324:	str	x0, [sp, #320]
  408328:	mov	x0, #0x3                   	// #3
  40832c:	str	x0, [sp, #248]
  408330:	ldr	x0, [sp, #320]
  408334:	lsl	x1, x0, #3
  408338:	ldr	x0, [sp, #328]
  40833c:	lsr	x0, x0, #61
  408340:	orr	x0, x1, x0
  408344:	str	x0, [sp, #320]
  408348:	ldr	x0, [sp, #328]
  40834c:	lsl	x0, x0, #3
  408350:	str	x0, [sp, #328]
  408354:	b	409244 <ferror@plt+0x7e64>
  408358:	ldr	x1, [sp, #360]
  40835c:	ldr	x0, [sp, #368]
  408360:	add	x0, x1, x0
  408364:	str	x0, [sp, #192]
  408368:	ldr	x1, [sp, #384]
  40836c:	ldr	x0, [sp, #392]
  408370:	add	x1, x1, x0
  408374:	ldr	x2, [sp, #192]
  408378:	ldr	x0, [sp, #360]
  40837c:	cmp	x2, x0
  408380:	cset	w0, cc  // cc = lo, ul, last
  408384:	and	w0, w0, #0xff
  408388:	and	x0, x0, #0xff
  40838c:	add	x0, x1, x0
  408390:	str	x0, [sp, #320]
  408394:	ldr	x0, [sp, #192]
  408398:	str	x0, [sp, #328]
  40839c:	ldr	x0, [sp, #288]
  4083a0:	add	x0, x0, #0x1
  4083a4:	str	x0, [sp, #336]
  4083a8:	ldr	x0, [sp, #320]
  4083ac:	lsl	x1, x0, #63
  4083b0:	ldr	x0, [sp, #328]
  4083b4:	lsr	x0, x0, #1
  4083b8:	orr	x1, x1, x0
  4083bc:	ldr	x0, [sp, #328]
  4083c0:	and	x0, x0, #0x1
  4083c4:	orr	x0, x1, x0
  4083c8:	str	x0, [sp, #328]
  4083cc:	ldr	x0, [sp, #320]
  4083d0:	lsr	x0, x0, #1
  4083d4:	str	x0, [sp, #320]
  4083d8:	ldr	x1, [sp, #336]
  4083dc:	mov	x0, #0x7fff                	// #32767
  4083e0:	cmp	x1, x0
  4083e4:	b.ne	409228 <ferror@plt+0x7e48>  // b.any
  4083e8:	ldr	x0, [sp, #296]
  4083ec:	and	x0, x0, #0xc00000
  4083f0:	cmp	x0, #0x0
  4083f4:	b.eq	408430 <ferror@plt+0x7050>  // b.none
  4083f8:	ldr	x0, [sp, #296]
  4083fc:	and	x0, x0, #0xc00000
  408400:	cmp	x0, #0x400, lsl #12
  408404:	b.ne	408414 <ferror@plt+0x7034>  // b.any
  408408:	ldr	x0, [sp, #344]
  40840c:	cmp	x0, #0x0
  408410:	b.eq	408430 <ferror@plt+0x7050>  // b.none
  408414:	ldr	x0, [sp, #296]
  408418:	and	x0, x0, #0xc00000
  40841c:	cmp	x0, #0x800, lsl #12
  408420:	b.ne	408444 <ferror@plt+0x7064>  // b.any
  408424:	ldr	x0, [sp, #344]
  408428:	cmp	x0, #0x0
  40842c:	b.eq	408444 <ferror@plt+0x7064>  // b.none
  408430:	mov	x0, #0x7fff                	// #32767
  408434:	str	x0, [sp, #336]
  408438:	str	xzr, [sp, #328]
  40843c:	str	xzr, [sp, #320]
  408440:	b	40845c <ferror@plt+0x707c>
  408444:	mov	x0, #0x7ffe                	// #32766
  408448:	str	x0, [sp, #336]
  40844c:	mov	x0, #0xffffffffffffffff    	// #-1
  408450:	str	x0, [sp, #328]
  408454:	mov	x0, #0xffffffffffffffff    	// #-1
  408458:	str	x0, [sp, #320]
  40845c:	ldr	w0, [sp, #356]
  408460:	orr	w0, w0, #0x10
  408464:	str	w0, [sp, #356]
  408468:	ldr	w0, [sp, #356]
  40846c:	orr	w0, w0, #0x4
  408470:	str	w0, [sp, #356]
  408474:	b	409228 <ferror@plt+0x7e48>
  408478:	ldr	x0, [sp, #320]
  40847c:	and	x0, x0, #0x8000000000000
  408480:	cmp	x0, #0x0
  408484:	b.eq	409230 <ferror@plt+0x7e50>  // b.none
  408488:	ldr	x0, [sp, #320]
  40848c:	and	x0, x0, #0xfff7ffffffffffff
  408490:	str	x0, [sp, #320]
  408494:	ldr	x0, [sp, #336]
  408498:	add	x0, x0, #0x1
  40849c:	str	x0, [sp, #336]
  4084a0:	ldr	x0, [sp, #320]
  4084a4:	lsl	x1, x0, #63
  4084a8:	ldr	x0, [sp, #328]
  4084ac:	lsr	x0, x0, #1
  4084b0:	orr	x1, x1, x0
  4084b4:	ldr	x0, [sp, #328]
  4084b8:	and	x0, x0, #0x1
  4084bc:	orr	x0, x1, x0
  4084c0:	str	x0, [sp, #328]
  4084c4:	ldr	x0, [sp, #320]
  4084c8:	lsr	x0, x0, #1
  4084cc:	str	x0, [sp, #320]
  4084d0:	ldr	x1, [sp, #336]
  4084d4:	mov	x0, #0x7fff                	// #32767
  4084d8:	cmp	x1, x0
  4084dc:	b.ne	409230 <ferror@plt+0x7e50>  // b.any
  4084e0:	ldr	x0, [sp, #296]
  4084e4:	and	x0, x0, #0xc00000
  4084e8:	cmp	x0, #0x0
  4084ec:	b.eq	408528 <ferror@plt+0x7148>  // b.none
  4084f0:	ldr	x0, [sp, #296]
  4084f4:	and	x0, x0, #0xc00000
  4084f8:	cmp	x0, #0x400, lsl #12
  4084fc:	b.ne	40850c <ferror@plt+0x712c>  // b.any
  408500:	ldr	x0, [sp, #344]
  408504:	cmp	x0, #0x0
  408508:	b.eq	408528 <ferror@plt+0x7148>  // b.none
  40850c:	ldr	x0, [sp, #296]
  408510:	and	x0, x0, #0xc00000
  408514:	cmp	x0, #0x800, lsl #12
  408518:	b.ne	40853c <ferror@plt+0x715c>  // b.any
  40851c:	ldr	x0, [sp, #344]
  408520:	cmp	x0, #0x0
  408524:	b.eq	40853c <ferror@plt+0x715c>  // b.none
  408528:	mov	x0, #0x7fff                	// #32767
  40852c:	str	x0, [sp, #336]
  408530:	str	xzr, [sp, #328]
  408534:	str	xzr, [sp, #320]
  408538:	b	408554 <ferror@plt+0x7174>
  40853c:	mov	x0, #0x7ffe                	// #32766
  408540:	str	x0, [sp, #336]
  408544:	mov	x0, #0xffffffffffffffff    	// #-1
  408548:	str	x0, [sp, #328]
  40854c:	mov	x0, #0xffffffffffffffff    	// #-1
  408550:	str	x0, [sp, #320]
  408554:	ldr	w0, [sp, #356]
  408558:	orr	w0, w0, #0x10
  40855c:	str	w0, [sp, #356]
  408560:	ldr	w0, [sp, #356]
  408564:	orr	w0, w0, #0x4
  408568:	str	w0, [sp, #356]
  40856c:	b	409244 <ferror@plt+0x7e64>
  408570:	ldr	x0, [sp, #288]
  408574:	mov	w1, w0
  408578:	ldr	x0, [sp, #272]
  40857c:	sub	w0, w1, w0
  408580:	str	w0, [sp, #312]
  408584:	ldr	w0, [sp, #312]
  408588:	cmp	w0, #0x0
  40858c:	b.le	408894 <ferror@plt+0x74b4>
  408590:	ldr	x0, [sp, #288]
  408594:	str	x0, [sp, #336]
  408598:	ldr	x0, [sp, #280]
  40859c:	str	x0, [sp, #344]
  4085a0:	ldr	x0, [sp, #272]
  4085a4:	cmp	x0, #0x0
  4085a8:	b.ne	4086d8 <ferror@plt+0x72f8>  // b.any
  4085ac:	ldr	x1, [sp, #392]
  4085b0:	ldr	x0, [sp, #368]
  4085b4:	orr	x0, x1, x0
  4085b8:	cmp	x0, #0x0
  4085bc:	b.ne	408614 <ferror@plt+0x7234>  // b.any
  4085c0:	ldr	x1, [sp, #288]
  4085c4:	mov	x0, #0x7fff                	// #32767
  4085c8:	cmp	x1, x0
  4085cc:	b.ne	408600 <ferror@plt+0x7220>  // b.any
  4085d0:	ldr	x1, [sp, #384]
  4085d4:	ldr	x0, [sp, #360]
  4085d8:	orr	x0, x1, x0
  4085dc:	cmp	x0, #0x0
  4085e0:	b.eq	408600 <ferror@plt+0x7220>  // b.none
  4085e4:	ldr	x0, [sp, #384]
  4085e8:	and	x0, x0, #0x4000000000000
  4085ec:	cmp	x0, #0x0
  4085f0:	b.ne	408600 <ferror@plt+0x7220>  // b.any
  4085f4:	ldr	w0, [sp, #356]
  4085f8:	orr	w0, w0, #0x1
  4085fc:	str	w0, [sp, #356]
  408600:	ldr	x0, [sp, #360]
  408604:	str	x0, [sp, #328]
  408608:	ldr	x0, [sp, #384]
  40860c:	str	x0, [sp, #320]
  408610:	b	409244 <ferror@plt+0x7e64>
  408614:	ldr	w0, [sp, #312]
  408618:	sub	w0, w0, #0x1
  40861c:	str	w0, [sp, #312]
  408620:	ldr	w0, [sp, #312]
  408624:	cmp	w0, #0x0
  408628:	b.ne	408674 <ferror@plt+0x7294>  // b.any
  40862c:	ldr	x1, [sp, #360]
  408630:	ldr	x0, [sp, #368]
  408634:	sub	x0, x1, x0
  408638:	str	x0, [sp, #208]
  40863c:	ldr	x1, [sp, #384]
  408640:	ldr	x0, [sp, #392]
  408644:	sub	x1, x1, x0
  408648:	ldr	x2, [sp, #208]
  40864c:	ldr	x0, [sp, #360]
  408650:	cmp	x2, x0
  408654:	cset	w0, hi  // hi = pmore
  408658:	and	w0, w0, #0xff
  40865c:	and	x0, x0, #0xff
  408660:	sub	x0, x1, x0
  408664:	str	x0, [sp, #320]
  408668:	ldr	x0, [sp, #208]
  40866c:	str	x0, [sp, #328]
  408670:	b	409044 <ferror@plt+0x7c64>
  408674:	ldr	x1, [sp, #288]
  408678:	mov	x0, #0x7fff                	// #32767
  40867c:	cmp	x1, x0
  408680:	b.ne	40874c <ferror@plt+0x736c>  // b.any
  408684:	ldr	x1, [sp, #288]
  408688:	mov	x0, #0x7fff                	// #32767
  40868c:	cmp	x1, x0
  408690:	b.ne	4086c4 <ferror@plt+0x72e4>  // b.any
  408694:	ldr	x1, [sp, #384]
  408698:	ldr	x0, [sp, #360]
  40869c:	orr	x0, x1, x0
  4086a0:	cmp	x0, #0x0
  4086a4:	b.eq	4086c4 <ferror@plt+0x72e4>  // b.none
  4086a8:	ldr	x0, [sp, #384]
  4086ac:	and	x0, x0, #0x4000000000000
  4086b0:	cmp	x0, #0x0
  4086b4:	b.ne	4086c4 <ferror@plt+0x72e4>  // b.any
  4086b8:	ldr	w0, [sp, #356]
  4086bc:	orr	w0, w0, #0x1
  4086c0:	str	w0, [sp, #356]
  4086c4:	ldr	x0, [sp, #360]
  4086c8:	str	x0, [sp, #328]
  4086cc:	ldr	x0, [sp, #384]
  4086d0:	str	x0, [sp, #320]
  4086d4:	b	409244 <ferror@plt+0x7e64>
  4086d8:	ldr	x1, [sp, #288]
  4086dc:	mov	x0, #0x7fff                	// #32767
  4086e0:	cmp	x1, x0
  4086e4:	b.ne	40873c <ferror@plt+0x735c>  // b.any
  4086e8:	ldr	x1, [sp, #288]
  4086ec:	mov	x0, #0x7fff                	// #32767
  4086f0:	cmp	x1, x0
  4086f4:	b.ne	408728 <ferror@plt+0x7348>  // b.any
  4086f8:	ldr	x1, [sp, #384]
  4086fc:	ldr	x0, [sp, #360]
  408700:	orr	x0, x1, x0
  408704:	cmp	x0, #0x0
  408708:	b.eq	408728 <ferror@plt+0x7348>  // b.none
  40870c:	ldr	x0, [sp, #384]
  408710:	and	x0, x0, #0x4000000000000
  408714:	cmp	x0, #0x0
  408718:	b.ne	408728 <ferror@plt+0x7348>  // b.any
  40871c:	ldr	w0, [sp, #356]
  408720:	orr	w0, w0, #0x1
  408724:	str	w0, [sp, #356]
  408728:	ldr	x0, [sp, #360]
  40872c:	str	x0, [sp, #328]
  408730:	ldr	x0, [sp, #384]
  408734:	str	x0, [sp, #320]
  408738:	b	409244 <ferror@plt+0x7e64>
  40873c:	ldr	x0, [sp, #392]
  408740:	orr	x0, x0, #0x8000000000000
  408744:	str	x0, [sp, #392]
  408748:	b	408750 <ferror@plt+0x7370>
  40874c:	nop
  408750:	ldr	w0, [sp, #312]
  408754:	cmp	w0, #0x74
  408758:	b.gt	40882c <ferror@plt+0x744c>
  40875c:	ldr	w0, [sp, #312]
  408760:	cmp	w0, #0x3f
  408764:	b.gt	4087cc <ferror@plt+0x73ec>
  408768:	mov	w1, #0x40                  	// #64
  40876c:	ldr	w0, [sp, #312]
  408770:	sub	w0, w1, w0
  408774:	ldr	x1, [sp, #392]
  408778:	lsl	x1, x1, x0
  40877c:	ldr	w0, [sp, #312]
  408780:	ldr	x2, [sp, #368]
  408784:	lsr	x0, x2, x0
  408788:	orr	x1, x1, x0
  40878c:	mov	w2, #0x40                  	// #64
  408790:	ldr	w0, [sp, #312]
  408794:	sub	w0, w2, w0
  408798:	ldr	x2, [sp, #368]
  40879c:	lsl	x0, x2, x0
  4087a0:	cmp	x0, #0x0
  4087a4:	cset	w0, ne  // ne = any
  4087a8:	and	w0, w0, #0xff
  4087ac:	sxtw	x0, w0
  4087b0:	orr	x0, x1, x0
  4087b4:	str	x0, [sp, #368]
  4087b8:	ldr	w0, [sp, #312]
  4087bc:	ldr	x1, [sp, #392]
  4087c0:	lsr	x0, x1, x0
  4087c4:	str	x0, [sp, #392]
  4087c8:	b	40884c <ferror@plt+0x746c>
  4087cc:	ldr	w0, [sp, #312]
  4087d0:	sub	w0, w0, #0x40
  4087d4:	ldr	x1, [sp, #392]
  4087d8:	lsr	x1, x1, x0
  4087dc:	ldr	w0, [sp, #312]
  4087e0:	cmp	w0, #0x40
  4087e4:	b.eq	408800 <ferror@plt+0x7420>  // b.none
  4087e8:	mov	w2, #0x80                  	// #128
  4087ec:	ldr	w0, [sp, #312]
  4087f0:	sub	w0, w2, w0
  4087f4:	ldr	x2, [sp, #392]
  4087f8:	lsl	x0, x2, x0
  4087fc:	b	408804 <ferror@plt+0x7424>
  408800:	mov	x0, #0x0                   	// #0
  408804:	ldr	x2, [sp, #368]
  408808:	orr	x0, x0, x2
  40880c:	cmp	x0, #0x0
  408810:	cset	w0, ne  // ne = any
  408814:	and	w0, w0, #0xff
  408818:	and	x0, x0, #0xff
  40881c:	orr	x0, x1, x0
  408820:	str	x0, [sp, #368]
  408824:	str	xzr, [sp, #392]
  408828:	b	40884c <ferror@plt+0x746c>
  40882c:	ldr	x1, [sp, #392]
  408830:	ldr	x0, [sp, #368]
  408834:	orr	x0, x1, x0
  408838:	cmp	x0, #0x0
  40883c:	b.eq	40884c <ferror@plt+0x746c>  // b.none
  408840:	mov	x0, #0x1                   	// #1
  408844:	str	x0, [sp, #368]
  408848:	str	xzr, [sp, #392]
  40884c:	ldr	x1, [sp, #360]
  408850:	ldr	x0, [sp, #368]
  408854:	sub	x0, x1, x0
  408858:	str	x0, [sp, #200]
  40885c:	ldr	x1, [sp, #384]
  408860:	ldr	x0, [sp, #392]
  408864:	sub	x1, x1, x0
  408868:	ldr	x2, [sp, #200]
  40886c:	ldr	x0, [sp, #360]
  408870:	cmp	x2, x0
  408874:	cset	w0, hi  // hi = pmore
  408878:	and	w0, w0, #0xff
  40887c:	and	x0, x0, #0xff
  408880:	sub	x0, x1, x0
  408884:	str	x0, [sp, #320]
  408888:	ldr	x0, [sp, #200]
  40888c:	str	x0, [sp, #328]
  408890:	b	409044 <ferror@plt+0x7c64>
  408894:	ldr	w0, [sp, #312]
  408898:	cmp	w0, #0x0
  40889c:	b.ge	408bb0 <ferror@plt+0x77d0>  // b.tcont
  4088a0:	ldr	w0, [sp, #312]
  4088a4:	neg	w0, w0
  4088a8:	str	w0, [sp, #312]
  4088ac:	ldr	x0, [sp, #272]
  4088b0:	str	x0, [sp, #336]
  4088b4:	ldr	x0, [sp, #376]
  4088b8:	str	x0, [sp, #344]
  4088bc:	ldr	x0, [sp, #288]
  4088c0:	cmp	x0, #0x0
  4088c4:	b.ne	4089f4 <ferror@plt+0x7614>  // b.any
  4088c8:	ldr	x1, [sp, #384]
  4088cc:	ldr	x0, [sp, #360]
  4088d0:	orr	x0, x1, x0
  4088d4:	cmp	x0, #0x0
  4088d8:	b.ne	408930 <ferror@plt+0x7550>  // b.any
  4088dc:	ldr	x1, [sp, #272]
  4088e0:	mov	x0, #0x7fff                	// #32767
  4088e4:	cmp	x1, x0
  4088e8:	b.ne	40891c <ferror@plt+0x753c>  // b.any
  4088ec:	ldr	x1, [sp, #392]
  4088f0:	ldr	x0, [sp, #368]
  4088f4:	orr	x0, x1, x0
  4088f8:	cmp	x0, #0x0
  4088fc:	b.eq	40891c <ferror@plt+0x753c>  // b.none
  408900:	ldr	x0, [sp, #392]
  408904:	and	x0, x0, #0x4000000000000
  408908:	cmp	x0, #0x0
  40890c:	b.ne	40891c <ferror@plt+0x753c>  // b.any
  408910:	ldr	w0, [sp, #356]
  408914:	orr	w0, w0, #0x1
  408918:	str	w0, [sp, #356]
  40891c:	ldr	x0, [sp, #368]
  408920:	str	x0, [sp, #328]
  408924:	ldr	x0, [sp, #392]
  408928:	str	x0, [sp, #320]
  40892c:	b	409244 <ferror@plt+0x7e64>
  408930:	ldr	w0, [sp, #312]
  408934:	sub	w0, w0, #0x1
  408938:	str	w0, [sp, #312]
  40893c:	ldr	w0, [sp, #312]
  408940:	cmp	w0, #0x0
  408944:	b.ne	408990 <ferror@plt+0x75b0>  // b.any
  408948:	ldr	x1, [sp, #368]
  40894c:	ldr	x0, [sp, #360]
  408950:	sub	x0, x1, x0
  408954:	str	x0, [sp, #224]
  408958:	ldr	x1, [sp, #392]
  40895c:	ldr	x0, [sp, #384]
  408960:	sub	x1, x1, x0
  408964:	ldr	x2, [sp, #224]
  408968:	ldr	x0, [sp, #368]
  40896c:	cmp	x2, x0
  408970:	cset	w0, hi  // hi = pmore
  408974:	and	w0, w0, #0xff
  408978:	and	x0, x0, #0xff
  40897c:	sub	x0, x1, x0
  408980:	str	x0, [sp, #320]
  408984:	ldr	x0, [sp, #224]
  408988:	str	x0, [sp, #328]
  40898c:	b	409044 <ferror@plt+0x7c64>
  408990:	ldr	x1, [sp, #272]
  408994:	mov	x0, #0x7fff                	// #32767
  408998:	cmp	x1, x0
  40899c:	b.ne	408a68 <ferror@plt+0x7688>  // b.any
  4089a0:	ldr	x1, [sp, #272]
  4089a4:	mov	x0, #0x7fff                	// #32767
  4089a8:	cmp	x1, x0
  4089ac:	b.ne	4089e0 <ferror@plt+0x7600>  // b.any
  4089b0:	ldr	x1, [sp, #392]
  4089b4:	ldr	x0, [sp, #368]
  4089b8:	orr	x0, x1, x0
  4089bc:	cmp	x0, #0x0
  4089c0:	b.eq	4089e0 <ferror@plt+0x7600>  // b.none
  4089c4:	ldr	x0, [sp, #392]
  4089c8:	and	x0, x0, #0x4000000000000
  4089cc:	cmp	x0, #0x0
  4089d0:	b.ne	4089e0 <ferror@plt+0x7600>  // b.any
  4089d4:	ldr	w0, [sp, #356]
  4089d8:	orr	w0, w0, #0x1
  4089dc:	str	w0, [sp, #356]
  4089e0:	ldr	x0, [sp, #368]
  4089e4:	str	x0, [sp, #328]
  4089e8:	ldr	x0, [sp, #392]
  4089ec:	str	x0, [sp, #320]
  4089f0:	b	409244 <ferror@plt+0x7e64>
  4089f4:	ldr	x1, [sp, #272]
  4089f8:	mov	x0, #0x7fff                	// #32767
  4089fc:	cmp	x1, x0
  408a00:	b.ne	408a58 <ferror@plt+0x7678>  // b.any
  408a04:	ldr	x1, [sp, #272]
  408a08:	mov	x0, #0x7fff                	// #32767
  408a0c:	cmp	x1, x0
  408a10:	b.ne	408a44 <ferror@plt+0x7664>  // b.any
  408a14:	ldr	x1, [sp, #392]
  408a18:	ldr	x0, [sp, #368]
  408a1c:	orr	x0, x1, x0
  408a20:	cmp	x0, #0x0
  408a24:	b.eq	408a44 <ferror@plt+0x7664>  // b.none
  408a28:	ldr	x0, [sp, #392]
  408a2c:	and	x0, x0, #0x4000000000000
  408a30:	cmp	x0, #0x0
  408a34:	b.ne	408a44 <ferror@plt+0x7664>  // b.any
  408a38:	ldr	w0, [sp, #356]
  408a3c:	orr	w0, w0, #0x1
  408a40:	str	w0, [sp, #356]
  408a44:	ldr	x0, [sp, #368]
  408a48:	str	x0, [sp, #328]
  408a4c:	ldr	x0, [sp, #392]
  408a50:	str	x0, [sp, #320]
  408a54:	b	409244 <ferror@plt+0x7e64>
  408a58:	ldr	x0, [sp, #384]
  408a5c:	orr	x0, x0, #0x8000000000000
  408a60:	str	x0, [sp, #384]
  408a64:	b	408a6c <ferror@plt+0x768c>
  408a68:	nop
  408a6c:	ldr	w0, [sp, #312]
  408a70:	cmp	w0, #0x74
  408a74:	b.gt	408b48 <ferror@plt+0x7768>
  408a78:	ldr	w0, [sp, #312]
  408a7c:	cmp	w0, #0x3f
  408a80:	b.gt	408ae8 <ferror@plt+0x7708>
  408a84:	mov	w1, #0x40                  	// #64
  408a88:	ldr	w0, [sp, #312]
  408a8c:	sub	w0, w1, w0
  408a90:	ldr	x1, [sp, #384]
  408a94:	lsl	x1, x1, x0
  408a98:	ldr	w0, [sp, #312]
  408a9c:	ldr	x2, [sp, #360]
  408aa0:	lsr	x0, x2, x0
  408aa4:	orr	x1, x1, x0
  408aa8:	mov	w2, #0x40                  	// #64
  408aac:	ldr	w0, [sp, #312]
  408ab0:	sub	w0, w2, w0
  408ab4:	ldr	x2, [sp, #360]
  408ab8:	lsl	x0, x2, x0
  408abc:	cmp	x0, #0x0
  408ac0:	cset	w0, ne  // ne = any
  408ac4:	and	w0, w0, #0xff
  408ac8:	sxtw	x0, w0
  408acc:	orr	x0, x1, x0
  408ad0:	str	x0, [sp, #360]
  408ad4:	ldr	w0, [sp, #312]
  408ad8:	ldr	x1, [sp, #384]
  408adc:	lsr	x0, x1, x0
  408ae0:	str	x0, [sp, #384]
  408ae4:	b	408b68 <ferror@plt+0x7788>
  408ae8:	ldr	w0, [sp, #312]
  408aec:	sub	w0, w0, #0x40
  408af0:	ldr	x1, [sp, #384]
  408af4:	lsr	x1, x1, x0
  408af8:	ldr	w0, [sp, #312]
  408afc:	cmp	w0, #0x40
  408b00:	b.eq	408b1c <ferror@plt+0x773c>  // b.none
  408b04:	mov	w2, #0x80                  	// #128
  408b08:	ldr	w0, [sp, #312]
  408b0c:	sub	w0, w2, w0
  408b10:	ldr	x2, [sp, #384]
  408b14:	lsl	x0, x2, x0
  408b18:	b	408b20 <ferror@plt+0x7740>
  408b1c:	mov	x0, #0x0                   	// #0
  408b20:	ldr	x2, [sp, #360]
  408b24:	orr	x0, x0, x2
  408b28:	cmp	x0, #0x0
  408b2c:	cset	w0, ne  // ne = any
  408b30:	and	w0, w0, #0xff
  408b34:	and	x0, x0, #0xff
  408b38:	orr	x0, x1, x0
  408b3c:	str	x0, [sp, #360]
  408b40:	str	xzr, [sp, #384]
  408b44:	b	408b68 <ferror@plt+0x7788>
  408b48:	ldr	x1, [sp, #384]
  408b4c:	ldr	x0, [sp, #360]
  408b50:	orr	x0, x1, x0
  408b54:	cmp	x0, #0x0
  408b58:	b.eq	408b68 <ferror@plt+0x7788>  // b.none
  408b5c:	mov	x0, #0x1                   	// #1
  408b60:	str	x0, [sp, #360]
  408b64:	str	xzr, [sp, #384]
  408b68:	ldr	x1, [sp, #368]
  408b6c:	ldr	x0, [sp, #360]
  408b70:	sub	x0, x1, x0
  408b74:	str	x0, [sp, #216]
  408b78:	ldr	x1, [sp, #392]
  408b7c:	ldr	x0, [sp, #384]
  408b80:	sub	x1, x1, x0
  408b84:	ldr	x2, [sp, #216]
  408b88:	ldr	x0, [sp, #368]
  408b8c:	cmp	x2, x0
  408b90:	cset	w0, hi  // hi = pmore
  408b94:	and	w0, w0, #0xff
  408b98:	and	x0, x0, #0xff
  408b9c:	sub	x0, x1, x0
  408ba0:	str	x0, [sp, #320]
  408ba4:	ldr	x0, [sp, #216]
  408ba8:	str	x0, [sp, #328]
  408bac:	b	409044 <ferror@plt+0x7c64>
  408bb0:	ldr	x0, [sp, #288]
  408bb4:	add	x0, x0, #0x1
  408bb8:	and	x0, x0, #0x7ffe
  408bbc:	cmp	x0, #0x0
  408bc0:	b.ne	408f58 <ferror@plt+0x7b78>  // b.any
  408bc4:	ldr	x0, [sp, #288]
  408bc8:	cmp	x0, #0x0
  408bcc:	b.ne	408d48 <ferror@plt+0x7968>  // b.any
  408bd0:	str	xzr, [sp, #336]
  408bd4:	ldr	x1, [sp, #384]
  408bd8:	ldr	x0, [sp, #360]
  408bdc:	orr	x0, x1, x0
  408be0:	cmp	x0, #0x0
  408be4:	b.ne	408c38 <ferror@plt+0x7858>  // b.any
  408be8:	ldr	x0, [sp, #368]
  408bec:	str	x0, [sp, #328]
  408bf0:	ldr	x0, [sp, #392]
  408bf4:	str	x0, [sp, #320]
  408bf8:	ldr	x1, [sp, #392]
  408bfc:	ldr	x0, [sp, #368]
  408c00:	orr	x0, x1, x0
  408c04:	cmp	x0, #0x0
  408c08:	b.ne	408c2c <ferror@plt+0x784c>  // b.any
  408c0c:	ldr	x0, [sp, #296]
  408c10:	and	x0, x0, #0xc00000
  408c14:	cmp	x0, #0x800, lsl #12
  408c18:	cset	w0, eq  // eq = none
  408c1c:	and	w0, w0, #0xff
  408c20:	and	x0, x0, #0xff
  408c24:	str	x0, [sp, #344]
  408c28:	b	409244 <ferror@plt+0x7e64>
  408c2c:	ldr	x0, [sp, #376]
  408c30:	str	x0, [sp, #344]
  408c34:	b	409244 <ferror@plt+0x7e64>
  408c38:	ldr	x1, [sp, #392]
  408c3c:	ldr	x0, [sp, #368]
  408c40:	orr	x0, x1, x0
  408c44:	cmp	x0, #0x0
  408c48:	b.ne	408c68 <ferror@plt+0x7888>  // b.any
  408c4c:	ldr	x0, [sp, #360]
  408c50:	str	x0, [sp, #328]
  408c54:	ldr	x0, [sp, #384]
  408c58:	str	x0, [sp, #320]
  408c5c:	ldr	x0, [sp, #280]
  408c60:	str	x0, [sp, #344]
  408c64:	b	409244 <ferror@plt+0x7e64>
  408c68:	ldr	x1, [sp, #360]
  408c6c:	ldr	x0, [sp, #368]
  408c70:	sub	x0, x1, x0
  408c74:	str	x0, [sp, #240]
  408c78:	ldr	x1, [sp, #384]
  408c7c:	ldr	x0, [sp, #392]
  408c80:	sub	x1, x1, x0
  408c84:	ldr	x2, [sp, #240]
  408c88:	ldr	x0, [sp, #360]
  408c8c:	cmp	x2, x0
  408c90:	cset	w0, hi  // hi = pmore
  408c94:	and	w0, w0, #0xff
  408c98:	and	x0, x0, #0xff
  408c9c:	sub	x0, x1, x0
  408ca0:	str	x0, [sp, #320]
  408ca4:	ldr	x0, [sp, #240]
  408ca8:	str	x0, [sp, #328]
  408cac:	ldr	x0, [sp, #280]
  408cb0:	str	x0, [sp, #344]
  408cb4:	ldr	x0, [sp, #320]
  408cb8:	and	x0, x0, #0x8000000000000
  408cbc:	cmp	x0, #0x0
  408cc0:	b.eq	408d14 <ferror@plt+0x7934>  // b.none
  408cc4:	ldr	x1, [sp, #368]
  408cc8:	ldr	x0, [sp, #360]
  408ccc:	sub	x0, x1, x0
  408cd0:	str	x0, [sp, #232]
  408cd4:	ldr	x1, [sp, #392]
  408cd8:	ldr	x0, [sp, #384]
  408cdc:	sub	x1, x1, x0
  408ce0:	ldr	x2, [sp, #232]
  408ce4:	ldr	x0, [sp, #368]
  408ce8:	cmp	x2, x0
  408cec:	cset	w0, hi  // hi = pmore
  408cf0:	and	w0, w0, #0xff
  408cf4:	and	x0, x0, #0xff
  408cf8:	sub	x0, x1, x0
  408cfc:	str	x0, [sp, #320]
  408d00:	ldr	x0, [sp, #232]
  408d04:	str	x0, [sp, #328]
  408d08:	ldr	x0, [sp, #376]
  408d0c:	str	x0, [sp, #344]
  408d10:	b	409238 <ferror@plt+0x7e58>
  408d14:	ldr	x1, [sp, #320]
  408d18:	ldr	x0, [sp, #328]
  408d1c:	orr	x0, x1, x0
  408d20:	cmp	x0, #0x0
  408d24:	b.ne	409238 <ferror@plt+0x7e58>  // b.any
  408d28:	ldr	x0, [sp, #296]
  408d2c:	and	x0, x0, #0xc00000
  408d30:	cmp	x0, #0x800, lsl #12
  408d34:	cset	w0, eq  // eq = none
  408d38:	and	w0, w0, #0xff
  408d3c:	and	x0, x0, #0xff
  408d40:	str	x0, [sp, #344]
  408d44:	b	409238 <ferror@plt+0x7e58>
  408d48:	ldr	x1, [sp, #288]
  408d4c:	mov	x0, #0x7fff                	// #32767
  408d50:	cmp	x1, x0
  408d54:	b.ne	408d88 <ferror@plt+0x79a8>  // b.any
  408d58:	ldr	x1, [sp, #384]
  408d5c:	ldr	x0, [sp, #360]
  408d60:	orr	x0, x1, x0
  408d64:	cmp	x0, #0x0
  408d68:	b.eq	408d88 <ferror@plt+0x79a8>  // b.none
  408d6c:	ldr	x0, [sp, #384]
  408d70:	and	x0, x0, #0x4000000000000
  408d74:	cmp	x0, #0x0
  408d78:	b.ne	408d88 <ferror@plt+0x79a8>  // b.any
  408d7c:	ldr	w0, [sp, #356]
  408d80:	orr	w0, w0, #0x1
  408d84:	str	w0, [sp, #356]
  408d88:	ldr	x1, [sp, #272]
  408d8c:	mov	x0, #0x7fff                	// #32767
  408d90:	cmp	x1, x0
  408d94:	b.ne	408dc8 <ferror@plt+0x79e8>  // b.any
  408d98:	ldr	x1, [sp, #392]
  408d9c:	ldr	x0, [sp, #368]
  408da0:	orr	x0, x1, x0
  408da4:	cmp	x0, #0x0
  408da8:	b.eq	408dc8 <ferror@plt+0x79e8>  // b.none
  408dac:	ldr	x0, [sp, #392]
  408db0:	and	x0, x0, #0x4000000000000
  408db4:	cmp	x0, #0x0
  408db8:	b.ne	408dc8 <ferror@plt+0x79e8>  // b.any
  408dbc:	ldr	w0, [sp, #356]
  408dc0:	orr	w0, w0, #0x1
  408dc4:	str	w0, [sp, #356]
  408dc8:	mov	x0, #0x7fff                	// #32767
  408dcc:	str	x0, [sp, #336]
  408dd0:	ldr	x1, [sp, #384]
  408dd4:	ldr	x0, [sp, #360]
  408dd8:	orr	x0, x1, x0
  408ddc:	cmp	x0, #0x0
  408de0:	b.ne	408e5c <ferror@plt+0x7a7c>  // b.any
  408de4:	ldr	x1, [sp, #392]
  408de8:	ldr	x0, [sp, #368]
  408dec:	orr	x0, x1, x0
  408df0:	cmp	x0, #0x0
  408df4:	b.ne	408e40 <ferror@plt+0x7a60>  // b.any
  408df8:	str	xzr, [sp, #344]
  408dfc:	mov	x0, #0xffffffffffffffff    	// #-1
  408e00:	str	x0, [sp, #328]
  408e04:	mov	x0, #0xffffffffffff        	// #281474976710655
  408e08:	str	x0, [sp, #320]
  408e0c:	ldr	x0, [sp, #320]
  408e10:	lsl	x1, x0, #3
  408e14:	ldr	x0, [sp, #328]
  408e18:	lsr	x0, x0, #61
  408e1c:	orr	x0, x1, x0
  408e20:	str	x0, [sp, #320]
  408e24:	ldr	x0, [sp, #328]
  408e28:	lsl	x0, x0, #3
  408e2c:	str	x0, [sp, #328]
  408e30:	ldr	w0, [sp, #356]
  408e34:	orr	w0, w0, #0x1
  408e38:	str	w0, [sp, #356]
  408e3c:	b	409244 <ferror@plt+0x7e64>
  408e40:	ldr	x0, [sp, #376]
  408e44:	str	x0, [sp, #344]
  408e48:	ldr	x0, [sp, #368]
  408e4c:	str	x0, [sp, #328]
  408e50:	ldr	x0, [sp, #392]
  408e54:	str	x0, [sp, #320]
  408e58:	b	409244 <ferror@plt+0x7e64>
  408e5c:	ldr	x1, [sp, #392]
  408e60:	ldr	x0, [sp, #368]
  408e64:	orr	x0, x1, x0
  408e68:	cmp	x0, #0x0
  408e6c:	b.ne	408e8c <ferror@plt+0x7aac>  // b.any
  408e70:	ldr	x0, [sp, #280]
  408e74:	str	x0, [sp, #344]
  408e78:	ldr	x0, [sp, #360]
  408e7c:	str	x0, [sp, #328]
  408e80:	ldr	x0, [sp, #384]
  408e84:	str	x0, [sp, #320]
  408e88:	b	409244 <ferror@plt+0x7e64>
  408e8c:	ldr	x0, [sp, #360]
  408e90:	lsr	x1, x0, #3
  408e94:	ldr	x0, [sp, #384]
  408e98:	lsl	x0, x0, #61
  408e9c:	orr	x0, x1, x0
  408ea0:	str	x0, [sp, #360]
  408ea4:	ldr	x0, [sp, #384]
  408ea8:	lsr	x0, x0, #3
  408eac:	str	x0, [sp, #384]
  408eb0:	ldr	x0, [sp, #368]
  408eb4:	lsr	x1, x0, #3
  408eb8:	ldr	x0, [sp, #392]
  408ebc:	lsl	x0, x0, #61
  408ec0:	orr	x0, x1, x0
  408ec4:	str	x0, [sp, #368]
  408ec8:	ldr	x0, [sp, #392]
  408ecc:	lsr	x0, x0, #3
  408ed0:	str	x0, [sp, #392]
  408ed4:	ldr	x0, [sp, #384]
  408ed8:	and	x0, x0, #0x800000000000
  408edc:	cmp	x0, #0x0
  408ee0:	b.eq	408f10 <ferror@plt+0x7b30>  // b.none
  408ee4:	ldr	x0, [sp, #392]
  408ee8:	and	x0, x0, #0x800000000000
  408eec:	cmp	x0, #0x0
  408ef0:	b.ne	408f10 <ferror@plt+0x7b30>  // b.any
  408ef4:	ldr	x0, [sp, #376]
  408ef8:	str	x0, [sp, #344]
  408efc:	ldr	x0, [sp, #368]
  408f00:	str	x0, [sp, #328]
  408f04:	ldr	x0, [sp, #392]
  408f08:	str	x0, [sp, #320]
  408f0c:	b	408f28 <ferror@plt+0x7b48>
  408f10:	ldr	x0, [sp, #280]
  408f14:	str	x0, [sp, #344]
  408f18:	ldr	x0, [sp, #360]
  408f1c:	str	x0, [sp, #328]
  408f20:	ldr	x0, [sp, #384]
  408f24:	str	x0, [sp, #320]
  408f28:	mov	x0, #0x3                   	// #3
  408f2c:	str	x0, [sp, #248]
  408f30:	ldr	x0, [sp, #320]
  408f34:	lsl	x1, x0, #3
  408f38:	ldr	x0, [sp, #328]
  408f3c:	lsr	x0, x0, #61
  408f40:	orr	x0, x1, x0
  408f44:	str	x0, [sp, #320]
  408f48:	ldr	x0, [sp, #328]
  408f4c:	lsl	x0, x0, #3
  408f50:	str	x0, [sp, #328]
  408f54:	b	409244 <ferror@plt+0x7e64>
  408f58:	ldr	x0, [sp, #288]
  408f5c:	str	x0, [sp, #336]
  408f60:	ldr	x1, [sp, #360]
  408f64:	ldr	x0, [sp, #368]
  408f68:	sub	x0, x1, x0
  408f6c:	str	x0, [sp, #264]
  408f70:	ldr	x1, [sp, #384]
  408f74:	ldr	x0, [sp, #392]
  408f78:	sub	x1, x1, x0
  408f7c:	ldr	x2, [sp, #264]
  408f80:	ldr	x0, [sp, #360]
  408f84:	cmp	x2, x0
  408f88:	cset	w0, hi  // hi = pmore
  408f8c:	and	w0, w0, #0xff
  408f90:	and	x0, x0, #0xff
  408f94:	sub	x0, x1, x0
  408f98:	str	x0, [sp, #320]
  408f9c:	ldr	x0, [sp, #264]
  408fa0:	str	x0, [sp, #328]
  408fa4:	ldr	x0, [sp, #280]
  408fa8:	str	x0, [sp, #344]
  408fac:	ldr	x0, [sp, #320]
  408fb0:	and	x0, x0, #0x8000000000000
  408fb4:	cmp	x0, #0x0
  408fb8:	b.eq	40900c <ferror@plt+0x7c2c>  // b.none
  408fbc:	ldr	x1, [sp, #368]
  408fc0:	ldr	x0, [sp, #360]
  408fc4:	sub	x0, x1, x0
  408fc8:	str	x0, [sp, #256]
  408fcc:	ldr	x1, [sp, #392]
  408fd0:	ldr	x0, [sp, #384]
  408fd4:	sub	x1, x1, x0
  408fd8:	ldr	x2, [sp, #256]
  408fdc:	ldr	x0, [sp, #368]
  408fe0:	cmp	x2, x0
  408fe4:	cset	w0, hi  // hi = pmore
  408fe8:	and	w0, w0, #0xff
  408fec:	and	x0, x0, #0xff
  408ff0:	sub	x0, x1, x0
  408ff4:	str	x0, [sp, #320]
  408ff8:	ldr	x0, [sp, #256]
  408ffc:	str	x0, [sp, #328]
  409000:	ldr	x0, [sp, #376]
  409004:	str	x0, [sp, #344]
  409008:	b	409064 <ferror@plt+0x7c84>
  40900c:	ldr	x1, [sp, #320]
  409010:	ldr	x0, [sp, #328]
  409014:	orr	x0, x1, x0
  409018:	cmp	x0, #0x0
  40901c:	b.ne	409064 <ferror@plt+0x7c84>  // b.any
  409020:	str	xzr, [sp, #336]
  409024:	ldr	x0, [sp, #296]
  409028:	and	x0, x0, #0xc00000
  40902c:	cmp	x0, #0x800, lsl #12
  409030:	cset	w0, eq  // eq = none
  409034:	and	w0, w0, #0xff
  409038:	and	x0, x0, #0xff
  40903c:	str	x0, [sp, #344]
  409040:	b	409244 <ferror@plt+0x7e64>
  409044:	ldr	x0, [sp, #320]
  409048:	and	x0, x0, #0x8000000000000
  40904c:	cmp	x0, #0x0
  409050:	b.eq	409240 <ferror@plt+0x7e60>  // b.none
  409054:	ldr	x0, [sp, #320]
  409058:	and	x0, x0, #0x7ffffffffffff
  40905c:	str	x0, [sp, #320]
  409060:	b	409068 <ferror@plt+0x7c88>
  409064:	nop
  409068:	ldr	x0, [sp, #320]
  40906c:	cmp	x0, #0x0
  409070:	b.eq	409084 <ferror@plt+0x7ca4>  // b.none
  409074:	ldr	x0, [sp, #320]
  409078:	clz	x0, x0
  40907c:	str	w0, [sp, #308]
  409080:	b	40909c <ferror@plt+0x7cbc>
  409084:	ldr	x0, [sp, #328]
  409088:	clz	x0, x0
  40908c:	str	w0, [sp, #308]
  409090:	ldr	w0, [sp, #308]
  409094:	add	w0, w0, #0x40
  409098:	str	w0, [sp, #308]
  40909c:	ldr	w0, [sp, #308]
  4090a0:	sub	w0, w0, #0xc
  4090a4:	str	w0, [sp, #308]
  4090a8:	ldr	w0, [sp, #308]
  4090ac:	cmp	w0, #0x3f
  4090b0:	b.gt	4090f0 <ferror@plt+0x7d10>
  4090b4:	ldr	w0, [sp, #308]
  4090b8:	ldr	x1, [sp, #320]
  4090bc:	lsl	x1, x1, x0
  4090c0:	mov	w2, #0x40                  	// #64
  4090c4:	ldr	w0, [sp, #308]
  4090c8:	sub	w0, w2, w0
  4090cc:	ldr	x2, [sp, #328]
  4090d0:	lsr	x0, x2, x0
  4090d4:	orr	x0, x1, x0
  4090d8:	str	x0, [sp, #320]
  4090dc:	ldr	w0, [sp, #308]
  4090e0:	ldr	x1, [sp, #328]
  4090e4:	lsl	x0, x1, x0
  4090e8:	str	x0, [sp, #328]
  4090ec:	b	409108 <ferror@plt+0x7d28>
  4090f0:	ldr	w0, [sp, #308]
  4090f4:	sub	w0, w0, #0x40
  4090f8:	ldr	x1, [sp, #328]
  4090fc:	lsl	x0, x1, x0
  409100:	str	x0, [sp, #320]
  409104:	str	xzr, [sp, #328]
  409108:	ldrsw	x0, [sp, #308]
  40910c:	ldr	x1, [sp, #336]
  409110:	cmp	x1, x0
  409114:	b.gt	409200 <ferror@plt+0x7e20>
  409118:	ldr	w0, [sp, #308]
  40911c:	ldr	x1, [sp, #336]
  409120:	sub	w0, w0, w1
  409124:	add	w0, w0, #0x1
  409128:	str	w0, [sp, #308]
  40912c:	ldr	w0, [sp, #308]
  409130:	cmp	w0, #0x3f
  409134:	b.gt	40919c <ferror@plt+0x7dbc>
  409138:	mov	w1, #0x40                  	// #64
  40913c:	ldr	w0, [sp, #308]
  409140:	sub	w0, w1, w0
  409144:	ldr	x1, [sp, #320]
  409148:	lsl	x1, x1, x0
  40914c:	ldr	w0, [sp, #308]
  409150:	ldr	x2, [sp, #328]
  409154:	lsr	x0, x2, x0
  409158:	orr	x1, x1, x0
  40915c:	mov	w2, #0x40                  	// #64
  409160:	ldr	w0, [sp, #308]
  409164:	sub	w0, w2, w0
  409168:	ldr	x2, [sp, #328]
  40916c:	lsl	x0, x2, x0
  409170:	cmp	x0, #0x0
  409174:	cset	w0, ne  // ne = any
  409178:	and	w0, w0, #0xff
  40917c:	sxtw	x0, w0
  409180:	orr	x0, x1, x0
  409184:	str	x0, [sp, #328]
  409188:	ldr	w0, [sp, #308]
  40918c:	ldr	x1, [sp, #320]
  409190:	lsr	x0, x1, x0
  409194:	str	x0, [sp, #320]
  409198:	b	4091f8 <ferror@plt+0x7e18>
  40919c:	ldr	w0, [sp, #308]
  4091a0:	sub	w0, w0, #0x40
  4091a4:	ldr	x1, [sp, #320]
  4091a8:	lsr	x1, x1, x0
  4091ac:	ldr	w0, [sp, #308]
  4091b0:	cmp	w0, #0x40
  4091b4:	b.eq	4091d0 <ferror@plt+0x7df0>  // b.none
  4091b8:	mov	w2, #0x80                  	// #128
  4091bc:	ldr	w0, [sp, #308]
  4091c0:	sub	w0, w2, w0
  4091c4:	ldr	x2, [sp, #320]
  4091c8:	lsl	x0, x2, x0
  4091cc:	b	4091d4 <ferror@plt+0x7df4>
  4091d0:	mov	x0, #0x0                   	// #0
  4091d4:	ldr	x2, [sp, #328]
  4091d8:	orr	x0, x0, x2
  4091dc:	cmp	x0, #0x0
  4091e0:	cset	w0, ne  // ne = any
  4091e4:	and	w0, w0, #0xff
  4091e8:	and	x0, x0, #0xff
  4091ec:	orr	x0, x1, x0
  4091f0:	str	x0, [sp, #328]
  4091f4:	str	xzr, [sp, #320]
  4091f8:	str	xzr, [sp, #336]
  4091fc:	b	409244 <ferror@plt+0x7e64>
  409200:	ldrsw	x0, [sp, #308]
  409204:	ldr	x1, [sp, #336]
  409208:	sub	x0, x1, x0
  40920c:	str	x0, [sp, #336]
  409210:	ldr	x0, [sp, #320]
  409214:	and	x0, x0, #0xfff7ffffffffffff
  409218:	str	x0, [sp, #320]
  40921c:	b	409244 <ferror@plt+0x7e64>
  409220:	nop
  409224:	b	409244 <ferror@plt+0x7e64>
  409228:	nop
  40922c:	b	409244 <ferror@plt+0x7e64>
  409230:	nop
  409234:	b	409244 <ferror@plt+0x7e64>
  409238:	nop
  40923c:	b	409244 <ferror@plt+0x7e64>
  409240:	nop
  409244:	ldr	x0, [sp, #336]
  409248:	cmp	x0, #0x0
  40924c:	b.ne	40926c <ferror@plt+0x7e8c>  // b.any
  409250:	ldr	x1, [sp, #320]
  409254:	ldr	x0, [sp, #328]
  409258:	orr	x0, x1, x0
  40925c:	cmp	x0, #0x0
  409260:	b.eq	40926c <ferror@plt+0x7e8c>  // b.none
  409264:	mov	w0, #0x1                   	// #1
  409268:	b	409270 <ferror@plt+0x7e90>
  40926c:	mov	w0, #0x0                   	// #0
  409270:	str	w0, [sp, #148]
  409274:	ldr	x0, [sp, #328]
  409278:	and	x0, x0, #0x7
  40927c:	cmp	x0, #0x0
  409280:	b.eq	4093c8 <ferror@plt+0x7fe8>  // b.none
  409284:	ldr	w0, [sp, #356]
  409288:	orr	w0, w0, #0x10
  40928c:	str	w0, [sp, #356]
  409290:	ldr	x0, [sp, #296]
  409294:	and	x0, x0, #0xc00000
  409298:	cmp	x0, #0xc00, lsl #12
  40929c:	b.eq	4093d0 <ferror@plt+0x7ff0>  // b.none
  4092a0:	cmp	x0, #0xc00, lsl #12
  4092a4:	b.hi	4093d4 <ferror@plt+0x7ff4>  // b.pmore
  4092a8:	cmp	x0, #0x800, lsl #12
  4092ac:	b.eq	409370 <ferror@plt+0x7f90>  // b.none
  4092b0:	cmp	x0, #0x800, lsl #12
  4092b4:	b.hi	4093d4 <ferror@plt+0x7ff4>  // b.pmore
  4092b8:	cmp	x0, #0x0
  4092bc:	b.eq	4092cc <ferror@plt+0x7eec>  // b.none
  4092c0:	cmp	x0, #0x400, lsl #12
  4092c4:	b.eq	409318 <ferror@plt+0x7f38>  // b.none
  4092c8:	b	4093d4 <ferror@plt+0x7ff4>
  4092cc:	ldr	x0, [sp, #328]
  4092d0:	and	x0, x0, #0xf
  4092d4:	cmp	x0, #0x4
  4092d8:	b.eq	4093d0 <ferror@plt+0x7ff0>  // b.none
  4092dc:	ldr	x0, [sp, #328]
  4092e0:	add	x0, x0, #0x4
  4092e4:	str	x0, [sp, #120]
  4092e8:	ldr	x1, [sp, #120]
  4092ec:	ldr	x0, [sp, #328]
  4092f0:	cmp	x1, x0
  4092f4:	cset	w0, cc  // cc = lo, ul, last
  4092f8:	and	w0, w0, #0xff
  4092fc:	and	x0, x0, #0xff
  409300:	ldr	x1, [sp, #320]
  409304:	add	x0, x1, x0
  409308:	str	x0, [sp, #320]
  40930c:	ldr	x0, [sp, #120]
  409310:	str	x0, [sp, #328]
  409314:	b	4093d0 <ferror@plt+0x7ff0>
  409318:	ldr	x0, [sp, #344]
  40931c:	cmp	x0, #0x0
  409320:	b.ne	4093d0 <ferror@plt+0x7ff0>  // b.any
  409324:	ldr	x0, [sp, #328]
  409328:	and	x0, x0, #0x7
  40932c:	cmp	x0, #0x0
  409330:	b.eq	4093d0 <ferror@plt+0x7ff0>  // b.none
  409334:	ldr	x0, [sp, #328]
  409338:	add	x0, x0, #0x8
  40933c:	str	x0, [sp, #128]
  409340:	ldr	x1, [sp, #128]
  409344:	ldr	x0, [sp, #328]
  409348:	cmp	x1, x0
  40934c:	cset	w0, cc  // cc = lo, ul, last
  409350:	and	w0, w0, #0xff
  409354:	and	x0, x0, #0xff
  409358:	ldr	x1, [sp, #320]
  40935c:	add	x0, x1, x0
  409360:	str	x0, [sp, #320]
  409364:	ldr	x0, [sp, #128]
  409368:	str	x0, [sp, #328]
  40936c:	b	4093d0 <ferror@plt+0x7ff0>
  409370:	ldr	x0, [sp, #344]
  409374:	cmp	x0, #0x0
  409378:	b.eq	4093d0 <ferror@plt+0x7ff0>  // b.none
  40937c:	ldr	x0, [sp, #328]
  409380:	and	x0, x0, #0x7
  409384:	cmp	x0, #0x0
  409388:	b.eq	4093d0 <ferror@plt+0x7ff0>  // b.none
  40938c:	ldr	x0, [sp, #328]
  409390:	add	x0, x0, #0x8
  409394:	str	x0, [sp, #136]
  409398:	ldr	x1, [sp, #136]
  40939c:	ldr	x0, [sp, #328]
  4093a0:	cmp	x1, x0
  4093a4:	cset	w0, cc  // cc = lo, ul, last
  4093a8:	and	w0, w0, #0xff
  4093ac:	and	x0, x0, #0xff
  4093b0:	ldr	x1, [sp, #320]
  4093b4:	add	x0, x1, x0
  4093b8:	str	x0, [sp, #320]
  4093bc:	ldr	x0, [sp, #136]
  4093c0:	str	x0, [sp, #328]
  4093c4:	b	4093d0 <ferror@plt+0x7ff0>
  4093c8:	nop
  4093cc:	b	4093d4 <ferror@plt+0x7ff4>
  4093d0:	nop
  4093d4:	ldr	w0, [sp, #148]
  4093d8:	cmp	w0, #0x0
  4093dc:	b.eq	40940c <ferror@plt+0x802c>  // b.none
  4093e0:	ldr	w0, [sp, #356]
  4093e4:	and	w0, w0, #0x10
  4093e8:	cmp	w0, #0x0
  4093ec:	b.ne	409400 <ferror@plt+0x8020>  // b.any
  4093f0:	ldr	x0, [sp, #296]
  4093f4:	and	x0, x0, #0x800
  4093f8:	cmp	x0, #0x0
  4093fc:	b.eq	40940c <ferror@plt+0x802c>  // b.none
  409400:	ldr	w0, [sp, #356]
  409404:	orr	w0, w0, #0x8
  409408:	str	w0, [sp, #356]
  40940c:	ldr	x0, [sp, #320]
  409410:	and	x0, x0, #0x8000000000000
  409414:	cmp	x0, #0x0
  409418:	b.eq	4094d0 <ferror@plt+0x80f0>  // b.none
  40941c:	ldr	x0, [sp, #320]
  409420:	and	x0, x0, #0xfff7ffffffffffff
  409424:	str	x0, [sp, #320]
  409428:	ldr	x0, [sp, #336]
  40942c:	add	x0, x0, #0x1
  409430:	str	x0, [sp, #336]
  409434:	ldr	x1, [sp, #336]
  409438:	mov	x0, #0x7fff                	// #32767
  40943c:	cmp	x1, x0
  409440:	b.ne	4094d0 <ferror@plt+0x80f0>  // b.any
  409444:	ldr	x0, [sp, #296]
  409448:	and	x0, x0, #0xc00000
  40944c:	cmp	x0, #0x0
  409450:	b.eq	40948c <ferror@plt+0x80ac>  // b.none
  409454:	ldr	x0, [sp, #296]
  409458:	and	x0, x0, #0xc00000
  40945c:	cmp	x0, #0x400, lsl #12
  409460:	b.ne	409470 <ferror@plt+0x8090>  // b.any
  409464:	ldr	x0, [sp, #344]
  409468:	cmp	x0, #0x0
  40946c:	b.eq	40948c <ferror@plt+0x80ac>  // b.none
  409470:	ldr	x0, [sp, #296]
  409474:	and	x0, x0, #0xc00000
  409478:	cmp	x0, #0x800, lsl #12
  40947c:	b.ne	4094a0 <ferror@plt+0x80c0>  // b.any
  409480:	ldr	x0, [sp, #344]
  409484:	cmp	x0, #0x0
  409488:	b.eq	4094a0 <ferror@plt+0x80c0>  // b.none
  40948c:	mov	x0, #0x7fff                	// #32767
  409490:	str	x0, [sp, #336]
  409494:	str	xzr, [sp, #328]
  409498:	str	xzr, [sp, #320]
  40949c:	b	4094b8 <ferror@plt+0x80d8>
  4094a0:	mov	x0, #0x7ffe                	// #32766
  4094a4:	str	x0, [sp, #336]
  4094a8:	mov	x0, #0xffffffffffffffff    	// #-1
  4094ac:	str	x0, [sp, #328]
  4094b0:	mov	x0, #0xffffffffffffffff    	// #-1
  4094b4:	str	x0, [sp, #320]
  4094b8:	ldr	w0, [sp, #356]
  4094bc:	orr	w0, w0, #0x10
  4094c0:	str	w0, [sp, #356]
  4094c4:	ldr	w0, [sp, #356]
  4094c8:	orr	w0, w0, #0x4
  4094cc:	str	w0, [sp, #356]
  4094d0:	ldr	x0, [sp, #328]
  4094d4:	lsr	x1, x0, #3
  4094d8:	ldr	x0, [sp, #320]
  4094dc:	lsl	x0, x0, #61
  4094e0:	orr	x0, x1, x0
  4094e4:	str	x0, [sp, #328]
  4094e8:	ldr	x0, [sp, #320]
  4094ec:	lsr	x0, x0, #3
  4094f0:	str	x0, [sp, #320]
  4094f4:	ldr	x1, [sp, #336]
  4094f8:	mov	x0, #0x7fff                	// #32767
  4094fc:	cmp	x1, x0
  409500:	b.ne	409524 <ferror@plt+0x8144>  // b.any
  409504:	ldr	x1, [sp, #320]
  409508:	ldr	x0, [sp, #328]
  40950c:	orr	x0, x1, x0
  409510:	cmp	x0, #0x0
  409514:	b.eq	409524 <ferror@plt+0x8144>  // b.none
  409518:	ldr	x0, [sp, #320]
  40951c:	orr	x0, x0, #0x800000000000
  409520:	str	x0, [sp, #320]
  409524:	ldr	x0, [sp, #328]
  409528:	str	x0, [sp, #48]
  40952c:	ldr	x0, [sp, #320]
  409530:	and	x1, x0, #0xffffffffffff
  409534:	ldr	x0, [sp, #56]
  409538:	bfxil	x0, x1, #0, #48
  40953c:	str	x0, [sp, #56]
  409540:	ldr	x0, [sp, #336]
  409544:	and	w0, w0, #0x7fff
  409548:	and	w1, w0, #0xffff
  40954c:	ldrh	w0, [sp, #62]
  409550:	bfxil	w0, w1, #0, #15
  409554:	strh	w0, [sp, #62]
  409558:	ldr	x0, [sp, #344]
  40955c:	and	w0, w0, #0x1
  409560:	and	w1, w0, #0xff
  409564:	ldrb	w0, [sp, #63]
  409568:	bfi	w0, w1, #7, #1
  40956c:	strb	w0, [sp, #63]
  409570:	ldr	q0, [sp, #48]
  409574:	str	q0, [sp, #96]
  409578:	ldrsw	x0, [sp, #356]
  40957c:	cmp	x0, #0x0
  409580:	b.eq	40958c <ferror@plt+0x81ac>  // b.none
  409584:	ldr	w0, [sp, #356]
  409588:	bl	409d54 <ferror@plt+0x8974>
  40958c:	ldr	q0, [sp, #96]
  409590:	ldp	x29, x30, [sp], #400
  409594:	ret
  409598:	sub	sp, sp, #0x60
  40959c:	str	w0, [sp, #12]
  4095a0:	ldr	w0, [sp, #12]
  4095a4:	cmp	w0, #0x0
  4095a8:	b.eq	4096b0 <ferror@plt+0x82d0>  // b.none
  4095ac:	ldr	w0, [sp, #12]
  4095b0:	str	w0, [sp, #36]
  4095b4:	ldr	w0, [sp, #12]
  4095b8:	lsr	w0, w0, #31
  4095bc:	and	w0, w0, #0xff
  4095c0:	and	x0, x0, #0xff
  4095c4:	str	x0, [sp, #40]
  4095c8:	ldr	x0, [sp, #40]
  4095cc:	cmp	x0, #0x0
  4095d0:	b.eq	4095e0 <ferror@plt+0x8200>  // b.none
  4095d4:	ldr	w0, [sp, #36]
  4095d8:	neg	w0, w0
  4095dc:	str	w0, [sp, #36]
  4095e0:	ldr	w0, [sp, #36]
  4095e4:	clz	x0, x0
  4095e8:	str	w0, [sp, #52]
  4095ec:	mov	w1, #0x403e                	// #16446
  4095f0:	ldr	w0, [sp, #52]
  4095f4:	sub	w0, w1, w0
  4095f8:	sxtw	x0, w0
  4095fc:	str	x0, [sp, #56]
  409600:	ldr	w0, [sp, #36]
  409604:	str	x0, [sp, #64]
  409608:	str	xzr, [sp, #72]
  40960c:	mov	x1, #0x406f                	// #16495
  409610:	ldr	x0, [sp, #56]
  409614:	sub	x0, x1, x0
  409618:	cmp	x0, #0x0
  40961c:	b.le	4096c0 <ferror@plt+0x82e0>
  409620:	mov	x1, #0x406f                	// #16495
  409624:	ldr	x0, [sp, #56]
  409628:	sub	x0, x1, x0
  40962c:	cmp	x0, #0x3f
  409630:	b.gt	40968c <ferror@plt+0x82ac>
  409634:	ldr	x0, [sp, #56]
  409638:	mov	w1, w0
  40963c:	mov	w0, #0x406f                	// #16495
  409640:	sub	w0, w0, w1
  409644:	ldr	x1, [sp, #72]
  409648:	lsl	x1, x1, x0
  40964c:	ldr	x0, [sp, #56]
  409650:	mov	w2, w0
  409654:	mov	w0, #0xffffbfd1            	// #-16431
  409658:	add	w0, w2, w0
  40965c:	ldr	x2, [sp, #64]
  409660:	lsr	x0, x2, x0
  409664:	orr	x0, x1, x0
  409668:	str	x0, [sp, #72]
  40966c:	ldr	x0, [sp, #56]
  409670:	mov	w1, w0
  409674:	mov	w0, #0x406f                	// #16495
  409678:	sub	w0, w0, w1
  40967c:	ldr	x1, [sp, #64]
  409680:	lsl	x0, x1, x0
  409684:	str	x0, [sp, #64]
  409688:	b	4096c0 <ferror@plt+0x82e0>
  40968c:	ldr	x0, [sp, #56]
  409690:	mov	w1, w0
  409694:	mov	w0, #0x402f                	// #16431
  409698:	sub	w0, w0, w1
  40969c:	ldr	x1, [sp, #64]
  4096a0:	lsl	x0, x1, x0
  4096a4:	str	x0, [sp, #72]
  4096a8:	str	xzr, [sp, #64]
  4096ac:	b	4096c0 <ferror@plt+0x82e0>
  4096b0:	str	xzr, [sp, #40]
  4096b4:	str	xzr, [sp, #56]
  4096b8:	str	xzr, [sp, #64]
  4096bc:	str	xzr, [sp, #72]
  4096c0:	ldr	x0, [sp, #64]
  4096c4:	str	x0, [sp, #16]
  4096c8:	ldr	x0, [sp, #72]
  4096cc:	and	x1, x0, #0xffffffffffff
  4096d0:	ldr	x0, [sp, #24]
  4096d4:	bfxil	x0, x1, #0, #48
  4096d8:	str	x0, [sp, #24]
  4096dc:	ldr	x0, [sp, #56]
  4096e0:	and	w0, w0, #0x7fff
  4096e4:	and	w1, w0, #0xffff
  4096e8:	ldrh	w0, [sp, #30]
  4096ec:	bfxil	w0, w1, #0, #15
  4096f0:	strh	w0, [sp, #30]
  4096f4:	ldr	x0, [sp, #40]
  4096f8:	and	w0, w0, #0x1
  4096fc:	and	w1, w0, #0xff
  409700:	ldrb	w0, [sp, #31]
  409704:	bfi	w0, w1, #7, #1
  409708:	strb	w0, [sp, #31]
  40970c:	ldr	q0, [sp, #16]
  409710:	str	q0, [sp, #80]
  409714:	ldr	q0, [sp, #80]
  409718:	add	sp, sp, #0x60
  40971c:	ret
  409720:	stp	x29, x30, [sp, #-160]!
  409724:	mov	x29, sp
  409728:	str	q0, [sp, #16]
  40972c:	str	wzr, [sp, #132]
  409730:	str	xzr, [sp, #120]
  409734:	mrs	x0, fpcr
  409738:	str	x0, [sp, #120]
  40973c:	ldr	q0, [sp, #16]
  409740:	str	q0, [sp, #48]
  409744:	ldr	x0, [sp, #48]
  409748:	str	x0, [sp, #144]
  40974c:	ldr	x0, [sp, #56]
  409750:	ubfx	x0, x0, #0, #48
  409754:	str	x0, [sp, #112]
  409758:	ldrh	w0, [sp, #62]
  40975c:	ubfx	x0, x0, #0, #15
  409760:	and	w0, w0, #0xffff
  409764:	and	x0, x0, #0xffff
  409768:	str	x0, [sp, #104]
  40976c:	ldrb	w0, [sp, #63]
  409770:	ubfx	x0, x0, #7, #1
  409774:	and	w0, w0, #0xff
  409778:	and	x0, x0, #0xff
  40977c:	str	x0, [sp, #96]
  409780:	ldr	x0, [sp, #112]
  409784:	lsl	x1, x0, #3
  409788:	ldr	x0, [sp, #144]
  40978c:	lsr	x0, x0, #61
  409790:	orr	x0, x1, x0
  409794:	str	x0, [sp, #112]
  409798:	ldr	x0, [sp, #144]
  40979c:	lsl	x0, x0, #3
  4097a0:	str	x0, [sp, #144]
  4097a4:	ldr	x0, [sp, #96]
  4097a8:	str	x0, [sp, #88]
  4097ac:	ldr	x0, [sp, #104]
  4097b0:	add	x0, x0, #0x1
  4097b4:	and	x0, x0, #0x7ffe
  4097b8:	cmp	x0, #0x0
  4097bc:	b.eq	4099e0 <ferror@plt+0x8600>  // b.none
  4097c0:	ldr	x1, [sp, #104]
  4097c4:	mov	x0, #0xffffffffffffc400    	// #-15360
  4097c8:	add	x0, x1, x0
  4097cc:	str	x0, [sp, #136]
  4097d0:	ldr	x0, [sp, #136]
  4097d4:	cmp	x0, #0x7fe
  4097d8:	b.le	409860 <ferror@plt+0x8480>
  4097dc:	ldr	x0, [sp, #120]
  4097e0:	and	x0, x0, #0xc00000
  4097e4:	cmp	x0, #0x0
  4097e8:	b.eq	409824 <ferror@plt+0x8444>  // b.none
  4097ec:	ldr	x0, [sp, #120]
  4097f0:	and	x0, x0, #0xc00000
  4097f4:	cmp	x0, #0x400, lsl #12
  4097f8:	b.ne	409808 <ferror@plt+0x8428>  // b.any
  4097fc:	ldr	x0, [sp, #88]
  409800:	cmp	x0, #0x0
  409804:	b.eq	409824 <ferror@plt+0x8444>  // b.none
  409808:	ldr	x0, [sp, #120]
  40980c:	and	x0, x0, #0xc00000
  409810:	cmp	x0, #0x800, lsl #12
  409814:	b.ne	409834 <ferror@plt+0x8454>  // b.any
  409818:	ldr	x0, [sp, #88]
  40981c:	cmp	x0, #0x0
  409820:	b.eq	409834 <ferror@plt+0x8454>  // b.none
  409824:	mov	x0, #0x7ff                 	// #2047
  409828:	str	x0, [sp, #136]
  40982c:	str	xzr, [sp, #152]
  409830:	b	409844 <ferror@plt+0x8464>
  409834:	mov	x0, #0x7fe                 	// #2046
  409838:	str	x0, [sp, #136]
  40983c:	mov	x0, #0xffffffffffffffff    	// #-1
  409840:	str	x0, [sp, #152]
  409844:	ldr	w0, [sp, #132]
  409848:	orr	w0, w0, #0x10
  40984c:	str	w0, [sp, #132]
  409850:	ldr	w0, [sp, #132]
  409854:	orr	w0, w0, #0x4
  409858:	str	w0, [sp, #132]
  40985c:	b	409ac8 <ferror@plt+0x86e8>
  409860:	ldr	x0, [sp, #136]
  409864:	cmp	x0, #0x0
  409868:	b.gt	409994 <ferror@plt+0x85b4>
  40986c:	ldr	x0, [sp, #136]
  409870:	cmn	x0, #0x34
  409874:	b.ge	409890 <ferror@plt+0x84b0>  // b.tcont
  409878:	str	xzr, [sp, #144]
  40987c:	str	xzr, [sp, #112]
  409880:	ldr	x0, [sp, #144]
  409884:	orr	x0, x0, #0x1
  409888:	str	x0, [sp, #144]
  40988c:	b	40998c <ferror@plt+0x85ac>
  409890:	ldr	x0, [sp, #112]
  409894:	orr	x0, x0, #0x8000000000000
  409898:	str	x0, [sp, #112]
  40989c:	mov	x1, #0x3d                  	// #61
  4098a0:	ldr	x0, [sp, #136]
  4098a4:	sub	x0, x1, x0
  4098a8:	cmp	x0, #0x3f
  4098ac:	b.gt	409924 <ferror@plt+0x8544>
  4098b0:	ldr	x0, [sp, #136]
  4098b4:	add	w0, w0, #0x3
  4098b8:	ldr	x1, [sp, #112]
  4098bc:	lsl	x1, x1, x0
  4098c0:	ldr	x0, [sp, #136]
  4098c4:	mov	w2, w0
  4098c8:	mov	w0, #0x3d                  	// #61
  4098cc:	sub	w0, w0, w2
  4098d0:	ldr	x2, [sp, #144]
  4098d4:	lsr	x0, x2, x0
  4098d8:	orr	x1, x1, x0
  4098dc:	ldr	x0, [sp, #136]
  4098e0:	add	w0, w0, #0x3
  4098e4:	ldr	x2, [sp, #144]
  4098e8:	lsl	x0, x2, x0
  4098ec:	cmp	x0, #0x0
  4098f0:	cset	w0, ne  // ne = any
  4098f4:	and	w0, w0, #0xff
  4098f8:	sxtw	x0, w0
  4098fc:	orr	x0, x1, x0
  409900:	str	x0, [sp, #144]
  409904:	ldr	x0, [sp, #136]
  409908:	mov	w1, w0
  40990c:	mov	w0, #0x3d                  	// #61
  409910:	sub	w0, w0, w1
  409914:	ldr	x1, [sp, #112]
  409918:	lsr	x0, x1, x0
  40991c:	str	x0, [sp, #112]
  409920:	b	40998c <ferror@plt+0x85ac>
  409924:	ldr	x0, [sp, #136]
  409928:	mov	w1, w0
  40992c:	mov	w0, #0xfffffffd            	// #-3
  409930:	sub	w0, w0, w1
  409934:	ldr	x1, [sp, #112]
  409938:	lsr	x1, x1, x0
  40993c:	mov	x2, #0x3d                  	// #61
  409940:	ldr	x0, [sp, #136]
  409944:	sub	x0, x2, x0
  409948:	cmp	x0, #0x40
  40994c:	b.eq	409964 <ferror@plt+0x8584>  // b.none
  409950:	ldr	x0, [sp, #136]
  409954:	add	w0, w0, #0x43
  409958:	ldr	x2, [sp, #112]
  40995c:	lsl	x0, x2, x0
  409960:	b	409968 <ferror@plt+0x8588>
  409964:	mov	x0, #0x0                   	// #0
  409968:	ldr	x2, [sp, #144]
  40996c:	orr	x0, x0, x2
  409970:	cmp	x0, #0x0
  409974:	cset	w0, ne  // ne = any
  409978:	and	w0, w0, #0xff
  40997c:	and	x0, x0, #0xff
  409980:	orr	x0, x1, x0
  409984:	str	x0, [sp, #144]
  409988:	str	xzr, [sp, #112]
  40998c:	str	xzr, [sp, #136]
  409990:	b	4099d4 <ferror@plt+0x85f4>
  409994:	ldr	x0, [sp, #112]
  409998:	lsl	x1, x0, #4
  40999c:	ldr	x0, [sp, #144]
  4099a0:	lsr	x0, x0, #60
  4099a4:	orr	x1, x1, x0
  4099a8:	ldr	x0, [sp, #144]
  4099ac:	lsl	x0, x0, #4
  4099b0:	cmp	x0, #0x0
  4099b4:	cset	w0, ne  // ne = any
  4099b8:	and	w0, w0, #0xff
  4099bc:	sxtw	x0, w0
  4099c0:	orr	x0, x1, x0
  4099c4:	str	x0, [sp, #144]
  4099c8:	ldr	x0, [sp, #112]
  4099cc:	lsr	x0, x0, #60
  4099d0:	str	x0, [sp, #112]
  4099d4:	ldr	x0, [sp, #144]
  4099d8:	str	x0, [sp, #152]
  4099dc:	b	409ac8 <ferror@plt+0x86e8>
  4099e0:	ldr	x0, [sp, #104]
  4099e4:	cmp	x0, #0x0
  4099e8:	b.ne	409a20 <ferror@plt+0x8640>  // b.any
  4099ec:	str	xzr, [sp, #136]
  4099f0:	ldr	x1, [sp, #112]
  4099f4:	ldr	x0, [sp, #144]
  4099f8:	orr	x0, x1, x0
  4099fc:	cmp	x0, #0x0
  409a00:	b.ne	409a0c <ferror@plt+0x862c>  // b.any
  409a04:	str	xzr, [sp, #152]
  409a08:	b	409ac8 <ferror@plt+0x86e8>
  409a0c:	str	xzr, [sp, #152]
  409a10:	ldr	x0, [sp, #152]
  409a14:	orr	x0, x0, #0x1
  409a18:	str	x0, [sp, #152]
  409a1c:	b	409ac8 <ferror@plt+0x86e8>
  409a20:	mov	x0, #0x7ff                 	// #2047
  409a24:	str	x0, [sp, #136]
  409a28:	ldr	x1, [sp, #112]
  409a2c:	ldr	x0, [sp, #144]
  409a30:	orr	x0, x1, x0
  409a34:	cmp	x0, #0x0
  409a38:	b.ne	409a44 <ferror@plt+0x8664>  // b.any
  409a3c:	str	xzr, [sp, #152]
  409a40:	b	409ac8 <ferror@plt+0x86e8>
  409a44:	ldr	x1, [sp, #104]
  409a48:	mov	x0, #0x7fff                	// #32767
  409a4c:	cmp	x1, x0
  409a50:	b.ne	409a84 <ferror@plt+0x86a4>  // b.any
  409a54:	ldr	x1, [sp, #112]
  409a58:	ldr	x0, [sp, #144]
  409a5c:	orr	x0, x1, x0
  409a60:	cmp	x0, #0x0
  409a64:	b.eq	409a84 <ferror@plt+0x86a4>  // b.none
  409a68:	ldr	x0, [sp, #112]
  409a6c:	and	x0, x0, #0x4000000000000
  409a70:	cmp	x0, #0x0
  409a74:	b.ne	409a84 <ferror@plt+0x86a4>  // b.any
  409a78:	ldr	w0, [sp, #132]
  409a7c:	orr	w0, w0, #0x1
  409a80:	str	w0, [sp, #132]
  409a84:	ldr	x0, [sp, #144]
  409a88:	lsr	x1, x0, #60
  409a8c:	ldr	x0, [sp, #112]
  409a90:	lsl	x0, x0, #4
  409a94:	orr	x0, x1, x0
  409a98:	str	x0, [sp, #144]
  409a9c:	ldr	x0, [sp, #112]
  409aa0:	lsr	x0, x0, #60
  409aa4:	str	x0, [sp, #112]
  409aa8:	ldr	x0, [sp, #144]
  409aac:	str	x0, [sp, #152]
  409ab0:	ldr	x0, [sp, #152]
  409ab4:	and	x0, x0, #0xfffffffffffffff8
  409ab8:	str	x0, [sp, #152]
  409abc:	ldr	x0, [sp, #152]
  409ac0:	orr	x0, x0, #0x40000000000000
  409ac4:	str	x0, [sp, #152]
  409ac8:	ldr	x0, [sp, #136]
  409acc:	cmp	x0, #0x0
  409ad0:	b.ne	409ae8 <ferror@plt+0x8708>  // b.any
  409ad4:	ldr	x0, [sp, #152]
  409ad8:	cmp	x0, #0x0
  409adc:	b.eq	409ae8 <ferror@plt+0x8708>  // b.none
  409ae0:	mov	w0, #0x1                   	// #1
  409ae4:	b	409aec <ferror@plt+0x870c>
  409ae8:	mov	w0, #0x0                   	// #0
  409aec:	str	w0, [sp, #84]
  409af0:	ldr	x0, [sp, #152]
  409af4:	and	x0, x0, #0x7
  409af8:	cmp	x0, #0x0
  409afc:	b.eq	409bc0 <ferror@plt+0x87e0>  // b.none
  409b00:	ldr	w0, [sp, #132]
  409b04:	orr	w0, w0, #0x10
  409b08:	str	w0, [sp, #132]
  409b0c:	ldr	x0, [sp, #120]
  409b10:	and	x0, x0, #0xc00000
  409b14:	cmp	x0, #0xc00, lsl #12
  409b18:	b.eq	409bc8 <ferror@plt+0x87e8>  // b.none
  409b1c:	cmp	x0, #0xc00, lsl #12
  409b20:	b.hi	409bcc <ferror@plt+0x87ec>  // b.pmore
  409b24:	cmp	x0, #0x800, lsl #12
  409b28:	b.eq	409b94 <ferror@plt+0x87b4>  // b.none
  409b2c:	cmp	x0, #0x800, lsl #12
  409b30:	b.hi	409bcc <ferror@plt+0x87ec>  // b.pmore
  409b34:	cmp	x0, #0x0
  409b38:	b.eq	409b48 <ferror@plt+0x8768>  // b.none
  409b3c:	cmp	x0, #0x400, lsl #12
  409b40:	b.eq	409b68 <ferror@plt+0x8788>  // b.none
  409b44:	b	409bcc <ferror@plt+0x87ec>
  409b48:	ldr	x0, [sp, #152]
  409b4c:	and	x0, x0, #0xf
  409b50:	cmp	x0, #0x4
  409b54:	b.eq	409bc8 <ferror@plt+0x87e8>  // b.none
  409b58:	ldr	x0, [sp, #152]
  409b5c:	add	x0, x0, #0x4
  409b60:	str	x0, [sp, #152]
  409b64:	b	409bc8 <ferror@plt+0x87e8>
  409b68:	ldr	x0, [sp, #88]
  409b6c:	cmp	x0, #0x0
  409b70:	b.ne	409bc8 <ferror@plt+0x87e8>  // b.any
  409b74:	ldr	x0, [sp, #152]
  409b78:	and	x0, x0, #0x7
  409b7c:	cmp	x0, #0x0
  409b80:	b.eq	409bc8 <ferror@plt+0x87e8>  // b.none
  409b84:	ldr	x0, [sp, #152]
  409b88:	add	x0, x0, #0x8
  409b8c:	str	x0, [sp, #152]
  409b90:	b	409bc8 <ferror@plt+0x87e8>
  409b94:	ldr	x0, [sp, #88]
  409b98:	cmp	x0, #0x0
  409b9c:	b.eq	409bc8 <ferror@plt+0x87e8>  // b.none
  409ba0:	ldr	x0, [sp, #152]
  409ba4:	and	x0, x0, #0x7
  409ba8:	cmp	x0, #0x0
  409bac:	b.eq	409bc8 <ferror@plt+0x87e8>  // b.none
  409bb0:	ldr	x0, [sp, #152]
  409bb4:	add	x0, x0, #0x8
  409bb8:	str	x0, [sp, #152]
  409bbc:	b	409bc8 <ferror@plt+0x87e8>
  409bc0:	nop
  409bc4:	b	409bcc <ferror@plt+0x87ec>
  409bc8:	nop
  409bcc:	ldr	w0, [sp, #84]
  409bd0:	cmp	w0, #0x0
  409bd4:	b.eq	409c04 <ferror@plt+0x8824>  // b.none
  409bd8:	ldr	w0, [sp, #132]
  409bdc:	and	w0, w0, #0x10
  409be0:	cmp	w0, #0x0
  409be4:	b.ne	409bf8 <ferror@plt+0x8818>  // b.any
  409be8:	ldr	x0, [sp, #120]
  409bec:	and	x0, x0, #0x800
  409bf0:	cmp	x0, #0x0
  409bf4:	b.eq	409c04 <ferror@plt+0x8824>  // b.none
  409bf8:	ldr	w0, [sp, #132]
  409bfc:	orr	w0, w0, #0x8
  409c00:	str	w0, [sp, #132]
  409c04:	ldr	x0, [sp, #152]
  409c08:	and	x0, x0, #0x80000000000000
  409c0c:	cmp	x0, #0x0
  409c10:	b.eq	409cb8 <ferror@plt+0x88d8>  // b.none
  409c14:	ldr	x0, [sp, #152]
  409c18:	and	x0, x0, #0xff7fffffffffffff
  409c1c:	str	x0, [sp, #152]
  409c20:	ldr	x0, [sp, #136]
  409c24:	add	x0, x0, #0x1
  409c28:	str	x0, [sp, #136]
  409c2c:	ldr	x0, [sp, #136]
  409c30:	cmp	x0, #0x7ff
  409c34:	b.ne	409cb8 <ferror@plt+0x88d8>  // b.any
  409c38:	ldr	x0, [sp, #120]
  409c3c:	and	x0, x0, #0xc00000
  409c40:	cmp	x0, #0x0
  409c44:	b.eq	409c80 <ferror@plt+0x88a0>  // b.none
  409c48:	ldr	x0, [sp, #120]
  409c4c:	and	x0, x0, #0xc00000
  409c50:	cmp	x0, #0x400, lsl #12
  409c54:	b.ne	409c64 <ferror@plt+0x8884>  // b.any
  409c58:	ldr	x0, [sp, #88]
  409c5c:	cmp	x0, #0x0
  409c60:	b.eq	409c80 <ferror@plt+0x88a0>  // b.none
  409c64:	ldr	x0, [sp, #120]
  409c68:	and	x0, x0, #0xc00000
  409c6c:	cmp	x0, #0x800, lsl #12
  409c70:	b.ne	409c90 <ferror@plt+0x88b0>  // b.any
  409c74:	ldr	x0, [sp, #88]
  409c78:	cmp	x0, #0x0
  409c7c:	b.eq	409c90 <ferror@plt+0x88b0>  // b.none
  409c80:	mov	x0, #0x7ff                 	// #2047
  409c84:	str	x0, [sp, #136]
  409c88:	str	xzr, [sp, #152]
  409c8c:	b	409ca0 <ferror@plt+0x88c0>
  409c90:	mov	x0, #0x7fe                 	// #2046
  409c94:	str	x0, [sp, #136]
  409c98:	mov	x0, #0xffffffffffffffff    	// #-1
  409c9c:	str	x0, [sp, #152]
  409ca0:	ldr	w0, [sp, #132]
  409ca4:	orr	w0, w0, #0x10
  409ca8:	str	w0, [sp, #132]
  409cac:	ldr	w0, [sp, #132]
  409cb0:	orr	w0, w0, #0x4
  409cb4:	str	w0, [sp, #132]
  409cb8:	ldr	x0, [sp, #152]
  409cbc:	lsr	x0, x0, #3
  409cc0:	str	x0, [sp, #152]
  409cc4:	ldr	x0, [sp, #136]
  409cc8:	cmp	x0, #0x7ff
  409ccc:	b.ne	409ce8 <ferror@plt+0x8908>  // b.any
  409cd0:	ldr	x0, [sp, #152]
  409cd4:	cmp	x0, #0x0
  409cd8:	b.eq	409ce8 <ferror@plt+0x8908>  // b.none
  409cdc:	ldr	x0, [sp, #152]
  409ce0:	orr	x0, x0, #0x8000000000000
  409ce4:	str	x0, [sp, #152]
  409ce8:	ldr	x0, [sp, #152]
  409cec:	and	x1, x0, #0xfffffffffffff
  409cf0:	ldr	x0, [sp, #40]
  409cf4:	bfxil	x0, x1, #0, #52
  409cf8:	str	x0, [sp, #40]
  409cfc:	ldr	x0, [sp, #136]
  409d00:	and	w0, w0, #0x7ff
  409d04:	and	w1, w0, #0xffff
  409d08:	ldrh	w0, [sp, #46]
  409d0c:	bfi	w0, w1, #4, #11
  409d10:	strh	w0, [sp, #46]
  409d14:	ldr	x0, [sp, #88]
  409d18:	and	w0, w0, #0x1
  409d1c:	and	w1, w0, #0xff
  409d20:	ldrb	w0, [sp, #47]
  409d24:	bfi	w0, w1, #7, #1
  409d28:	strb	w0, [sp, #47]
  409d2c:	ldr	d0, [sp, #40]
  409d30:	str	d0, [sp, #72]
  409d34:	ldrsw	x0, [sp, #132]
  409d38:	cmp	x0, #0x0
  409d3c:	b.eq	409d48 <ferror@plt+0x8968>  // b.none
  409d40:	ldr	w0, [sp, #132]
  409d44:	bl	409d54 <ferror@plt+0x8974>
  409d48:	ldr	d0, [sp, #72]
  409d4c:	ldp	x29, x30, [sp], #160
  409d50:	ret
  409d54:	sub	sp, sp, #0x30
  409d58:	str	w0, [sp, #12]
  409d5c:	mov	w0, #0x7f7fffff            	// #2139095039
  409d60:	fmov	s0, w0
  409d64:	str	s0, [sp, #44]
  409d68:	movi	v0.2s, #0x80, lsl #16
  409d6c:	str	s0, [sp, #40]
  409d70:	mov	w0, #0xc5ae                	// #50606
  409d74:	movk	w0, #0x749d, lsl #16
  409d78:	fmov	s0, w0
  409d7c:	str	s0, [sp, #36]
  409d80:	str	wzr, [sp, #32]
  409d84:	fmov	s0, #1.000000000000000000e+00
  409d88:	str	s0, [sp, #28]
  409d8c:	ldr	w0, [sp, #12]
  409d90:	and	w0, w0, #0x1
  409d94:	cmp	w0, #0x0
  409d98:	b.eq	409dac <ferror@plt+0x89cc>  // b.none
  409d9c:	ldr	s1, [sp, #32]
  409da0:	fdiv	s0, s1, s1
  409da4:	mrs	x0, fpsr
  409da8:	str	w0, [sp, #24]
  409dac:	ldr	w0, [sp, #12]
  409db0:	and	w0, w0, #0x2
  409db4:	cmp	w0, #0x0
  409db8:	b.eq	409dd0 <ferror@plt+0x89f0>  // b.none
  409dbc:	ldr	s1, [sp, #28]
  409dc0:	ldr	s2, [sp, #32]
  409dc4:	fdiv	s0, s1, s2
  409dc8:	mrs	x0, fpsr
  409dcc:	str	w0, [sp, #24]
  409dd0:	ldr	w0, [sp, #12]
  409dd4:	and	w0, w0, #0x4
  409dd8:	cmp	w0, #0x0
  409ddc:	b.eq	409df4 <ferror@plt+0x8a14>  // b.none
  409de0:	ldr	s1, [sp, #44]
  409de4:	ldr	s2, [sp, #36]
  409de8:	fadd	s0, s1, s2
  409dec:	mrs	x0, fpsr
  409df0:	str	w0, [sp, #24]
  409df4:	ldr	w0, [sp, #12]
  409df8:	and	w0, w0, #0x8
  409dfc:	cmp	w0, #0x0
  409e00:	b.eq	409e14 <ferror@plt+0x8a34>  // b.none
  409e04:	ldr	s1, [sp, #40]
  409e08:	fmul	s0, s1, s1
  409e0c:	mrs	x0, fpsr
  409e10:	str	w0, [sp, #24]
  409e14:	ldr	w0, [sp, #12]
  409e18:	and	w0, w0, #0x10
  409e1c:	cmp	w0, #0x0
  409e20:	b.eq	409e38 <ferror@plt+0x8a58>  // b.none
  409e24:	ldr	s1, [sp, #44]
  409e28:	ldr	s2, [sp, #28]
  409e2c:	fsub	s0, s1, s2
  409e30:	mrs	x0, fpsr
  409e34:	str	w0, [sp, #24]
  409e38:	nop
  409e3c:	add	sp, sp, #0x30
  409e40:	ret
  409e44:	nop
  409e48:	stp	x29, x30, [sp, #-64]!
  409e4c:	mov	x29, sp
  409e50:	stp	x19, x20, [sp, #16]
  409e54:	adrp	x20, 41a000 <ferror@plt+0x18c20>
  409e58:	add	x20, x20, #0xdc0
  409e5c:	stp	x21, x22, [sp, #32]
  409e60:	adrp	x21, 41a000 <ferror@plt+0x18c20>
  409e64:	add	x21, x21, #0xdb8
  409e68:	sub	x20, x20, x21
  409e6c:	mov	w22, w0
  409e70:	stp	x23, x24, [sp, #48]
  409e74:	mov	x23, x1
  409e78:	mov	x24, x2
  409e7c:	bl	401108 <_exit@plt-0x38>
  409e80:	cmp	xzr, x20, asr #3
  409e84:	b.eq	409eb0 <ferror@plt+0x8ad0>  // b.none
  409e88:	asr	x20, x20, #3
  409e8c:	mov	x19, #0x0                   	// #0
  409e90:	ldr	x3, [x21, x19, lsl #3]
  409e94:	mov	x2, x24
  409e98:	add	x19, x19, #0x1
  409e9c:	mov	x1, x23
  409ea0:	mov	w0, w22
  409ea4:	blr	x3
  409ea8:	cmp	x20, x19
  409eac:	b.ne	409e90 <ferror@plt+0x8ab0>  // b.any
  409eb0:	ldp	x19, x20, [sp, #16]
  409eb4:	ldp	x21, x22, [sp, #32]
  409eb8:	ldp	x23, x24, [sp, #48]
  409ebc:	ldp	x29, x30, [sp], #64
  409ec0:	ret
  409ec4:	nop
  409ec8:	ret
  409ecc:	nop
  409ed0:	adrp	x2, 41b000 <ferror@plt+0x19c20>
  409ed4:	mov	x1, #0x0                   	// #0
  409ed8:	ldr	x2, [x2, #352]
  409edc:	b	4011a0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409ee0 <.fini>:
  409ee0:	stp	x29, x30, [sp, #-16]!
  409ee4:	mov	x29, sp
  409ee8:	ldp	x29, x30, [sp], #16
  409eec:	ret
