 moduletestbench;
 reg [3:0]a;
 reg[3:0]b;
 wire equal;
 wire greater;
 wire less;
 integer i;
 comp_data
 dut(.a(a),.b(b),.equal(equal),.greater(greater),.less(less));
 initialbegin
 for(i=0;i<8;i=i+1)
 begin
 a=$random;
 b=$random;
 #10;
 end
 end
 initial begin
 $monitor("a=%b,b=%b,equal=%b,
 greater=%b,less=%b",a,b,equal,greater,less);
 #100$finish;
 end
 endmodule
