-- VHDL for IBM SMS ALD page 14.16.03.1
-- Title: ADDR REG CHANNEL VAL CK FEAT-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/21/2020 4:40:19 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_16_03_1_ADDR_REG_CHANNEL_VAL_CK_FEAT_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_AR_CH_4_BIT_STAR_VAL_CHK_STAR:	 in STD_LOGIC;
		PS_AR_CH_8_BIT_STAR_VAL_CHK_STAR:	 in STD_LOGIC;
		PS_AR_CH_1_BIT_STAR_VAL_CHK_STAR:	 in STD_LOGIC;
		MV_1ST_CHECK_TEST_SWITCH:	 in STD_LOGIC;
		MV_2ND_CHECK_TEST_SWITCH:	 in STD_LOGIC;
		PS_AR_CH_0_BIT_STAR_VAL_CHK:	 in STD_LOGIC;
		PS_AR_CH_2_BIT_STAR_VAL_CHK_STAR:	 in STD_LOGIC;
		PS_AR_CH_VC_GROUP_ONE:	 out STD_LOGIC;
		MS_AR_CH_VC_48_BIT:	 out STD_LOGIC;
		PY_1ST_CHECK_TEST_STAR_SEE_NOTE_STAR:	 out STD_LOGIC;
		PY_2ND_CHECK_TEST_STAR_SEE_NOTE_STAR:	 out STD_LOGIC;
		PS_AR_CH_VC_GROUP_TWO:	 out STD_LOGIC);
end ALD_14_16_03_1_ADDR_REG_CHANNEL_VAL_CK_FEAT_ACC;

architecture behavioral of ALD_14_16_03_1_ADDR_REG_CHANNEL_VAL_CK_FEAT_ACC is 

	signal OUT_3A_C: STD_LOGIC;
	signal OUT_3B_R: STD_LOGIC;
	signal OUT_2B_G: STD_LOGIC;
	signal OUT_3C_C: STD_LOGIC;
	signal OUT_3D_R: STD_LOGIC;
	signal OUT_2D_G: STD_LOGIC;
	signal OUT_3E_C: STD_LOGIC;
	signal OUT_2E_C: STD_LOGIC;
	signal OUT_3F_R: STD_LOGIC;
	signal OUT_1F_K: STD_LOGIC;
	signal OUT_3G_C: STD_LOGIC;
	signal OUT_2G_G: STD_LOGIC;
	signal OUT_3H_R: STD_LOGIC;
	signal OUT_2H_G: STD_LOGIC;
	signal OUT_3I_C: STD_LOGIC;
	signal OUT_2I_R: STD_LOGIC;
	signal OUT_DOT_1B: STD_LOGIC;
	signal OUT_DOT_1G: STD_LOGIC;

begin

	OUT_3A_C <= NOT(PS_AR_CH_1_BIT_STAR_VAL_CHK_STAR AND PS_AR_CH_0_BIT_STAR_VAL_CHK );
	OUT_3B_R <= NOT(PS_AR_CH_1_BIT_STAR_VAL_CHK_STAR AND PS_AR_CH_4_BIT_STAR_VAL_CHK_STAR );
	OUT_2B_G <= NOT(OUT_3A_C AND OUT_3B_R AND OUT_3C_C );
	OUT_3C_C <= NOT(PS_AR_CH_4_BIT_STAR_VAL_CHK_STAR AND PS_AR_CH_8_BIT_STAR_VAL_CHK_STAR );
	OUT_3D_R <= NOT(PS_AR_CH_8_BIT_STAR_VAL_CHK_STAR AND PS_AR_CH_2_BIT_STAR_VAL_CHK_STAR );
	OUT_2D_G <= NOT(OUT_3D_R AND OUT_3E_C AND MV_1ST_CHECK_TEST_SWITCH );
	OUT_3E_C <= NOT(PS_AR_CH_2_BIT_STAR_VAL_CHK_STAR AND PS_AR_CH_0_BIT_STAR_VAL_CHK );
	OUT_2E_C <= NOT(MV_1ST_CHECK_TEST_SWITCH );
	OUT_3F_R <= NOT(PS_AR_CH_4_BIT_STAR_VAL_CHK_STAR AND PS_AR_CH_0_BIT_STAR_VAL_CHK );
	OUT_1F_K <= NOT(MV_2ND_CHECK_TEST_SWITCH );
	OUT_3G_C <= NOT(PS_AR_CH_4_BIT_STAR_VAL_CHK_STAR AND PS_AR_CH_2_BIT_STAR_VAL_CHK_STAR );
	OUT_2G_G <= NOT(OUT_3F_R AND OUT_3G_C AND OUT_3H_R );
	OUT_3H_R <= NOT(PS_AR_CH_2_BIT_STAR_VAL_CHK_STAR AND PS_AR_CH_1_BIT_STAR_VAL_CHK_STAR );
	OUT_2H_G <= NOT(OUT_3I_C AND OUT_2I_R AND MV_1ST_CHECK_TEST_SWITCH );
	OUT_3I_C <= NOT(PS_AR_CH_1_BIT_STAR_VAL_CHK_STAR AND PS_AR_CH_8_BIT_STAR_VAL_CHK_STAR );
	OUT_2I_R <= NOT(PS_AR_CH_8_BIT_STAR_VAL_CHK_STAR AND PS_AR_CH_0_BIT_STAR_VAL_CHK );
	OUT_DOT_1B <= OUT_2B_G OR OUT_2D_G;
	OUT_DOT_1G <= OUT_2G_G OR OUT_2H_G;

	MS_AR_CH_VC_48_BIT <= OUT_3C_C;
	PY_1ST_CHECK_TEST_STAR_SEE_NOTE_STAR <= OUT_2E_C;
	PY_2ND_CHECK_TEST_STAR_SEE_NOTE_STAR <= OUT_1F_K;
	PS_AR_CH_VC_GROUP_ONE <= OUT_DOT_1B;
	PS_AR_CH_VC_GROUP_TWO <= OUT_DOT_1G;


end;
