# AXI-Lite SRAM Controller Verification

![Language](https://img.shields.io/badge/Language-SystemVerilog-blue)
![Methodology](https://img.shields.io/badge/Methodology-UVM-orange)

## ğŸ“– Project Overview

This project is a complete **verification environment** built using **SystemVerilog** and **UVM** to validate an **AXI-Lite SRAM Controller**. 

The goal is to verify that the SRAM controller correctly:
- Receives read and write transactions from an AXI-Lite master
- Correctly addresses and accesses the internal SRAM memory
- Returns appropriate responses with data (for reads) or status (for writes)
- Handles protocol timing and handshaking requirements

---

## ğŸ¯ The Concept

The **AXI-Lite SRAM Controller** acts as a bridge between an AXI-Lite master (like a processor) and SRAM memory:

1. **The Master (AXI-Lite Source):** Initiates read and write transactions with addresses and data.
2. **The AXI-Lite Protocol:** A lightweight synchronous bus protocol that carries transactions between master and slave.
3. **The SRAM Controller (Device Under Test):** Translates AXI-Lite commands into SRAM operations.
4. **The SRAM Memory:** Internal memory accessed by the controller.
5. **The UVM Testbench (Verification Environment):** Generates stimulus, monitors responses, and validates correctness.

The testbench verifies that the controller handles various scenarios:
- Basic read/write operations
- Burst transactions
- Back-to-back transfers
- Edge cases and protocol compliance

---

## ğŸ“ Directory Structure

```
AXI-Lite_SRAM_Controller_UVM_Verification/
â”œâ”€â”€ README.md                    # Project documentation
â”œâ”€â”€ setupX.bash                  # Setup script
â”œâ”€â”€ dut/                         # Design Under Test
â”‚   â””â”€â”€ axilite_sram_controller.sv
â”œâ”€â”€ tb/                          # UVM Testbench
â”‚   â”œâ”€â”€ agent/                   # UVM Agent
â”‚   â”‚   â”œâ”€â”€ axilite_agent.sv
â”‚   â”‚   â”œâ”€â”€ axilite_driver.sv
â”‚   â”‚   â”œâ”€â”€ axilite_monitor.sv
â”‚   â”‚   â”œâ”€â”€ axilite_scoreboard.sv
â”‚   â”‚   â””â”€â”€ axilite_sequencer.sv
â”‚   â”œâ”€â”€ env/                     # Environment
â”‚   â”‚   â””â”€â”€ env.sv
â”‚   â”œâ”€â”€ interface/               # Protocol Interfaces
â”‚   â”‚   â””â”€â”€ axilite_if.sv
â”‚   â”œâ”€â”€ transaction/             # Transaction Definitions
â”‚   â”‚   â””â”€â”€ axilite_transaction.sv
â”‚   â”œâ”€â”€ test/                    # Test Cases
â”‚   â”‚   â””â”€â”€ base_test.sv
â”‚   â””â”€â”€ top/                     # Top-level Testbench
â”‚       â””â”€â”€ tb_top.sv
â””â”€â”€ sim/                         # Simulation
    â”œâ”€â”€ file_list.f              # File compilation list
    â””â”€â”€ run.f                    # Simulation commands
```

### Directory Descriptions

- **`dut/`** - The design under test: AXI-Lite SRAM Controller RTL
- **`tb/`** - Complete UVM-based verification environment:
  - **`agent/`** - Reusable UVM agent implementing the AXI-Lite protocol
  - **`env/`** - Environment configuration, scoreboards, and coverage
  - **`interface/`** - SystemVerilog interface definitions for AXI-Lite protocol
  - **`transaction/`** - Transaction class definitions for stimulus and response
  - **`test/`** - Test cases and verification scenarios
  - **`top/`** - Top-level testbench module
- **`sim/`** - Simulation artifacts and configuration files

---

## ğŸš€ How to Run the Project

### Prerequisites

- A SystemVerilog simulator (Cadence Xcelium, Mentor Questa, or similar)
- UVM library (typically included with the simulator)
- SystemVerilog compiler support

### Running the Testbench

1. **Navigate to the simulation directory**:
   ```bash
   cd sim
   ```

2. **Run the complete testbench**:
   ```bash
   xrun -f run.f
   ```

   Or, if using a different simulator:
   ```bash
   qsim -f run.f          # Mentor Questa
   ```

3. **View results**: Check simulation logs and waveforms in the output directory.

---

## ğŸ“Š Verification Strategy

- **Functional Coverage:** Tracks which transactions and protocols states are exercised
- **Code Coverage:** Monitors DUT logic and decision coverage
- **Scoreboarding:** Compares expected vs. actual DUT behavior
- **Assertions:** Protocol and design assumptions are validated continuously

---

## âœ¨ Key Features

- **Full UVM Testbench:** Modular, reusable, and scalable verification environment
- **AXI-Lite Protocol Compliance:** Correctly implements master and slave protocols
- **Transaction-Level Verification:** Abstract communication without low-level signal details
- **Comprehensive Testing:** Covers normal operations, edge cases, and protocol requirements

---
