Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Abhinandan/Desktop/Kgp/Class/3rd yr/5th sem/COA Lab/Github/COA/Assn7/version/RISC_KGP_v3/RISC_KGP_v3/RISC_KGP_tb_isim_beh.exe" -prj "C:/Users/Abhinandan/Desktop/Kgp/Class/3rd yr/5th sem/COA Lab/Github/COA/Assn7/version/RISC_KGP_v3/RISC_KGP_v3/RISC_KGP_tb_beh.prj" "work.RISC_KGP_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Abhinandan/Desktop/Kgp/Class/3rd yr/5th sem/COA Lab/Github/COA/Assn7/version/RISC_KGP_v3/RISC_KGP_v3/ipcore_dir/myBrom.v" into library work
Analyzing Verilog file "C:/Users/Abhinandan/Desktop/Kgp/Class/3rd yr/5th sem/COA Lab/Github/COA/Assn7/version/RISC_KGP_v3/RISC_KGP_v3/ipcore_dir/myBram.v" into library work
Analyzing Verilog file "C:/Users/Abhinandan/Desktop/Kgp/Class/3rd yr/5th sem/COA Lab/Github/COA/Assn7/version/RISC_KGP_v3/RISC_KGP_v3/WidthExtend5to32.v" into library work
Analyzing Verilog file "C:/Users/Abhinandan/Desktop/Kgp/Class/3rd yr/5th sem/COA Lab/Github/COA/Assn7/version/RISC_KGP_v3/RISC_KGP_v3/SignExtend17To32.v" into library work
Analyzing Verilog file "C:/Users/Abhinandan/Desktop/Kgp/Class/3rd yr/5th sem/COA Lab/Github/COA/Assn7/version/RISC_KGP_v3/RISC_KGP_v3/RegisterFile.v" into library work
Analyzing Verilog file "C:/Users/Abhinandan/Desktop/Kgp/Class/3rd yr/5th sem/COA Lab/Github/COA/Assn7/version/RISC_KGP_v3/RISC_KGP_v3/ProgramCounter.v" into library work
Analyzing Verilog file "C:/Users/Abhinandan/Desktop/Kgp/Class/3rd yr/5th sem/COA Lab/Github/COA/Assn7/version/RISC_KGP_v3/RISC_KGP_v3/MuxThreeTOOneThirtyTwoBit.v" into library work
Analyzing Verilog file "C:/Users/Abhinandan/Desktop/Kgp/Class/3rd yr/5th sem/COA Lab/Github/COA/Assn7/version/RISC_KGP_v3/RISC_KGP_v3/MuxThreeToOneFiveBit.v" into library work
Analyzing Verilog file "C:/Users/Abhinandan/Desktop/Kgp/Class/3rd yr/5th sem/COA Lab/Github/COA/Assn7/version/RISC_KGP_v3/RISC_KGP_v3/InstructionMemory.v" into library work
Analyzing Verilog file "C:/Users/Abhinandan/Desktop/Kgp/Class/3rd yr/5th sem/COA Lab/Github/COA/Assn7/version/RISC_KGP_v3/RISC_KGP_v3/datamemory.v" into library work
Analyzing Verilog file "C:/Users/Abhinandan/Desktop/Kgp/Class/3rd yr/5th sem/COA Lab/Github/COA/Assn7/version/RISC_KGP_v3/RISC_KGP_v3/Control.v" into library work
Analyzing Verilog file "C:/Users/Abhinandan/Desktop/Kgp/Class/3rd yr/5th sem/COA Lab/Github/COA/Assn7/version/RISC_KGP_v3/RISC_KGP_v3/Branching.v" into library work
Analyzing Verilog file "C:/Users/Abhinandan/Desktop/Kgp/Class/3rd yr/5th sem/COA Lab/Github/COA/Assn7/version/RISC_KGP_v3/RISC_KGP_v3/ALUControl.v" into library work
Analyzing Verilog file "C:/Users/Abhinandan/Desktop/Kgp/Class/3rd yr/5th sem/COA Lab/Github/COA/Assn7/version/RISC_KGP_v3/RISC_KGP_v3/ALU.v" into library work
WARNING:HDLCompiler:687 - "FullAdder.v" Line 12: Illegal redeclaration of module <FA_Struct>.
WARNING:HDLCompiler:687 - "Adder.v" Line 13: Illegal redeclaration of module <rca32>.
Analyzing Verilog file "C:/Users/Abhinandan/Desktop/Kgp/Class/3rd yr/5th sem/COA Lab/Github/COA/Assn7/version/RISC_KGP_v3/RISC_KGP_v3/RISC_KGP.v" into library work
Analyzing Verilog file "C:/Users/Abhinandan/Desktop/Kgp/Class/3rd yr/5th sem/COA Lab/Github/COA/Assn7/version/RISC_KGP_v3/RISC_KGP_v3/RISC_KGP_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ProgramCounter
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module myBrom
Compiling module InstructionMemory
Compiling module Control
Compiling module Mux3To1_5
Compiling module Register
Compiling module RegisterFile
Compiling module ALU_control
Compiling module WidthExtend5to32
Compiling module SignExtend17to32
Compiling module Mux3To1_32
Compiling module FA_Struct
Compiling module rca32_default
Compiling module TwosComp
Compiling module AND
Compiling module XOR
Compiling module Multiplexer
Compiling module BarrelShifter_default
Compiling module LeftShift
Compiling module RightShift
Compiling module RightShiftArithmetic
Compiling module LessThanZero
Compiling module EqualToZero
Compiling module Mux7To1
Compiling module AluState
Compiling module ALU
Compiling module Mux2To1
Compiling module Mux6To1
Compiling module branching
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module myBram
Compiling module datamemory
Compiling module risc_kgp
Compiling module RISC_KGP_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 15 sub-compilation(s) to finish...
Compiled 44 Verilog Units
Built simulation executable C:/Users/Abhinandan/Desktop/Kgp/Class/3rd yr/5th sem/COA Lab/Github/COA/Assn7/version/RISC_KGP_v3/RISC_KGP_v3/RISC_KGP_tb_isim_beh.exe
Fuse Memory Usage: 34588 KB
Fuse CPU Usage: 874 ms
