// Seed: 2730870471
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1 ? id_6 == id_6 : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri1 id_5 = id_3;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_2
  );
  assign id_3 = id_2;
  assign id_5 = 1;
endmodule
