{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649687829198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649687829198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 16:36:52 2022 " "Processing started: Mon Apr 11 16:36:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649687829198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649687829198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Box_Muller -c Box_Muller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Box_Muller -c Box_Muller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649687829198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649687829902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649687829902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_a_lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f_a_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_a_lut-SYN " "Found design unit 1: f_a_lut-SYN" {  } { { "f_a_lut.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649687839187 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_a_lut " "Found entity 1: f_a_lut" {  } { { "f_a_lut.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649687839187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649687839187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "box_muller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file box_muller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Box_Muller-behavior " "Found design unit 1: Box_Muller-behavior" {  } { { "Box_Muller.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649687839187 ""} { "Info" "ISGN_ENTITY_NAME" "1 Box_Muller " "Found entity 1: Box_Muller" {  } { { "Box_Muller.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649687839187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649687839187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lod_2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lod_2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOD_2b-behavior " "Found design unit 1: LOD_2b-behavior" {  } { { "LOD_2b.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD_2b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649687839197 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOD_2b " "Found entity 1: LOD_2b" {  } { { "LOD_2b.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD_2b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649687839197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649687839197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOD-behavior " "Found design unit 1: LOD-behavior" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649687839197 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOD " "Found entity 1: LOD" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649687839197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649687839197 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LOD " "Elaborating entity \"LOD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649687839248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOD_2b LOD_2b:\\gen_LOD:0:leading_ones " "Elaborating entity \"LOD_2b\" for hierarchy \"LOD_2b:\\gen_LOD:0:leading_ones\"" {  } { { "LOD.vhd" "\\gen_LOD:0:leading_ones" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649687839266 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[0\] GND " "Pin \"sum\[0\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[1\] GND " "Pin \"sum\[1\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[2\] GND " "Pin \"sum\[2\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[3\] GND " "Pin \"sum\[3\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[4\] GND " "Pin \"sum\[4\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[5\] GND " "Pin \"sum\[5\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[6\] GND " "Pin \"sum\[6\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[7\] GND " "Pin \"sum\[7\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[8\] GND " "Pin \"sum\[8\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[9\] GND " "Pin \"sum\[9\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[10\] GND " "Pin \"sum\[10\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[11\] GND " "Pin \"sum\[11\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[12\] GND " "Pin \"sum\[12\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[13\] GND " "Pin \"sum\[13\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[14\] GND " "Pin \"sum\[14\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[15\] GND " "Pin \"sum\[15\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[16\] GND " "Pin \"sum\[16\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[17\] GND " "Pin \"sum\[17\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[18\] GND " "Pin \"sum\[18\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[19\] GND " "Pin \"sum\[19\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[20\] GND " "Pin \"sum\[20\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[21\] GND " "Pin \"sum\[21\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[22\] GND " "Pin \"sum\[22\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[23\] GND " "Pin \"sum\[23\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[24\] GND " "Pin \"sum\[24\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[25\] GND " "Pin \"sum\[25\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[26\] GND " "Pin \"sum\[26\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[27\] GND " "Pin \"sum\[27\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[28\] GND " "Pin \"sum\[28\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[29\] GND " "Pin \"sum\[29\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[30\] GND " "Pin \"sum\[30\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[31\] GND " "Pin \"sum\[31\]\" is stuck at GND" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[0\] VCC " "Pin \"sum_1\[0\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[1\] VCC " "Pin \"sum_1\[1\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[2\] VCC " "Pin \"sum_1\[2\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[3\] VCC " "Pin \"sum_1\[3\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[4\] VCC " "Pin \"sum_1\[4\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[5\] VCC " "Pin \"sum_1\[5\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[6\] VCC " "Pin \"sum_1\[6\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[7\] VCC " "Pin \"sum_1\[7\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[8\] VCC " "Pin \"sum_1\[8\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[9\] VCC " "Pin \"sum_1\[9\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[10\] VCC " "Pin \"sum_1\[10\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[11\] VCC " "Pin \"sum_1\[11\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[12\] VCC " "Pin \"sum_1\[12\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[13\] VCC " "Pin \"sum_1\[13\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[14\] VCC " "Pin \"sum_1\[14\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[15\] VCC " "Pin \"sum_1\[15\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[16\] VCC " "Pin \"sum_1\[16\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[17\] VCC " "Pin \"sum_1\[17\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[18\] VCC " "Pin \"sum_1\[18\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[19\] VCC " "Pin \"sum_1\[19\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[20\] VCC " "Pin \"sum_1\[20\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[21\] VCC " "Pin \"sum_1\[21\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[22\] VCC " "Pin \"sum_1\[22\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[23\] VCC " "Pin \"sum_1\[23\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[24\] VCC " "Pin \"sum_1\[24\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[25\] VCC " "Pin \"sum_1\[25\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[26\] VCC " "Pin \"sum_1\[26\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[27\] VCC " "Pin \"sum_1\[27\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[28\] VCC " "Pin \"sum_1\[28\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[29\] VCC " "Pin \"sum_1\[29\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[30\] VCC " "Pin \"sum_1\[30\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_1\[31\] VCC " "Pin \"sum_1\[31\]\" is stuck at VCC" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649687839730 "|LOD|sum_1[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649687839730 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649687839846 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649687839846 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[0\] " "No output dependent on input pin \"X\[0\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[1\] " "No output dependent on input pin \"X\[1\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[2\] " "No output dependent on input pin \"X\[2\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[3\] " "No output dependent on input pin \"X\[3\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[4\] " "No output dependent on input pin \"X\[4\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[5\] " "No output dependent on input pin \"X\[5\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[6\] " "No output dependent on input pin \"X\[6\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[7\] " "No output dependent on input pin \"X\[7\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[8\] " "No output dependent on input pin \"X\[8\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[9\] " "No output dependent on input pin \"X\[9\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[10\] " "No output dependent on input pin \"X\[10\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[11\] " "No output dependent on input pin \"X\[11\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[12\] " "No output dependent on input pin \"X\[12\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[13\] " "No output dependent on input pin \"X\[13\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[14\] " "No output dependent on input pin \"X\[14\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[15\] " "No output dependent on input pin \"X\[15\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[16\] " "No output dependent on input pin \"X\[16\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[17\] " "No output dependent on input pin \"X\[17\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[18\] " "No output dependent on input pin \"X\[18\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[19\] " "No output dependent on input pin \"X\[19\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[20\] " "No output dependent on input pin \"X\[20\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[21\] " "No output dependent on input pin \"X\[21\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[22\] " "No output dependent on input pin \"X\[22\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[23\] " "No output dependent on input pin \"X\[23\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[24\] " "No output dependent on input pin \"X\[24\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[25\] " "No output dependent on input pin \"X\[25\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[26\] " "No output dependent on input pin \"X\[26\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[27\] " "No output dependent on input pin \"X\[27\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[28\] " "No output dependent on input pin \"X\[28\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[29\] " "No output dependent on input pin \"X\[29\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[30\] " "No output dependent on input pin \"X\[30\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[31\] " "No output dependent on input pin \"X\[31\]\"" {  } { { "LOD.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649687839884 "|LOD|X[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1649687839884 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649687839884 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649687839884 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649687839884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649687839899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 16:37:19 2022 " "Processing ended: Mon Apr 11 16:37:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649687839899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649687839899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649687839899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649687839899 ""}
