// Seed: 2576703404
module module_0;
  wire id_2;
  tri id_3, id_4, id_5, id_6, id_7;
  wire id_8;
  always id_1 = 1 | 1'h0;
  wire id_9;
  assign id_3 = 'b0;
  supply0 id_10 = id_1, id_11;
  assign id_3 = 1;
  wire id_12, id_13;
  assign id_7 = 1;
  wire id_14;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5, id_6;
  wire id_7;
  module_0 modCall_1 ();
endmodule
