package erythcore

import chisel3._
import chisel3.util._

import utils._

object  RV32CSR extends InstrType{
    def CSRRW   = BitPat("b???????_?????_?????_001_?????_11100_11")
    def CSRRS   = BitPat("b???????_?????_?????_010_?????_11100_11")
    def CSRRC   = BitPat("b???????_?????_?????_011_?????_11100_11")
    
    val table = Array(
        CSRRW       -> List(TypeI, ALUop.nop, LSUop.nop, BPUop.nop, CSRop.wrt),
        CSRRS       -> List(TypeI, ALUop.nop, LSUop.nop, BPUop.nop, CSRop.set),
        CSRRC       -> List(TypeI, ALUop.nop, LSUop.nop, BPUop.nop, CSRop.clr)
    )
}