
---------- Begin Simulation Statistics ----------
simSeconds                                   0.053835                       # Number of seconds simulated (Second)
simTicks                                  53835020000                       # Number of ticks simulated (Tick)
finalTick                                 53835020000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    182.46                       # Real time elapsed on the host (Second)
hostTickRate                                295058605                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9648896                       # Number of bytes of host memory used (Byte)
simInsts                                     48412115                       # Number of instructions simulated (Count)
simOps                                       86497722                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   265337                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     474076                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          126349                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.016241                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.312652                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      125950     99.68%     99.68% |          79      0.06%     99.75% |          99      0.08%     99.83% |         140      0.11%     99.94% |          80      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            126349                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     28675398                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.369988                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.246974                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.772216                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    20991766     73.20%     73.20% |     6962575     24.28%     97.49% |      622869      2.17%     99.66% |       55334      0.19%     99.85% |       26486      0.09%     99.94% |       10613      0.04%     99.98% |        2881      0.01%     99.99% |        1631      0.01%    100.00% |        1243      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     28675398                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     28967334                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.259605                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.019374                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       5.386078                       (Unspecified)
system.caches.m_latencyHistSeqr          |    28906244     99.79%     99.79% |       47329      0.16%     99.95% |       10881      0.04%     99.99% |        1449      0.01%    100.00% |         926      0.00%    100.00% |         313      0.00%    100.00% |         144      0.00%    100.00% |          30      0.00%    100.00% |          13      0.00%    100.00% |           5      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28967334                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     28903904                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.057323                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.009559                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     2.151180                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    28887839     99.94%     99.94% |       14831      0.05%    100.00% |         760      0.00%    100.00% |         210      0.00%    100.00% |         219      0.00%    100.00% |          37      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     28903904                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        63430                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    93.436276                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    83.758368                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    51.229127                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       18405     29.02%     29.02% |       32498     51.23%     80.25% |       10121     15.96%     96.21% |        1239      1.95%     98.16% |         707      1.11%     99.27% |         276      0.44%     99.71% |         144      0.23%     99.94% |          28      0.04%     99.98% |           7      0.01%     99.99% |           5      0.01%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        63430                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        63430                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.001009                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.069222                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       63414     99.97%     99.97% |           0      0.00%     99.97% |           6      0.01%     99.98% |           0      0.00%     99.98% |           4      0.01%     99.99% |           0      0.00%     99.99% |           6      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         63430                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        62919                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.031596                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.437033                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       62536     99.39%     99.39% |          73      0.12%     99.51% |          95      0.15%     99.66% |         134      0.21%     99.87% |          80      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         62919                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         9061231      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8690898      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       11215206      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           63430      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        62919      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        62919      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         39775      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2597      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        21059      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       9021456      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      8688301      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     11194147      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        62919      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        62919      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        42371      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        21059      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         63431      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         62919      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        63430      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        62919      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        63431      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        62919      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        63430      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        62919      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        63430                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    93.436276                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    83.758368                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    51.229127                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       18405     29.02%     29.02% |       32498     51.23%     80.25% |       10121     15.96%     96.21% |        1239      1.95%     98.16% |         707      1.11%     99.27% |         276      0.44%     99.71% |         144      0.23%     99.94% |          28      0.04%     99.98% |           7      0.01%     99.99% |           5      0.01%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        63430                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        63429                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      9061231                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.440704                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.020107                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     7.606575                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     9034390     99.70%     99.70% |       16117      0.18%     99.88% |        8676      0.10%     99.98% |        1100      0.01%     99.99% |         570      0.01%    100.00% |         210      0.00%    100.00% |         141      0.00%    100.00% |          15      0.00%    100.00% |           7      0.00%    100.00% |           5      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      9061231                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      9021456                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.003510                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000192                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.594894                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     9021139    100.00%    100.00% |         278      0.00%    100.00% |          27      0.00%    100.00% |           8      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      9021456                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        39775                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean   100.601609                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    89.265200                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    56.787191                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |       13251     33.31%     33.31% |       15839     39.82%     73.14% |        8649     21.74%     94.88% |        1092      2.75%     97.63% |         567      1.43%     99.05% |         209      0.53%     99.58% |         141      0.35%     99.93% |          15      0.04%     99.97% |           7      0.02%     99.99% |           5      0.01%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        39775                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10748698                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.233444                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.022364                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     4.623026                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10723514     99.77%     99.77% |       23035      0.21%     99.98% |        1596      0.01%     99.99% |         233      0.00%    100.00% |         225      0.00%    100.00% |          78      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10748698                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10728062                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.077244                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.013917                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     2.473988                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10720273     99.93%     99.93% |        7205      0.07%     99.99% |         347      0.00%    100.00% |         108      0.00%    100.00% |         106      0.00%    100.00% |          19      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10728062                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples        20636                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    82.437439                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    76.362493                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    36.655326                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        3241     15.71%     15.71% |       15830     76.71%     92.42% |        1249      6.05%     98.47% |         125      0.61%     99.07% |         119      0.58%     99.65% |          59      0.29%     99.94% |           0      0.00%     99.94% |          13      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total        20636                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8690897                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.098286                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.005393                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     3.073991                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8682061     99.90%     99.90% |        8004      0.09%     99.99% |         562      0.01%    100.00% |         113      0.00%    100.00% |         126      0.00%    100.00% |          24      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8690897                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      8688301                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.076851                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.004132                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     2.729647                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     8680344     99.91%     99.91% |        7346      0.08%     99.99% |         386      0.00%    100.00% |          94      0.00%    100.00% |         110      0.00%    100.00% |          17      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      8688301                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2596                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    72.837827                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.913952                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    39.374623                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1717     66.14%     66.14% |         658     25.35%     91.49% |         176      6.78%     98.27% |          19      0.73%     99.00% |          16      0.62%     99.61% |           7      0.27%     99.88% |           3      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2596                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       466508                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.350133                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.215306                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     2.805343                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      466279     99.95%     99.95% |         173      0.04%     99.99% |          47      0.01%    100.00% |           3      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       466508                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       466085                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.276334                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.210756                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.480440                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      466081    100.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       466085                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples          423                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    82.666667                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    75.816683                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    42.555456                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |         196     46.34%     46.34% |         171     40.43%     86.76% |          47     11.11%     97.87% |           3      0.71%     98.58% |           5      1.18%     99.76% |           1      0.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total          423                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        39775                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean   100.601609                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    89.265200                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    56.787191                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |       13251     33.31%     33.31% |       15839     39.82%     73.14% |        8649     21.74%     94.88% |        1092      2.75%     97.63% |         567      1.43%     99.05% |         209      0.53%     99.58% |         141      0.35%     99.93% |          15      0.04%     99.97% |           7      0.02%     99.99% |           5      0.01%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        39775                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples        20636                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    82.437439                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    76.362493                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    36.655326                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        3241     15.71%     15.71% |       15830     76.71%     92.42% |        1249      6.05%     98.47% |         125      0.61%     99.07% |         119      0.58%     99.65% |          59      0.29%     99.94% |           0      0.00%     99.94% |          13      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total        20636                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2596                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    72.837827                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.913952                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    39.374623                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1717     66.14%     66.14% |         658     25.35%     91.49% |         176      6.78%     98.27% |          19      0.73%     99.00% |          16      0.62%     99.61% |           7      0.27%     99.88% |           3      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2596                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples          423                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    82.666667                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    75.816683                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    42.555456                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         196     46.34%     46.34% |         171     40.43%     86.76% |          47     11.11%     97.87% |           3      0.71%     98.58% |           5      1.18%     99.76% |           1      0.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total          423                       (Unspecified)
system.caches.controllers0.delayHistogram::samples       126349                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.016241                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.312652                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1       125950     99.68%     99.68% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           79      0.06%     99.75% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           99      0.08%     99.83% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7          140      0.11%     99.94% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           80      0.06%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total       126349                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     28903904                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        63431                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28967335                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001169                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5000.269806                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.576210                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1026.459450                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  53835020000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.004694                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999889                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001178                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.041293                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001169                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.815269                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  53835020000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002347                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9999.708331                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002347                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.008600                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001178                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.998718                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.002952                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.998737                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control        126862                       (Unspecified)
system.caches.network.msg_byte.Control        1014896                       (Unspecified)
system.caches.network.msg_count.Data           125838                       (Unspecified)
system.caches.network.msg_byte.Data           9060336                       (Unspecified)
system.caches.network.msg_count.Response_Data       126860                       (Unspecified)
system.caches.network.msg_byte.Response_Data      9133920                       (Unspecified)
system.caches.network.msg_count.Writeback_Control       125838                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control      1006704                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.002347                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7999.708888                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.001169                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.639528                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.001178                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.044116                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  53835020000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.586742                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        63431                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       507448                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        62919                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      4530168                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        63430                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      4566960                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        62919                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       503352                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001169                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4000.454685                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001178                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.042723                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.007406                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6999.709111                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  53835020000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.588640                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        63430                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      4566960                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        62919                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       503352                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.584844                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        63431                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       507448                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        62919                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      4530168                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.586742                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        63431                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       507448                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        62919                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      4530168                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        63430                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      4566960                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        62919                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       503352                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002347                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8999.708628                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001187                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.824333                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001179                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.045472                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  53835020000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.584844                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        63431                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       507448                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        62919                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      4530168                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.588640                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        63430                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      4566960                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        62919                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       503352                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  53835020000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  53835020000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  53835020000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         53835021                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        98444808                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   917790                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       95439439                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2231                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             12864861                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          15260655                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 123                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            53746709                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.775726                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.037274                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  22652598     42.15%     42.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   8383335     15.60%     57.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4875855      9.07%     66.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   6596357     12.27%     79.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3401958      6.33%     85.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4363575      8.12%     93.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2460056      4.58%     98.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    774520      1.44%     99.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    238455      0.44%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              53746709                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   64689     11.68%     11.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     11.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     11.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     11.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     11.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     11.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     11.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     11.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     11.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     11.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     11.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      3      0.00%     11.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     11.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     51      0.01%     11.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     11.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    905      0.16%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     4      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   30      0.01%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 2      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 480234     86.73%     98.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  7347      1.33%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               244      0.04%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              177      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1594663      1.67%      1.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      55376769     58.02%     59.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1931      0.00%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         37399      0.04%     59.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      2105588      2.21%     61.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     61.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       262432      0.27%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       262144      0.27%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7172      0.01%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       275565      0.29%     62.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     62.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        15009      0.02%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       406688      0.43%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1097      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       655369      0.69%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       393264      0.41%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       131079      0.14%     64.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       458755      0.48%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     19565311     20.50%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      9727107     10.19%     95.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2707719      2.84%     98.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1454370      1.52%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       95439439                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.772813                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              553686                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.005801                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                224539853                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               101862214                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        84467481                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  20641651                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 10368092                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         10316144                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    84077005                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     10321457                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                        149718                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                        2019491                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                       688930                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   99362598                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      838                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                     23086799                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                    11577124                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                    917786                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                         10775                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                       674005                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents               3356                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              72641                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           75965                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                   148606                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          94967918                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      22146203                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    471521                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           33187370                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        7157094                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     11041167                       # Number of stores executed (Count)
system.cpu.numRate                           1.764055                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     94867309                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    94783625                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      68357454                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                     110390649                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.760631                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.619232                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                            1962                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           88312                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    48412115                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      86497722                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.112015                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.112015                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.899268                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.899268                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  148278137                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  66154327                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    10156614                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    8330493                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    19978882                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   20214143                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  48653586                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  1835170                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       23086799                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      11577124                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      7984179                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2230487                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 7743936                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2888946                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            146576                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              4386327                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 4383687                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999398                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1592229                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 12                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6324                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4040                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2284                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          620                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        12853573                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          917666                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            146310                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     52067892                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.661249                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.475670                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        24737297     47.51%     47.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        11267981     21.64%     69.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4363360      8.38%     77.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3773611      7.25%     84.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          756111      1.45%     86.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1030124      1.98%     88.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          490257      0.94%     89.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1127626      2.17%     91.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4521525      8.68%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     52067892                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             48412115                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               86497722                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    30064628                       # Number of memory references committed (Count)
system.cpu.commit.loads                      19315810                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6508045                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   10299466                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    79287023                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1585648                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1587357      1.84%      1.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     49845554     57.63%     59.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1915      0.00%     59.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        35091      0.04%     59.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      2102039      2.43%     61.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     61.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       262432      0.30%     62.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       262144      0.30%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6484      0.01%     62.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       273295      0.32%     62.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     62.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13164      0.02%     62.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       404782      0.47%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          429      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       655360      0.76%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       393218      0.45%     64.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       131072      0.15%     64.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       458752      0.53%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     16614585     19.21%     84.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      9295968     10.75%     95.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2701225      3.12%     98.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1452850      1.68%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     86497722                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4521525                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                  7362442                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              31191252                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  14007504                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1035793                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 149718                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4325223                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   810                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              101386062                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3705                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            9457378                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       59705505                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7743936                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            5979956                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      44120117                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  301016                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  595                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4088                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles          114                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        13909                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   8691562                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 42462                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           53746709                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.919998                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.100801                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 36713501     68.31%     68.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   860920      1.60%     69.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   869069      1.62%     71.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1368134      2.55%     74.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1549037      2.88%     76.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1792739      3.34%     80.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   960965      1.79%     82.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1494251      2.78%     84.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8138093     15.14%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             53746709                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.143846                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.109046                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    11476571                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3770989                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                10241                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3356                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 828306                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    972                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           19315810                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.024875                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             7.558002                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               19175597     99.27%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  552      0.00%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1360      0.01%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                16324      0.08%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                18896      0.10%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                35045      0.18%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 4935      0.03%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                20677      0.11%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                20776      0.11%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1836      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                443      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                510      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                814      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1179      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1469      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1916      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               7811      0.04%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                937      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                619      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                489      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                472      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                159      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                200      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                111      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                487      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 96      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                300      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                282      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                319      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                185      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1014      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              604                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             19315810                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                22144059                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                11041170                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      7998                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       748                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53835020000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 8692159                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       853                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53835020000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  53835020000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 149718                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  8072279                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2808343                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       25606841                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  14271899                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2837629                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              100650110                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  9748                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 241104                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1055034                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  28674                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              35                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           105590306                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   245159376                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                160129632                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  10194311                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              87699723                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 17890569                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  917888                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              917862                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   7901089                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        146887067                       # The number of ROB reads (Count)
system.cpu.rob.writes                       200381748                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 48412115                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   86497722                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    70                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples    124274.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000616594500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          3903                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          3903                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               192018                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               59045                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        63431                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       62919                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      63431                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     62919                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    2075                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.42                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  63431                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 62919                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    55466                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     4564                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1015                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      204                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       62                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       24                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       16                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     189                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     206                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    3435                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    3805                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    3927                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    3931                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    3934                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    3930                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    3945                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    3945                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    3964                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    4052                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    3993                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    3966                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    3915                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    3915                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    3905                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    3906                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      24                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         3903                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.717909                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.573686                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       7.572347                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-15            1063     27.24%     27.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-31           2838     72.71%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-47              1      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::480-495            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           3903                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         3903                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.114015                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.107548                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.474966                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              3676     94.18%     94.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                28      0.72%     94.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               185      4.74%     99.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                10      0.26%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 3      0.08%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 1      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           3903                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   132800                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  4059584                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               4026816                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               75407866.47799146                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               74799192.05008191                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    53834989000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      426078.27                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1      3926784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1      4025152                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 72941070.700818911195                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 74768282.801789626479                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1        63431                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1        62919                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1   2807359750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1317146342250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     44258.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  20933999.94                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1      4059584                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         4059584                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1      4026816                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      4026816                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1        63431                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            63431                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1        62919                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           62919                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     75407866                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           75407866                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     74799192                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          74799192                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    150207059                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         150207059                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 61356                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                62893                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          4281                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          3717                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          3892                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          4223                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          3838                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          3849                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          3672                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          3780                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          3633                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          3517                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         3602                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         4560                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         4445                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         3561                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         3202                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          4419                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          3815                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          3949                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          4328                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          3934                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          3954                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          3784                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          3858                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3760                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3609                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         3713                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         3678                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         4669                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         4495                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         3629                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         3299                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1656934750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              306780000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          2807359750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 27005.26                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            45755.26                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                18994                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               52551                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             30.96                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            83.56                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        52697                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   150.882213                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    94.365139                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   224.502711                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        39411     74.79%     74.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         6138     11.65%     86.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         2204      4.18%     90.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         1010      1.92%     92.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          579      1.10%     93.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          430      0.82%     94.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          396      0.75%     95.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          360      0.68%     95.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         2169      4.12%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        52697                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                3926784                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             4025152                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                72.941071                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                74.768283                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.15                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.57                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.58                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                57.58                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  53835020000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        193479720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        102825525                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       223139280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      167254020                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 4249620960.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   9402923490                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  12754396320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    27093639315                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    503.271649                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  32937235500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1797640000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  19100144500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        182826840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         97159590                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       214942560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      161047440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 4249620960.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   9384184170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  12770176800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    27059958360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    502.646017                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  32986822250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1797640000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  19050557750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  53835020000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
