Project Information                       c:\users\lex\desktop\1mul\my_mux.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 06/07/2023 23:02:12

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


Untitled


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

my_mux    EP1K100FC484-1   277    42     0    0         0  %    201      4  %

User Pins:                 277    42     0  



Device-Specific Information:              c:\users\lex\desktop\1mul\my_mux.rpt
my_mux

***** Logic for device 'my_mux' compiled without errors.




Device: EP1K100FC484-1

ACEX 1K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF
    Enable Lock Output                         = OFF



Device-Specific Information:              c:\users\lex\desktop\1mul\my_mux.rpt
my_mux

** ERROR SUMMARY **

Info: Chip 'my_mux' in device 'EP1K100FC484-1' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device



     ----------------------------------------------------------------------     
    |   1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22   |    
    |AB o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o AB|    
    |AA o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o AA|    
    |Y  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  Y|    
    |W  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  W|    
    |V  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  V|    
    |U  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  U|    
    |T  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  T|    
    |R  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  R|    
    |P  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  P|    
    |N  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  N|    
    |M  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  M|    
    |L  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  L|    
    |K  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  K|    
    |J  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  J|    
    |H  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  H|    
    |G  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  G|    
    |F  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  F|    
    |E  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  E|    
    |D  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  D|    
    |C  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  C|    
    |B  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  B|    
    |A  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  A|    
    |   1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22   |    
     ----------------------------------------------------------------------     

                                 EP1K100FC484-1                                 
                                  Bottom View                                   



Device-Specific Information:              c:\users\lex\desktop\1mul\my_mux.rpt
my_mux



    A1 GND        E10 I2_10      J19 Out_214     P6 I8_6       V15 I9_17        
    A2 N.C.       E11 I2_5       J20 GND         P7 I5_3       V16 I3_10        
    A3 N.C.       E12 Sel4       J21 Out_18      P8 VCCINT     V17 I7_5         
    A4 N.C.       E13 I10_8      J22 I2_8        P9 GND        V18 I4_18        
    A5 N.C.       E14 I4_9        K1 I9_1       P10 VCCINT     V19 #TRST        
    A6 VCCIO      E15 J3_13       K2 N.C.       P11 J2_1       V20 I7_11        
    A7 J2_11      E16 I9_21       K3 GND        P12 VCC_CKLK   V21 I4_7         
    A8 GND        E17 I5_2        K4 I5_1       P13 VCCIO      V22 VCCIO        
    A9 I10_16     E18 #TCK        K5 I7_1       P14 GND         W1 I5_7         
   A10 I4_3       E19 ^nCEO       K6 I5_10      P15 VCCINT      W2 I10_7        
   A11 J1_8       E20 I10_14      K7 J2_13      P16 I4_19       W3 I1_16        
   A12 Out_219    E21 GND         K8 J2_14      P17 I7_17       W4 RESERVED     
   A13 VCCIO      E22 I6_16       K9 VCCIO      P18 I2_6        W5 RESERVED     
   A14 I1_1        F1 I3_16      K10 GND        P19 I3_6        W6 I2_7         
   A15 I8_7        F2 N.C.       K11 VCCIO      P20 N.C.        W7 I8_4         
   A16 I5_16       F3 I9_13      K12 GND        P21 I7_6        W8 J2_2         
   A17 I5_9        F4 I6_21      K13 GND        P22 N.C.        W9 I3_19        
   A18 I7_15       F5 #TDI       K14 VCCIO       R1 VCCIO      W10 Out_23       
   A19 I2_3        F6 I4_17      K15 J3_9        R2 I3_17      W11 GND_CKLK     
   A20 J3_14       F7 I6_13      K16 Out_115     R3 N.C.       W12 I1_8         
   A21 I8_10       F8 I2_20      K17 Out_221     R4 I2_17      W13 I10_15       
   A22 GND         F9 I8_9       K18 I9_10       R5 I2_19      W14 I5_5         
    B1 GND        F10 GND        K19 Out_213     R6 I10_17     W15 J1_16        
    B2 GND        F11 RESERVED   K20 VCCIO       R7 I10_6      W16 I6_14        
    B3 N.C.       F12 I2_4       K21 I7_10       R8 GND        W17 I3_1         
    B4 N.C.       F13 I6_7       K22 Out_11      R9 VCCIO      W18 I7_18        
    B5 VCCIO      F14 I3_20       L1 I2_2       R10 I4_14      W19 ^nSTATUS     
    B6 J3_20      F15 J1_10       L2 N.C.       R11 I3_15      W20 GND          
    B7 J3_4       F16 I8_21       L3 I9_15      R12 Sel1       W21 VCCINT       
    B8 I7_20      F17 I5_14       L4 I3_18      R13 I7_16      W22 N.C.         
    B9 I9_2       F18 ^CONF_DONE  L5 I8_2       R14 VCCINT      Y1 GND          
   B10 N.C.       F19 #TDO        L6 I2_15      R15 GND         Y2 GND          
   B11 I6_17      F20 Out_116     L7 I1_10      R16 I5_11       Y3 GND          
   B12 J1_18      F21 I4_13       L8 I4_10      R17 Out_215     Y4 RESERVED     
   B13 I1_12      F22 I5_13       L9 VCCINT     R18 Out_117     Y5 I1_19        
   B14 I6_1        G1 VCCIO      L10 VCCINT     R19 Out_19      Y6 I6_10        
   B15 Out_119     G2 Out_28     L11 GND        R20 I5_17       Y7 J2_3         
   B16 I9_5        G3 GND        L12 GND        R21 I4_6        Y8 VCCINT       
   B17 GND         G4 I7_21      L13 VCCINT     R22 GND         Y9 I6_4         
   B18 I10_20      G5 I5_21      L14 VCCIO       T1 GND        Y10 I8_17        
   B19 I9_11       G6 I2_13      L15 Out_14      T2 I7_19      Y11 I8_1         
   B20 I10_4       G7 I8_14      L16 Out_29      T3 VCCIO      Y12 I9_3         
   B21 GND         G8 J3_10      L17 Out_12      T4 J2_17      Y13 J3_5         
   B22 GND         G9 RESERVED   L18 I6_2        T5 J2_15      Y14 I6_3         
    C1 I3_14      G10 I9_18      L19 I10_2       T6 J2_16      Y15 Out_118      
    C2 GND        G11 J1_3       L20 I6_18       T7 ^nCONFIG   Y16 N.C.         
    C3 J2_10      G12 I10_18     L21 I5_18       T8 I9_9       Y17 I6_12        
    C4 I4_21      G13 Out_216    L22 I6_15       T9 I10_9      Y18 I7_14        
    C5 RESERVED   G14 Out_13      M1 J1_7       T10 I1_21      Y19 I8_12        
    C6 I4_15      G15 VCCIO       M2 I9_12      T11 I6_19      Y20 I9_19        
    C7 I7_4       G16 J2_19       M3 I2_12      T12 I1_3       Y21 GND          
    C8 I1_2       G17 I8_13       M4 J1_5       T13 I7_3       Y22 GND          
    C9 J1_2       G18 Out_15      M5 J2_7       T14 I9_14      AA1 GND          
   C10 I3_3       G19 Out_113     M6 J2_5       T15 VCCIO      AA2 RESERVED     
   C11 VCCINT     G20 Out_121     M7 I2_18      T16 I9_4       AA3 J2_6         
   C12 J3_7       G21 GND         M8 I1_15      T17 I1_7       AA4 J3_2         
   C13 I3_8       G22 J3_11       M9 VCCIO      T18 Out_111    AA5 I2_21        
   C14 I5_19       H1 Out_21     M10 VCCINT     T19 J3_15      AA6 GND          
   C15 VCCINT      H2 GND        M11 GND        T20 N.C.       AA7 I8_19        
   C16 I3_7        H3 Out_22     M12 GND        T21 N.C.       AA8 I9_20        
   C17 N.C.        H4 Out_220    M13 VCCINT     T22 VCCIO      AA9 I4_8         
   C18 I8_18       H5 Out_210    M14 VCCINT      U1 N.C.      AA10 J2_4         
   C19 I4_5        H6 Out_211    M15 I1_6        U2 J3_17     AA11 I9_7         
   C20 I10_11      H7 I10_13     M16 Out_16      U3 I3_11     AA12 VCCINT       
   C21 GND         H8 GND        M17 Out_112     U4 ^MSEL0    AA13 I10_5        
   C22 I3_5        H9 VCCIO      M18 Out_25      U5 J3_16     AA14 J2_18        
    D1 I1_5       H10 J3_1       M19 Out_26      U6 J1_17     AA15 N.C.         
    D2 I2_16      H11 Sel2       M20 GND         U7 J2_9      AA16 J1_6         
    D3 I9_16      H12 I8_3       M21 Out_27      U8 J1_20     AA17 I1_11        
    D4 ^DATA0     H13 Out_17     M22 I10_12      U9 RESERVED  AA18 J3_21        
    D5 RESERVED   H14 VCCINT      N1 N.C.       U10 I10_10    AA19 I2_9         
    D6 GND        H15 GND         N2 I3_4       U11 I7_8      AA20 I6_9         
    D7 I4_1       H16 I10_1       N3 VCCIO      U12 J1_11     AA21 J3_6         
    D8 I1_9       H17 J1_4        N4 I6_20      U13 I10_21    AA22 GND          
    D9 I2_14      H18 J3_19       N5 I1_4       U14 I7_2       AB1 J3_18        
   D10 I10_3      H19 J1_19       N6 I1_20      U15 I4_2       AB2 RESERVED     
   D11 J3_8       H20 VCCIO       N7 I5_4       U16 I3_13      AB3 N.C.         
   D12 J1_1       H21 J2_20       N8 GND        U17 I7_13      AB4 N.C.         
   D13 I4_12      H22 I9_8        N9 VCCIO      U18 #TMS       AB5 N.C.         
   D14 Out_212     J1 J2_21      N10 GND        U19 I8_11      AB6 J3_3         
   D15 I1_18       J2 N.C.       N11 VCCIO      U20 Out_217    AB7 N.C.         
   D16 I8_5        J3 I8_8       N12 VCCINT     U21 Out_218    AB8 I1_13        
   D17 GND         J4 J2_12      N13 GND        U22 J1_15      AB9 I5_15        
   D18 J1_21       J5 J1_13      N14 VCCIO       V1 I7_7      AB10 RESERVED     
   D19 I7_9        J6 J1_14      N15 I1_17       V2 I6_11     AB11 GND          
   D20 I2_11       J7 Out_24     N16 I3_9        V3 GND       AB12 J3_12        
   D21 I6_5        J8 VCCINT     N17 Out_114     V4 ^MSEL1    AB13 VCCIO        
   D22 I1_14       J9 GND        N18 Out_120     V5 VCCINT    AB14 I10_19       
    E1 VCCIO      J10 VCCINT     N19 I5_20       V6 I4_11     AB15 N.C.         
    E2 I8_16      J11 VCCIO      N20 VCCIO       V7 J1_9      AB16 GND          
    E3 I4_16      J12 VCCINT     N21 I8_20       V8 I3_21     AB17 N.C.         
    E4 ^nCE       J13 VCCIO      N22 I4_4        V9 RESERVED  AB18 N.C.         
    E5 ^DCLK      J14 GND         P1 I9_6       V10 I3_2      AB19 N.C.         
    E6 J1_12      J15 VCCINT      P2 RESERVED   V11 Sel3      AB20 N.C.         
    E7 I5_12      J16 I2_1        P3 I5_6       V12 RESERVED  AB21 I5_8         
    E8 J2_8       J17 Out_110     P4 GND        V13 I3_12     AB22 I7_12        
    E9 I8_15      J18 I6_8        P5 I6_6       V14 I4_20                       


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant. 


Device-Specific Information:              c:\users\lex\desktop\1mul\my_mux.rpt
my_mux

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A36      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      20/26( 76%)   
A43      7/ 8( 87%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2      20/26( 76%)   
A46      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      20/26( 76%)   
B31      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      20/26( 76%)   
B40      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2      20/26( 76%)   
C22      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2      15/26( 57%)   
C26      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    0/2    0/2      15/26( 57%)   
C27      5/ 8( 62%)   4/ 8( 50%)   2/ 8( 25%)    0/2    0/2       8/26( 30%)   
D35      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      20/26( 76%)   
D36      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2      15/26( 57%)   
E36      8/ 8(100%)   8/ 8(100%)   8/ 8(100%)    0/2    0/2       4/26( 15%)   
E46      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      20/26( 76%)   
E51      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      20/26( 76%)   
F29      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      20/26( 76%)   
F30      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      20/26( 76%)   
F37      7/ 8( 87%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2      20/26( 76%)   
G36      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    0/2    0/2      15/26( 57%)   
G48      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      20/26( 76%)   
H38      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      20/26( 76%)   
H48      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      20/26( 76%)   
H50      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      20/26( 76%)   
I39      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      20/26( 76%)   
J37      7/ 8( 87%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2      20/26( 76%)   
J46      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      20/26( 76%)   
J51      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      20/26( 76%)   
K29      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    0/2    0/2      15/26( 57%)   
L47      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      20/26( 76%)   
L52      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      20/26( 76%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                           313/327    ( 95%)
Total logic cells used:                        201/4992   (  4%)
Total embedded cells used:                       0/192    (  0%)
Total EABs used:                                 0/12     (  0%)
Average fan-in:                                 3.68/4    ( 92%)
Total fan-in:                                 741/19968   (  3%)

Total input pins required:                     277
Total input I/O cell registers required:         0
Total output pins required:                     42
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    201
Total flipflops required:                        0
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                       149/4992   (  2%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   7   0   0   0   0   0   0   7   0   0   7   0   0   0   0   0   0     21/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   7   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0     15/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   8   0   5   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     21/0  
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   7   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     15/0  
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   7   0   0   0   0   7   0     22/0  
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   7   7   0   0   0   0   0   0   7   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     21/0  
 G:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   7   0   0   0   0     15/0  
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   7   0   0   0   0   0   0   0   0   0   7   0   7   0   0     21/0  
 I:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   7   0   0   0   0   0   0   0   0   0   0   0   0   0      7/0  
 J:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   7   0   0   0   0   0   0   0   0   7   0   0   0   0   7   0     21/0  
 K:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      8/0  
 L:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   7   0   0   0   0   7     14/0  

Total:   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   8   0   5   0  15   7   7   0   0   0   7  31  14   7   7   8   0   0   7   0   0  21   7  14   0   7  14   7    201/0  



Device-Specific Information:              c:\users\lex\desktop\1mul\my_mux.rpt
my_mux

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 A14      -     -    -    36      INPUT             ^    0    0    0    1  I1_1
  C8      -     -    -    15      INPUT             ^    0    0    0    1  I1_2
 T12      -     -    -    23      INPUT             ^    0    0    0    1  I1_3
  N5      -     -    H    --      INPUT             ^    0    0    0    1  I1_4
  D1      -     -    A    --      INPUT             ^    0    0    0    1  I1_5
 M15      -     -    I    --      INPUT             ^    0    0    0    1  I1_6
 T17      -     -    L    --      INPUT             ^    0    0    0    1  I1_7
 W12      -     -    -    27      INPUT             ^    0    0    0    1  I1_8
  D8      -     -    -    14      INPUT             ^    0    0    0    1  I1_9
  L7      -     -    E    --      INPUT             ^    0    0    0    1  I1_10
AA17      -     -    -    45      INPUT             ^    0    0    0    1  I1_11
 B13      -     -    -    32      INPUT             ^    0    0    0    1  I1_12
 AB8      -     -    -    15      INPUT             ^    0    0    0    1  I1_13
 D22      -     -    A    --      INPUT             ^    0    0    0    1  I1_14
  M8      -     -    F    --      INPUT             ^    0    0    0    1  I1_15
  W3      -     -    -    04      INPUT             ^    0    0    0    1  I1_16
 N15      -     -    J    --      INPUT             ^    0    0    0    1  I1_17
 D15      -     -    -    39      INPUT             ^    0    0    0    1  I1_18
  Y5      -     -    -    03      INPUT             ^    0    0    0    1  I1_19
  N6      -     -    H    --      INPUT             ^    0    0    0    1  I1_20
 T10      -     -    -    16      INPUT             ^    0    0    0    1  I1_21
 J16      -     -    E    --      INPUT             ^    0    0    0    1  I2_1
  L1      -     -    F    --      INPUT             ^    0    0    0    1  I2_2
 A19      -     -    -    45      INPUT             ^    0    0    0    1  I2_3
 F12      -     -    -    27      INPUT             ^    0    0    0    1  I2_4
 E11      -     -    -    24      INPUT             ^    0    0    0    1  I2_5
 P18      -     -    I    --      INPUT             ^    0    0    0    1  I2_6
  W6      -     -    -    06      INPUT             ^    0    0    0    1  I2_7
 J22      -     -    D    --      INPUT             ^    0    0    0    1  I2_8
AA19      -     -    -    49      INPUT             ^    0    0    0    1  I2_9
 E10      -     -    -    22      INPUT             ^    0    0    0    1  I2_10
 D20      -     -    -    45      INPUT             ^    0    0    0    1  I2_11
  M3      -     -    G    --      INPUT             ^    0    0    0    1  I2_12
  G6      -     -    B    --      INPUT             ^    0    0    0    1  I2_13
  D9      -     -    -    18      INPUT             ^    0    0    0    1  I2_14
  L6      -     -    F    --      INPUT             ^    0    0    0    1  I2_15
  D2      -     -    A    --      INPUT             ^    0    0    0    1  I2_16
  R4      -     -    J    --      INPUT             ^    0    0    0    1  I2_17
  M7      -     -    F    --      INPUT             ^    0    0    0    1  I2_18
  R5      -     -    J    --      INPUT             ^    0    0    0    1  I2_19
  F8      -     -    -    09      INPUT             ^    0    0    0    1  I2_20
 AA5      -     -    -    07      INPUT             ^    0    0    0    1  I2_21
 W17      -     -    -    43      INPUT             ^    0    0    0    1  I3_1
 V10      -     -    -    20      INPUT             ^    0    0    0    1  I3_2
 C10      -     -    -    21      INPUT             ^    0    0    0    1  I3_3
  N2      -     -    H    --      INPUT             ^    0    0    0    1  I3_4
 C22      -     -    A    --      INPUT             ^    0    0    0    1  I3_5
 P19      -     -    I    --      INPUT             ^    0    0    0    1  I3_6
 C16      -     -    -    42      INPUT             ^    0    0    0    1  I3_7
 C13      -     -    -    31      INPUT             ^    0    0    0    1  I3_8
 N16      -     -    J    --      INPUT             ^    0    0    0    1  I3_9
 V16      -     -    -    40      INPUT             ^    0    0    0    1  I3_10
  U3      -     -    L    --      INPUT             ^    0    0    0    1  I3_11
 V13      -     -    -    29      INPUT             ^    0    0    0    1  I3_12
 U16      -     -    -    40      INPUT             ^    0    0    0    1  I3_13
  C1      -     -    A    --      INPUT             ^    0    0    0    1  I3_14
 R11      -     -    -    17      INPUT             ^    0    0    0    1  I3_15
  F1      -     -    A    --      INPUT             ^    0    0    0    1  I3_16
  R2      -     -    J    --      INPUT             ^    0    0    0    1  I3_17
  L4      -     -    F    --      INPUT             ^    0    0    0    1  I3_18
  W9      -     -    -    18      INPUT             ^    0    0    0    1  I3_19
 F14      -     -    -    38      INPUT             ^    0    0    0    1  I3_20
  V8      -     -    -    09      INPUT             ^    0    0    0    1  I3_21
  D7      -     -    -    13      INPUT             ^    0    0    0    1  I4_1
 U15      -     -    -    36      INPUT             ^    0    0    0    1  I4_2
 A10      -     -    -    23      INPUT             ^    0    0    0    1  I4_3
 N22      -     -    H    --      INPUT             ^    0    0    0    1  I4_4
 C19      -     -    -    52      INPUT             ^    0    0    0    1  I4_5
 R21      -     -    I    --      INPUT             ^    0    0    0    1  I4_6
 V21      -     -    L    --      INPUT             ^    0    0    0    1  I4_7
 AA9      -     -    -    18      INPUT             ^    0    0    0    1  I4_8
 E14      -     -    -    37      INPUT             ^    0    0    0    1  I4_9
  L8      -     -    E    --      INPUT             ^    0    0    0    1  I4_10
  V6      -     -    L    --      INPUT             ^    0    0    0    1  I4_11
 D13      -     -    -    33      INPUT             ^    0    0    0    1  I4_12
 F21      -     -    B    --      INPUT             ^    0    0    0    1  I4_13
 R10      -     -    -    16      INPUT             ^    0    0    0    1  I4_14
  C6      -     -    -    07      INPUT             ^    0    0    0    1  I4_15
  E3      -     -    A    --      INPUT             ^    0    0    0    1  I4_16
  F6      -     -    -    11      INPUT             ^    0    0    0    1  I4_17
 V18      -     -    -    45      INPUT             ^    0    0    0    1  I4_18
 P16      -     -    J    --      INPUT             ^    0    0    0    1  I4_19
 V14      -     -    -    32      INPUT             ^    0    0    0    1  I4_20
  C4      -     -    -    07      INPUT             ^    0    0    0    1  I4_21
  K4      -     -    E    --      INPUT             ^    0    0    0    1  I5_1
 E17      -     -    -    50      INPUT             ^    0    0    0    1  I5_2
  P7      -     -    H    --      INPUT             ^    0    0    0    1  I5_3
  N7      -     -    H    --      INPUT             ^    0    0    0    1  I5_4
 W14      -     -    -    33      INPUT             ^    0    0    0    1  I5_5
  P3      -     -    I    --      INPUT             ^    0    0    0    1  I5_6
  W1      -     -    L    --      INPUT             ^    0    0    0    1  I5_7
AB21      -     -    -    50      INPUT             ^    0    0    0    1  I5_8
 A17      -     -    -    43      INPUT             ^    0    0    0    1  I5_9
  K6      -     -    E    --      INPUT             ^    0    0    0    1  I5_10
 R16      -     -    L    --      INPUT             ^    0    0    0    1  I5_11
  E7      -     -    -    12      INPUT             ^    0    0    0    1  I5_12
 F22      -     -    B    --      INPUT             ^    0    0    0    1  I5_13
 F17      -     -    -    49      INPUT             ^    0    0    0    1  I5_14
 AB9      -     -    -    19      INPUT             ^    0    0    0    1  I5_15
 A16      -     -    -    43      INPUT             ^    0    0    0    1  I5_16
 R20      -     -    J    --      INPUT             ^    0    0    0    1  I5_17
 L21      -     -    F    --      INPUT             ^    0    0    0    1  I5_18
 C14      -     -    -    35      INPUT             ^    0    0    0    1  I5_19
 N19      -     -    H    --      INPUT             ^    0    0    0    1  I5_20
  G5      -     -    B    --      INPUT             ^    0    0    0    1  I5_21
 B14      -     -    -    36      INPUT             ^    0    0    0    1  I6_1
 L18      -     -    F    --      INPUT             ^    0    0    0    1  I6_2
 Y14      -     -    -    35      INPUT             ^    0    0    0    1  I6_3
  Y9      -     -    -    17      INPUT             ^    0    0    0    1  I6_4
 D21      -     -    A    --      INPUT             ^    0    0    0    1  I6_5
  P5      -     -    I    --      INPUT             ^    0    0    0    1  I6_6
 F13      -     -    -    34      INPUT             ^    0    0    0    1  I6_7
 J18      -     -    D    --      INPUT             ^    0    0    0    1  I6_8
AA20      -     -    -    51      INPUT             ^    0    0    0    1  I6_9
  Y6      -     -    -    08      INPUT             ^    0    0    0    1  I6_10
  V2      -     -    L    --      INPUT             ^    0    0    0    1  I6_11
 Y17      -     -    -    44      INPUT             ^    0    0    0    1  I6_12
  F7      -     -    -    05      INPUT             ^    0    0    0    1  I6_13
 W16      -     -    -    41      INPUT             ^    0    0    0    1  I6_14
 L22      -     -    F    --      INPUT             ^    0    0    0    1  I6_15
 E22      -     -    A    --      INPUT             ^    0    0    0    1  I6_16
 B11      -     -    -    25      INPUT             ^    0    0    0    1  I6_17
 L20      -     -    F    --      INPUT             ^    0    0    0    1  I6_18
 T11      -     -    -    21      INPUT             ^    0    0    0    1  I6_19
  N4      -     -    H    --      INPUT             ^    0    0    0    1  I6_20
  F4      -     -    B    --      INPUT             ^    0    0    0    1  I6_21
  K5      -     -    E    --      INPUT             ^    0    0    0    1  I7_1
 U14      -     -    -    35      INPUT             ^    0    0    0    1  I7_2
 T13      -     -    -    30      INPUT             ^    0    0    0    1  I7_3
  C7      -     -    -    10      INPUT             ^    0    0    0    1  I7_4
 V17      -     -    -    42      INPUT             ^    0    0    0    1  I7_5
 P21      -     -    I    --      INPUT             ^    0    0    0    1  I7_6
  V1      -     -    L    --      INPUT             ^    0    0    0    1  I7_7
 U11      -     -    -    24      INPUT             ^    0    0    0    1  I7_8
 D19      -     -    -    52      INPUT             ^    0    0    0    1  I7_9
 K21      -     -    E    --      INPUT             ^    0    0    0    1  I7_10
 V20      -     -    L    --      INPUT             ^    0    0    0    1  I7_11
AB22      -     -    -    52      INPUT             ^    0    0    0    1  I7_12
 U17      -     -    -    46      INPUT             ^    0    0    0    1  I7_13
 Y18      -     -    -    49      INPUT             ^    0    0    0    1  I7_14
 A18      -     -    -    44      INPUT             ^    0    0    0    1  I7_15
 R13      -     -    -    28      INPUT             ^    0    0    0    1  I7_16
 P17      -     -    J    --      INPUT             ^    0    0    0    1  I7_17
 W18      -     -    -    47      INPUT             ^    0    0    0    1  I7_18
  T2      -     -    J    --      INPUT             ^    0    0    0    1  I7_19
  B8      -     -    -    16      INPUT             ^    0    0    0    1  I7_20
  G4      -     -    B    --      INPUT             ^    0    0    0    1  I7_21
 Y11      -     -    -    25      INPUT             ^    0    0    0    1  I8_1
  L5      -     -    F    --      INPUT             ^    0    0    0    1  I8_2
 H12      -     -    -    30      INPUT             ^    0    0    0    1  I8_3
  W7      -     -    -    10      INPUT             ^    0    0    0    1  I8_4
 D16      -     -    -    42      INPUT             ^    0    0    0    1  I8_5
  P6      -     -    I    --      INPUT             ^    0    0    0    1  I8_6
 A15      -     -    -    38      INPUT             ^    0    0    0    1  I8_7
  J3      -     -    D    --      INPUT             ^    0    0    0    1  I8_8
  F9      -     -    -    17      INPUT             ^    0    0    0    1  I8_9
 A21      -     -    -    50      INPUT             ^    0    0    0    1  I8_10
 U19      -     -    L    --      INPUT             ^    0    0    0    1  I8_11
 Y19      -     -    -    50      INPUT             ^    0    0    0    1  I8_12
 G17      -     -    B    --      INPUT             ^    0    0    0    1  I8_13
  G7      -     -    -    14      INPUT             ^    0    0    0    1  I8_14
  E9      -     -    -    20      INPUT             ^    0    0    0    1  I8_15
  E2      -     -    A    --      INPUT             ^    0    0    0    1  I8_16
 Y10      -     -    -    21      INPUT             ^    0    0    0    1  I8_17
 C18      -     -    -    48      INPUT             ^    0    0    0    1  I8_18
 AA7      -     -    -    12      INPUT             ^    0    0    0    1  I8_19
 N21      -     -    H    --      INPUT             ^    0    0    0    1  I8_20
 F16      -     -    B    --      INPUT             ^    0    0    0    1  I8_21
  K1      -     -    E    --      INPUT             ^    0    0    0    1  I9_1
  B9      -     -    -    19      INPUT             ^    0    0    0    1  I9_2
 Y12      -     -    -    28      INPUT             ^    0    0    0    1  I9_3
 T16      -     -    -    39      INPUT             ^    0    0    0    1  I9_4
 B16      -     -    -    41      INPUT             ^    0    0    0    1  I9_5
  P1      -     -    I    --      INPUT             ^    0    0    0    1  I9_6
AA11      -     -    -    26      INPUT             ^    0    0    0    1  I9_7
 H22      -     -    D    --      INPUT             ^    0    0    0    1  I9_8
  T8      -     -    J    --      INPUT             ^    0    0    0    1  I9_9
 K18      -     -    E    --      INPUT             ^    0    0    0    1  I9_10
 B19      -     -    -    49      INPUT             ^    0    0    0    1  I9_11
  M2      -     -    G    --      INPUT             ^    0    0    0    1  I9_12
  F3      -     -    B    --      INPUT             ^    0    0    0    1  I9_13
 T14      -     -    -    32      INPUT             ^    0    0    0    1  I9_14
  L3      -     -    F    --      INPUT             ^    0    0    0    1  I9_15
  D3      -     -    A    --      INPUT             ^    0    0    0    1  I9_16
 V15      -     -    -    37      INPUT             ^    0    0    0    1  I9_17
 G10      -     -    -    24      INPUT             ^    0    0    0    1  I9_18
 Y20      -     -    -    52      INPUT             ^    0    0    0    1  I9_19
 AA8      -     -    -    15      INPUT             ^    0    0    0    1  I9_20
 E16      -     -    -    41      INPUT             ^    0    0    0    1  I9_21
 H16      -     -    E    --      INPUT             ^    0    0    0    1  I10_1
 L19      -     -    F    --      INPUT             ^    0    0    0    1  I10_2
 D10      -     -    -    22      INPUT             ^    0    0    0    1  I10_3
 B20      -     -    -    51      INPUT             ^    0    0    0    1  I10_4
AA13      -     -    -    31      INPUT             ^    0    0    0    1  I10_5
  R7      -     -    I    --      INPUT             ^    0    0    0    1  I10_6
  W2      -     -    L    --      INPUT             ^    0    0    0    1  I10_7
 E13      -     -    -    34      INPUT             ^    0    0    0    1  I10_8
  T9      -     -    J    --      INPUT             ^    0    0    0    1  I10_9
 U10      -     -    -    20      INPUT             ^    0    0    0    1  I10_10
 C20      -     -    -    46      INPUT             ^    0    0    0    1  I10_11
 M22      -     -    G    --      INPUT             ^    0    0    0    1  I10_12
  H7      -     -    B    --      INPUT             ^    0    0    0    1  I10_13
 E20      -     -    A    --      INPUT             ^    0    0    0    1  I10_14
 W13      -     -    -    30      INPUT             ^    0    0    0    1  I10_15
  A9      -     -    -    19      INPUT             ^    0    0    0    1  I10_16
  R6      -     -    J    --      INPUT             ^    0    0    0    1  I10_17
 G12      -     -    -    29      INPUT             ^    0    0    0    1  I10_18
AB14      -     -    -    33      INPUT             ^    0    0    0    1  I10_19
 B18      -     -    -    46      INPUT             ^    0    0    0    1  I10_20
 U13      -     -    -    29      INPUT             ^    0    0    0    1  I10_21
 D12      -     -    -    --      INPUT             ^    0    0    0    1  J1_1
  C9      -     -    -    18      INPUT             ^    0    0    0    1  J1_2
 G11      -     -    -    26      INPUT             ^    0    0    0    1  J1_3
 H17      -     -    C    --      INPUT             ^    0    0    0    1  J1_4
  M4      -     -    G    --      INPUT             ^    0    0    0    1  J1_5
AA16      -     -    -    41      INPUT             ^    0    0    0    1  J1_6
  M1      -     -    G    --      INPUT             ^    0    0    0    1  J1_7
 A11      -     -    -    26      INPUT             ^    0    0    0    1  J1_8
  V7      -     -    -    07      INPUT             ^    0    0    0    1  J1_9
 F15      -     -    C    --      INPUT             ^    0    0    0    1  J1_10
 U12      -     -    -    24      INPUT             ^    0    0    0    1  J1_11
  E6      -     -    -    09      INPUT             ^    0    0    0    1  J1_12
  J5      -     -    D    --      INPUT             ^    0    0    0    1  J1_13
  J6      -     -    D    --      INPUT             ^    0    0    0    1  J1_14
 U22      -     -    K    --      INPUT             ^    0    0    0    1  J1_15
 W15      -     -    -    36      INPUT             ^    0    0    0    1  J1_16
  U6      -     -    K    --      INPUT             ^    0    0    0    1  J1_17
 B12      -     -    -    28      INPUT             ^    0    0    0    1  J1_18
 H19      -     -    C    --      INPUT             ^    0    0    0    1  J1_19
  U8      -     -    -    08      INPUT             ^    0    0    0    1  J1_20
 D18      -     -    -    51      INPUT             ^    0    0    0    1  J1_21
 P11      -     -    -    --      INPUT             ^    0    0    0    1  J2_1
  W8      -     -    -    13      INPUT             ^    0    0    0    1  J2_2
  Y7      -     -    -    12      INPUT             ^    0    0    0    1  J2_3
AA10      -     -    -    22      INPUT             ^    0    0    0    1  J2_4
  M6      -     -    G    --      INPUT             ^    0    0    0    1  J2_5
 AA3      -     -    -    04      INPUT             ^    0    0    0    1  J2_6
  M5      -     -    G    --      INPUT             ^    0    0    0    1  J2_7
  E8      -     -    -    15      INPUT             ^    0    0    0    1  J2_8
  U7      -     -    -    03      INPUT             ^    0    0    0    1  J2_9
  C3      -     -    -    08      INPUT             ^    0    0    0    1  J2_10
  A7      -     -    -    12      INPUT             ^    0    0    0    1  J2_11
  J4      -     -    D    --      INPUT             ^    0    0    0    1  J2_12
  K7      -     -    D    --      INPUT             ^    0    0    0    1  J2_13
  K8      -     -    D    --      INPUT             ^    0    0    0    1  J2_14
  T5      -     -    K    --      INPUT             ^    0    0    0    1  J2_15
  T6      -     -    K    --      INPUT             ^    0    0    0    1  J2_16
  T4      -     -    K    --      INPUT             ^    0    0    0    1  J2_17
AA14      -     -    -    34      INPUT             ^    0    0    0    1  J2_18
 G16      -     -    C    --      INPUT             ^    0    0    0    1  J2_19
 H21      -     -    C    --      INPUT             ^    0    0    0    1  J2_20
  J1      -     -    D    --      INPUT             ^    0    0    0    1  J2_21
 H10      -     -    -    20      INPUT             ^    0    0    0    1  J3_1
 AA4      -     -    -    06      INPUT             ^    0    0    0    1  J3_2
 AB6      -     -    -    11      INPUT             ^    0    0    0    1  J3_3
  B7      -     -    -    13      INPUT             ^    0    0    0    1  J3_4
 Y13      -     -    -    31      INPUT             ^    0    0    0    1  J3_5
AA21      -     -    -    51      INPUT             ^    0    0    0    1  J3_6
 C12      -     -    -    27      INPUT             ^    0    0    0    1  J3_7
 D11      -     -    -    25      INPUT             ^    0    0    0    1  J3_8
 K15      -     -    G    --      INPUT             ^    0    0    0    1  J3_9
  G8      -     -    -    17      INPUT             ^    0    0    0    1  J3_10
 G22      -     -    C    --      INPUT             ^    0    0    0    1  J3_11
AB12      -     -    -    27      INPUT             ^    0    0    0    1  J3_12
 E15      -     -    -    40      INPUT             ^    0    0    0    1  J3_13
 A20      -     -    -    47      INPUT             ^    0    0    0    1  J3_14
 T19      -     -    K    --      INPUT             ^    0    0    0    1  J3_15
  U5      -     -    K    --      INPUT             ^    0    0    0    1  J3_16
  U2      -     -    K    --      INPUT             ^    0    0    0    1  J3_17
 AB1      -     -    -    05      INPUT             ^    0    0    0    1  J3_18
 H18      -     -    C    --      INPUT             ^    0    0    0    1  J3_19
  B6      -     -    -    08      INPUT             ^    0    0    0    1  J3_20
AA18      -     -    -    48      INPUT             ^    0    0    0    1  J3_21
 R12      -     -    -    --      INPUT             ^    0    0    0   11  Sel1
 H11      -     -    -    --      INPUT             ^    0    0    0   11  Sel2
 V11      -     -    -    --      INPUT             ^    0    0    0   11  Sel3
 E12      -     -    -    --      INPUT             ^    0    0    0   11  Sel4


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:              c:\users\lex\desktop\1mul\my_mux.rpt
my_mux

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 K22      -     -    E    --     OUTPUT                 0    1    0    0  Out_11
 L17      -     -    F    --     OUTPUT                 0    1    0    0  Out_12
 G14      -     -    H    --     OUTPUT                 0    1    0    0  Out_13
 L15      -     -    H    --     OUTPUT                 0    1    0    0  Out_14
 G18      -     -    A    --     OUTPUT                 0    1    0    0  Out_15
 M16      -     -    I    --     OUTPUT                 0    1    0    0  Out_16
 H13      -     -    L    --     OUTPUT                 0    1    0    0  Out_17
 J21      -     -    D    --     OUTPUT                 0    1    0    0  Out_18
 R19      -     -    J    --     OUTPUT                 0    1    0    0  Out_19
  H1      -     -    C    --     OUTPUT                 0    1    0    0  Out_21
  H3      -     -    C    --     OUTPUT                 0    1    0    0  Out_22
 W10      -     -    -    22     OUTPUT                 0    1    0    0  Out_23
  J7      -     -    C    --     OUTPUT                 0    1    0    0  Out_24
 M18      -     -    G    --     OUTPUT                 0    1    0    0  Out_25
 M19      -     -    G    --     OUTPUT                 0    1    0    0  Out_26
 M21      -     -    G    --     OUTPUT                 0    1    0    0  Out_27
  G2      -     -    C    --     OUTPUT                 0    1    0    0  Out_28
 L16      -     -    G    --     OUTPUT                 0    1    0    0  Out_29
 J17      -     -    E    --     OUTPUT                 0    1    0    0  Out_110
 T18      -     -    L    --     OUTPUT                 0    1    0    0  Out_111
 M17      -     -    G    --     OUTPUT                 0    1    0    0  Out_112
 G19      -     -    B    --     OUTPUT                 0    1    0    0  Out_113
 N17      -     -    I    --     OUTPUT                 0    1    0    0  Out_114
 K16      -     -    F    --     OUTPUT                 0    1    0    0  Out_115
 F20      -     -    A    --     OUTPUT                 0    1    0    0  Out_116
 R18      -     -    J    --     OUTPUT                 0    1    0    0  Out_117
 Y15      -     -    -    38     OUTPUT                 0    1    0    0  Out_118
 B15      -     -    -    37     OUTPUT                 0    1    0    0  Out_119
 N18      -     -    H    --     OUTPUT                 0    1    0    0  Out_120
 G20      -     -    B    --     OUTPUT                 0    1    0    0  Out_121
  H5      -     -    C    --     OUTPUT                 0    1    0    0  Out_210
  H6      -     -    C    --     OUTPUT                 0    1    0    0  Out_211
 D14      -     -    -    35     OUTPUT                 0    1    0    0  Out_212
 K19      -     -    D    --     OUTPUT                 0    1    0    0  Out_213
 J19      -     -    D    --     OUTPUT                 0    1    0    0  Out_214
 R17      -     -    K    --     OUTPUT                 0    1    0    0  Out_215
 G13      -     -    K    --     OUTPUT                 0    1    0    0  Out_216
 U20      -     -    K    --     OUTPUT                 0    1    0    0  Out_217
 U21      -     -    K    --     OUTPUT                 0    1    0    0  Out_218
 A12      -     -    -    28     OUTPUT                 0    1    0    0  Out_219
  H4      -     -    C    --     OUTPUT                 0    1    0    0  Out_220
 K17      -     -    D    --     OUTPUT                 0    1    0    0  Out_221


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:              c:\users\lex\desktop\1mul\my_mux.rpt
my_mux

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      8     -    E    36       AND2        !       4    0    0   21  :348
   -      6     -    E    36       AND2        !       4    0    0   21  :394
   -      2     -    E    36       AND2        !       4    0    0   21  :461
   -      4     -    E    36       AND2        !       4    0    0   21  :529
   -      1     -    E    36       AND2        !       4    0    0   21  :596
   -      5     -    E    36       AND2        !       4    0    0   22  :664
   -      3     -    E    36       AND2        !       4    0    0   22  :732
   -      7     -    E    36       AND2        !       4    0    0   22  :801
   -      4     -    C    27       AND2        !       4    0    0   22  :868
   -      1     -    C    27       AND2        !       4    0    0   42  :936
   -      1     -    E    51        OR2    s           2    2    0    1  ~939~1
   -      2     -    E    51        OR2    s           2    2    0    1  ~939~2
   -      3     -    E    51        OR2    s           2    2    0    1  ~939~3
   -      4     -    E    51        OR2    s           2    2    0    1  ~939~4
   -      6     -    E    51        OR2    s           0    3    0    1  ~939~5
   -      7     -    E    51        OR2    s           2    2    0    1  ~939~6
   -      5     -    E    51        OR2                0    3    1    0  :939
   -      1     -    F    30        OR2    s           2    2    0    1  ~942~1
   -      2     -    F    30        OR2    s           2    2    0    1  ~942~2
   -      3     -    F    30        OR2    s           2    2    0    1  ~942~3
   -      4     -    F    30        OR2    s           2    2    0    1  ~942~4
   -      5     -    F    30        OR2    s           0    3    0    1  ~942~5
   -      6     -    F    30        OR2    s           2    2    0    1  ~942~6
   -      8     -    F    30        OR2                0    3    1    0  :942
   -      1     -    H    48        OR2    s           2    2    0    1  ~945~1
   -      2     -    H    48        OR2    s           2    2    0    1  ~945~2
   -      3     -    H    48        OR2    s           2    2    0    1  ~945~3
   -      5     -    H    48        OR2    s           2    2    0    1  ~945~4
   -      6     -    H    48        OR2    s           0    3    0    1  ~945~5
   -      7     -    H    48        OR2    s           2    2    0    1  ~945~6
   -      4     -    H    48        OR2                0    3    1    0  :945
   -      1     -    H    38        OR2    s           2    2    0    1  ~948~1
   -      2     -    H    38        OR2    s           2    2    0    1  ~948~2
   -      3     -    H    38        OR2    s           2    2    0    1  ~948~3
   -      4     -    H    38        OR2    s           2    2    0    1  ~948~4
   -      6     -    H    38        OR2    s           0    3    0    1  ~948~5
   -      7     -    H    38        OR2    s           2    2    0    1  ~948~6
   -      5     -    H    38        OR2                0    3    1    0  :948
   -      1     -    A    36        OR2    s           2    2    0    1  ~951~1
   -      3     -    A    36        OR2    s           2    2    0    1  ~951~2
   -      4     -    A    36        OR2    s           2    2    0    1  ~951~3
   -      5     -    A    36        OR2    s           2    2    0    1  ~951~4
   -      6     -    A    36        OR2    s           0    3    0    1  ~951~5
   -      7     -    A    36        OR2    s           2    2    0    1  ~951~6
   -      2     -    A    36        OR2                0    3    1    0  :951
   -      1     -    I    39        OR2    s           2    2    0    1  ~954~1
   -      2     -    I    39        OR2    s           2    2    0    1  ~954~2
   -      4     -    I    39        OR2    s           2    2    0    1  ~954~3
   -      5     -    I    39        OR2    s           2    2    0    1  ~954~4
   -      6     -    I    39        OR2    s           0    3    0    1  ~954~5
   -      7     -    I    39        OR2    s           2    2    0    1  ~954~6
   -      3     -    I    39        OR2                0    3    1    0  :954
   -      1     -    L    47        OR2    s           2    2    0    1  ~957~1
   -      3     -    L    47        OR2    s           2    2    0    1  ~957~2
   -      4     -    L    47        OR2    s           2    2    0    1  ~957~3
   -      5     -    L    47        OR2    s           2    2    0    1  ~957~4
   -      6     -    L    47        OR2    s           0    3    0    1  ~957~5
   -      7     -    L    47        OR2    s           2    2    0    1  ~957~6
   -      2     -    L    47        OR2                0    3    1    0  :957
   -      1     -    D    35        OR2    s           2    2    0    1  ~960~1
   -      2     -    D    35        OR2    s           2    2    0    1  ~960~2
   -      3     -    D    35        OR2    s           2    2    0    1  ~960~3
   -      4     -    D    35        OR2    s           2    2    0    1  ~960~4
   -      6     -    D    35        OR2    s           0    3    0    1  ~960~5
   -      7     -    D    35        OR2    s           2    2    0    1  ~960~6
   -      5     -    D    35        OR2                0    3    1    0  :960
   -      1     -    J    51        OR2    s           2    2    0    1  ~963~1
   -      2     -    J    51        OR2    s           2    2    0    1  ~963~2
   -      4     -    J    51        OR2    s           2    2    0    1  ~963~3
   -      5     -    J    51        OR2    s           2    2    0    1  ~963~4
   -      6     -    J    51        OR2    s           0    3    0    1  ~963~5
   -      7     -    J    51        OR2    s           2    2    0    1  ~963~6
   -      3     -    J    51        OR2                0    3    1    0  :963
   -      1     -    E    46        OR2    s           2    2    0    1  ~966~1
   -      2     -    E    46        OR2    s           2    2    0    1  ~966~2
   -      3     -    E    46        OR2    s           2    2    0    1  ~966~3
   -      5     -    E    46        OR2    s           2    2    0    1  ~966~4
   -      6     -    E    46        OR2    s           0    3    0    1  ~966~5
   -      7     -    E    46        OR2    s           2    2    0    1  ~966~6
   -      4     -    E    46        OR2                0    3    1    0  :966
   -      1     -    L    52        OR2    s           2    2    0    1  ~969~1
   -      2     -    L    52        OR2    s           2    2    0    1  ~969~2
   -      3     -    L    52        OR2    s           2    2    0    1  ~969~3
   -      4     -    L    52        OR2    s           2    2    0    1  ~969~4
   -      5     -    L    52        OR2    s           0    3    0    1  ~969~5
   -      7     -    L    52        OR2    s           2    2    0    1  ~969~6
   -      6     -    L    52        OR2                0    3    1    0  :969
   -      1     -    G    48        OR2    s           2    2    0    1  ~972~1
   -      2     -    G    48        OR2    s           2    2    0    1  ~972~2
   -      3     -    G    48        OR2    s           2    2    0    1  ~972~3
   -      4     -    G    48        OR2    s           2    2    0    1  ~972~4
   -      5     -    G    48        OR2    s           0    3    0    1  ~972~5
   -      7     -    G    48        OR2    s           2    2    0    1  ~972~6
   -      6     -    G    48        OR2                0    3    1    0  :972
   -      1     -    B    31        OR2    s           2    2    0    1  ~975~1
   -      3     -    B    31        OR2    s           2    2    0    1  ~975~2
   -      4     -    B    31        OR2    s           2    2    0    1  ~975~3
   -      5     -    B    31        OR2    s           2    2    0    1  ~975~4
   -      6     -    B    31        OR2    s           0    3    0    1  ~975~5
   -      7     -    B    31        OR2    s           2    2    0    1  ~975~6
   -      2     -    B    31        OR2                0    3    1    0  :975
   -      1     -    A    43        OR2    s           2    2    0    1  ~978~1
   -      3     -    A    43        OR2    s           2    2    0    1  ~978~2
   -      4     -    A    43        OR2    s           2    2    0    1  ~978~3
   -      5     -    A    43        OR2    s           2    2    0    1  ~978~4
   -      6     -    A    43        OR2    s           0    3    0    1  ~978~5
   -      7     -    A    43        OR2    s           2    2    0    1  ~978~6
   -      2     -    A    43        OR2                0    3    1    0  :978
   -      2     -    F    29        OR2    s           2    2    0    1  ~981~1
   -      3     -    F    29        OR2    s           2    2    0    1  ~981~2
   -      4     -    F    29        OR2    s           2    2    0    1  ~981~3
   -      5     -    F    29        OR2    s           2    2    0    1  ~981~4
   -      6     -    F    29        OR2    s           0    3    0    1  ~981~5
   -      7     -    F    29        OR2    s           2    2    0    1  ~981~6
   -      1     -    F    29        OR2                0    3    1    0  :981
   -      1     -    A    46        OR2    s           2    2    0    1  ~984~1
   -      2     -    A    46        OR2    s           2    2    0    1  ~984~2
   -      3     -    A    46        OR2    s           2    2    0    1  ~984~3
   -      4     -    A    46        OR2    s           2    2    0    1  ~984~4
   -      5     -    A    46        OR2    s           0    3    0    1  ~984~5
   -      6     -    A    46        OR2    s           2    2    0    1  ~984~6
   -      8     -    A    46        OR2                0    3    1    0  :984
   -      1     -    J    46        OR2    s           2    2    0    1  ~987~1
   -      2     -    J    46        OR2    s           2    2    0    1  ~987~2
   -      3     -    J    46        OR2    s           2    2    0    1  ~987~3
   -      4     -    J    46        OR2    s           2    2    0    1  ~987~4
   -      5     -    J    46        OR2    s           0    3    0    1  ~987~5
   -      6     -    J    46        OR2    s           2    2    0    1  ~987~6
   -      8     -    J    46        OR2                0    3    1    0  :987
   -      1     -    F    37        OR2    s           2    2    0    1  ~990~1
   -      2     -    F    37        OR2    s           2    2    0    1  ~990~2
   -      3     -    F    37        OR2    s           2    2    0    1  ~990~3
   -      4     -    F    37        OR2    s           2    2    0    1  ~990~4
   -      6     -    F    37        OR2    s           0    3    0    1  ~990~5
   -      7     -    F    37        OR2    s           2    2    0    1  ~990~6
   -      5     -    F    37        OR2                0    3    1    0  :990
   -      1     -    J    37        OR2    s           2    2    0    1  ~993~1
   -      3     -    J    37        OR2    s           2    2    0    1  ~993~2
   -      4     -    J    37        OR2    s           2    2    0    1  ~993~3
   -      5     -    J    37        OR2    s           2    2    0    1  ~993~4
   -      6     -    J    37        OR2    s           0    3    0    1  ~993~5
   -      7     -    J    37        OR2    s           2    2    0    1  ~993~6
   -      2     -    J    37        OR2                0    3    1    0  :993
   -      1     -    H    50        OR2    s           2    2    0    1  ~996~1
   -      2     -    H    50        OR2    s           2    2    0    1  ~996~2
   -      3     -    H    50        OR2    s           2    2    0    1  ~996~3
   -      4     -    H    50        OR2    s           2    2    0    1  ~996~4
   -      5     -    H    50        OR2    s           0    3    0    1  ~996~5
   -      6     -    H    50        OR2    s           2    2    0    1  ~996~6
   -      8     -    H    50        OR2                0    3    1    0  :996
   -      2     -    B    40        OR2    s           2    2    0    1  ~999~1
   -      3     -    B    40        OR2    s           2    2    0    1  ~999~2
   -      4     -    B    40        OR2    s           2    2    0    1  ~999~3
   -      5     -    B    40        OR2    s           2    2    0    1  ~999~4
   -      7     -    B    40        OR2    s           0    3    0    1  ~999~5
   -      8     -    B    40        OR2    s           2    2    0    1  ~999~6
   -      6     -    B    40        OR2                0    3    1    0  :999
   -      2     -    C    22        OR2    s           2    2    0    1  ~1593~1
   -      8     -    C    22        OR2                1    2    1    0  :1593
   -      3     -    C    22        OR2    s           2    2    0    1  ~1596~1
   -      6     -    C    22        OR2                1    2    1    0  :1596
   -      4     -    C    22        OR2    s           2    2    0    1  ~1599~1
   -      1     -    C    22        OR2                1    2    1    0  :1599
   -      7     -    C    22        OR2    s           2    2    0    1  ~1602~1
   -      5     -    C    22        OR2                1    2    1    0  :1602
   -      3     -    G    36        OR2    s           2    2    0    1  ~1605~1
   -      4     -    G    36        OR2                1    2    1    0  :1605
   -      5     -    G    36        OR2    s           2    2    0    1  ~1608~1
   -      2     -    G    36        OR2                1    2    1    0  :1608
   -      7     -    G    36        OR2    s           2    2    0    1  ~1611~1
   -      1     -    G    36        OR2                1    2    1    0  :1611
   -      4     -    C    26        OR2    s           2    2    0    1  ~1614~1
   -      1     -    C    26        OR2                1    2    1    0  :1614
   -      8     -    G    36        OR2    s           2    2    0    1  ~1617~1
   -      6     -    G    36        OR2                1    2    1    0  :1617
   -      6     -    C    26        OR2    s           2    2    0    1  ~1620~1
   -      2     -    C    26        OR2                1    2    1    0  :1620
   -      7     -    C    26        OR2    s           2    2    0    1  ~1623~1
   -      3     -    C    26        OR2                1    2    1    0  :1623
   -      1     -    D    36        OR2    s           2    2    0    1  ~1626~1
   -      5     -    D    36        OR2                1    2    1    0  :1626
   -      4     -    D    36        OR2    s           2    2    0    1  ~1629~1
   -      6     -    D    36        OR2                1    2    1    0  :1629
   -      7     -    D    36        OR2    s           2    2    0    1  ~1632~1
   -      3     -    D    36        OR2                1    2    1    0  :1632
   -      2     -    K    29        OR2    s           2    2    0    1  ~1635~1
   -      1     -    K    29        OR2                1    2    1    0  :1635
   -      3     -    K    29        OR2    s           2    2    0    1  ~1638~1
   -      5     -    K    29        OR2                1    2    1    0  :1638
   -      4     -    K    29        OR2    s           2    2    0    1  ~1641~1
   -      8     -    K    29        OR2                1    2    1    0  :1641
   -      7     -    K    29        OR2    s           2    2    0    1  ~1644~1
   -      6     -    K    29        OR2                1    2    1    0  :1644
   -      3     -    C    27        OR2    s           2    2    0    1  ~1647~1
   -      6     -    C    27        OR2                1    2    1    0  :1647
   -      8     -    C    26        OR2    s           2    2    0    1  ~1650~1
   -      5     -    C    26        OR2                1    2    1    0  :1650
   -      2     -    C    27        OR2    s           4    0    0   21  ~1653~1
   -      1     -    B    40        OR2    s           0    4    0   21  ~1653~2
   -      8     -    D    36        OR2    s           2    2    0    1  ~1653~3
   -      2     -    D    36        OR2                1    2    1    0  :1653


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
p = Packed register


Device-Specific Information:              c:\users\lex\desktop\1mul\my_mux.rpt
my_mux

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      25/208( 12%)     0/104(  0%)    17/104( 16%)   12/16( 75%)      2/16( 12%)     0/16(  0%)
B:      20/208(  9%)     0/104(  0%)    12/104( 11%)   10/16( 62%)      2/16( 12%)     0/16(  0%)
C:      16/208(  7%)    19/104( 18%)     0/104(  0%)    7/16( 43%)      7/16( 43%)     0/16(  0%)
D:      18/208(  8%)     0/104(  0%)    20/104( 19%)   10/16( 62%)      4/16( 25%)     0/16(  0%)
E:      22/208( 10%)     0/104(  0%)    10/104(  9%)   10/16( 62%)      2/16( 12%)     0/16(  0%)
F:      23/208( 11%)     0/104(  0%)    19/104( 18%)   12/16( 75%)      2/16( 12%)     0/16(  0%)
G:      18/208(  8%)     0/104(  0%)    21/104( 20%)    8/16( 50%)      5/16( 31%)     0/16(  0%)
H:      23/208( 11%)     0/104(  0%)    20/104( 19%)    9/16( 56%)      3/16( 18%)     0/16(  0%)
I:      12/208(  5%)     0/104(  0%)    10/104(  9%)   10/16( 62%)      2/16( 12%)     0/16(  0%)
J:      27/208( 12%)     0/104(  0%)    15/104( 14%)   12/16( 75%)      2/16( 12%)     0/16(  0%)
K:       9/208(  4%)     0/104(  0%)    10/104(  9%)    8/16( 50%)      4/16( 25%)     0/16(  0%)
L:      15/208(  7%)     0/104(  0%)    17/104( 16%)   11/16( 68%)      2/16( 12%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
04:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
05:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
06:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
07:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
08:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
09:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
10:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
11:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
12:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
13:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
14:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
15:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
16:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
17:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
18:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
19:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
20:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
21:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
22:      4/24( 16%)     3/4( 75%)      1/4( 25%)       0/4(  0%)
23:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
24:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
25:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
26:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
27:      7/24( 29%)     4/4(100%)      0/4(  0%)       0/4(  0%)
28:      4/24( 16%)     3/4( 75%)      1/4( 25%)       0/4(  0%)
29:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
30:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
31:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
32:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
33:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
34:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
35:      4/24( 16%)     3/4( 75%)      1/4( 25%)       0/4(  0%)
36:     12/24( 50%)     4/4(100%)      0/4(  0%)       0/4(  0%)
37:      3/24( 12%)     2/4( 50%)      1/4( 25%)       0/4(  0%)
38:      3/24( 12%)     2/4( 50%)      1/4( 25%)       0/4(  0%)
39:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
40:      4/24( 16%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
41:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
42:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
43:      4/24( 16%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
44:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
45:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
46:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
47:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
48:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
49:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
50:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
51:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
52:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:              c:\users\lex\desktop\1mul\my_mux.rpt
my_mux

** EQUATIONS **

I1_1     : INPUT;
I1_2     : INPUT;
I1_3     : INPUT;
I1_4     : INPUT;
I1_5     : INPUT;
I1_6     : INPUT;
I1_7     : INPUT;
I1_8     : INPUT;
I1_9     : INPUT;
I1_10    : INPUT;
I1_11    : INPUT;
I1_12    : INPUT;
I1_13    : INPUT;
I1_14    : INPUT;
I1_15    : INPUT;
I1_16    : INPUT;
I1_17    : INPUT;
I1_18    : INPUT;
I1_19    : INPUT;
I1_20    : INPUT;
I1_21    : INPUT;
I2_1     : INPUT;
I2_2     : INPUT;
I2_3     : INPUT;
I2_4     : INPUT;
I2_5     : INPUT;
I2_6     : INPUT;
I2_7     : INPUT;
I2_8     : INPUT;
I2_9     : INPUT;
I2_10    : INPUT;
I2_11    : INPUT;
I2_12    : INPUT;
I2_13    : INPUT;
I2_14    : INPUT;
I2_15    : INPUT;
I2_16    : INPUT;
I2_17    : INPUT;
I2_18    : INPUT;
I2_19    : INPUT;
I2_20    : INPUT;
I2_21    : INPUT;
I3_1     : INPUT;
I3_2     : INPUT;
I3_3     : INPUT;
I3_4     : INPUT;
I3_5     : INPUT;
I3_6     : INPUT;
I3_7     : INPUT;
I3_8     : INPUT;
I3_9     : INPUT;
I3_10    : INPUT;
I3_11    : INPUT;
I3_12    : INPUT;
I3_13    : INPUT;
I3_14    : INPUT;
I3_15    : INPUT;
I3_16    : INPUT;
I3_17    : INPUT;
I3_18    : INPUT;
I3_19    : INPUT;
I3_20    : INPUT;
I3_21    : INPUT;
I4_1     : INPUT;
I4_2     : INPUT;
I4_3     : INPUT;
I4_4     : INPUT;
I4_5     : INPUT;
I4_6     : INPUT;
I4_7     : INPUT;
I4_8     : INPUT;
I4_9     : INPUT;
I4_10    : INPUT;
I4_11    : INPUT;
I4_12    : INPUT;
I4_13    : INPUT;
I4_14    : INPUT;
I4_15    : INPUT;
I4_16    : INPUT;
I4_17    : INPUT;
I4_18    : INPUT;
I4_19    : INPUT;
I4_20    : INPUT;
I4_21    : INPUT;
I5_1     : INPUT;
I5_2     : INPUT;
I5_3     : INPUT;
I5_4     : INPUT;
I5_5     : INPUT;
I5_6     : INPUT;
I5_7     : INPUT;
I5_8     : INPUT;
I5_9     : INPUT;
I5_10    : INPUT;
I5_11    : INPUT;
I5_12    : INPUT;
I5_13    : INPUT;
I5_14    : INPUT;
I5_15    : INPUT;
I5_16    : INPUT;
I5_17    : INPUT;
I5_18    : INPUT;
I5_19    : INPUT;
I5_20    : INPUT;
I5_21    : INPUT;
I6_1     : INPUT;
I6_2     : INPUT;
I6_3     : INPUT;
I6_4     : INPUT;
I6_5     : INPUT;
I6_6     : INPUT;
I6_7     : INPUT;
I6_8     : INPUT;
I6_9     : INPUT;
I6_10    : INPUT;
I6_11    : INPUT;
I6_12    : INPUT;
I6_13    : INPUT;
I6_14    : INPUT;
I6_15    : INPUT;
I6_16    : INPUT;
I6_17    : INPUT;
I6_18    : INPUT;
I6_19    : INPUT;
I6_20    : INPUT;
I6_21    : INPUT;
I7_1     : INPUT;
I7_2     : INPUT;
I7_3     : INPUT;
I7_4     : INPUT;
I7_5     : INPUT;
I7_6     : INPUT;
I7_7     : INPUT;
I7_8     : INPUT;
I7_9     : INPUT;
I7_10    : INPUT;
I7_11    : INPUT;
I7_12    : INPUT;
I7_13    : INPUT;
I7_14    : INPUT;
I7_15    : INPUT;
I7_16    : INPUT;
I7_17    : INPUT;
I7_18    : INPUT;
I7_19    : INPUT;
I7_20    : INPUT;
I7_21    : INPUT;
I8_1     : INPUT;
I8_2     : INPUT;
I8_3     : INPUT;
I8_4     : INPUT;
I8_5     : INPUT;
I8_6     : INPUT;
I8_7     : INPUT;
I8_8     : INPUT;
I8_9     : INPUT;
I8_10    : INPUT;
I8_11    : INPUT;
I8_12    : INPUT;
I8_13    : INPUT;
I8_14    : INPUT;
I8_15    : INPUT;
I8_16    : INPUT;
I8_17    : INPUT;
I8_18    : INPUT;
I8_19    : INPUT;
I8_20    : INPUT;
I8_21    : INPUT;
I9_1     : INPUT;
I9_2     : INPUT;
I9_3     : INPUT;
I9_4     : INPUT;
I9_5     : INPUT;
I9_6     : INPUT;
I9_7     : INPUT;
I9_8     : INPUT;
I9_9     : INPUT;
I9_10    : INPUT;
I9_11    : INPUT;
I9_12    : INPUT;
I9_13    : INPUT;
I9_14    : INPUT;
I9_15    : INPUT;
I9_16    : INPUT;
I9_17    : INPUT;
I9_18    : INPUT;
I9_19    : INPUT;
I9_20    : INPUT;
I9_21    : INPUT;
I10_1    : INPUT;
I10_2    : INPUT;
I10_3    : INPUT;
I10_4    : INPUT;
I10_5    : INPUT;
I10_6    : INPUT;
I10_7    : INPUT;
I10_8    : INPUT;
I10_9    : INPUT;
I10_10   : INPUT;
I10_11   : INPUT;
I10_12   : INPUT;
I10_13   : INPUT;
I10_14   : INPUT;
I10_15   : INPUT;
I10_16   : INPUT;
I10_17   : INPUT;
I10_18   : INPUT;
I10_19   : INPUT;
I10_20   : INPUT;
I10_21   : INPUT;
J1_1     : INPUT;
J1_2     : INPUT;
J1_3     : INPUT;
J1_4     : INPUT;
J1_5     : INPUT;
J1_6     : INPUT;
J1_7     : INPUT;
J1_8     : INPUT;
J1_9     : INPUT;
J1_10    : INPUT;
J1_11    : INPUT;
J1_12    : INPUT;
J1_13    : INPUT;
J1_14    : INPUT;
J1_15    : INPUT;
J1_16    : INPUT;
J1_17    : INPUT;
J1_18    : INPUT;
J1_19    : INPUT;
J1_20    : INPUT;
J1_21    : INPUT;
J2_1     : INPUT;
J2_2     : INPUT;
J2_3     : INPUT;
J2_4     : INPUT;
J2_5     : INPUT;
J2_6     : INPUT;
J2_7     : INPUT;
J2_8     : INPUT;
J2_9     : INPUT;
J2_10    : INPUT;
J2_11    : INPUT;
J2_12    : INPUT;
J2_13    : INPUT;
J2_14    : INPUT;
J2_15    : INPUT;
J2_16    : INPUT;
J2_17    : INPUT;
J2_18    : INPUT;
J2_19    : INPUT;
J2_20    : INPUT;
J2_21    : INPUT;
J3_1     : INPUT;
J3_2     : INPUT;
J3_3     : INPUT;
J3_4     : INPUT;
J3_5     : INPUT;
J3_6     : INPUT;
J3_7     : INPUT;
J3_8     : INPUT;
J3_9     : INPUT;
J3_10    : INPUT;
J3_11    : INPUT;
J3_12    : INPUT;
J3_13    : INPUT;
J3_14    : INPUT;
J3_15    : INPUT;
J3_16    : INPUT;
J3_17    : INPUT;
J3_18    : INPUT;
J3_19    : INPUT;
J3_20    : INPUT;
J3_21    : INPUT;
Sel1     : INPUT;
Sel2     : INPUT;
Sel3     : INPUT;
Sel4     : INPUT;

-- Node name is 'Out_11' from file "my_mux.tdf" line 20, column 19
-- Equation name is 'Out_11', type is output 
Out_11   =  _LC5_E51;

-- Node name is 'Out_12' from file "my_mux.tdf" line 20, column 19
-- Equation name is 'Out_12', type is output 
Out_12   =  _LC8_F30;

-- Node name is 'Out_13' from file "my_mux.tdf" line 20, column 19
-- Equation name is 'Out_13', type is output 
Out_13   =  _LC4_H48;

-- Node name is 'Out_14' from file "my_mux.tdf" line 20, column 19
-- Equation name is 'Out_14', type is output 
Out_14   =  _LC5_H38;

-- Node name is 'Out_15' from file "my_mux.tdf" line 20, column 19
-- Equation name is 'Out_15', type is output 
Out_15   =  _LC2_A36;

-- Node name is 'Out_16' from file "my_mux.tdf" line 20, column 19
-- Equation name is 'Out_16', type is output 
Out_16   =  _LC3_I39;

-- Node name is 'Out_17' from file "my_mux.tdf" line 20, column 19
-- Equation name is 'Out_17', type is output 
Out_17   =  _LC2_L47;

-- Node name is 'Out_18' from file "my_mux.tdf" line 20, column 19
-- Equation name is 'Out_18', type is output 
Out_18   =  _LC5_D35;

-- Node name is 'Out_19' from file "my_mux.tdf" line 20, column 19
-- Equation name is 'Out_19', type is output 
Out_19   =  _LC3_J51;

-- Node name is 'Out_21' from file "my_mux.tdf" line 33, column 19
-- Equation name is 'Out_21', type is output 
Out_21   =  _LC8_C22;

-- Node name is 'Out_22' from file "my_mux.tdf" line 33, column 19
-- Equation name is 'Out_22', type is output 
Out_22   =  _LC6_C22;

-- Node name is 'Out_23' from file "my_mux.tdf" line 33, column 19
-- Equation name is 'Out_23', type is output 
Out_23   =  _LC1_C22;

-- Node name is 'Out_24' from file "my_mux.tdf" line 33, column 19
-- Equation name is 'Out_24', type is output 
Out_24   =  _LC5_C22;

-- Node name is 'Out_25' from file "my_mux.tdf" line 33, column 19
-- Equation name is 'Out_25', type is output 
Out_25   =  _LC4_G36;

-- Node name is 'Out_26' from file "my_mux.tdf" line 33, column 19
-- Equation name is 'Out_26', type is output 
Out_26   =  _LC2_G36;

-- Node name is 'Out_27' from file "my_mux.tdf" line 33, column 19
-- Equation name is 'Out_27', type is output 
Out_27   =  _LC1_G36;

-- Node name is 'Out_28' from file "my_mux.tdf" line 33, column 19
-- Equation name is 'Out_28', type is output 
Out_28   =  _LC1_C26;

-- Node name is 'Out_29' from file "my_mux.tdf" line 33, column 19
-- Equation name is 'Out_29', type is output 
Out_29   =  _LC6_G36;

-- Node name is 'Out_110' from file "my_mux.tdf" line 20, column 19
-- Equation name is 'Out_110', type is output 
Out_110  =  _LC4_E46;

-- Node name is 'Out_111' from file "my_mux.tdf" line 20, column 19
-- Equation name is 'Out_111', type is output 
Out_111  =  _LC6_L52;

-- Node name is 'Out_112' from file "my_mux.tdf" line 20, column 19
-- Equation name is 'Out_112', type is output 
Out_112  =  _LC6_G48;

-- Node name is 'Out_113' from file "my_mux.tdf" line 20, column 19
-- Equation name is 'Out_113', type is output 
Out_113  =  _LC2_B31;

-- Node name is 'Out_114' from file "my_mux.tdf" line 20, column 19
-- Equation name is 'Out_114', type is output 
Out_114  =  _LC2_A43;

-- Node name is 'Out_115' from file "my_mux.tdf" line 20, column 19
-- Equation name is 'Out_115', type is output 
Out_115  =  _LC1_F29;

-- Node name is 'Out_116' from file "my_mux.tdf" line 20, column 19
-- Equation name is 'Out_116', type is output 
Out_116  =  _LC8_A46;

-- Node name is 'Out_117' from file "my_mux.tdf" line 20, column 19
-- Equation name is 'Out_117', type is output 
Out_117  =  _LC8_J46;

-- Node name is 'Out_118' from file "my_mux.tdf" line 20, column 19
-- Equation name is 'Out_118', type is output 
Out_118  =  _LC5_F37;

-- Node name is 'Out_119' from file "my_mux.tdf" line 20, column 19
-- Equation name is 'Out_119', type is output 
Out_119  =  _LC2_J37;

-- Node name is 'Out_120' from file "my_mux.tdf" line 20, column 19
-- Equation name is 'Out_120', type is output 
Out_120  =  _LC8_H50;

-- Node name is 'Out_121' from file "my_mux.tdf" line 20, column 19
-- Equation name is 'Out_121', type is output 
Out_121  =  _LC6_B40;

-- Node name is 'Out_210' from file "my_mux.tdf" line 33, column 19
-- Equation name is 'Out_210', type is output 
Out_210  =  _LC2_C26;

-- Node name is 'Out_211' from file "my_mux.tdf" line 33, column 19
-- Equation name is 'Out_211', type is output 
Out_211  =  _LC3_C26;

-- Node name is 'Out_212' from file "my_mux.tdf" line 33, column 19
-- Equation name is 'Out_212', type is output 
Out_212  =  _LC5_D36;

-- Node name is 'Out_213' from file "my_mux.tdf" line 33, column 19
-- Equation name is 'Out_213', type is output 
Out_213  =  _LC6_D36;

-- Node name is 'Out_214' from file "my_mux.tdf" line 33, column 19
-- Equation name is 'Out_214', type is output 
Out_214  =  _LC3_D36;

-- Node name is 'Out_215' from file "my_mux.tdf" line 33, column 19
-- Equation name is 'Out_215', type is output 
Out_215  =  _LC1_K29;

-- Node name is 'Out_216' from file "my_mux.tdf" line 33, column 19
-- Equation name is 'Out_216', type is output 
Out_216  =  _LC5_K29;

-- Node name is 'Out_217' from file "my_mux.tdf" line 33, column 19
-- Equation name is 'Out_217', type is output 
Out_217  =  _LC8_K29;

-- Node name is 'Out_218' from file "my_mux.tdf" line 33, column 19
-- Equation name is 'Out_218', type is output 
Out_218  =  _LC6_K29;

-- Node name is 'Out_219' from file "my_mux.tdf" line 33, column 19
-- Equation name is 'Out_219', type is output 
Out_219  =  _LC6_C27;

-- Node name is 'Out_220' from file "my_mux.tdf" line 33, column 19
-- Equation name is 'Out_220', type is output 
Out_220  =  _LC5_C26;

-- Node name is 'Out_221' from file "my_mux.tdf" line 33, column 19
-- Equation name is 'Out_221', type is output 
Out_221  =  _LC2_D36;

-- Node name is ':348' from file "my_mux.tdf" line 11, column 4
-- Equation name is '_LC8_E36', type is buried 
!_LC8_E36 = _LC8_E36~NOT;
_LC8_E36~NOT = LCELL( _EQ001);
  _EQ001 = !Sel1 & !Sel2 & !Sel3 & !Sel4;

-- Node name is ':394' from file "my_mux.tdf" line 12, column 4
-- Equation name is '_LC6_E36', type is buried 
!_LC6_E36 = _LC6_E36~NOT;
_LC6_E36~NOT = LCELL( _EQ002);
  _EQ002 =  Sel1 & !Sel2 & !Sel3 & !Sel4;

-- Node name is ':461' from file "my_mux.tdf" line 13, column 4
-- Equation name is '_LC2_E36', type is buried 
!_LC2_E36 = _LC2_E36~NOT;
_LC2_E36~NOT = LCELL( _EQ003);
  _EQ003 = !Sel1 &  Sel2 & !Sel3 & !Sel4;

-- Node name is ':529' from file "my_mux.tdf" line 14, column 4
-- Equation name is '_LC4_E36', type is buried 
!_LC4_E36 = _LC4_E36~NOT;
_LC4_E36~NOT = LCELL( _EQ004);
  _EQ004 =  Sel1 &  Sel2 & !Sel3 & !Sel4;

-- Node name is ':596' from file "my_mux.tdf" line 15, column 13
-- Equation name is '_LC1_E36', type is buried 
!_LC1_E36 = _LC1_E36~NOT;
_LC1_E36~NOT = LCELL( _EQ005);
  _EQ005 = !Sel1 & !Sel2 &  Sel3 & !Sel4;

-- Node name is ':664' from file "my_mux.tdf" line 16, column 4
-- Equation name is '_LC5_E36', type is buried 
!_LC5_E36 = _LC5_E36~NOT;
_LC5_E36~NOT = LCELL( _EQ006);
  _EQ006 =  Sel1 & !Sel2 &  Sel3 & !Sel4;

-- Node name is ':732' from file "my_mux.tdf" line 17, column 4
-- Equation name is '_LC3_E36', type is buried 
!_LC3_E36 = _LC3_E36~NOT;
_LC3_E36~NOT = LCELL( _EQ007);
  _EQ007 = !Sel1 &  Sel2 &  Sel3 & !Sel4;

-- Node name is ':801' from file "my_mux.tdf" line 18, column 4
-- Equation name is '_LC7_E36', type is buried 
!_LC7_E36 = _LC7_E36~NOT;
_LC7_E36~NOT = LCELL( _EQ008);
  _EQ008 =  Sel1 &  Sel2 &  Sel3 & !Sel4;

-- Node name is ':868' from file "my_mux.tdf" line 19, column 13
-- Equation name is '_LC4_C27', type is buried 
!_LC4_C27 = _LC4_C27~NOT;
_LC4_C27~NOT = LCELL( _EQ009);
  _EQ009 = !Sel1 & !Sel2 & !Sel3 &  Sel4;

-- Node name is ':936' from file "my_mux.tdf" line 20, column 4
-- Equation name is '_LC1_C27', type is buried 
!_LC1_C27 = _LC1_C27~NOT;
_LC1_C27~NOT = LCELL( _EQ010);
  _EQ010 =  Sel1 & !Sel2 & !Sel3 &  Sel4;

-- Node name is '~939~1' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~939~1', location is LC1_E51, type is buried.
-- synthesized logic cell 
_LC1_E51 = LCELL( _EQ011);
  _EQ011 =  I9_1 & !_LC4_C27
         #  I8_1 & !_LC7_E36;

-- Node name is '~939~2' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~939~2', location is LC2_E51, type is buried.
-- synthesized logic cell 
_LC2_E51 = LCELL( _EQ012);
  _EQ012 =  I1_1 & !_LC8_E36
         #  I10_1 & !_LC1_C27;

-- Node name is '~939~3' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~939~3', location is LC3_E51, type is buried.
-- synthesized logic cell 
_LC3_E51 = LCELL( _EQ013);
  _EQ013 =  I3_1 & !_LC2_E36
         #  I2_1 & !_LC6_E36;

-- Node name is '~939~4' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~939~4', location is LC4_E51, type is buried.
-- synthesized logic cell 
_LC4_E51 = LCELL( _EQ014);
  _EQ014 =  I5_1 & !_LC1_E36
         #  I4_1 & !_LC4_E36;

-- Node name is '~939~5' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~939~5', location is LC6_E51, type is buried.
-- synthesized logic cell 
_LC6_E51 = LCELL( _EQ015);
  _EQ015 =  _LC2_E51
         #  _LC3_E51
         #  _LC4_E51;

-- Node name is '~939~6' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~939~6', location is LC7_E51, type is buried.
-- synthesized logic cell 
_LC7_E51 = LCELL( _EQ016);
  _EQ016 =  I7_1 & !_LC3_E36
         #  I6_1 & !_LC5_E36;

-- Node name is ':939' from file "my_mux.tdf" line 20, column 22
-- Equation name is '_LC5_E51', type is buried 
_LC5_E51 = LCELL( _EQ017);
  _EQ017 =  _LC1_E51
         #  _LC6_E51
         #  _LC7_E51;

-- Node name is '~942~1' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~942~1', location is LC1_F30, type is buried.
-- synthesized logic cell 
_LC1_F30 = LCELL( _EQ018);
  _EQ018 =  I9_2 & !_LC4_C27
         #  I8_2 & !_LC7_E36;

-- Node name is '~942~2' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~942~2', location is LC2_F30, type is buried.
-- synthesized logic cell 
_LC2_F30 = LCELL( _EQ019);
  _EQ019 =  I1_2 & !_LC8_E36
         #  I10_2 & !_LC1_C27;

-- Node name is '~942~3' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~942~3', location is LC3_F30, type is buried.
-- synthesized logic cell 
_LC3_F30 = LCELL( _EQ020);
  _EQ020 =  I3_2 & !_LC2_E36
         #  I2_2 & !_LC6_E36;

-- Node name is '~942~4' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~942~4', location is LC4_F30, type is buried.
-- synthesized logic cell 
_LC4_F30 = LCELL( _EQ021);
  _EQ021 =  I5_2 & !_LC1_E36
         #  I4_2 & !_LC4_E36;

-- Node name is '~942~5' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~942~5', location is LC5_F30, type is buried.
-- synthesized logic cell 
_LC5_F30 = LCELL( _EQ022);
  _EQ022 =  _LC2_F30
         #  _LC3_F30
         #  _LC4_F30;

-- Node name is '~942~6' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~942~6', location is LC6_F30, type is buried.
-- synthesized logic cell 
_LC6_F30 = LCELL( _EQ023);
  _EQ023 =  I7_2 & !_LC3_E36
         #  I6_2 & !_LC5_E36;

-- Node name is ':942' from file "my_mux.tdf" line 20, column 22
-- Equation name is '_LC8_F30', type is buried 
_LC8_F30 = LCELL( _EQ024);
  _EQ024 =  _LC1_F30
         #  _LC5_F30
         #  _LC6_F30;

-- Node name is '~945~1' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~945~1', location is LC1_H48, type is buried.
-- synthesized logic cell 
_LC1_H48 = LCELL( _EQ025);
  _EQ025 =  I9_3 & !_LC4_C27
         #  I8_3 & !_LC7_E36;

-- Node name is '~945~2' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~945~2', location is LC2_H48, type is buried.
-- synthesized logic cell 
_LC2_H48 = LCELL( _EQ026);
  _EQ026 =  I1_3 & !_LC8_E36
         #  I10_3 & !_LC1_C27;

-- Node name is '~945~3' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~945~3', location is LC3_H48, type is buried.
-- synthesized logic cell 
_LC3_H48 = LCELL( _EQ027);
  _EQ027 =  I3_3 & !_LC2_E36
         #  I2_3 & !_LC6_E36;

-- Node name is '~945~4' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~945~4', location is LC5_H48, type is buried.
-- synthesized logic cell 
_LC5_H48 = LCELL( _EQ028);
  _EQ028 =  I5_3 & !_LC1_E36
         #  I4_3 & !_LC4_E36;

-- Node name is '~945~5' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~945~5', location is LC6_H48, type is buried.
-- synthesized logic cell 
_LC6_H48 = LCELL( _EQ029);
  _EQ029 =  _LC2_H48
         #  _LC3_H48
         #  _LC5_H48;

-- Node name is '~945~6' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~945~6', location is LC7_H48, type is buried.
-- synthesized logic cell 
_LC7_H48 = LCELL( _EQ030);
  _EQ030 =  I7_3 & !_LC3_E36
         #  I6_3 & !_LC5_E36;

-- Node name is ':945' from file "my_mux.tdf" line 20, column 22
-- Equation name is '_LC4_H48', type is buried 
_LC4_H48 = LCELL( _EQ031);
  _EQ031 =  _LC1_H48
         #  _LC6_H48
         #  _LC7_H48;

-- Node name is '~948~1' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~948~1', location is LC1_H38, type is buried.
-- synthesized logic cell 
_LC1_H38 = LCELL( _EQ032);
  _EQ032 =  I9_4 & !_LC4_C27
         #  I8_4 & !_LC7_E36;

-- Node name is '~948~2' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~948~2', location is LC2_H38, type is buried.
-- synthesized logic cell 
_LC2_H38 = LCELL( _EQ033);
  _EQ033 =  I1_4 & !_LC8_E36
         #  I10_4 & !_LC1_C27;

-- Node name is '~948~3' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~948~3', location is LC3_H38, type is buried.
-- synthesized logic cell 
_LC3_H38 = LCELL( _EQ034);
  _EQ034 =  I3_4 & !_LC2_E36
         #  I2_4 & !_LC6_E36;

-- Node name is '~948~4' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~948~4', location is LC4_H38, type is buried.
-- synthesized logic cell 
_LC4_H38 = LCELL( _EQ035);
  _EQ035 =  I5_4 & !_LC1_E36
         #  I4_4 & !_LC4_E36;

-- Node name is '~948~5' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~948~5', location is LC6_H38, type is buried.
-- synthesized logic cell 
_LC6_H38 = LCELL( _EQ036);
  _EQ036 =  _LC2_H38
         #  _LC3_H38
         #  _LC4_H38;

-- Node name is '~948~6' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~948~6', location is LC7_H38, type is buried.
-- synthesized logic cell 
_LC7_H38 = LCELL( _EQ037);
  _EQ037 =  I7_4 & !_LC3_E36
         #  I6_4 & !_LC5_E36;

-- Node name is ':948' from file "my_mux.tdf" line 20, column 22
-- Equation name is '_LC5_H38', type is buried 
_LC5_H38 = LCELL( _EQ038);
  _EQ038 =  _LC1_H38
         #  _LC6_H38
         #  _LC7_H38;

-- Node name is '~951~1' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~951~1', location is LC1_A36, type is buried.
-- synthesized logic cell 
_LC1_A36 = LCELL( _EQ039);
  _EQ039 =  I9_5 & !_LC4_C27
         #  I8_5 & !_LC7_E36;

-- Node name is '~951~2' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~951~2', location is LC3_A36, type is buried.
-- synthesized logic cell 
_LC3_A36 = LCELL( _EQ040);
  _EQ040 =  I1_5 & !_LC8_E36
         #  I10_5 & !_LC1_C27;

-- Node name is '~951~3' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~951~3', location is LC4_A36, type is buried.
-- synthesized logic cell 
_LC4_A36 = LCELL( _EQ041);
  _EQ041 =  I3_5 & !_LC2_E36
         #  I2_5 & !_LC6_E36;

-- Node name is '~951~4' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~951~4', location is LC5_A36, type is buried.
-- synthesized logic cell 
_LC5_A36 = LCELL( _EQ042);
  _EQ042 =  I5_5 & !_LC1_E36
         #  I4_5 & !_LC4_E36;

-- Node name is '~951~5' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~951~5', location is LC6_A36, type is buried.
-- synthesized logic cell 
_LC6_A36 = LCELL( _EQ043);
  _EQ043 =  _LC3_A36
         #  _LC4_A36
         #  _LC5_A36;

-- Node name is '~951~6' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~951~6', location is LC7_A36, type is buried.
-- synthesized logic cell 
_LC7_A36 = LCELL( _EQ044);
  _EQ044 =  I7_5 & !_LC3_E36
         #  I6_5 & !_LC5_E36;

-- Node name is ':951' from file "my_mux.tdf" line 20, column 22
-- Equation name is '_LC2_A36', type is buried 
_LC2_A36 = LCELL( _EQ045);
  _EQ045 =  _LC1_A36
         #  _LC6_A36
         #  _LC7_A36;

-- Node name is '~954~1' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~954~1', location is LC1_I39, type is buried.
-- synthesized logic cell 
_LC1_I39 = LCELL( _EQ046);
  _EQ046 =  I9_6 & !_LC4_C27
         #  I8_6 & !_LC7_E36;

-- Node name is '~954~2' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~954~2', location is LC2_I39, type is buried.
-- synthesized logic cell 
_LC2_I39 = LCELL( _EQ047);
  _EQ047 =  I1_6 & !_LC8_E36
         #  I10_6 & !_LC1_C27;

-- Node name is '~954~3' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~954~3', location is LC4_I39, type is buried.
-- synthesized logic cell 
_LC4_I39 = LCELL( _EQ048);
  _EQ048 =  I3_6 & !_LC2_E36
         #  I2_6 & !_LC6_E36;

-- Node name is '~954~4' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~954~4', location is LC5_I39, type is buried.
-- synthesized logic cell 
_LC5_I39 = LCELL( _EQ049);
  _EQ049 =  I5_6 & !_LC1_E36
         #  I4_6 & !_LC4_E36;

-- Node name is '~954~5' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~954~5', location is LC6_I39, type is buried.
-- synthesized logic cell 
_LC6_I39 = LCELL( _EQ050);
  _EQ050 =  _LC2_I39
         #  _LC4_I39
         #  _LC5_I39;

-- Node name is '~954~6' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~954~6', location is LC7_I39, type is buried.
-- synthesized logic cell 
_LC7_I39 = LCELL( _EQ051);
  _EQ051 =  I7_6 & !_LC3_E36
         #  I6_6 & !_LC5_E36;

-- Node name is ':954' from file "my_mux.tdf" line 20, column 22
-- Equation name is '_LC3_I39', type is buried 
_LC3_I39 = LCELL( _EQ052);
  _EQ052 =  _LC1_I39
         #  _LC6_I39
         #  _LC7_I39;

-- Node name is '~957~1' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~957~1', location is LC1_L47, type is buried.
-- synthesized logic cell 
_LC1_L47 = LCELL( _EQ053);
  _EQ053 =  I9_7 & !_LC4_C27
         #  I8_7 & !_LC7_E36;

-- Node name is '~957~2' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~957~2', location is LC3_L47, type is buried.
-- synthesized logic cell 
_LC3_L47 = LCELL( _EQ054);
  _EQ054 =  I1_7 & !_LC8_E36
         #  I10_7 & !_LC1_C27;

-- Node name is '~957~3' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~957~3', location is LC4_L47, type is buried.
-- synthesized logic cell 
_LC4_L47 = LCELL( _EQ055);
  _EQ055 =  I3_7 & !_LC2_E36
         #  I2_7 & !_LC6_E36;

-- Node name is '~957~4' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~957~4', location is LC5_L47, type is buried.
-- synthesized logic cell 
_LC5_L47 = LCELL( _EQ056);
  _EQ056 =  I5_7 & !_LC1_E36
         #  I4_7 & !_LC4_E36;

-- Node name is '~957~5' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~957~5', location is LC6_L47, type is buried.
-- synthesized logic cell 
_LC6_L47 = LCELL( _EQ057);
  _EQ057 =  _LC3_L47
         #  _LC4_L47
         #  _LC5_L47;

-- Node name is '~957~6' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~957~6', location is LC7_L47, type is buried.
-- synthesized logic cell 
_LC7_L47 = LCELL( _EQ058);
  _EQ058 =  I7_7 & !_LC3_E36
         #  I6_7 & !_LC5_E36;

-- Node name is ':957' from file "my_mux.tdf" line 20, column 22
-- Equation name is '_LC2_L47', type is buried 
_LC2_L47 = LCELL( _EQ059);
  _EQ059 =  _LC1_L47
         #  _LC6_L47
         #  _LC7_L47;

-- Node name is '~960~1' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~960~1', location is LC1_D35, type is buried.
-- synthesized logic cell 
_LC1_D35 = LCELL( _EQ060);
  _EQ060 =  I9_8 & !_LC4_C27
         #  I8_8 & !_LC7_E36;

-- Node name is '~960~2' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~960~2', location is LC2_D35, type is buried.
-- synthesized logic cell 
_LC2_D35 = LCELL( _EQ061);
  _EQ061 =  I1_8 & !_LC8_E36
         #  I10_8 & !_LC1_C27;

-- Node name is '~960~3' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~960~3', location is LC3_D35, type is buried.
-- synthesized logic cell 
_LC3_D35 = LCELL( _EQ062);
  _EQ062 =  I3_8 & !_LC2_E36
         #  I2_8 & !_LC6_E36;

-- Node name is '~960~4' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~960~4', location is LC4_D35, type is buried.
-- synthesized logic cell 
_LC4_D35 = LCELL( _EQ063);
  _EQ063 =  I5_8 & !_LC1_E36
         #  I4_8 & !_LC4_E36;

-- Node name is '~960~5' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~960~5', location is LC6_D35, type is buried.
-- synthesized logic cell 
_LC6_D35 = LCELL( _EQ064);
  _EQ064 =  _LC2_D35
         #  _LC3_D35
         #  _LC4_D35;

-- Node name is '~960~6' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~960~6', location is LC7_D35, type is buried.
-- synthesized logic cell 
_LC7_D35 = LCELL( _EQ065);
  _EQ065 =  I7_8 & !_LC3_E36
         #  I6_8 & !_LC5_E36;

-- Node name is ':960' from file "my_mux.tdf" line 20, column 22
-- Equation name is '_LC5_D35', type is buried 
_LC5_D35 = LCELL( _EQ066);
  _EQ066 =  _LC1_D35
         #  _LC6_D35
         #  _LC7_D35;

-- Node name is '~963~1' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~963~1', location is LC1_J51, type is buried.
-- synthesized logic cell 
_LC1_J51 = LCELL( _EQ067);
  _EQ067 =  I9_9 & !_LC4_C27
         #  I8_9 & !_LC7_E36;

-- Node name is '~963~2' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~963~2', location is LC2_J51, type is buried.
-- synthesized logic cell 
_LC2_J51 = LCELL( _EQ068);
  _EQ068 =  I1_9 & !_LC8_E36
         #  I10_9 & !_LC1_C27;

-- Node name is '~963~3' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~963~3', location is LC4_J51, type is buried.
-- synthesized logic cell 
_LC4_J51 = LCELL( _EQ069);
  _EQ069 =  I3_9 & !_LC2_E36
         #  I2_9 & !_LC6_E36;

-- Node name is '~963~4' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~963~4', location is LC5_J51, type is buried.
-- synthesized logic cell 
_LC5_J51 = LCELL( _EQ070);
  _EQ070 =  I5_9 & !_LC1_E36
         #  I4_9 & !_LC4_E36;

-- Node name is '~963~5' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~963~5', location is LC6_J51, type is buried.
-- synthesized logic cell 
_LC6_J51 = LCELL( _EQ071);
  _EQ071 =  _LC2_J51
         #  _LC4_J51
         #  _LC5_J51;

-- Node name is '~963~6' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~963~6', location is LC7_J51, type is buried.
-- synthesized logic cell 
_LC7_J51 = LCELL( _EQ072);
  _EQ072 =  I7_9 & !_LC3_E36
         #  I6_9 & !_LC5_E36;

-- Node name is ':963' from file "my_mux.tdf" line 20, column 22
-- Equation name is '_LC3_J51', type is buried 
_LC3_J51 = LCELL( _EQ073);
  _EQ073 =  _LC1_J51
         #  _LC6_J51
         #  _LC7_J51;

-- Node name is '~966~1' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~966~1', location is LC1_E46, type is buried.
-- synthesized logic cell 
_LC1_E46 = LCELL( _EQ074);
  _EQ074 =  I9_10 & !_LC4_C27
         #  I8_10 & !_LC7_E36;

-- Node name is '~966~2' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~966~2', location is LC2_E46, type is buried.
-- synthesized logic cell 
_LC2_E46 = LCELL( _EQ075);
  _EQ075 =  I1_10 & !_LC8_E36
         #  I10_10 & !_LC1_C27;

-- Node name is '~966~3' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~966~3', location is LC3_E46, type is buried.
-- synthesized logic cell 
_LC3_E46 = LCELL( _EQ076);
  _EQ076 =  I3_10 & !_LC2_E36
         #  I2_10 & !_LC6_E36;

-- Node name is '~966~4' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~966~4', location is LC5_E46, type is buried.
-- synthesized logic cell 
_LC5_E46 = LCELL( _EQ077);
  _EQ077 =  I5_10 & !_LC1_E36
         #  I4_10 & !_LC4_E36;

-- Node name is '~966~5' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~966~5', location is LC6_E46, type is buried.
-- synthesized logic cell 
_LC6_E46 = LCELL( _EQ078);
  _EQ078 =  _LC2_E46
         #  _LC3_E46
         #  _LC5_E46;

-- Node name is '~966~6' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~966~6', location is LC7_E46, type is buried.
-- synthesized logic cell 
_LC7_E46 = LCELL( _EQ079);
  _EQ079 =  I7_10 & !_LC3_E36
         #  I6_10 & !_LC5_E36;

-- Node name is ':966' from file "my_mux.tdf" line 20, column 22
-- Equation name is '_LC4_E46', type is buried 
_LC4_E46 = LCELL( _EQ080);
  _EQ080 =  _LC1_E46
         #  _LC6_E46
         #  _LC7_E46;

-- Node name is '~969~1' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~969~1', location is LC1_L52, type is buried.
-- synthesized logic cell 
_LC1_L52 = LCELL( _EQ081);
  _EQ081 =  I9_11 & !_LC4_C27
         #  I8_11 & !_LC7_E36;

-- Node name is '~969~2' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~969~2', location is LC2_L52, type is buried.
-- synthesized logic cell 
_LC2_L52 = LCELL( _EQ082);
  _EQ082 =  I1_11 & !_LC8_E36
         #  I10_11 & !_LC1_C27;

-- Node name is '~969~3' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~969~3', location is LC3_L52, type is buried.
-- synthesized logic cell 
_LC3_L52 = LCELL( _EQ083);
  _EQ083 =  I3_11 & !_LC2_E36
         #  I2_11 & !_LC6_E36;

-- Node name is '~969~4' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~969~4', location is LC4_L52, type is buried.
-- synthesized logic cell 
_LC4_L52 = LCELL( _EQ084);
  _EQ084 =  I5_11 & !_LC1_E36
         #  I4_11 & !_LC4_E36;

-- Node name is '~969~5' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~969~5', location is LC5_L52, type is buried.
-- synthesized logic cell 
_LC5_L52 = LCELL( _EQ085);
  _EQ085 =  _LC2_L52
         #  _LC3_L52
         #  _LC4_L52;

-- Node name is '~969~6' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~969~6', location is LC7_L52, type is buried.
-- synthesized logic cell 
_LC7_L52 = LCELL( _EQ086);
  _EQ086 =  I7_11 & !_LC3_E36
         #  I6_11 & !_LC5_E36;

-- Node name is ':969' from file "my_mux.tdf" line 20, column 22
-- Equation name is '_LC6_L52', type is buried 
_LC6_L52 = LCELL( _EQ087);
  _EQ087 =  _LC1_L52
         #  _LC5_L52
         #  _LC7_L52;

-- Node name is '~972~1' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~972~1', location is LC1_G48, type is buried.
-- synthesized logic cell 
_LC1_G48 = LCELL( _EQ088);
  _EQ088 =  I9_12 & !_LC4_C27
         #  I8_12 & !_LC7_E36;

-- Node name is '~972~2' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~972~2', location is LC2_G48, type is buried.
-- synthesized logic cell 
_LC2_G48 = LCELL( _EQ089);
  _EQ089 =  I1_12 & !_LC8_E36
         #  I10_12 & !_LC1_C27;

-- Node name is '~972~3' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~972~3', location is LC3_G48, type is buried.
-- synthesized logic cell 
_LC3_G48 = LCELL( _EQ090);
  _EQ090 =  I3_12 & !_LC2_E36
         #  I2_12 & !_LC6_E36;

-- Node name is '~972~4' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~972~4', location is LC4_G48, type is buried.
-- synthesized logic cell 
_LC4_G48 = LCELL( _EQ091);
  _EQ091 =  I5_12 & !_LC1_E36
         #  I4_12 & !_LC4_E36;

-- Node name is '~972~5' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~972~5', location is LC5_G48, type is buried.
-- synthesized logic cell 
_LC5_G48 = LCELL( _EQ092);
  _EQ092 =  _LC2_G48
         #  _LC3_G48
         #  _LC4_G48;

-- Node name is '~972~6' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~972~6', location is LC7_G48, type is buried.
-- synthesized logic cell 
_LC7_G48 = LCELL( _EQ093);
  _EQ093 =  I7_12 & !_LC3_E36
         #  I6_12 & !_LC5_E36;

-- Node name is ':972' from file "my_mux.tdf" line 20, column 22
-- Equation name is '_LC6_G48', type is buried 
_LC6_G48 = LCELL( _EQ094);
  _EQ094 =  _LC1_G48
         #  _LC5_G48
         #  _LC7_G48;

-- Node name is '~975~1' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~975~1', location is LC1_B31, type is buried.
-- synthesized logic cell 
_LC1_B31 = LCELL( _EQ095);
  _EQ095 =  I9_13 & !_LC4_C27
         #  I8_13 & !_LC7_E36;

-- Node name is '~975~2' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~975~2', location is LC3_B31, type is buried.
-- synthesized logic cell 
_LC3_B31 = LCELL( _EQ096);
  _EQ096 =  I1_13 & !_LC8_E36
         #  I10_13 & !_LC1_C27;

-- Node name is '~975~3' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~975~3', location is LC4_B31, type is buried.
-- synthesized logic cell 
_LC4_B31 = LCELL( _EQ097);
  _EQ097 =  I3_13 & !_LC2_E36
         #  I2_13 & !_LC6_E36;

-- Node name is '~975~4' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~975~4', location is LC5_B31, type is buried.
-- synthesized logic cell 
_LC5_B31 = LCELL( _EQ098);
  _EQ098 =  I5_13 & !_LC1_E36
         #  I4_13 & !_LC4_E36;

-- Node name is '~975~5' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~975~5', location is LC6_B31, type is buried.
-- synthesized logic cell 
_LC6_B31 = LCELL( _EQ099);
  _EQ099 =  _LC3_B31
         #  _LC4_B31
         #  _LC5_B31;

-- Node name is '~975~6' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~975~6', location is LC7_B31, type is buried.
-- synthesized logic cell 
_LC7_B31 = LCELL( _EQ100);
  _EQ100 =  I7_13 & !_LC3_E36
         #  I6_13 & !_LC5_E36;

-- Node name is ':975' from file "my_mux.tdf" line 20, column 22
-- Equation name is '_LC2_B31', type is buried 
_LC2_B31 = LCELL( _EQ101);
  _EQ101 =  _LC1_B31
         #  _LC6_B31
         #  _LC7_B31;

-- Node name is '~978~1' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~978~1', location is LC1_A43, type is buried.
-- synthesized logic cell 
_LC1_A43 = LCELL( _EQ102);
  _EQ102 =  I9_14 & !_LC4_C27
         #  I8_14 & !_LC7_E36;

-- Node name is '~978~2' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~978~2', location is LC3_A43, type is buried.
-- synthesized logic cell 
_LC3_A43 = LCELL( _EQ103);
  _EQ103 =  I1_14 & !_LC8_E36
         #  I10_14 & !_LC1_C27;

-- Node name is '~978~3' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~978~3', location is LC4_A43, type is buried.
-- synthesized logic cell 
_LC4_A43 = LCELL( _EQ104);
  _EQ104 =  I3_14 & !_LC2_E36
         #  I2_14 & !_LC6_E36;

-- Node name is '~978~4' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~978~4', location is LC5_A43, type is buried.
-- synthesized logic cell 
_LC5_A43 = LCELL( _EQ105);
  _EQ105 =  I5_14 & !_LC1_E36
         #  I4_14 & !_LC4_E36;

-- Node name is '~978~5' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~978~5', location is LC6_A43, type is buried.
-- synthesized logic cell 
_LC6_A43 = LCELL( _EQ106);
  _EQ106 =  _LC3_A43
         #  _LC4_A43
         #  _LC5_A43;

-- Node name is '~978~6' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~978~6', location is LC7_A43, type is buried.
-- synthesized logic cell 
_LC7_A43 = LCELL( _EQ107);
  _EQ107 =  I7_14 & !_LC3_E36
         #  I6_14 & !_LC5_E36;

-- Node name is ':978' from file "my_mux.tdf" line 20, column 22
-- Equation name is '_LC2_A43', type is buried 
_LC2_A43 = LCELL( _EQ108);
  _EQ108 =  _LC1_A43
         #  _LC6_A43
         #  _LC7_A43;

-- Node name is '~981~1' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~981~1', location is LC2_F29, type is buried.
-- synthesized logic cell 
_LC2_F29 = LCELL( _EQ109);
  _EQ109 =  I9_15 & !_LC4_C27
         #  I8_15 & !_LC7_E36;

-- Node name is '~981~2' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~981~2', location is LC3_F29, type is buried.
-- synthesized logic cell 
_LC3_F29 = LCELL( _EQ110);
  _EQ110 =  I1_15 & !_LC8_E36
         #  I10_15 & !_LC1_C27;

-- Node name is '~981~3' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~981~3', location is LC4_F29, type is buried.
-- synthesized logic cell 
_LC4_F29 = LCELL( _EQ111);
  _EQ111 =  I3_15 & !_LC2_E36
         #  I2_15 & !_LC6_E36;

-- Node name is '~981~4' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~981~4', location is LC5_F29, type is buried.
-- synthesized logic cell 
_LC5_F29 = LCELL( _EQ112);
  _EQ112 =  I5_15 & !_LC1_E36
         #  I4_15 & !_LC4_E36;

-- Node name is '~981~5' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~981~5', location is LC6_F29, type is buried.
-- synthesized logic cell 
_LC6_F29 = LCELL( _EQ113);
  _EQ113 =  _LC3_F29
         #  _LC4_F29
         #  _LC5_F29;

-- Node name is '~981~6' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~981~6', location is LC7_F29, type is buried.
-- synthesized logic cell 
_LC7_F29 = LCELL( _EQ114);
  _EQ114 =  I7_15 & !_LC3_E36
         #  I6_15 & !_LC5_E36;

-- Node name is ':981' from file "my_mux.tdf" line 20, column 22
-- Equation name is '_LC1_F29', type is buried 
_LC1_F29 = LCELL( _EQ115);
  _EQ115 =  _LC2_F29
         #  _LC6_F29
         #  _LC7_F29;

-- Node name is '~984~1' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~984~1', location is LC1_A46, type is buried.
-- synthesized logic cell 
_LC1_A46 = LCELL( _EQ116);
  _EQ116 =  I9_16 & !_LC4_C27
         #  I8_16 & !_LC7_E36;

-- Node name is '~984~2' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~984~2', location is LC2_A46, type is buried.
-- synthesized logic cell 
_LC2_A46 = LCELL( _EQ117);
  _EQ117 =  I1_16 & !_LC8_E36
         #  I10_16 & !_LC1_C27;

-- Node name is '~984~3' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~984~3', location is LC3_A46, type is buried.
-- synthesized logic cell 
_LC3_A46 = LCELL( _EQ118);
  _EQ118 =  I3_16 & !_LC2_E36
         #  I2_16 & !_LC6_E36;

-- Node name is '~984~4' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~984~4', location is LC4_A46, type is buried.
-- synthesized logic cell 
_LC4_A46 = LCELL( _EQ119);
  _EQ119 =  I5_16 & !_LC1_E36
         #  I4_16 & !_LC4_E36;

-- Node name is '~984~5' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~984~5', location is LC5_A46, type is buried.
-- synthesized logic cell 
_LC5_A46 = LCELL( _EQ120);
  _EQ120 =  _LC2_A46
         #  _LC3_A46
         #  _LC4_A46;

-- Node name is '~984~6' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~984~6', location is LC6_A46, type is buried.
-- synthesized logic cell 
_LC6_A46 = LCELL( _EQ121);
  _EQ121 =  I7_16 & !_LC3_E36
         #  I6_16 & !_LC5_E36;

-- Node name is ':984' from file "my_mux.tdf" line 20, column 22
-- Equation name is '_LC8_A46', type is buried 
_LC8_A46 = LCELL( _EQ122);
  _EQ122 =  _LC1_A46
         #  _LC5_A46
         #  _LC6_A46;

-- Node name is '~987~1' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~987~1', location is LC1_J46, type is buried.
-- synthesized logic cell 
_LC1_J46 = LCELL( _EQ123);
  _EQ123 =  I9_17 & !_LC4_C27
         #  I8_17 & !_LC7_E36;

-- Node name is '~987~2' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~987~2', location is LC2_J46, type is buried.
-- synthesized logic cell 
_LC2_J46 = LCELL( _EQ124);
  _EQ124 =  I1_17 & !_LC8_E36
         #  I10_17 & !_LC1_C27;

-- Node name is '~987~3' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~987~3', location is LC3_J46, type is buried.
-- synthesized logic cell 
_LC3_J46 = LCELL( _EQ125);
  _EQ125 =  I3_17 & !_LC2_E36
         #  I2_17 & !_LC6_E36;

-- Node name is '~987~4' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~987~4', location is LC4_J46, type is buried.
-- synthesized logic cell 
_LC4_J46 = LCELL( _EQ126);
  _EQ126 =  I5_17 & !_LC1_E36
         #  I4_17 & !_LC4_E36;

-- Node name is '~987~5' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~987~5', location is LC5_J46, type is buried.
-- synthesized logic cell 
_LC5_J46 = LCELL( _EQ127);
  _EQ127 =  _LC2_J46
         #  _LC3_J46
         #  _LC4_J46;

-- Node name is '~987~6' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~987~6', location is LC6_J46, type is buried.
-- synthesized logic cell 
_LC6_J46 = LCELL( _EQ128);
  _EQ128 =  I7_17 & !_LC3_E36
         #  I6_17 & !_LC5_E36;

-- Node name is ':987' from file "my_mux.tdf" line 20, column 22
-- Equation name is '_LC8_J46', type is buried 
_LC8_J46 = LCELL( _EQ129);
  _EQ129 =  _LC1_J46
         #  _LC5_J46
         #  _LC6_J46;

-- Node name is '~990~1' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~990~1', location is LC1_F37, type is buried.
-- synthesized logic cell 
_LC1_F37 = LCELL( _EQ130);
  _EQ130 =  I9_18 & !_LC4_C27
         #  I8_18 & !_LC7_E36;

-- Node name is '~990~2' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~990~2', location is LC2_F37, type is buried.
-- synthesized logic cell 
_LC2_F37 = LCELL( _EQ131);
  _EQ131 =  I1_18 & !_LC8_E36
         #  I10_18 & !_LC1_C27;

-- Node name is '~990~3' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~990~3', location is LC3_F37, type is buried.
-- synthesized logic cell 
_LC3_F37 = LCELL( _EQ132);
  _EQ132 =  I3_18 & !_LC2_E36
         #  I2_18 & !_LC6_E36;

-- Node name is '~990~4' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~990~4', location is LC4_F37, type is buried.
-- synthesized logic cell 
_LC4_F37 = LCELL( _EQ133);
  _EQ133 =  I5_18 & !_LC1_E36
         #  I4_18 & !_LC4_E36;

-- Node name is '~990~5' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~990~5', location is LC6_F37, type is buried.
-- synthesized logic cell 
_LC6_F37 = LCELL( _EQ134);
  _EQ134 =  _LC2_F37
         #  _LC3_F37
         #  _LC4_F37;

-- Node name is '~990~6' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~990~6', location is LC7_F37, type is buried.
-- synthesized logic cell 
_LC7_F37 = LCELL( _EQ135);
  _EQ135 =  I7_18 & !_LC3_E36
         #  I6_18 & !_LC5_E36;

-- Node name is ':990' from file "my_mux.tdf" line 20, column 22
-- Equation name is '_LC5_F37', type is buried 
_LC5_F37 = LCELL( _EQ136);
  _EQ136 =  _LC1_F37
         #  _LC6_F37
         #  _LC7_F37;

-- Node name is '~993~1' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~993~1', location is LC1_J37, type is buried.
-- synthesized logic cell 
_LC1_J37 = LCELL( _EQ137);
  _EQ137 =  I9_19 & !_LC4_C27
         #  I8_19 & !_LC7_E36;

-- Node name is '~993~2' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~993~2', location is LC3_J37, type is buried.
-- synthesized logic cell 
_LC3_J37 = LCELL( _EQ138);
  _EQ138 =  I1_19 & !_LC8_E36
         #  I10_19 & !_LC1_C27;

-- Node name is '~993~3' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~993~3', location is LC4_J37, type is buried.
-- synthesized logic cell 
_LC4_J37 = LCELL( _EQ139);
  _EQ139 =  I3_19 & !_LC2_E36
         #  I2_19 & !_LC6_E36;

-- Node name is '~993~4' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~993~4', location is LC5_J37, type is buried.
-- synthesized logic cell 
_LC5_J37 = LCELL( _EQ140);
  _EQ140 =  I5_19 & !_LC1_E36
         #  I4_19 & !_LC4_E36;

-- Node name is '~993~5' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~993~5', location is LC6_J37, type is buried.
-- synthesized logic cell 
_LC6_J37 = LCELL( _EQ141);
  _EQ141 =  _LC3_J37
         #  _LC4_J37
         #  _LC5_J37;

-- Node name is '~993~6' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~993~6', location is LC7_J37, type is buried.
-- synthesized logic cell 
_LC7_J37 = LCELL( _EQ142);
  _EQ142 =  I7_19 & !_LC3_E36
         #  I6_19 & !_LC5_E36;

-- Node name is ':993' from file "my_mux.tdf" line 20, column 22
-- Equation name is '_LC2_J37', type is buried 
_LC2_J37 = LCELL( _EQ143);
  _EQ143 =  _LC1_J37
         #  _LC6_J37
         #  _LC7_J37;

-- Node name is '~996~1' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~996~1', location is LC1_H50, type is buried.
-- synthesized logic cell 
_LC1_H50 = LCELL( _EQ144);
  _EQ144 =  I9_20 & !_LC4_C27
         #  I8_20 & !_LC7_E36;

-- Node name is '~996~2' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~996~2', location is LC2_H50, type is buried.
-- synthesized logic cell 
_LC2_H50 = LCELL( _EQ145);
  _EQ145 =  I1_20 & !_LC8_E36
         #  I10_20 & !_LC1_C27;

-- Node name is '~996~3' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~996~3', location is LC3_H50, type is buried.
-- synthesized logic cell 
_LC3_H50 = LCELL( _EQ146);
  _EQ146 =  I3_20 & !_LC2_E36
         #  I2_20 & !_LC6_E36;

-- Node name is '~996~4' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~996~4', location is LC4_H50, type is buried.
-- synthesized logic cell 
_LC4_H50 = LCELL( _EQ147);
  _EQ147 =  I5_20 & !_LC1_E36
         #  I4_20 & !_LC4_E36;

-- Node name is '~996~5' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~996~5', location is LC5_H50, type is buried.
-- synthesized logic cell 
_LC5_H50 = LCELL( _EQ148);
  _EQ148 =  _LC2_H50
         #  _LC3_H50
         #  _LC4_H50;

-- Node name is '~996~6' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~996~6', location is LC6_H50, type is buried.
-- synthesized logic cell 
_LC6_H50 = LCELL( _EQ149);
  _EQ149 =  I7_20 & !_LC3_E36
         #  I6_20 & !_LC5_E36;

-- Node name is ':996' from file "my_mux.tdf" line 20, column 22
-- Equation name is '_LC8_H50', type is buried 
_LC8_H50 = LCELL( _EQ150);
  _EQ150 =  _LC1_H50
         #  _LC5_H50
         #  _LC6_H50;

-- Node name is '~999~1' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~999~1', location is LC2_B40, type is buried.
-- synthesized logic cell 
_LC2_B40 = LCELL( _EQ151);
  _EQ151 =  I9_21 & !_LC4_C27
         #  I8_21 & !_LC7_E36;

-- Node name is '~999~2' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~999~2', location is LC3_B40, type is buried.
-- synthesized logic cell 
_LC3_B40 = LCELL( _EQ152);
  _EQ152 =  I1_21 & !_LC8_E36
         #  I10_21 & !_LC1_C27;

-- Node name is '~999~3' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~999~3', location is LC4_B40, type is buried.
-- synthesized logic cell 
_LC4_B40 = LCELL( _EQ153);
  _EQ153 =  I3_21 & !_LC2_E36
         #  I2_21 & !_LC6_E36;

-- Node name is '~999~4' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~999~4', location is LC5_B40, type is buried.
-- synthesized logic cell 
_LC5_B40 = LCELL( _EQ154);
  _EQ154 =  I5_21 & !_LC1_E36
         #  I4_21 & !_LC4_E36;

-- Node name is '~999~5' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~999~5', location is LC7_B40, type is buried.
-- synthesized logic cell 
_LC7_B40 = LCELL( _EQ155);
  _EQ155 =  _LC3_B40
         #  _LC4_B40
         #  _LC5_B40;

-- Node name is '~999~6' from file "my_mux.tdf" line 20, column 22
-- Equation name is '~999~6', location is LC8_B40, type is buried.
-- synthesized logic cell 
_LC8_B40 = LCELL( _EQ156);
  _EQ156 =  I7_21 & !_LC3_E36
         #  I6_21 & !_LC5_E36;

-- Node name is ':999' from file "my_mux.tdf" line 20, column 22
-- Equation name is '_LC6_B40', type is buried 
_LC6_B40 = LCELL( _EQ157);
  _EQ157 =  _LC2_B40
         #  _LC7_B40
         #  _LC8_B40;

-- Node name is '~1593~1' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1593~1', location is LC2_C22, type is buried.
-- synthesized logic cell 
_LC2_C22 = LCELL( _EQ158);
  _EQ158 =  J1_1 &  _LC2_C27
         #  J2_1 &  _LC1_B40;

-- Node name is ':1593' from file "my_mux.tdf" line 33, column 22
-- Equation name is '_LC8_C22', type is buried 
_LC8_C22 = LCELL( _EQ159);
  _EQ159 =  _LC2_C22
         #  J3_1 & !_LC1_C27;

-- Node name is '~1596~1' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1596~1', location is LC3_C22, type is buried.
-- synthesized logic cell 
_LC3_C22 = LCELL( _EQ160);
  _EQ160 =  J1_2 &  _LC2_C27
         #  J2_2 &  _LC1_B40;

-- Node name is ':1596' from file "my_mux.tdf" line 33, column 22
-- Equation name is '_LC6_C22', type is buried 
_LC6_C22 = LCELL( _EQ161);
  _EQ161 =  _LC3_C22
         #  J3_2 & !_LC1_C27;

-- Node name is '~1599~1' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1599~1', location is LC4_C22, type is buried.
-- synthesized logic cell 
_LC4_C22 = LCELL( _EQ162);
  _EQ162 =  J1_3 &  _LC2_C27
         #  J2_3 &  _LC1_B40;

-- Node name is ':1599' from file "my_mux.tdf" line 33, column 22
-- Equation name is '_LC1_C22', type is buried 
_LC1_C22 = LCELL( _EQ163);
  _EQ163 =  _LC4_C22
         #  J3_3 & !_LC1_C27;

-- Node name is '~1602~1' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1602~1', location is LC7_C22, type is buried.
-- synthesized logic cell 
_LC7_C22 = LCELL( _EQ164);
  _EQ164 =  J1_4 &  _LC2_C27
         #  J2_4 &  _LC1_B40;

-- Node name is ':1602' from file "my_mux.tdf" line 33, column 22
-- Equation name is '_LC5_C22', type is buried 
_LC5_C22 = LCELL( _EQ165);
  _EQ165 =  _LC7_C22
         #  J3_4 & !_LC1_C27;

-- Node name is '~1605~1' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1605~1', location is LC3_G36, type is buried.
-- synthesized logic cell 
_LC3_G36 = LCELL( _EQ166);
  _EQ166 =  J1_5 &  _LC2_C27
         #  J2_5 &  _LC1_B40;

-- Node name is ':1605' from file "my_mux.tdf" line 33, column 22
-- Equation name is '_LC4_G36', type is buried 
_LC4_G36 = LCELL( _EQ167);
  _EQ167 =  _LC3_G36
         #  J3_5 & !_LC1_C27;

-- Node name is '~1608~1' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1608~1', location is LC5_G36, type is buried.
-- synthesized logic cell 
_LC5_G36 = LCELL( _EQ168);
  _EQ168 =  J1_6 &  _LC2_C27
         #  J2_6 &  _LC1_B40;

-- Node name is ':1608' from file "my_mux.tdf" line 33, column 22
-- Equation name is '_LC2_G36', type is buried 
_LC2_G36 = LCELL( _EQ169);
  _EQ169 =  _LC5_G36
         #  J3_6 & !_LC1_C27;

-- Node name is '~1611~1' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1611~1', location is LC7_G36, type is buried.
-- synthesized logic cell 
_LC7_G36 = LCELL( _EQ170);
  _EQ170 =  J1_7 &  _LC2_C27
         #  J2_7 &  _LC1_B40;

-- Node name is ':1611' from file "my_mux.tdf" line 33, column 22
-- Equation name is '_LC1_G36', type is buried 
_LC1_G36 = LCELL( _EQ171);
  _EQ171 =  _LC7_G36
         #  J3_7 & !_LC1_C27;

-- Node name is '~1614~1' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1614~1', location is LC4_C26, type is buried.
-- synthesized logic cell 
_LC4_C26 = LCELL( _EQ172);
  _EQ172 =  J1_8 &  _LC2_C27
         #  J2_8 &  _LC1_B40;

-- Node name is ':1614' from file "my_mux.tdf" line 33, column 22
-- Equation name is '_LC1_C26', type is buried 
_LC1_C26 = LCELL( _EQ173);
  _EQ173 =  _LC4_C26
         #  J3_8 & !_LC1_C27;

-- Node name is '~1617~1' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1617~1', location is LC8_G36, type is buried.
-- synthesized logic cell 
_LC8_G36 = LCELL( _EQ174);
  _EQ174 =  J1_9 &  _LC2_C27
         #  J2_9 &  _LC1_B40;

-- Node name is ':1617' from file "my_mux.tdf" line 33, column 22
-- Equation name is '_LC6_G36', type is buried 
_LC6_G36 = LCELL( _EQ175);
  _EQ175 =  _LC8_G36
         #  J3_9 & !_LC1_C27;

-- Node name is '~1620~1' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1620~1', location is LC6_C26, type is buried.
-- synthesized logic cell 
_LC6_C26 = LCELL( _EQ176);
  _EQ176 =  J1_10 &  _LC2_C27
         #  J2_10 &  _LC1_B40;

-- Node name is ':1620' from file "my_mux.tdf" line 33, column 22
-- Equation name is '_LC2_C26', type is buried 
_LC2_C26 = LCELL( _EQ177);
  _EQ177 =  _LC6_C26
         #  J3_10 & !_LC1_C27;

-- Node name is '~1623~1' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1623~1', location is LC7_C26, type is buried.
-- synthesized logic cell 
_LC7_C26 = LCELL( _EQ178);
  _EQ178 =  J1_11 &  _LC2_C27
         #  J2_11 &  _LC1_B40;

-- Node name is ':1623' from file "my_mux.tdf" line 33, column 22
-- Equation name is '_LC3_C26', type is buried 
_LC3_C26 = LCELL( _EQ179);
  _EQ179 =  _LC7_C26
         #  J3_11 & !_LC1_C27;

-- Node name is '~1626~1' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1626~1', location is LC1_D36, type is buried.
-- synthesized logic cell 
_LC1_D36 = LCELL( _EQ180);
  _EQ180 =  J1_12 &  _LC2_C27
         #  J2_12 &  _LC1_B40;

-- Node name is ':1626' from file "my_mux.tdf" line 33, column 22
-- Equation name is '_LC5_D36', type is buried 
_LC5_D36 = LCELL( _EQ181);
  _EQ181 =  _LC1_D36
         #  J3_12 & !_LC1_C27;

-- Node name is '~1629~1' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1629~1', location is LC4_D36, type is buried.
-- synthesized logic cell 
_LC4_D36 = LCELL( _EQ182);
  _EQ182 =  J1_13 &  _LC2_C27
         #  J2_13 &  _LC1_B40;

-- Node name is ':1629' from file "my_mux.tdf" line 33, column 22
-- Equation name is '_LC6_D36', type is buried 
_LC6_D36 = LCELL( _EQ183);
  _EQ183 =  _LC4_D36
         #  J3_13 & !_LC1_C27;

-- Node name is '~1632~1' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1632~1', location is LC7_D36, type is buried.
-- synthesized logic cell 
_LC7_D36 = LCELL( _EQ184);
  _EQ184 =  J1_14 &  _LC2_C27
         #  J2_14 &  _LC1_B40;

-- Node name is ':1632' from file "my_mux.tdf" line 33, column 22
-- Equation name is '_LC3_D36', type is buried 
_LC3_D36 = LCELL( _EQ185);
  _EQ185 =  _LC7_D36
         #  J3_14 & !_LC1_C27;

-- Node name is '~1635~1' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1635~1', location is LC2_K29, type is buried.
-- synthesized logic cell 
_LC2_K29 = LCELL( _EQ186);
  _EQ186 =  J1_15 &  _LC2_C27
         #  J2_15 &  _LC1_B40;

-- Node name is ':1635' from file "my_mux.tdf" line 33, column 22
-- Equation name is '_LC1_K29', type is buried 
_LC1_K29 = LCELL( _EQ187);
  _EQ187 =  _LC2_K29
         #  J3_15 & !_LC1_C27;

-- Node name is '~1638~1' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1638~1', location is LC3_K29, type is buried.
-- synthesized logic cell 
_LC3_K29 = LCELL( _EQ188);
  _EQ188 =  J1_16 &  _LC2_C27
         #  J2_16 &  _LC1_B40;

-- Node name is ':1638' from file "my_mux.tdf" line 33, column 22
-- Equation name is '_LC5_K29', type is buried 
_LC5_K29 = LCELL( _EQ189);
  _EQ189 =  _LC3_K29
         #  J3_16 & !_LC1_C27;

-- Node name is '~1641~1' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1641~1', location is LC4_K29, type is buried.
-- synthesized logic cell 
_LC4_K29 = LCELL( _EQ190);
  _EQ190 =  J1_17 &  _LC2_C27
         #  J2_17 &  _LC1_B40;

-- Node name is ':1641' from file "my_mux.tdf" line 33, column 22
-- Equation name is '_LC8_K29', type is buried 
_LC8_K29 = LCELL( _EQ191);
  _EQ191 =  _LC4_K29
         #  J3_17 & !_LC1_C27;

-- Node name is '~1644~1' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1644~1', location is LC7_K29, type is buried.
-- synthesized logic cell 
_LC7_K29 = LCELL( _EQ192);
  _EQ192 =  J1_18 &  _LC2_C27
         #  J2_18 &  _LC1_B40;

-- Node name is ':1644' from file "my_mux.tdf" line 33, column 22
-- Equation name is '_LC6_K29', type is buried 
_LC6_K29 = LCELL( _EQ193);
  _EQ193 =  _LC7_K29
         #  J3_18 & !_LC1_C27;

-- Node name is '~1647~1' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1647~1', location is LC3_C27, type is buried.
-- synthesized logic cell 
_LC3_C27 = LCELL( _EQ194);
  _EQ194 =  J1_19 &  _LC2_C27
         #  J2_19 &  _LC1_B40;

-- Node name is ':1647' from file "my_mux.tdf" line 33, column 22
-- Equation name is '_LC6_C27', type is buried 
_LC6_C27 = LCELL( _EQ195);
  _EQ195 =  _LC3_C27
         #  J3_19 & !_LC1_C27;

-- Node name is '~1650~1' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1650~1', location is LC8_C26, type is buried.
-- synthesized logic cell 
_LC8_C26 = LCELL( _EQ196);
  _EQ196 =  J1_20 &  _LC2_C27
         #  J2_20 &  _LC1_B40;

-- Node name is ':1650' from file "my_mux.tdf" line 33, column 22
-- Equation name is '_LC5_C26', type is buried 
_LC5_C26 = LCELL( _EQ197);
  _EQ197 =  _LC8_C26
         #  J3_20 & !_LC1_C27;

-- Node name is '~1653~1' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1653~1', location is LC2_C27, type is buried.
-- synthesized logic cell 
_LC2_C27 = LCELL( _EQ198);
  _EQ198 = !Sel1 & !Sel2 & !Sel4
         # !Sel3 & !Sel4;

-- Node name is '~1653~2' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1653~2', location is LC1_B40, type is buried.
-- synthesized logic cell 
_LC1_B40 = LCELL( _EQ199);
  _EQ199 = !_LC5_E36
         # !_LC3_E36
         # !_LC4_C27
         # !_LC7_E36;

-- Node name is '~1653~3' from file "my_mux.tdf" line 33, column 22
-- Equation name is '~1653~3', location is LC8_D36, type is buried.
-- synthesized logic cell 
_LC8_D36 = LCELL( _EQ200);
  _EQ200 =  J1_21 &  _LC2_C27
         #  J2_21 &  _LC1_B40;

-- Node name is ':1653' from file "my_mux.tdf" line 33, column 22
-- Equation name is '_LC2_D36', type is buried 
_LC2_D36 = LCELL( _EQ201);
  _EQ201 =  _LC8_D36
         #  J3_21 & !_LC1_C27;



Project Information                       c:\users\lex\desktop\1mul\my_mux.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'ACEX1K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:02
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:02


Memory Allocated
-----------------

Peak memory allocated during compilation  = 57,805K
