# Reading D:/QuartusLite/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/QuartusLite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/UW/ee371labs/lab1 {D:/UW/ee371labs/lab1/sensors.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:27 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/lab1" D:/UW/ee371labs/lab1/sensors.sv 
# -- Compiling module sensors
# -- Compiling module sensors_testbench
# 
# Top level modules:
# 	sensors_testbench
# End time: 23:43:27 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UW/ee371labs/lab1 {D:/UW/ee371labs/lab1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:27 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/lab1" D:/UW/ee371labs/lab1/counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 23:43:27 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UW/ee371labs/lab1 {D:/UW/ee371labs/lab1/hex_driver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:27 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/lab1" D:/UW/ee371labs/lab1/hex_driver.sv 
# -- Compiling module hex_driver
# -- Compiling module hex_driver_testbench
# 
# Top level modules:
# 	hex_driver_testbench
# End time: 23:43:28 on Apr 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UW/ee371labs/lab1 {D:/UW/ee371labs/lab1/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:28 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/lab1" D:/UW/ee371labs/lab1/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 23:43:28 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.DE1_SoC_testbench
# vsim work.DE1_SoC_testbench 
# Start time: 23:43:33 on Apr 07,2021
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.sensors
# Loading work.counter
# Loading work.hex_driver
do DE1_SoC_wave.do
# Cannot open macro file: DE1_SoC_wave.do
onerror {resume}
#  Warning: onerror command for use within macro
quietly WaveActivateNextPane {} 0
add wave -noupdate /DE1_SoC_testbench/CLOCK_50
add wave -noupdate /DE1_SoC_testbench/reset
add wave -noupdate /DE1_SoC_testbench/a
add wave -noupdate /DE1_SoC_testbench/b
add wave -noupdate /DE1_SoC_testbench/HEX5
add wave -noupdate /DE1_SoC_testbench/HEX4
add wave -noupdate /DE1_SoC_testbench/HEX3
add wave -noupdate /DE1_SoC_testbench/HEX2
add wave -noupdate /DE1_SoC_testbench/HEX1
add wave -noupdate /DE1_SoC_testbench/HEX0
add wave -noupdate /DE1_SoC_testbench/dut/sensorab/enter
add wave -noupdate /DE1_SoC_testbench/dut/sensorab/exit
add wave -noupdate /DE1_SoC_testbench/dut/ct/out
add wave -noupdate /DE1_SoC_testbench/dut/ct/full
add wave -noupdate /DE1_SoC_testbench/dut/ct/clear
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {534 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 150
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {12863 ps}
run -all
# ** Note: $stop    : D:/UW/ee371labs/lab1/DE1_SoC.sv(132)
#    Time: 12250 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at D:/UW/ee371labs/lab1/DE1_SoC.sv line 132
# End time: 23:46:38 on Apr 07,2021, Elapsed time: 0:03:05
# Errors: 1, Warnings: 0
