// Seed: 3783360215
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output wire id_2
);
  always disable id_4;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    input wand id_2,
    output uwire id_3,
    output supply0 id_4,
    input tri id_5,
    input tri id_6,
    input wor id_7,
    input supply1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    output tri id_11,
    input supply0 id_12,
    output logic id_13,
    output tri0 id_14,
    input wor id_15,
    output wor id_16,
    input supply0 id_17,
    output uwire id_18,
    input wor id_19,
    input uwire id_20,
    input uwire id_21,
    input tri id_22,
    output logic id_23,
    input supply1 id_24,
    input tri id_25,
    input tri1 id_26,
    input tri id_27,
    output logic id_28,
    output wire id_29,
    output tri1 id_30,
    output uwire id_31,
    input tri0 id_32,
    output tri1 id_33,
    input tri0 id_34,
    input tri0 id_35,
    output supply1 id_36,
    output tri0 id_37
);
  initial begin : LABEL_0
    id_13 <= -1;
    id_23 = -1'b0;
    id_28 <= id_32;
  end
  module_0 modCall_1 (
      id_6,
      id_9,
      id_16
  );
endmodule
