// Seed: 2801923745
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  wor   id_4,
    input  tri   id_5,
    output tri   id_6
);
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output logic id_6,
    input wand id_7,
    output tri0 id_8,
    input wire id_9
);
  always @(id_4 + -1 or id_4 or id_4, posedge id_0) begin : LABEL_0
    id_6 <= id_1;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_9,
      id_5,
      id_0,
      id_8
  );
endmodule
