

================================================================
== Vivado HLS Report for 'gemvm1'
================================================================
* Date:           Fri Nov 25 11:49:30 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        LSTM
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.372 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      456|      456| 4.560 us | 4.560 us |  456|  456|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_outer  |      454|      454|       327|         32|          1|     5|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     23|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     10|     696|   1422|    -|
|Memory           |        0|      -|    2048|    192|    -|
|Multiplexer      |        -|      -|       -|   1229|    -|
|Register         |        0|      -|    8375|   1664|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|   11119|   4530|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|      10|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |LSTM_Top_fadd_32nbkb_U49  |LSTM_Top_fadd_32nbkb  |        0|      2|  205|  390|    0|
    |LSTM_Top_fadd_32nbkb_U50  |LSTM_Top_fadd_32nbkb  |        0|      2|  205|  390|    0|
    |LSTM_Top_fmul_32ncud_U51  |LSTM_Top_fmul_32ncud  |        0|      3|  143|  321|    0|
    |LSTM_Top_fmul_32ncud_U52  |LSTM_Top_fmul_32ncud  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     10|  696| 1422|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Weight_lc_0_U   |gemvm1_Weight_lc_0   |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_1_U   |gemvm1_Weight_lc_1   |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_10_U  |gemvm1_Weight_lc_10  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_11_U  |gemvm1_Weight_lc_11  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_12_U  |gemvm1_Weight_lc_12  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_13_U  |gemvm1_Weight_lc_13  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_14_U  |gemvm1_Weight_lc_14  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_15_U  |gemvm1_Weight_lc_15  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_16_U  |gemvm1_Weight_lc_16  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_17_U  |gemvm1_Weight_lc_17  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_18_U  |gemvm1_Weight_lc_18  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_19_U  |gemvm1_Weight_lc_19  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_2_U   |gemvm1_Weight_lc_2   |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_20_U  |gemvm1_Weight_lc_20  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_21_U  |gemvm1_Weight_lc_21  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_22_U  |gemvm1_Weight_lc_22  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_23_U  |gemvm1_Weight_lc_23  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_24_U  |gemvm1_Weight_lc_24  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_25_U  |gemvm1_Weight_lc_25  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_26_U  |gemvm1_Weight_lc_26  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_27_U  |gemvm1_Weight_lc_27  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_28_U  |gemvm1_Weight_lc_28  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_29_U  |gemvm1_Weight_lc_29  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_3_U   |gemvm1_Weight_lc_3   |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_30_U  |gemvm1_Weight_lc_30  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_31_U  |gemvm1_Weight_lc_31  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_32_U  |gemvm1_Weight_lc_32  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_33_U  |gemvm1_Weight_lc_33  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_34_U  |gemvm1_Weight_lc_34  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_35_U  |gemvm1_Weight_lc_35  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_36_U  |gemvm1_Weight_lc_36  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_37_U  |gemvm1_Weight_lc_37  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_38_U  |gemvm1_Weight_lc_38  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_39_U  |gemvm1_Weight_lc_39  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_4_U   |gemvm1_Weight_lc_4   |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_40_U  |gemvm1_Weight_lc_40  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_41_U  |gemvm1_Weight_lc_41  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_42_U  |gemvm1_Weight_lc_42  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_43_U  |gemvm1_Weight_lc_43  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_44_U  |gemvm1_Weight_lc_44  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_45_U  |gemvm1_Weight_lc_45  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_46_U  |gemvm1_Weight_lc_46  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_47_U  |gemvm1_Weight_lc_47  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_48_U  |gemvm1_Weight_lc_48  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_49_U  |gemvm1_Weight_lc_49  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_5_U   |gemvm1_Weight_lc_5   |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_50_U  |gemvm1_Weight_lc_50  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_51_U  |gemvm1_Weight_lc_51  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_52_U  |gemvm1_Weight_lc_52  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_53_U  |gemvm1_Weight_lc_53  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_54_U  |gemvm1_Weight_lc_54  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_55_U  |gemvm1_Weight_lc_55  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_56_U  |gemvm1_Weight_lc_56  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_57_U  |gemvm1_Weight_lc_57  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_58_U  |gemvm1_Weight_lc_58  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_59_U  |gemvm1_Weight_lc_59  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_6_U   |gemvm1_Weight_lc_6   |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_60_U  |gemvm1_Weight_lc_60  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_61_U  |gemvm1_Weight_lc_61  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_62_U  |gemvm1_Weight_lc_62  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_63_U  |gemvm1_Weight_lc_63  |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_7_U   |gemvm1_Weight_lc_7   |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_8_U   |gemvm1_Weight_lc_8   |        0|  32|   3|    0|     5|   32|     1|          160|
    |Weight_lc_9_U   |gemvm1_Weight_lc_9   |        0|  32|   3|    0|     5|   32|     1|          160|
    +----------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                     |        0|2048| 192|    0|   320| 2048|    64|        10240|
    +----------------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |r_fu_1782_p2          |     +    |      0|  0|  12|           3|           1|
    |icmp_ln37_fu_1776_p2  |   icmp   |      0|  0|   9|           3|           3|
    |ap_enable_pp0         |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  23|           7|           6|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  157|         35|    1|         35|
    |ap_enable_reg_pp0_iter10       |    9|          2|    1|          2|
    |ap_phi_mux_r_0_phi_fu_1656_p4  |    9|          2|    3|          6|
    |b_address0                     |  149|         33|    6|        198|
    |b_address1                     |  149|         33|    6|        198|
    |grp_fu_1663_p0                 |   41|          8|   32|        256|
    |grp_fu_1663_p1                 |  149|         33|   32|       1056|
    |grp_fu_1667_p0                 |   41|          8|   32|        256|
    |grp_fu_1667_p1                 |  149|         33|   32|       1056|
    |grp_fu_1671_p0                 |  149|         33|   32|       1056|
    |grp_fu_1671_p1                 |   27|          5|   32|        160|
    |grp_fu_1675_p0                 |  149|         33|   32|       1056|
    |grp_fu_1675_p1                 |   27|          5|   32|        160|
    |r_0_reg_1652                   |    9|          2|    3|          6|
    |res_address0                   |   15|          3|    3|          9|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          | 1229|        268|  279|       5510|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |Weight_lc_0_load_reg_2511      |  32|   0|   32|          0|
    |Weight_lc_10_load_reg_2566     |  32|   0|   32|          0|
    |Weight_lc_11_load_reg_2571     |  32|   0|   32|          0|
    |Weight_lc_12_load_reg_2576     |  32|   0|   32|          0|
    |Weight_lc_13_load_reg_2581     |  32|   0|   32|          0|
    |Weight_lc_14_load_reg_2586     |  32|   0|   32|          0|
    |Weight_lc_15_load_reg_2591     |  32|   0|   32|          0|
    |Weight_lc_16_load_reg_2596     |  32|   0|   32|          0|
    |Weight_lc_17_load_reg_2601     |  32|   0|   32|          0|
    |Weight_lc_18_load_reg_2606     |  32|   0|   32|          0|
    |Weight_lc_19_load_reg_2611     |  32|   0|   32|          0|
    |Weight_lc_1_load_reg_2521      |  32|   0|   32|          0|
    |Weight_lc_20_load_reg_2616     |  32|   0|   32|          0|
    |Weight_lc_21_load_reg_2621     |  32|   0|   32|          0|
    |Weight_lc_22_load_reg_2626     |  32|   0|   32|          0|
    |Weight_lc_23_load_reg_2631     |  32|   0|   32|          0|
    |Weight_lc_24_load_reg_2636     |  32|   0|   32|          0|
    |Weight_lc_25_load_reg_2641     |  32|   0|   32|          0|
    |Weight_lc_26_load_reg_2646     |  32|   0|   32|          0|
    |Weight_lc_27_load_reg_2651     |  32|   0|   32|          0|
    |Weight_lc_28_load_reg_2656     |  32|   0|   32|          0|
    |Weight_lc_29_load_reg_2661     |  32|   0|   32|          0|
    |Weight_lc_2_load_reg_2526      |  32|   0|   32|          0|
    |Weight_lc_30_load_reg_2666     |  32|   0|   32|          0|
    |Weight_lc_31_load_reg_2671     |  32|   0|   32|          0|
    |Weight_lc_32_load_reg_2676     |  32|   0|   32|          0|
    |Weight_lc_33_load_reg_2681     |  32|   0|   32|          0|
    |Weight_lc_34_load_reg_2686     |  32|   0|   32|          0|
    |Weight_lc_35_load_reg_2691     |  32|   0|   32|          0|
    |Weight_lc_36_load_reg_2696     |  32|   0|   32|          0|
    |Weight_lc_37_load_reg_2701     |  32|   0|   32|          0|
    |Weight_lc_38_load_reg_2706     |  32|   0|   32|          0|
    |Weight_lc_39_load_reg_2711     |  32|   0|   32|          0|
    |Weight_lc_3_load_reg_2531      |  32|   0|   32|          0|
    |Weight_lc_40_load_reg_2716     |  32|   0|   32|          0|
    |Weight_lc_41_load_reg_2721     |  32|   0|   32|          0|
    |Weight_lc_42_load_reg_2726     |  32|   0|   32|          0|
    |Weight_lc_43_load_reg_2731     |  32|   0|   32|          0|
    |Weight_lc_44_load_reg_2736     |  32|   0|   32|          0|
    |Weight_lc_45_load_reg_2741     |  32|   0|   32|          0|
    |Weight_lc_46_load_reg_2746     |  32|   0|   32|          0|
    |Weight_lc_47_load_reg_2751     |  32|   0|   32|          0|
    |Weight_lc_48_load_reg_2756     |  32|   0|   32|          0|
    |Weight_lc_49_load_reg_2761     |  32|   0|   32|          0|
    |Weight_lc_4_load_reg_2536      |  32|   0|   32|          0|
    |Weight_lc_50_load_reg_2766     |  32|   0|   32|          0|
    |Weight_lc_51_load_reg_2771     |  32|   0|   32|          0|
    |Weight_lc_52_load_reg_2776     |  32|   0|   32|          0|
    |Weight_lc_53_load_reg_2781     |  32|   0|   32|          0|
    |Weight_lc_54_load_reg_2786     |  32|   0|   32|          0|
    |Weight_lc_55_load_reg_2791     |  32|   0|   32|          0|
    |Weight_lc_56_load_reg_2796     |  32|   0|   32|          0|
    |Weight_lc_57_load_reg_2801     |  32|   0|   32|          0|
    |Weight_lc_58_load_reg_2806     |  32|   0|   32|          0|
    |Weight_lc_59_load_reg_2811     |  32|   0|   32|          0|
    |Weight_lc_5_load_reg_2541      |  32|   0|   32|          0|
    |Weight_lc_60_load_reg_2816     |  32|   0|   32|          0|
    |Weight_lc_61_load_reg_2821     |  32|   0|   32|          0|
    |Weight_lc_62_load_reg_2826     |  32|   0|   32|          0|
    |Weight_lc_63_load_reg_2831     |  32|   0|   32|          0|
    |Weight_lc_6_load_reg_2546      |  32|   0|   32|          0|
    |Weight_lc_7_load_reg_2551      |  32|   0|   32|          0|
    |Weight_lc_8_load_reg_2556      |  32|   0|   32|          0|
    |Weight_lc_9_load_reg_2561      |  32|   0|   32|          0|
    |ap_CS_fsm                      |  34|   0|   34|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9        |   1|   0|    1|          0|
    |icmp_ln37_reg_2177             |   1|   0|    1|          0|
    |r_0_reg_1652                   |   3|   0|    3|          0|
    |r_reg_2181                     |   3|   0|    3|          0|
    |reg_1679                       |  32|   0|   32|          0|
    |reg_1684                       |  32|   0|   32|          0|
    |reg_1689                       |  32|   0|   32|          0|
    |reg_1694                       |  32|   0|   32|          0|
    |reg_1699                       |  32|   0|   32|          0|
    |reg_1704                       |  32|   0|   32|          0|
    |reg_1709                       |  32|   0|   32|          0|
    |reg_1714                       |  32|   0|   32|          0|
    |reg_1719                       |  32|   0|   32|          0|
    |reg_1724                       |  32|   0|   32|          0|
    |reg_1729                       |  32|   0|   32|          0|
    |reg_1734                       |  32|   0|   32|          0|
    |reg_1739                       |  32|   0|   32|          0|
    |reg_1744                       |  32|   0|   32|          0|
    |reg_1750                       |  32|   0|   32|          0|
    |reg_1755                       |  32|   0|   32|          0|
    |reg_1760                       |  32|   0|   32|          0|
    |reg_1766                       |  32|   0|   32|          0|
    |reg_1771                       |  32|   0|   32|          0|
    |res_addr_reg_2186              |   3|   0|    3|          0|
    |res_load_reg_2516              |  32|   0|   32|          0|
    |tmp1_reg_2836                  |  32|   0|   32|          0|
    |tmp_10_reg_2886                |  32|   0|   32|          0|
    |tmp_10_reg_2886_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_11_reg_2891                |  32|   0|   32|          0|
    |tmp_11_reg_2891_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_12_reg_2896                |  32|   0|   32|          0|
    |tmp_12_reg_2896_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_13_reg_2901                |  32|   0|   32|          0|
    |tmp_13_reg_2901_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_14_reg_2906                |  32|   0|   32|          0|
    |tmp_15_reg_2911                |  32|   0|   32|          0|
    |tmp_16_reg_2916                |  32|   0|   32|          0|
    |tmp_17_reg_2921                |  32|   0|   32|          0|
    |tmp_18_reg_2926                |  32|   0|   32|          0|
    |tmp_19_reg_2931                |  32|   0|   32|          0|
    |tmp_1_reg_2841                 |  32|   0|   32|          0|
    |tmp_20_reg_2936                |  32|   0|   32|          0|
    |tmp_21_reg_2941                |  32|   0|   32|          0|
    |tmp_22_reg_2946                |  32|   0|   32|          0|
    |tmp_23_reg_2951                |  32|   0|   32|          0|
    |tmp_24_reg_2956                |  32|   0|   32|          0|
    |tmp_25_reg_2961                |  32|   0|   32|          0|
    |tmp_26_reg_2966                |  32|   0|   32|          0|
    |tmp_27_reg_2971                |  32|   0|   32|          0|
    |tmp_28_reg_2976                |  32|   0|   32|          0|
    |tmp_29_reg_2981                |  32|   0|   32|          0|
    |tmp_2_reg_2846                 |  32|   0|   32|          0|
    |tmp_30_reg_2986                |  32|   0|   32|          0|
    |tmp_31_reg_2991                |  32|   0|   32|          0|
    |tmp_32_reg_2996                |  32|   0|   32|          0|
    |tmp_33_reg_3001                |  32|   0|   32|          0|
    |tmp_34_reg_3006                |  32|   0|   32|          0|
    |tmp_35_reg_3011                |  32|   0|   32|          0|
    |tmp_36_reg_3016                |  32|   0|   32|          0|
    |tmp_37_reg_3021                |  32|   0|   32|          0|
    |tmp_38_reg_3026                |  32|   0|   32|          0|
    |tmp_39_reg_3031                |  32|   0|   32|          0|
    |tmp_3_reg_2851                 |  32|   0|   32|          0|
    |tmp_40_reg_3036                |  32|   0|   32|          0|
    |tmp_41_reg_3041                |  32|   0|   32|          0|
    |tmp_42_reg_3046                |  32|   0|   32|          0|
    |tmp_43_reg_3051                |  32|   0|   32|          0|
    |tmp_44_reg_3056                |  32|   0|   32|          0|
    |tmp_45_reg_3061                |  32|   0|   32|          0|
    |tmp_46_reg_3066                |  32|   0|   32|          0|
    |tmp_47_reg_3071                |  32|   0|   32|          0|
    |tmp_48_reg_3076                |  32|   0|   32|          0|
    |tmp_49_reg_3081                |  32|   0|   32|          0|
    |tmp_4_reg_2856                 |  32|   0|   32|          0|
    |tmp_50_reg_3086                |  32|   0|   32|          0|
    |tmp_51_reg_3091                |  32|   0|   32|          0|
    |tmp_52_reg_3096                |  32|   0|   32|          0|
    |tmp_53_reg_3101                |  32|   0|   32|          0|
    |tmp_54_reg_3106                |  32|   0|   32|          0|
    |tmp_55_reg_3111                |  32|   0|   32|          0|
    |tmp_56_reg_3116                |  32|   0|   32|          0|
    |tmp_57_reg_3121                |  32|   0|   32|          0|
    |tmp_58_reg_3126                |  32|   0|   32|          0|
    |tmp_59_reg_3131                |  32|   0|   32|          0|
    |tmp_5_reg_2861                 |  32|   0|   32|          0|
    |tmp_60_reg_3136                |  32|   0|   32|          0|
    |tmp_61_84_reg_3156             |  32|   0|   32|          0|
    |tmp_61_reg_3141                |  32|   0|   32|          0|
    |tmp_62_reg_3146                |  32|   0|   32|          0|
    |tmp_63_reg_3151                |  32|   0|   32|          0|
    |tmp_6_reg_2866                 |  32|   0|   32|          0|
    |tmp_7_reg_2871                 |  32|   0|   32|          0|
    |tmp_7_reg_2871_pp0_iter1_reg   |  32|   0|   32|          0|
    |tmp_8_reg_2876                 |  32|   0|   32|          0|
    |tmp_8_reg_2876_pp0_iter1_reg   |  32|   0|   32|          0|
    |tmp_9_reg_2881                 |  32|   0|   32|          0|
    |tmp_9_reg_2881_pp0_iter1_reg   |  32|   0|   32|          0|
    |icmp_ln37_reg_2177             |  64|  32|    1|          0|
    |res_addr_reg_2186              |  64|  32|    3|          0|
    |tmp_14_reg_2906                |  64|  32|   32|          0|
    |tmp_15_reg_2911                |  64|  32|   32|          0|
    |tmp_16_reg_2916                |  64|  32|   32|          0|
    |tmp_17_reg_2921                |  64|  32|   32|          0|
    |tmp_18_reg_2926                |  64|  32|   32|          0|
    |tmp_19_reg_2931                |  64|  32|   32|          0|
    |tmp_20_reg_2936                |  64|  32|   32|          0|
    |tmp_21_reg_2941                |  64|  32|   32|          0|
    |tmp_22_reg_2946                |  64|  32|   32|          0|
    |tmp_23_reg_2951                |  64|  32|   32|          0|
    |tmp_24_reg_2956                |  64|  32|   32|          0|
    |tmp_25_reg_2961                |  64|  32|   32|          0|
    |tmp_26_reg_2966                |  64|  32|   32|          0|
    |tmp_27_reg_2971                |  64|  32|   32|          0|
    |tmp_28_reg_2976                |  64|  32|   32|          0|
    |tmp_29_reg_2981                |  64|  32|   32|          0|
    |tmp_30_reg_2986                |  64|  32|   32|          0|
    |tmp_31_reg_2991                |  64|  32|   32|          0|
    |tmp_32_reg_2996                |  64|  32|   32|          0|
    |tmp_33_reg_3001                |  64|  32|   32|          0|
    |tmp_34_reg_3006                |  64|  32|   32|          0|
    |tmp_35_reg_3011                |  64|  32|   32|          0|
    |tmp_36_reg_3016                |  64|  32|   32|          0|
    |tmp_37_reg_3021                |  64|  32|   32|          0|
    |tmp_38_reg_3026                |  64|  32|   32|          0|
    |tmp_39_reg_3031                |  64|  32|   32|          0|
    |tmp_40_reg_3036                |  64|  32|   32|          0|
    |tmp_41_reg_3041                |  64|  32|   32|          0|
    |tmp_42_reg_3046                |  64|  32|   32|          0|
    |tmp_43_reg_3051                |  64|  32|   32|          0|
    |tmp_44_reg_3056                |  64|  32|   32|          0|
    |tmp_45_reg_3061                |  64|  32|   32|          0|
    |tmp_46_reg_3066                |  64|  32|   32|          0|
    |tmp_47_reg_3071                |  64|  32|   32|          0|
    |tmp_48_reg_3076                |  64|  32|   32|          0|
    |tmp_49_reg_3081                |  64|  32|   32|          0|
    |tmp_50_reg_3086                |  64|  32|   32|          0|
    |tmp_51_reg_3091                |  64|  32|   32|          0|
    |tmp_52_reg_3096                |  64|  32|   32|          0|
    |tmp_53_reg_3101                |  64|  32|   32|          0|
    |tmp_54_reg_3106                |  64|  32|   32|          0|
    |tmp_55_reg_3111                |  64|  32|   32|          0|
    |tmp_56_reg_3116                |  64|  32|   32|          0|
    |tmp_57_reg_3121                |  64|  32|   32|          0|
    |tmp_58_reg_3126                |  64|  32|   32|          0|
    |tmp_59_reg_3131                |  64|  32|   32|          0|
    |tmp_60_reg_3136                |  64|  32|   32|          0|
    |tmp_61_reg_3141                |  64|  32|   32|          0|
    |tmp_62_reg_3146                |  64|  32|   32|          0|
    |tmp_63_reg_3151                |  64|  32|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |8375|1664| 6651|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    gemvm1    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    gemvm1    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    gemvm1    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    gemvm1    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    gemvm1    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    gemvm1    | return value |
|res_address0  | out |    3|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   32|  ap_memory |      res     |     array    |
|res_q0        |  in |   32|  ap_memory |      res     |     array    |
|b_address0    | out |    6|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |   32|  ap_memory |       b      |     array    |
|b_address1    | out |    6|  ap_memory |       b      |     array    |
|b_ce1         | out |    1|  ap_memory |       b      |     array    |
|b_q1          |  in |   32|  ap_memory |       b      |     array    |
+--------------+-----+-----+------------+--------------+--------------+

