







.version 7.0
.target sm_75
.address_size 64


.global .texref TexSrc;
.const .align 4 .b8 DCTv8matrix[256] = {243, 4, 181, 62, 190, 20, 251, 62, 94, 131, 236, 62, 49, 219, 212, 62, 243, 4, 181, 62, 218, 57, 142, 62, 21, 239, 67, 62, 194, 197, 199, 61, 243, 4, 181, 62, 49, 219, 212, 62, 21, 239, 67, 62, 194, 197, 199, 189, 243, 4, 181, 190, 190, 20, 251, 190, 94, 131, 236, 190, 218, 57, 142, 190, 243, 4, 181, 62, 218, 57, 142, 62, 21, 239, 67, 190, 190, 20, 251, 190, 243, 4, 181, 190, 194, 197, 199, 61, 94, 131, 236, 62, 49, 219, 212, 62, 243, 4, 181, 62, 194, 197, 199, 61, 94, 131, 236, 190, 218, 57, 142, 190, 243, 4, 181, 62, 49, 219, 212, 62, 21, 239, 67, 190, 190, 20, 251, 190, 243, 4, 181, 62, 194, 197, 199, 189, 94, 131, 236, 190, 218, 57, 142, 62, 243, 4, 181, 62, 49, 219, 212, 190, 21, 239, 67, 190, 190, 20, 251, 62, 243, 4, 181, 62, 218, 57, 142, 190, 21, 239, 67, 190, 190, 20, 251, 62, 243, 4, 181, 190, 194, 197, 199, 189, 94, 131, 236, 62, 49, 219, 212, 190, 243, 4, 181, 62, 49, 219, 212, 190, 21, 239, 67, 62, 194, 197, 199, 61, 243, 4, 181, 190, 190, 20, 251, 62, 94, 131, 236, 190, 218, 57, 142, 62, 243, 4, 181, 62, 190, 20, 251, 190, 94, 131, 236, 62, 49, 219, 212, 190, 243, 4, 181, 62, 218, 57, 142, 190, 21, 239, 67, 62, 194, 197, 199, 189};
.shared .align 4 .b8 CurBlockLocal1[256];
.shared .align 4 .b8 CurBlockLocal2[256];
.const .align 4 .f32 C_a = 0f3FB18A86;
.const .align 4 .f32 C_b = 0f3FA73D75;
.const .align 4 .f32 C_c = 0f3F968317;
.const .align 4 .f32 C_d = 0f3F49234E;
.const .align 4 .f32 C_e = 0f3F0A8BD4;
.const .align 4 .f32 C_f = 0f3E8D42AF;
.const .align 4 .f32 C_norm = 0f3EB504F3;




.const .align 2 .b8 Q[128] = {32, 0, 33, 0, 51, 0, 81, 0, 66, 0, 39, 0, 34, 0, 17, 0, 33, 0, 36, 0, 48, 0, 47, 0, 28, 0, 23, 0, 12, 0, 12, 0, 51, 0, 48, 0, 47, 0, 28, 0, 23, 0, 12, 0, 12, 0, 12, 0, 81, 0, 47, 0, 28, 0, 23, 0, 12, 0, 12, 0, 12, 0, 12, 0, 66, 0, 28, 0, 23, 0, 12, 0, 12, 0, 12, 0, 12, 0, 12, 0, 39, 0, 23, 0, 12, 0, 12, 0, 12, 0, 12, 0, 12, 0, 12, 0, 34, 0, 12, 0, 12, 0, 12, 0, 12, 0, 12, 0, 12, 0, 12, 0, 17, 0, 12, 0, 12, 0, 12, 0, 12, 0, 12, 0, 12, 0, 12, 0};

.visible .entry _Z14CUDAkernel1DCTPfiii(
.param .u64 _Z14CUDAkernel1DCTPfiii_param_0,
.param .u32 _Z14CUDAkernel1DCTPfiii_param_1,
.param .u32 _Z14CUDAkernel1DCTPfiii_param_2,
.param .u32 _Z14CUDAkernel1DCTPfiii_param_3
)
{
.reg .f32 %f<58>;
.reg .b32 %r<30>;
.reg .b64 %rd<12>;


ld.param.u64 %rd2, [_Z14CUDAkernel1DCTPfiii_param_0];
ld.param.u32 %r8, [_Z14CUDAkernel1DCTPfiii_param_1];
ld.param.u32 %r9, [_Z14CUDAkernel1DCTPfiii_param_2];
ld.param.u32 %r10, [_Z14CUDAkernel1DCTPfiii_param_3];
mov.u32 %r11, %ctaid.x;
add.s32 %r12, %r11, %r9;
mov.u32 %r13, %ctaid.y;
add.s32 %r14, %r13, %r10;
mov.u32 %r1, %tid.x;
mov.u32 %r2, %tid.y;
shl.b32 %r15, %r12, 3;
add.s32 %r3, %r15, %r1;
cvt.rn.f32.s32	%f1, %r3;
add.f32 %f2, %f1, 0f3F000000;
shl.b32 %r16, %r14, 3;
add.s32 %r4, %r16, %r2;
cvt.rn.f32.s32	%f3, %r4;
add.f32 %f4, %f3, 0f3F000000;
tex.2d.v4.f32.f32	{%f5, %f6, %f7, %f8}, [TexSrc, {%f2, %f4}];
shl.b32 %r5, %r2, 3;
add.s32 %r6, %r5, %r1;
shl.b32 %r17, %r6, 2;
mov.u32 %r18, CurBlockLocal1;
add.s32 %r7, %r18, %r17;
st.shared.f32 [%r7], %f5;
bar.sync 0;
mul.wide.s32 %rd4, %r2, 4;
mov.u64 %rd5, DCTv8matrix;
add.s64 %rd6, %rd5, %rd4;
ld.const.f32 %f9, [%rd6];
shl.b32 %r19, %r1, 2;
add.s32 %r21, %r18, %r19;
ld.shared.f32 %f10, [%r21];
fma.rn.f32 %f11, %f9, %f10, 0f00000000;
ld.const.f32 %f12, [%rd6+32];
ld.shared.f32 %f13, [%r21+32];
fma.rn.f32 %f14, %f12, %f13, %f11;
ld.const.f32 %f15, [%rd6+64];
ld.shared.f32 %f16, [%r21+64];
fma.rn.f32 %f17, %f15, %f16, %f14;
ld.const.f32 %f18, [%rd6+96];
ld.shared.f32 %f19, [%r21+96];
fma.rn.f32 %f20, %f18, %f19, %f17;
ld.const.f32 %f21, [%rd6+128];
ld.shared.f32 %f22, [%r21+128];
fma.rn.f32 %f23, %f21, %f22, %f20;
ld.const.f32 %f24, [%rd6+160];
ld.shared.f32 %f25, [%r21+160];
fma.rn.f32 %f26, %f24, %f25, %f23;
ld.const.f32 %f27, [%rd6+192];
ld.shared.f32 %f28, [%r21+192];
fma.rn.f32 %f29, %f27, %f28, %f26;
ld.const.f32 %f30, [%rd6+224];
ld.shared.f32 %f31, [%r21+224];
fma.rn.f32 %f32, %f30, %f31, %f29;
mov.u32 %r23, CurBlockLocal2;
add.s32 %r24, %r23, %r17;
st.shared.f32 [%r24], %f32;
bar.sync 0;
cvta.to.global.u64 %rd1, %rd2;
shl.b32 %r25, %r5, 2;
add.s32 %r27, %r23, %r25;
ld.shared.f32 %f33, [%r27];
mul.wide.s32 %rd7, %r1, 4;
add.s64 %rd9, %rd5, %rd7;
ld.const.f32 %f34, [%rd9];
fma.rn.f32 %f35, %f33, %f34, 0f00000000;
ld.shared.f32 %f36, [%r27+4];
ld.const.f32 %f37, [%rd9+32];
fma.rn.f32 %f38, %f36, %f37, %f35;
ld.shared.f32 %f39, [%r27+8];
ld.const.f32 %f40, [%rd9+64];
fma.rn.f32 %f41, %f39, %f40, %f38;
ld.shared.f32 %f42, [%r27+12];
ld.const.f32 %f43, [%rd9+96];
fma.rn.f32 %f44, %f42, %f43, %f41;
ld.shared.f32 %f45, [%r27+16];
ld.const.f32 %f46, [%rd9+128];
fma.rn.f32 %f47, %f45, %f46, %f44;
ld.shared.f32 %f48, [%r27+20];
ld.const.f32 %f49, [%rd9+160];
fma.rn.f32 %f50, %f48, %f49, %f47;
ld.shared.f32 %f51, [%r27+24];
ld.const.f32 %f52, [%rd9+192];
fma.rn.f32 %f53, %f51, %f52, %f50;
ld.shared.f32 %f54, [%r27+28];
ld.const.f32 %f55, [%rd9+224];
fma.rn.f32 %f56, %f54, %f55, %f53;
st.shared.f32 [%r7], %f56;
bar.sync 0;
ld.shared.f32 %f57, [%r7];
mul24.lo.s32 %r28, %r4, %r8;
add.s32 %r29, %r28, %r3;
mul.wide.s32 %rd10, %r29, 4;
add.s64 %rd11, %rd1, %rd10;
st.global.f32 [%rd11], %f57;
ret;
}


.visible .entry _Z15CUDAkernel1IDCTPfiii(
.param .u64 _Z15CUDAkernel1IDCTPfiii_param_0,
.param .u32 _Z15CUDAkernel1IDCTPfiii_param_1,
.param .u32 _Z15CUDAkernel1IDCTPfiii_param_2,
.param .u32 _Z15CUDAkernel1IDCTPfiii_param_3
)
{
.reg .f32 %f<58>;
.reg .b32 %r<31>;
.reg .b64 %rd<12>;


ld.param.u64 %rd2, [_Z15CUDAkernel1IDCTPfiii_param_0];
ld.param.u32 %r7, [_Z15CUDAkernel1IDCTPfiii_param_1];
ld.param.u32 %r8, [_Z15CUDAkernel1IDCTPfiii_param_2];
ld.param.u32 %r9, [_Z15CUDAkernel1IDCTPfiii_param_3];
mov.u32 %r10, %ctaid.x;
add.s32 %r11, %r10, %r8;
mov.u32 %r12, %ctaid.y;
add.s32 %r13, %r12, %r9;
mov.u32 %r1, %tid.x;
mov.u32 %r14, %tid.y;
shl.b32 %r15, %r11, 3;
add.s32 %r2, %r15, %r1;
cvt.rn.f32.s32	%f1, %r2;
add.f32 %f2, %f1, 0f3F000000;
shl.b32 %r16, %r13, 3;
add.s32 %r3, %r16, %r14;
cvt.rn.f32.s32	%f3, %r3;
add.f32 %f4, %f3, 0f3F000000;
tex.2d.v4.f32.f32	{%f5, %f6, %f7, %f8}, [TexSrc, {%f2, %f4}];
shl.b32 %r4, %r14, 3;
add.s32 %r5, %r4, %r1;
shl.b32 %r17, %r5, 2;
mov.u32 %r18, CurBlockLocal1;
add.s32 %r6, %r18, %r17;
st.shared.f32 [%r6], %f5;
bar.sync 0;
mul.wide.s32 %rd4, %r4, 4;
mov.u64 %rd5, DCTv8matrix;
add.s64 %rd6, %rd5, %rd4;
ld.const.f32 %f9, [%rd6];
shl.b32 %r19, %r1, 2;
add.s32 %r21, %r18, %r19;
ld.shared.f32 %f10, [%r21];
fma.rn.f32 %f11, %f9, %f10, 0f00000000;
ld.const.f32 %f12, [%rd6+4];
ld.shared.f32 %f13, [%r21+32];
fma.rn.f32 %f14, %f12, %f13, %f11;
ld.const.f32 %f15, [%rd6+8];
ld.shared.f32 %f16, [%r21+64];
fma.rn.f32 %f17, %f15, %f16, %f14;
ld.const.f32 %f18, [%rd6+12];
ld.shared.f32 %f19, [%r21+96];
fma.rn.f32 %f20, %f18, %f19, %f17;
ld.const.f32 %f21, [%rd6+16];
ld.shared.f32 %f22, [%r21+128];
fma.rn.f32 %f23, %f21, %f22, %f20;
ld.const.f32 %f24, [%rd6+20];
ld.shared.f32 %f25, [%r21+160];
fma.rn.f32 %f26, %f24, %f25, %f23;
ld.const.f32 %f27, [%rd6+24];
ld.shared.f32 %f28, [%r21+192];
fma.rn.f32 %f29, %f27, %f28, %f26;
ld.const.f32 %f30, [%rd6+28];
ld.shared.f32 %f31, [%r21+224];
fma.rn.f32 %f32, %f30, %f31, %f29;
mov.u32 %r23, CurBlockLocal2;
add.s32 %r24, %r23, %r17;
st.shared.f32 [%r24], %f32;
bar.sync 0;
shl.b32 %r25, %r1, 3;
cvta.to.global.u64 %rd1, %rd2;
shl.b32 %r26, %r4, 2;
add.s32 %r28, %r23, %r26;
ld.shared.f32 %f33, [%r28];
mul.wide.s32 %rd7, %r25, 4;
add.s64 %rd9, %rd5, %rd7;
ld.const.f32 %f34, [%rd9];
fma.rn.f32 %f35, %f33, %f34, 0f00000000;
ld.shared.f32 %f36, [%r28+4];
ld.const.f32 %f37, [%rd9+4];
fma.rn.f32 %f38, %f36, %f37, %f35;
ld.shared.f32 %f39, [%r28+8];
ld.const.f32 %f40, [%rd9+8];
fma.rn.f32 %f41, %f39, %f40, %f38;
ld.shared.f32 %f42, [%r28+12];
ld.const.f32 %f43, [%rd9+12];
fma.rn.f32 %f44, %f42, %f43, %f41;
ld.shared.f32 %f45, [%r28+16];
ld.const.f32 %f46, [%rd9+16];
fma.rn.f32 %f47, %f45, %f46, %f44;
ld.shared.f32 %f48, [%r28+20];
ld.const.f32 %f49, [%rd9+20];
fma.rn.f32 %f50, %f48, %f49, %f47;
ld.shared.f32 %f51, [%r28+24];
ld.const.f32 %f52, [%rd9+24];
fma.rn.f32 %f53, %f51, %f52, %f50;
ld.shared.f32 %f54, [%r28+28];
ld.const.f32 %f55, [%rd9+28];
fma.rn.f32 %f56, %f54, %f55, %f53;
st.shared.f32 [%r6], %f56;
bar.sync 0;
ld.shared.f32 %f57, [%r6];
mul24.lo.s32 %r29, %r3, %r7;
add.s32 %r30, %r29, %r2;
mul.wide.s32 %rd10, %r30, 4;
add.s64 %rd11, %rd1, %rd10;
st.global.f32 [%rd11], %f57;
ret;
}


.visible .entry _Z14CUDAkernel2DCTPfi(
.param .u64 _Z14CUDAkernel2DCTPfi_param_0,
.param .u32 _Z14CUDAkernel2DCTPfi_param_1
)
{
.reg .f32 %f<134>;
.reg .b32 %r<32>;
.reg .b64 %rd<33>;

	.shared .align 4 .b8 _ZZ14CUDAkernel2DCTPfiE5block[2112];

ld.param.u64 %rd1, [_Z14CUDAkernel2DCTPfi_param_0];
ld.param.u32 %r1, [_Z14CUDAkernel2DCTPfi_param_1];
cvta.to.global.u64 %rd2, %rd1;
mov.u32 %r2, %tid.y;
shl.b32 %r3, %r2, 3;
mov.u32 %r4, %tid.x;
add.s32 %r5, %r3, %r4;
mov.u32 %r6, %tid.z;
shl.b32 %r7, %r6, 3;
mov.u32 %r8, %ctaid.y;
shl.b32 %r9, %r8, 4;
add.s32 %r10, %r9, %r7;
mul24.lo.s32 %r11, %r10, %r1;
mov.u32 %r12, %ctaid.x;
shl.b32 %r13, %r12, 5;
add.s32 %r14, %r11, %r5;
add.s32 %r15, %r14, %r13;
cvt.s64.s32	%rd3, %r15;
mul.wide.s32 %rd4, %r15, 4;
add.s64 %rd5, %rd2, %rd4;
mov.u32 %r16, 33;
mul24.lo.s32 %r17, %r7, %r16;
add.s32 %r18, %r17, %r5;
shl.b32 %r19, %r18, 2;
mov.u32 %r20, _ZZ14CUDAkernel2DCTPfiE5block;
add.s32 %r21, %r20, %r19;
ld.global.f32 %f1, [%rd5];
st.shared.f32 [%r21], %f1;
cvt.s64.s32	%rd6, %r1;
add.s64 %rd7, %rd3, %rd6;
mul.wide.s32 %rd8, %r1, 4;
add.s64 %rd9, %rd5, %rd8;
ld.global.f32 %f2, [%rd9];
st.shared.f32 [%r21+132], %f2;
add.s64 %rd10, %rd7, %rd6;
add.s64 %rd11, %rd9, %rd8;
ld.global.f32 %f3, [%rd11];
st.shared.f32 [%r21+264], %f3;
add.s64 %rd12, %rd10, %rd6;
add.s64 %rd13, %rd11, %rd8;
ld.global.f32 %f4, [%rd13];
st.shared.f32 [%r21+396], %f4;
add.s64 %rd14, %rd12, %rd6;
add.s64 %rd15, %rd13, %rd8;
ld.global.f32 %f5, [%rd15];
st.shared.f32 [%r21+528], %f5;
add.s64 %rd16, %rd14, %rd6;
add.s64 %rd17, %rd15, %rd8;
ld.global.f32 %f6, [%rd17];
st.shared.f32 [%r21+660], %f6;
add.s64 %rd18, %rd16, %rd6;
add.s64 %rd19, %rd17, %rd8;
ld.global.f32 %f7, [%rd19];
st.shared.f32 [%r21+792], %f7;
add.s64 %rd20, %rd18, %rd6;
add.s64 %rd21, %rd19, %rd8;
ld.global.f32 %f8, [%rd21];
st.shared.f32 [%r21+924], %f8;
mad.lo.s32 %r22, %r6, 264, %r5;
shl.b32 %r23, %r22, 2;
add.s32 %r24, %r20, %r23;
ld.shared.f32 %f9, [%r24];
ld.shared.f32 %f10, [%r24+924];
add.f32 %f11, %f9, %f10;
ld.shared.f32 %f12, [%r24+132];
ld.shared.f32 %f13, [%r24+792];
add.f32 %f14, %f12, %f13;
ld.shared.f32 %f15, [%r24+264];
ld.shared.f32 %f16, [%r24+660];
add.f32 %f17, %f15, %f16;
ld.shared.f32 %f18, [%r24+396];
ld.shared.f32 %f19, [%r24+528];
add.f32 %f20, %f18, %f19;
sub.f32 %f21, %f9, %f10;
sub.f32 %f22, %f13, %f12;
sub.f32 %f23, %f15, %f16;
sub.f32 %f24, %f19, %f18;
add.f32 %f25, %f11, %f20;
sub.f32 %f26, %f11, %f20;
add.f32 %f27, %f14, %f17;
sub.f32 %f28, %f14, %f17;
ld.const.f32 %f29, [C_norm];
add.f32 %f30, %f27, %f25;
mul.f32 %f31, %f30, %f29;
st.shared.f32 [%r24], %f31;
ld.const.f32 %f32, [C_b];
ld.const.f32 %f33, [C_e];
mul.f32 %f34, %f28, %f33;
fma.rn.f32 %f35, %f26, %f32, %f34;
mul.f32 %f36, %f29, %f35;
st.shared.f32 [%r24+264], %f36;
sub.f32 %f37, %f25, %f27;
mul.f32 %f38, %f37, %f29;
st.shared.f32 [%r24+528], %f38;
mul.f32 %f39, %f26, %f33;
mul.f32 %f40, %f28, %f32;
sub.f32 %f41, %f39, %f40;
mul.f32 %f42, %f29, %f41;
st.shared.f32 [%r24+792], %f42;
ld.const.f32 %f43, [C_a];
mul.f32 %f44, %f21, %f43;
ld.const.f32 %f45, [C_c];
mul.f32 %f46, %f22, %f45;
sub.f32 %f47, %f44, %f46;
ld.const.f32 %f48, [C_d];
fma.rn.f32 %f49, %f23, %f48, %f47;
ld.const.f32 %f50, [C_f];
mul.f32 %f51, %f24, %f50;
sub.f32 %f52, %f49, %f51;
mul.f32 %f53, %f29, %f52;
st.shared.f32 [%r24+132], %f53;
mul.f32 %f54, %f22, %f50;
fma.rn.f32 %f55, %f21, %f45, %f54;
mul.f32 %f56, %f23, %f43;
sub.f32 %f57, %f55, %f56;
fma.rn.f32 %f58, %f24, %f48, %f57;
mul.f32 %f59, %f29, %f58;
st.shared.f32 [%r24+396], %f59;
mul.f32 %f60, %f22, %f43;
fma.rn.f32 %f61, %f21, %f48, %f60;
fma.rn.f32 %f62, %f23, %f50, %f61;
mul.f32 %f63, %f24, %f45;
sub.f32 %f64, %f62, %f63;
mul.f32 %f65, %f29, %f64;
st.shared.f32 [%r24+660], %f65;
mul.f32 %f66, %f22, %f48;
fma.rn.f32 %f67, %f21, %f50, %f66;
fma.rn.f32 %f68, %f23, %f45, %f67;
fma.rn.f32 %f69, %f24, %f43, %f68;
mul.f32 %f70, %f29, %f69;
st.shared.f32 [%r24+924], %f70;
add.s32 %r25, %r7, %r4;
mad.lo.s32 %r26, %r25, 33, %r3;
shl.b32 %r27, %r26, 2;
add.s32 %r28, %r20, %r27;
ld.shared.f32 %f71, [%r28];
ld.shared.f32 %f72, [%r28+28];
add.f32 %f73, %f71, %f72;
ld.shared.f32 %f74, [%r28+4];
ld.shared.f32 %f75, [%r28+24];
add.f32 %f76, %f74, %f75;
ld.shared.f32 %f77, [%r28+8];
ld.shared.f32 %f78, [%r28+20];
add.f32 %f79, %f77, %f78;
ld.shared.f32 %f80, [%r28+12];
ld.shared.f32 %f81, [%r28+16];
add.f32 %f82, %f80, %f81;
sub.f32 %f83, %f71, %f72;
sub.f32 %f84, %f75, %f74;
sub.f32 %f85, %f77, %f78;
sub.f32 %f86, %f81, %f80;
add.f32 %f87, %f73, %f82;
sub.f32 %f88, %f73, %f82;
add.f32 %f89, %f76, %f79;
sub.f32 %f90, %f76, %f79;
add.f32 %f91, %f89, %f87;
mul.f32 %f92, %f91, %f29;
st.shared.f32 [%r28], %f92;
mul.f32 %f93, %f90, %f33;
fma.rn.f32 %f94, %f88, %f32, %f93;
mul.f32 %f95, %f29, %f94;
st.shared.f32 [%r28+8], %f95;
sub.f32 %f96, %f87, %f89;
mul.f32 %f97, %f96, %f29;
st.shared.f32 [%r28+16], %f97;
mul.f32 %f98, %f88, %f33;
mul.f32 %f99, %f90, %f32;
sub.f32 %f100, %f98, %f99;
mul.f32 %f101, %f29, %f100;
st.shared.f32 [%r28+24], %f101;
mul.f32 %f102, %f83, %f43;
mul.f32 %f103, %f84, %f45;
sub.f32 %f104, %f102, %f103;
fma.rn.f32 %f105, %f85, %f48, %f104;
mul.f32 %f106, %f86, %f50;
sub.f32 %f107, %f105, %f106;
mul.f32 %f108, %f29, %f107;
st.shared.f32 [%r28+4], %f108;
mul.f32 %f109, %f84, %f50;
fma.rn.f32 %f110, %f83, %f45, %f109;
mul.f32 %f111, %f85, %f43;
sub.f32 %f112, %f110, %f111;
fma.rn.f32 %f113, %f86, %f48, %f112;
mul.f32 %f114, %f29, %f113;
st.shared.f32 [%r28+12], %f114;
mul.f32 %f115, %f84, %f43;
fma.rn.f32 %f116, %f83, %f48, %f115;
fma.rn.f32 %f117, %f85, %f50, %f116;
mul.f32 %f118, %f86, %f45;
sub.f32 %f119, %f117, %f118;
mul.f32 %f120, %f29, %f119;
st.shared.f32 [%r28+20], %f120;
mul.f32 %f121, %f84, %f48;
fma.rn.f32 %f122, %f83, %f50, %f121;
fma.rn.f32 %f123, %f85, %f45, %f122;
fma.rn.f32 %f124, %f86, %f43, %f123;
mul.f32 %f125, %f29, %f124;
st.shared.f32 [%r28+28], %f125;
mov.u32 %r29, 7;
mul24.lo.s32 %r30, %r1, %r29;
neg.s32 %r31, %r30;
cvt.s64.s32	%rd22, %r31;
add.s64 %rd23, %rd22, %rd20;
shl.b64 %rd24, %rd23, 2;
add.s64 %rd25, %rd2, %rd24;
ld.shared.f32 %f126, [%r21];
st.global.f32 [%rd25], %f126;
ld.shared.f32 %f127, [%r21+132];
add.s64 %rd26, %rd25, %rd8;
st.global.f32 [%rd26], %f127;
ld.shared.f32 %f128, [%r21+264];
add.s64 %rd27, %rd26, %rd8;
st.global.f32 [%rd27], %f128;
ld.shared.f32 %f129, [%r21+396];
add.s64 %rd28, %rd27, %rd8;
st.global.f32 [%rd28], %f129;
ld.shared.f32 %f130, [%r21+528];
add.s64 %rd29, %rd28, %rd8;
st.global.f32 [%rd29], %f130;
ld.shared.f32 %f131, [%r21+660];
add.s64 %rd30, %rd29, %rd8;
st.global.f32 [%rd30], %f131;
ld.shared.f32 %f132, [%r21+792];
add.s64 %rd31, %rd30, %rd8;
st.global.f32 [%rd31], %f132;
ld.shared.f32 %f133, [%r21+924];
add.s64 %rd32, %rd31, %rd8;
st.global.f32 [%rd32], %f133;
ret;
}


.visible .entry _Z15CUDAkernel2IDCTPfi(
.param .u64 _Z15CUDAkernel2IDCTPfi_param_0,
.param .u32 _Z15CUDAkernel2IDCTPfi_param_1
)
{
.reg .f32 %f<138>;
.reg .b32 %r<32>;
.reg .b64 %rd<33>;

	.shared .align 4 .b8 _ZZ15CUDAkernel2IDCTPfiE5block[2112];

ld.param.u64 %rd1, [_Z15CUDAkernel2IDCTPfi_param_0];
ld.param.u32 %r1, [_Z15CUDAkernel2IDCTPfi_param_1];
cvta.to.global.u64 %rd2, %rd1;
mov.u32 %r2, %tid.y;
shl.b32 %r3, %r2, 3;
mov.u32 %r4, %tid.x;
add.s32 %r5, %r3, %r4;
mov.u32 %r6, %tid.z;
shl.b32 %r7, %r6, 3;
mov.u32 %r8, %ctaid.y;
shl.b32 %r9, %r8, 4;
add.s32 %r10, %r9, %r7;
mul24.lo.s32 %r11, %r10, %r1;
mov.u32 %r12, %ctaid.x;
shl.b32 %r13, %r12, 5;
add.s32 %r14, %r11, %r5;
add.s32 %r15, %r14, %r13;
cvt.s64.s32	%rd3, %r15;
mul.wide.s32 %rd4, %r15, 4;
add.s64 %rd5, %rd2, %rd4;
mov.u32 %r16, 33;
mul24.lo.s32 %r17, %r7, %r16;
add.s32 %r18, %r17, %r5;
shl.b32 %r19, %r18, 2;
mov.u32 %r20, _ZZ15CUDAkernel2IDCTPfiE5block;
add.s32 %r21, %r20, %r19;
ld.global.f32 %f1, [%rd5];
st.shared.f32 [%r21], %f1;
cvt.s64.s32	%rd6, %r1;
add.s64 %rd7, %rd3, %rd6;
mul.wide.s32 %rd8, %r1, 4;
add.s64 %rd9, %rd5, %rd8;
ld.global.f32 %f2, [%rd9];
st.shared.f32 [%r21+132], %f2;
add.s64 %rd10, %rd7, %rd6;
add.s64 %rd11, %rd9, %rd8;
ld.global.f32 %f3, [%rd11];
st.shared.f32 [%r21+264], %f3;
add.s64 %rd12, %rd10, %rd6;
add.s64 %rd13, %rd11, %rd8;
ld.global.f32 %f4, [%rd13];
st.shared.f32 [%r21+396], %f4;
add.s64 %rd14, %rd12, %rd6;
add.s64 %rd15, %rd13, %rd8;
ld.global.f32 %f5, [%rd15];
st.shared.f32 [%r21+528], %f5;
add.s64 %rd16, %rd14, %rd6;
add.s64 %rd17, %rd15, %rd8;
ld.global.f32 %f6, [%rd17];
st.shared.f32 [%r21+660], %f6;
add.s64 %rd18, %rd16, %rd6;
add.s64 %rd19, %rd17, %rd8;
ld.global.f32 %f7, [%rd19];
st.shared.f32 [%r21+792], %f7;
add.s64 %rd20, %rd18, %rd6;
add.s64 %rd21, %rd19, %rd8;
ld.global.f32 %f8, [%rd21];
st.shared.f32 [%r21+924], %f8;
mad.lo.s32 %r22, %r6, 264, %r5;
shl.b32 %r23, %r22, 2;
add.s32 %r24, %r20, %r23;
ld.shared.f32 %f9, [%r24];
ld.shared.f32 %f10, [%r24+528];
add.f32 %f11, %f9, %f10;
ld.const.f32 %f12, [C_b];
ld.shared.f32 %f13, [%r24+264];
ld.const.f32 %f14, [C_e];
ld.shared.f32 %f15, [%r24+792];
mul.f32 %f16, %f14, %f15;
fma.rn.f32 %f17, %f12, %f13, %f16;
add.f32 %f18, %f11, %f17;
sub.f32 %f19, %f11, %f17;
ld.const.f32 %f20, [C_f];
ld.shared.f32 %f21, [%r24+924];
ld.const.f32 %f22, [C_a];
ld.shared.f32 %f23, [%r24+132];
mul.f32 %f24, %f22, %f23;
fma.rn.f32 %f25, %f20, %f21, %f24;
ld.const.f32 %f26, [C_c];
ld.shared.f32 %f27, [%r24+396];
fma.rn.f32 %f28, %f26, %f27, %f25;
ld.const.f32 %f29, [C_d];
ld.shared.f32 %f30, [%r24+660];
fma.rn.f32 %f31, %f29, %f30, %f28;
mul.f32 %f32, %f22, %f21;
mul.f32 %f33, %f20, %f23;
sub.f32 %f34, %f32, %f33;
fma.rn.f32 %f35, %f29, %f27, %f34;
mul.f32 %f36, %f26, %f30;
sub.f32 %f37, %f35, %f36;
sub.f32 %f38, %f9, %f10;
mul.f32 %f39, %f14, %f13;
mul.f32 %f40, %f12, %f15;
sub.f32 %f41, %f39, %f40;
add.f32 %f42, %f38, %f41;
sub.f32 %f43, %f38, %f41;
mul.f32 %f44, %f26, %f23;
mul.f32 %f45, %f29, %f21;
sub.f32 %f46, %f44, %f45;
mul.f32 %f47, %f20, %f27;
sub.f32 %f48, %f46, %f47;
mul.f32 %f49, %f22, %f30;
sub.f32 %f50, %f48, %f49;
mul.f32 %f51, %f26, %f21;
fma.rn.f32 %f52, %f29, %f23, %f51;
mul.f32 %f53, %f22, %f27;
sub.f32 %f54, %f52, %f53;
fma.rn.f32 %f55, %f20, %f30, %f54;
ld.const.f32 %f56, [C_norm];
add.f32 %f57, %f18, %f31;
mul.f32 %f58, %f57, %f56;
st.shared.f32 [%r24], %f58;
sub.f32 %f59, %f18, %f31;
mul.f32 %f60, %f59, %f56;
st.shared.f32 [%r24+924], %f60;
add.f32 %f61, %f19, %f37;
mul.f32 %f62, %f61, %f56;
st.shared.f32 [%r24+528], %f62;
sub.f32 %f63, %f19, %f37;
mul.f32 %f64, %f63, %f56;
st.shared.f32 [%r24+396], %f64;
add.f32 %f65, %f42, %f50;
mul.f32 %f66, %f65, %f56;
st.shared.f32 [%r24+132], %f66;
sub.f32 %f67, %f43, %f55;
mul.f32 %f68, %f67, %f56;
st.shared.f32 [%r24+660], %f68;
add.f32 %f69, %f43, %f55;
mul.f32 %f70, %f69, %f56;
st.shared.f32 [%r24+264], %f70;
sub.f32 %f71, %f42, %f50;
mul.f32 %f72, %f71, %f56;
st.shared.f32 [%r24+792], %f72;
add.s32 %r25, %r7, %r4;
mad.lo.s32 %r26, %r25, 33, %r3;
shl.b32 %r27, %r26, 2;
add.s32 %r28, %r20, %r27;
ld.shared.f32 %f73, [%r28];
ld.shared.f32 %f74, [%r28+16];
add.f32 %f75, %f73, %f74;
ld.shared.f32 %f76, [%r28+8];
ld.shared.f32 %f77, [%r28+24];
mul.f32 %f78, %f14, %f77;
fma.rn.f32 %f79, %f12, %f76, %f78;
add.f32 %f80, %f75, %f79;
sub.f32 %f81, %f75, %f79;
ld.shared.f32 %f82, [%r28+28];
ld.shared.f32 %f83, [%r28+4];
mul.f32 %f84, %f22, %f83;
fma.rn.f32 %f85, %f20, %f82, %f84;
ld.shared.f32 %f86, [%r28+12];
fma.rn.f32 %f87, %f26, %f86, %f85;
ld.shared.f32 %f88, [%r28+20];
fma.rn.f32 %f89, %f29, %f88, %f87;
mul.f32 %f90, %f22, %f82;
mul.f32 %f91, %f20, %f83;
sub.f32 %f92, %f90, %f91;
fma.rn.f32 %f93, %f29, %f86, %f92;
mul.f32 %f94, %f26, %f88;
sub.f32 %f95, %f93, %f94;
sub.f32 %f96, %f73, %f74;
mul.f32 %f97, %f14, %f76;
mul.f32 %f98, %f12, %f77;
sub.f32 %f99, %f97, %f98;
add.f32 %f100, %f96, %f99;
sub.f32 %f101, %f96, %f99;
mul.f32 %f102, %f26, %f83;
mul.f32 %f103, %f29, %f82;
sub.f32 %f104, %f102, %f103;
mul.f32 %f105, %f20, %f86;
sub.f32 %f106, %f104, %f105;
mul.f32 %f107, %f22, %f88;
sub.f32 %f108, %f106, %f107;
mul.f32 %f109, %f26, %f82;
fma.rn.f32 %f110, %f29, %f83, %f109;
mul.f32 %f111, %f22, %f86;
sub.f32 %f112, %f110, %f111;
fma.rn.f32 %f113, %f20, %f88, %f112;
add.f32 %f114, %f80, %f89;
mul.f32 %f115, %f114, %f56;
st.shared.f32 [%r28], %f115;
sub.f32 %f116, %f80, %f89;
mul.f32 %f117, %f116, %f56;
st.shared.f32 [%r28+28], %f117;
add.f32 %f118, %f81, %f95;
mul.f32 %f119, %f118, %f56;
st.shared.f32 [%r28+16], %f119;
sub.f32 %f120, %f81, %f95;
mul.f32 %f121, %f120, %f56;
st.shared.f32 [%r28+12], %f121;
add.f32 %f122, %f100, %f108;
mul.f32 %f123, %f122, %f56;
st.shared.f32 [%r28+4], %f123;
sub.f32 %f124, %f101, %f113;
mul.f32 %f125, %f124, %f56;
st.shared.f32 [%r28+20], %f125;
add.f32 %f126, %f101, %f113;
mul.f32 %f127, %f126, %f56;
st.shared.f32 [%r28+8], %f127;
sub.f32 %f128, %f100, %f108;
mul.f32 %f129, %f128, %f56;
st.shared.f32 [%r28+24], %f129;
mov.u32 %r29, 7;
mul24.lo.s32 %r30, %r1, %r29;
neg.s32 %r31, %r30;
cvt.s64.s32	%rd22, %r31;
add.s64 %rd23, %rd22, %rd20;
shl.b64 %rd24, %rd23, 2;
add.s64 %rd25, %rd2, %rd24;
ld.shared.f32 %f130, [%r21];
st.global.f32 [%rd25], %f130;
ld.shared.f32 %f131, [%r21+132];
add.s64 %rd26, %rd25, %rd8;
st.global.f32 [%rd26], %f131;
ld.shared.f32 %f132, [%r21+264];
add.s64 %rd27, %rd26, %rd8;
st.global.f32 [%rd27], %f132;
ld.shared.f32 %f133, [%r21+396];
add.s64 %rd28, %rd27, %rd8;
st.global.f32 [%rd28], %f133;
ld.shared.f32 %f134, [%r21+528];
add.s64 %rd29, %rd28, %rd8;
st.global.f32 [%rd29], %f134;
ld.shared.f32 %f135, [%r21+660];
add.s64 %rd30, %rd29, %rd8;
st.global.f32 [%rd30], %f135;
ld.shared.f32 %f136, [%r21+792];
add.s64 %rd31, %rd30, %rd8;
st.global.f32 [%rd31], %f136;
ld.shared.f32 %f137, [%r21+924];
add.s64 %rd32, %rd31, %rd8;
st.global.f32 [%rd32], %f137;
ret;
}


.visible .entry _Z18CUDAkernelShortDCTPsi(
.param .u64 _Z18CUDAkernelShortDCTPsi_param_0,
.param .u32 _Z18CUDAkernelShortDCTPsi_param_1
)
{
.reg .pred %p<3>;
.reg .b16 %rs<25>;
.reg .b32 %r<247>;
.reg .b64 %rd<26>;

	.shared .align 2 .b8 _ZZ18CUDAkernelShortDCTPsiE5block[2176];

ld.param.u64 %rd4, [_Z18CUDAkernelShortDCTPsi_param_0];
ld.param.u32 %r7, [_Z18CUDAkernelShortDCTPsi_param_1];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r8, %tid.y;
shl.b32 %r9, %r8, 3;
mov.u32 %r10, %tid.x;
add.s32 %r11, %r9, %r10;
mov.u32 %r12, %tid.z;
shl.b32 %r13, %r12, 3;
and.b32 %r14, %r11, -32;
shl.b32 %r15, %r11, 1;
bfe.u32 %r16, %r11, 4, 1;
and.b32 %r17, %r15, 30;
or.b32 %r18, %r16, %r14;
or.b32 %r1, %r18, %r17;
mov.u32 %r19, %ctaid.y;
shl.b32 %r20, %r19, 5;
add.s32 %r21, %r20, %r13;
mov.u32 %r22, %ctaid.x;
shl.b32 %r23, %r22, 5;
add.s32 %r24, %r23, %r15;
mad.lo.s32 %r25, %r21, %r7, %r24;
mul.wide.s32 %rd6, %r25, 2;
add.s64 %rd25, %rd5, %rd6;
mov.u32 %r26, 34;
mul24.lo.s32 %r27, %r13, %r26;
add.s32 %r28, %r27, %r15;
shl.b32 %r29, %r28, 1;
mov.u32 %r30, _ZZ18CUDAkernelShortDCTPsiE5block;
add.s32 %r246, %r30, %r29;
setp.gt.s32	%p2, %r11, 15;
@%p2 bra BB4_2;

ld.global.u32 %r31, [%rd25];
add.s32 %r44, %r29, %r30;
st.shared.u32 [%r44], %r31;
add.s32 %r52, %r25, %r7;
shl.b32 %r53, %r7, 1;
cvt.s64.s32	%rd7, %r53;
add.s64 %rd8, %rd25, %rd7;
ld.global.u32 %r54, [%rd8];
st.shared.u32 [%r44+68], %r54;
add.s32 %r55, %r52, %r7;
add.s64 %rd9, %rd8, %rd7;
ld.global.u32 %r56, [%rd9];
st.shared.u32 [%r44+136], %r56;
add.s32 %r57, %r55, %r7;
add.s64 %rd10, %rd9, %rd7;
ld.global.u32 %r58, [%rd10];
st.shared.u32 [%r44+204], %r58;
add.s32 %r59, %r57, %r7;
add.s64 %rd11, %rd10, %rd7;
ld.global.u32 %r60, [%rd11];
st.shared.u32 [%r44+272], %r60;
add.s32 %r61, %r59, %r7;
add.s64 %rd12, %rd11, %rd7;
ld.global.u32 %r62, [%rd12];
st.shared.u32 [%r44+340], %r62;
add.s32 %r63, %r61, %r7;
add.s64 %rd13, %rd12, %rd7;
ld.global.u32 %r64, [%rd13];
st.shared.u32 [%r44+408], %r64;
add.s32 %r65, %r63, %r7;
mul.wide.s32 %rd15, %r65, 2;
add.s64 %rd25, %rd5, %rd15;
add.s32 %r246, %r44, 476;
add.s64 %rd16, %rd13, %rd7;
ld.global.u32 %r66, [%rd16];
st.shared.u32 [%r44+476], %r66;

BB4_2:
setp.lt.s32	%p1, %r11, 16;
bar.sync 0;
mad.lo.s32 %r70, %r12, 272, %r1;
shl.b32 %r71, %r70, 1;
add.s32 %r73, %r30, %r71;
ld.shared.s16 %r74, [%r73];
ld.shared.s16 %r75, [%r73+68];
ld.shared.s16 %r76, [%r73+136];
ld.shared.s16 %r77, [%r73+204];
ld.shared.s16 %r78, [%r73+272];
ld.shared.s16 %r79, [%r73+340];
ld.shared.s16 %r80, [%r73+408];
ld.shared.s16 %r81, [%r73+476];
add.s32 %r82, %r81, %r74;
add.s32 %r83, %r80, %r75;
add.s32 %r84, %r79, %r76;
add.s32 %r85, %r78, %r77;
sub.s32 %r86, %r77, %r78;
sub.s32 %r87, %r76, %r79;
sub.s32 %r88, %r75, %r80;
sub.s32 %r89, %r74, %r81;
add.s32 %r90, %r82, %r85;
add.s32 %r91, %r83, %r84;
sub.s32 %r92, %r83, %r84;
sub.s32 %r93, %r82, %r85;
add.s32 %r94, %r88, %r87;
mov.u32 %r95, 23170;
mul24.lo.s32 %r96, %r94, %r95;
add.s32 %r97, %r96, 4096;
shr.s32 %r98, %r97, 13;
sub.s32 %r99, %r88, %r87;
mul24.lo.s32 %r100, %r99, %r95;
add.s32 %r101, %r100, 4096;
shr.s32 %r102, %r101, 13;
shl.b32 %r103, %r86, 2;
shl.b32 %r104, %r89, 2;
add.s32 %r105, %r102, %r103;
sub.s32 %r106, %r103, %r102;
sub.s32 %r107, %r104, %r98;
add.s32 %r108, %r104, %r98;
add.s32 %r109, %r90, %r91;
mul24.lo.s32 %r110, %r109, %r95;
add.s32 %r111, %r110, 32768;
shr.u32 %r112, %r111, 16;
st.shared.u16 [%r73], %r112;
mov.u32 %r113, 30274;
mul24.lo.s32 %r114, %r93, %r113;
mov.u32 %r115, 12540;
mul24.lo.s32 %r116, %r92, %r115;
add.s32 %r117, %r114, %r116;
add.s32 %r118, %r117, 32768;
shr.u32 %r119, %r118, 16;
st.shared.u16 [%r73+136], %r119;
sub.s32 %r120, %r90, %r91;
mul24.lo.s32 %r121, %r120, %r95;
add.s32 %r122, %r121, 32768;
shr.u32 %r123, %r122, 16;
st.shared.u16 [%r73+272], %r123;
mul24.lo.s32 %r124, %r93, %r115;
mul24.lo.s32 %r125, %r92, %r113;
add.s32 %r126, %r124, 32768;
sub.s32 %r127, %r126, %r125;
shr.u32 %r128, %r127, 16;
st.shared.u16 [%r73+408], %r128;
mov.u32 %r129, 8035;
mul24.lo.s32 %r130, %r108, %r129;
mov.u32 %r131, 1598;
mul24.lo.s32 %r132, %r105, %r131;
add.s32 %r133, %r130, %r132;
add.s32 %r134, %r133, 32768;
shr.u32 %r135, %r134, 16;
st.shared.u16 [%r73+68], %r135;
mov.u32 %r136, 6811;
mul24.lo.s32 %r137, %r107, %r136;
mov.u32 %r138, 4551;
mul24.lo.s32 %r139, %r106, %r138;
add.s32 %r140, %r137, 32768;
sub.s32 %r141, %r140, %r139;
shr.u32 %r142, %r141, 16;
st.shared.u16 [%r73+204], %r142;
mul24.lo.s32 %r143, %r107, %r138;
mul24.lo.s32 %r144, %r106, %r136;
add.s32 %r145, %r143, %r144;
add.s32 %r146, %r145, 32768;
shr.u32 %r147, %r146, 16;
st.shared.u16 [%r73+340], %r147;
mul24.lo.s32 %r148, %r108, %r131;
mul24.lo.s32 %r149, %r105, %r129;
add.s32 %r150, %r148, 32768;
sub.s32 %r151, %r150, %r149;
shr.u32 %r152, %r151, 16;
st.shared.u16 [%r73+476], %r152;
bar.sync 0;
mad.lo.s32 %r154, %r11, 34, %r13;
shl.b32 %r155, %r154, 1;
add.s32 %r157, %r30, %r155;
ld.shared.v2.u16 {%rs1, %rs2}, [%r157];
ld.shared.v2.u16 {%rs5, %rs6}, [%r157+4];
ld.shared.v2.u16 {%rs9, %rs10}, [%r157+8];
ld.shared.v2.u16 {%rs13, %rs14}, [%r157+12];
cvt.s32.s16	%r158, %rs1;
cvt.s32.s16	%r159, %rs2;
cvt.s32.s16	%r160, %rs5;
cvt.s32.s16	%r161, %rs6;
cvt.s32.s16	%r162, %rs9;
cvt.s32.s16	%r163, %rs10;
cvt.s32.s16	%r164, %rs13;
cvt.s32.s16	%r165, %rs14;
add.s32 %r166, %r165, %r158;
add.s32 %r167, %r164, %r159;
add.s32 %r168, %r163, %r160;
add.s32 %r169, %r162, %r161;
sub.s32 %r170, %r161, %r162;
sub.s32 %r171, %r160, %r163;
sub.s32 %r172, %r159, %r164;
sub.s32 %r173, %r158, %r165;
add.s32 %r174, %r166, %r169;
add.s32 %r175, %r167, %r168;
sub.s32 %r176, %r167, %r168;
sub.s32 %r177, %r166, %r169;
add.s32 %r178, %r174, %r175;
mul24.lo.s32 %r180, %r178, %r95;
add.s32 %r181, %r180, 32768;
shr.u32 %r182, %r181, 16;
sub.s32 %r183, %r174, %r175;
mul24.lo.s32 %r184, %r183, %r95;
add.s32 %r185, %r184, 32768;
shr.u32 %r186, %r185, 16;
mul24.lo.s32 %r188, %r177, %r113;
mul24.lo.s32 %r190, %r176, %r115;
add.s32 %r191, %r188, %r190;
add.s32 %r192, %r191, 32768;
shr.u32 %r193, %r192, 16;
mul24.lo.s32 %r194, %r177, %r115;
mul24.lo.s32 %r195, %r176, %r113;
add.s32 %r196, %r194, 32768;
sub.s32 %r197, %r196, %r195;
shr.u32 %r198, %r197, 16;
add.s32 %r199, %r172, %r171;
mul24.lo.s32 %r200, %r199, %r95;
add.s32 %r201, %r200, 4096;
shr.s32 %r202, %r201, 13;
sub.s32 %r203, %r172, %r171;
mul24.lo.s32 %r204, %r203, %r95;
add.s32 %r205, %r204, 4096;
shr.s32 %r206, %r205, 13;
shl.b32 %r207, %r170, 2;
shl.b32 %r208, %r173, 2;
add.s32 %r209, %r206, %r207;
sub.s32 %r210, %r207, %r206;
sub.s32 %r211, %r208, %r202;
add.s32 %r212, %r202, %r208;
mul24.lo.s32 %r214, %r212, %r129;
mul24.lo.s32 %r216, %r209, %r131;
add.s32 %r217, %r214, %r216;
add.s32 %r218, %r217, 32768;
shr.u32 %r219, %r218, 16;
mul24.lo.s32 %r220, %r212, %r131;
mul24.lo.s32 %r221, %r209, %r129;
add.s32 %r222, %r220, 32768;
sub.s32 %r223, %r222, %r221;
shr.u32 %r224, %r223, 16;
mul24.lo.s32 %r226, %r211, %r138;
mul24.lo.s32 %r228, %r210, %r136;
add.s32 %r229, %r226, %r228;
add.s32 %r230, %r229, 32768;
shr.u32 %r231, %r230, 16;
mul24.lo.s32 %r232, %r211, %r136;
mul24.lo.s32 %r233, %r210, %r138;
add.s32 %r234, %r232, 32768;
sub.s32 %r235, %r234, %r233;
shr.u32 %r236, %r235, 16;
cvt.u16.u32	%rs17, %r182;
cvt.u16.u32	%rs18, %r219;
st.shared.v2.u16 [%r157], {%rs17, %rs18};
cvt.u16.u32	%rs19, %r193;
cvt.u16.u32	%rs20, %r236;
st.shared.v2.u16 [%r157+4], {%rs19, %rs20};
cvt.u16.u32	%rs21, %r186;
cvt.u16.u32	%rs22, %r231;
st.shared.v2.u16 [%r157+8], {%rs21, %rs22};
cvt.u16.u32	%rs23, %r198;
cvt.u16.u32	%rs24, %r224;
st.shared.v2.u16 [%r157+12], {%rs23, %rs24};
bar.sync 0;
@!%p1 bra BB4_4;
bra.uni BB4_3;

BB4_3:
ld.shared.u32 %r237, [%r246];
st.global.u32 [%rd25], %r237;
neg.s32 %r238, %r7;
mul.wide.s32 %rd17, %r238, 2;
add.s64 %rd18, %rd25, %rd17;
ld.shared.u32 %r239, [%r246+-68];
st.global.u32 [%rd18], %r239;
ld.shared.u32 %r240, [%r246+-136];
add.s64 %rd19, %rd18, %rd17;
st.global.u32 [%rd19], %r240;
ld.shared.u32 %r241, [%r246+-204];
add.s64 %rd20, %rd19, %rd17;
st.global.u32 [%rd20], %r241;
ld.shared.u32 %r242, [%r246+-272];
add.s64 %rd21, %rd20, %rd17;
st.global.u32 [%rd21], %r242;
ld.shared.u32 %r243, [%r246+-340];
add.s64 %rd22, %rd21, %rd17;
st.global.u32 [%rd22], %r243;
ld.shared.u32 %r244, [%r246+-408];
add.s64 %rd23, %rd22, %rd17;
st.global.u32 [%rd23], %r244;
ld.shared.u32 %r245, [%r246+-476];
add.s64 %rd24, %rd23, %rd17;
st.global.u32 [%rd24], %r245;

BB4_4:
ret;
}


.visible .entry _Z19CUDAkernelShortIDCTPsi(
.param .u64 _Z19CUDAkernelShortIDCTPsi_param_0,
.param .u32 _Z19CUDAkernelShortIDCTPsi_param_1
)
{
.reg .pred %p<3>;
.reg .b16 %rs<27>;
.reg .b32 %r<237>;
.reg .b64 %rd<26>;

	.shared .align 2 .b8 _ZZ19CUDAkernelShortIDCTPsiE5block[2176];

ld.param.u64 %rd4, [_Z19CUDAkernelShortIDCTPsi_param_0];
ld.param.u32 %r7, [_Z19CUDAkernelShortIDCTPsi_param_1];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r8, %tid.y;
shl.b32 %r9, %r8, 3;
mov.u32 %r10, %tid.x;
add.s32 %r11, %r9, %r10;
mov.u32 %r12, %tid.z;
shl.b32 %r13, %r12, 3;
and.b32 %r14, %r11, -32;
shl.b32 %r15, %r11, 1;
bfe.u32 %r16, %r11, 4, 1;
and.b32 %r17, %r15, 30;
or.b32 %r18, %r16, %r14;
or.b32 %r1, %r18, %r17;
mov.u32 %r19, %ctaid.y;
shl.b32 %r20, %r19, 5;
add.s32 %r21, %r20, %r13;
mul24.lo.s32 %r22, %r21, %r7;
mov.u32 %r23, %ctaid.x;
shl.b32 %r24, %r23, 5;
add.s32 %r25, %r22, %r15;
add.s32 %r26, %r25, %r24;
mul.wide.s32 %rd6, %r26, 2;
add.s64 %rd25, %rd5, %rd6;
mov.u32 %r27, 34;
mul24.lo.s32 %r28, %r13, %r27;
add.s32 %r29, %r28, %r15;
shl.b32 %r30, %r29, 1;
mov.u32 %r31, _ZZ19CUDAkernelShortIDCTPsiE5block;
add.s32 %r236, %r31, %r30;
setp.gt.s32	%p2, %r11, 15;
@%p2 bra BB5_2;

ld.global.u32 %r32, [%rd25];
add.s32 %r45, %r30, %r31;
st.shared.u32 [%r45], %r32;
add.s32 %r54, %r26, %r7;
shl.b32 %r55, %r7, 1;
cvt.s64.s32	%rd7, %r55;
add.s64 %rd8, %rd25, %rd7;
ld.global.u32 %r56, [%rd8];
st.shared.u32 [%r45+68], %r56;
add.s32 %r57, %r54, %r7;
add.s64 %rd9, %rd8, %rd7;
ld.global.u32 %r58, [%rd9];
st.shared.u32 [%r45+136], %r58;
add.s32 %r59, %r57, %r7;
add.s64 %rd10, %rd9, %rd7;
ld.global.u32 %r60, [%rd10];
st.shared.u32 [%r45+204], %r60;
add.s32 %r61, %r59, %r7;
add.s64 %rd11, %rd10, %rd7;
ld.global.u32 %r62, [%rd11];
st.shared.u32 [%r45+272], %r62;
add.s32 %r63, %r61, %r7;
add.s64 %rd12, %rd11, %rd7;
ld.global.u32 %r64, [%rd12];
st.shared.u32 [%r45+340], %r64;
add.s32 %r65, %r63, %r7;
add.s64 %rd13, %rd12, %rd7;
ld.global.u32 %r66, [%rd13];
st.shared.u32 [%r45+408], %r66;
add.s32 %r67, %r65, %r7;
mul.wide.s32 %rd15, %r67, 2;
add.s64 %rd25, %rd5, %rd15;
add.s32 %r236, %r45, 476;
add.s64 %rd16, %rd13, %rd7;
ld.global.u32 %r68, [%rd16];
st.shared.u32 [%r45+476], %r68;

BB5_2:
setp.lt.s32	%p1, %r11, 16;
bar.sync 0;
mad.lo.s32 %r72, %r12, 272, %r1;
shl.b32 %r73, %r72, 1;
add.s32 %r75, %r31, %r73;
ld.shared.s16 %r76, [%r75];
ld.shared.u16 %rs1, [%r75+68];
ld.shared.s16 %r77, [%r75+136];
ld.shared.s16 %r78, [%r75+204];
ld.shared.s16 %r79, [%r75+272];
ld.shared.s16 %r80, [%r75+340];
ld.shared.s16 %r81, [%r75+408];
ld.shared.u16 %rs2, [%r75+476];
add.s32 %r82, %r79, %r76;
mov.u32 %r83, 23170;
mul24.lo.s32 %r84, %r82, %r83;
sub.s32 %r85, %r76, %r79;
mul24.lo.s32 %r86, %r85, %r83;
mov.u32 %r87, 12540;
mul24.lo.s32 %r88, %r77, %r87;
mov.u32 %r89, 30274;
mul24.lo.s32 %r90, %r81, %r89;
sub.s32 %r91, %r88, %r90;
mul24.lo.s32 %r92, %r81, %r87;
mul24.lo.s32 %r93, %r77, %r89;
add.s32 %r94, %r93, %r92;
add.s32 %r95, %r94, %r84;
add.s32 %r96, %r91, %r86;
sub.s32 %r97, %r86, %r91;
sub.s32 %r98, %r84, %r94;
add.s32 %r99, %r80, %r78;
mul24.lo.s32 %r100, %r99, %r83;
add.s32 %r101, %r100, 4096;
shr.s32 %r102, %r101, 13;
sub.s32 %r103, %r78, %r80;
mul24.lo.s32 %r104, %r103, %r83;
add.s32 %r105, %r104, 4096;
shr.s32 %r106, %r105, 13;
mul.wide.s16 %r107, %rs1, 4;
mul.wide.s16 %r108, %rs2, 4;
add.s32 %r109, %r102, %r107;
add.s32 %r110, %r106, %r108;
sub.s32 %r111, %r107, %r102;
sub.s32 %r112, %r108, %r106;
mov.u32 %r113, 8035;
mul24.lo.s32 %r114, %r109, %r113;
mov.u32 %r115, 1598;
mul24.lo.s32 %r116, %r110, %r115;
add.s32 %r117, %r116, %r114;
mul24.lo.s32 %r118, %r109, %r115;
mul24.lo.s32 %r119, %r110, %r113;
sub.s32 %r120, %r118, %r119;
mov.u32 %r121, 4551;
mul24.lo.s32 %r122, %r111, %r121;
mov.u32 %r123, 6811;
mul24.lo.s32 %r124, %r112, %r123;
add.s32 %r125, %r124, %r122;
mul24.lo.s32 %r126, %r111, %r123;
mul24.lo.s32 %r127, %r112, %r121;
sub.s32 %r128, %r126, %r127;
add.s32 %r129, %r95, 32768;
add.s32 %r130, %r129, %r117;
shr.u32 %r131, %r130, 16;
st.shared.u16 [%r75], %r131;
add.s32 %r132, %r96, 32768;
add.s32 %r133, %r132, %r128;
shr.u32 %r134, %r133, 16;
st.shared.u16 [%r75+68], %r134;
add.s32 %r135, %r97, 32768;
add.s32 %r136, %r135, %r125;
shr.u32 %r137, %r136, 16;
st.shared.u16 [%r75+136], %r137;
add.s32 %r138, %r98, 32768;
add.s32 %r139, %r138, %r120;
shr.u32 %r140, %r139, 16;
st.shared.u16 [%r75+204], %r140;
sub.s32 %r141, %r138, %r120;
shr.u32 %r142, %r141, 16;
st.shared.u16 [%r75+272], %r142;
sub.s32 %r143, %r135, %r125;
shr.u32 %r144, %r143, 16;
st.shared.u16 [%r75+340], %r144;
sub.s32 %r145, %r132, %r128;
shr.u32 %r146, %r145, 16;
st.shared.u16 [%r75+408], %r146;
sub.s32 %r147, %r129, %r117;
shr.u32 %r148, %r147, 16;
st.shared.u16 [%r75+476], %r148;
bar.sync 0;
mad.lo.s32 %r150, %r11, 34, %r13;
shl.b32 %r151, %r150, 1;
add.s32 %r153, %r31, %r151;
ld.shared.v2.u16 {%rs3, %rs4}, [%r153];
ld.shared.v2.u16 {%rs7, %rs8}, [%r153+4];
ld.shared.v2.u16 {%rs11, %rs12}, [%r153+8];
ld.shared.v2.u16 {%rs15, %rs16}, [%r153+12];
cvt.s32.s16	%r154, %rs3;
cvt.s32.s16	%r155, %rs7;
cvt.s32.s16	%r156, %rs8;
cvt.s32.s16	%r157, %rs11;
cvt.s32.s16	%r158, %rs12;
cvt.s32.s16	%r159, %rs15;
add.s32 %r160, %r157, %r154;
mul24.lo.s32 %r162, %r160, %r83;
sub.s32 %r163, %r154, %r157;
mul24.lo.s32 %r164, %r163, %r83;
mul24.lo.s32 %r166, %r155, %r87;
mul24.lo.s32 %r168, %r159, %r89;
sub.s32 %r169, %r166, %r168;
mul24.lo.s32 %r170, %r159, %r87;
mul24.lo.s32 %r171, %r155, %r89;
add.s32 %r172, %r171, %r170;
add.s32 %r173, %r172, %r162;
add.s32 %r174, %r169, %r164;
sub.s32 %r175, %r164, %r169;
sub.s32 %r176, %r162, %r172;
add.s32 %r177, %r158, %r156;
mul24.lo.s32 %r178, %r177, %r83;
add.s32 %r179, %r178, 4096;
shr.s32 %r180, %r179, 13;
sub.s32 %r181, %r156, %r158;
mul24.lo.s32 %r182, %r181, %r83;
add.s32 %r183, %r182, 4096;
shr.s32 %r184, %r183, 13;
mul.wide.s16 %r185, %rs4, 4;
mul.wide.s16 %r186, %rs16, 4;
add.s32 %r187, %r180, %r185;
add.s32 %r188, %r184, %r186;
sub.s32 %r189, %r185, %r180;
sub.s32 %r190, %r186, %r184;
mul24.lo.s32 %r192, %r187, %r113;
mul24.lo.s32 %r194, %r188, %r115;
add.s32 %r195, %r194, %r192;
mul24.lo.s32 %r196, %r187, %r115;
mul24.lo.s32 %r197, %r188, %r113;
sub.s32 %r198, %r196, %r197;
mul24.lo.s32 %r200, %r189, %r121;
mul24.lo.s32 %r202, %r190, %r123;
add.s32 %r203, %r202, %r200;
mul24.lo.s32 %r204, %r189, %r123;
mul24.lo.s32 %r205, %r190, %r121;
sub.s32 %r206, %r204, %r205;
add.s32 %r207, %r173, 32768;
add.s32 %r208, %r207, %r195;
shr.u32 %r209, %r208, 16;
add.s32 %r210, %r174, 32768;
add.s32 %r211, %r210, %r206;
shr.u32 %r212, %r211, 16;
add.s32 %r213, %r175, 32768;
add.s32 %r214, %r213, %r203;
shr.u32 %r215, %r214, 16;
add.s32 %r216, %r176, 32768;
add.s32 %r217, %r216, %r198;
shr.u32 %r218, %r217, 16;
sub.s32 %r219, %r216, %r198;
shr.u32 %r220, %r219, 16;
sub.s32 %r221, %r213, %r203;
shr.u32 %r222, %r221, 16;
sub.s32 %r223, %r210, %r206;
shr.u32 %r224, %r223, 16;
sub.s32 %r225, %r207, %r195;
shr.u32 %r226, %r225, 16;
cvt.u16.u32	%rs19, %r212;
cvt.u16.u32	%rs20, %r209;
st.shared.v2.u16 [%r153], {%rs20, %rs19};
cvt.u16.u32	%rs21, %r218;
cvt.u16.u32	%rs22, %r215;
st.shared.v2.u16 [%r153+4], {%rs22, %rs21};
cvt.u16.u32	%rs23, %r222;
cvt.u16.u32	%rs24, %r220;
st.shared.v2.u16 [%r153+8], {%rs24, %rs23};
cvt.u16.u32	%rs25, %r226;
cvt.u16.u32	%rs26, %r224;
st.shared.v2.u16 [%r153+12], {%rs26, %rs25};
bar.sync 0;
@!%p1 bra BB5_4;
bra.uni BB5_3;

BB5_3:
ld.shared.u32 %r227, [%r236];
st.global.u32 [%rd25], %r227;
neg.s32 %r228, %r7;
mul.wide.s32 %rd17, %r228, 2;
add.s64 %rd18, %rd25, %rd17;
ld.shared.u32 %r229, [%r236+-68];
st.global.u32 [%rd18], %r229;
ld.shared.u32 %r230, [%r236+-136];
add.s64 %rd19, %rd18, %rd17;
st.global.u32 [%rd19], %r230;
ld.shared.u32 %r231, [%r236+-204];
add.s64 %rd20, %rd19, %rd17;
st.global.u32 [%rd20], %r231;
ld.shared.u32 %r232, [%r236+-272];
add.s64 %rd21, %rd20, %rd17;
st.global.u32 [%rd21], %r232;
ld.shared.u32 %r233, [%r236+-340];
add.s64 %rd22, %rd21, %rd17;
st.global.u32 [%rd22], %r233;
ld.shared.u32 %r234, [%r236+-408];
add.s64 %rd23, %rd22, %rd17;
st.global.u32 [%rd23], %r234;
ld.shared.u32 %r235, [%r236+-476];
add.s64 %rd24, %rd23, %rd17;
st.global.u32 [%rd24], %r235;

BB5_4:
ret;
}


.visible .entry _Z27CUDAkernelQuantizationFloatPfi(
.param .u64 _Z27CUDAkernelQuantizationFloatPfi_param_0,
.param .u32 _Z27CUDAkernelQuantizationFloatPfi_param_1
)
{
.reg .b16 %rs<2>;
.reg .f32 %f<8>;
.reg .b32 %r<16>;
.reg .b64 %rd<8>;


ld.param.u64 %rd1, [_Z27CUDAkernelQuantizationFloatPfi_param_0];
ld.param.u32 %r1, [_Z27CUDAkernelQuantizationFloatPfi_param_1];
cvta.to.global.u64 %rd2, %rd1;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %ctaid.y;
mov.u32 %r4, %tid.x;
mov.u32 %r5, %tid.y;
shl.b32 %r6, %r3, 3;
add.s32 %r7, %r5, %r6;
shl.b32 %r8, %r2, 3;
add.s32 %r9, %r4, %r8;
mad.lo.s32 %r10, %r7, %r1, %r9;
mul.wide.s32 %rd3, %r10, 4;
add.s64 %rd4, %rd2, %rd3;
ld.global.f32 %f1, [%rd4];
shl.b32 %r11, %r5, 3;
add.s32 %r12, %r11, %r4;
mul.wide.s32 %rd5, %r12, 2;
mov.u64 %rd6, Q;
add.s64 %rd7, %rd6, %rd5;
ld.const.u16 %rs1, [%rd7];
cvt.rn.f32.s16	%f2, %rs1;
div.rn.f32 %f3, %f1, %f2;
mov.b32 %r13, %f3;
and.b32 %r14, %r13, -2147483648;
or.b32 %r15, %r14, 1056964608;
mov.b32 %f4, %r15;
add.rz.f32 %f5, %f3, %f4;
cvt.rzi.f32.f32	%f6, %f5;
mul.f32 %f7, %f2, %f6;
st.global.f32 [%rd4], %f7;
ret;
}


.visible .entry _Z27CUDAkernelQuantizationShortPsi(
.param .u64 _Z27CUDAkernelQuantizationShortPsi_param_0,
.param .u32 _Z27CUDAkernelQuantizationShortPsi_param_1
)
{
.reg .pred %p<2>;
.reg .b16 %rs<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<8>;


ld.param.u64 %rd2, [_Z27CUDAkernelQuantizationShortPsi_param_0];
ld.param.u32 %r7, [_Z27CUDAkernelQuantizationShortPsi_param_1];
cvta.to.global.u64 %rd3, %rd2;
mov.u32 %r8, %ctaid.y;
shl.b32 %r9, %r8, 3;
mov.u32 %r10, %tid.y;
add.s32 %r11, %r10, %r9;
mov.u32 %r12, %ctaid.x;
shl.b32 %r13, %r12, 3;
mov.u32 %r14, %tid.x;
add.s32 %r15, %r14, %r13;
mad.lo.s32 %r16, %r11, %r7, %r15;
mul.wide.s32 %rd4, %r16, 2;
add.s64 %rd1, %rd3, %rd4;
shl.b32 %r17, %r10, 3;
add.s32 %r18, %r17, %r14;
mul.wide.s32 %rd5, %r18, 2;
mov.u64 %rd6, Q;
add.s64 %rd7, %rd6, %rd5;
ld.global.u16 %rs1, [%rd1];
setp.lt.s16	%p1, %rs1, 0;
cvt.u32.u16	%r1, %rs1;
ld.const.s16 %r2, [%rd7];
shr.u32 %r3, %r2, 1;
@%p1 bra BB7_2;

add.s32 %r19, %r3, %r1;
cvt.s32.s16 %r20, %r19;
div.s32 %r26, %r20, %r2;
bra.uni BB7_3;

BB7_2:
sub.s32 %r21, %r3, %r1;
cvt.s32.s16 %r22, %r21;
div.s32 %r23, %r22, %r2;
cvt.s32.s16 %r24, %r23;
neg.s32 %r26, %r24;

BB7_3:
bar.sync 0;
mul.lo.s32 %r25, %r26, %r2;
st.global.u16 [%rd1], %r25;
ret;
}


