#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar  5 18:11:52 2020
# Process ID: 11287
# Current directory: /home/gsaied/Desktop/old_rtl/fire4_5_expand1
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire4_5_expand1/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire4_5_expand1/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -constrset constr 
Command: synth_design -top fire4_5_expand_1 -part xc7vx690t -flatten_hierarchy rebuilt -constrset constr
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11296 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1426.727 ; gain = 55.000 ; free physical = 1527 ; free virtual = 6878
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire4_5_expand_1' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/fire4_5_expand1.sv:9]
	Parameter WOUT bound to: 32 - type: integer 
	Parameter DSP_NO bound to: 128 - type: integer 
	Parameter W_IN bound to: 32 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 32 - type: integer 
	Parameter KERNEL_DIM bound to: 1 - type: integer 
	Parameter CHOUT bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/fire4_5_expand1.sv:222]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/fire4_5_expand1.sv:223]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire4_expand1' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/biasing_fire4_expand1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire4_expand1' (2#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/biasing_fire4_expand1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire5_expand1' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/biasing_fire5_expand1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire5_expand1' (3#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/biasing_fire5_expand1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_fire4_expand1' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:112]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:115]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:118]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:121]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:124]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:127]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:130]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:133]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:136]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:139]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:142]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:145]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:148]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:151]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:154]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:157]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:160]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:163]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:166]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:169]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:172]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:175]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:178]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:181]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:184]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:187]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:190]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:193]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:196]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:199]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:202]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:205]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:208]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:211]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:214]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:217]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:220]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:223]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:226]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:229]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:232]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:235]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:238]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:241]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:244]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:247]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:250]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:253]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:256]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:259]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:262]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:265]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:268]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:271]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:274]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:277]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:280]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:283]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:286]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:289]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:292]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:295]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:298]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:301]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:304]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:307]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:399]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:400]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:401]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:402]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:403]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:404]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:405]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:406]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:407]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:408]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:409]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:410]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:411]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:412]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:413]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:414]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:415]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:416]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:417]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:418]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:419]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:420]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:421]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:422]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:423]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:424]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:425]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:426]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:427]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:428]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:429]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:430]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:431]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:432]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:433]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:434]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:435]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:436]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:437]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:438]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:439]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:440]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:441]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:442]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:443]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:444]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:445]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:446]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:447]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:448]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:449]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:450]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:451]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:452]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:453]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:454]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:455]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:456]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:457]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:458]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:459]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:460]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:461]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:462]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_65.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:463]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_66.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:464]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_67.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:465]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_68.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:466]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_69.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:467]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_70.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:468]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_71.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:469]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_72.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:470]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_73.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:471]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_74.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:472]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_75.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:473]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_76.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:474]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_77.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:475]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_78.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:476]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_79.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:477]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_80.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:478]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_81.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:479]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_82.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:480]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_83.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:481]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_84.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:482]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_85.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:483]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_86.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:484]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_87.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:485]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_88.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:486]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_89.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:487]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_90.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:488]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_91.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:489]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_92.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:490]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_93.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:491]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_94.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:492]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_95.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:493]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_96.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:494]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_97.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:495]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_98.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:496]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_99.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:497]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_100.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:498]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom_fire4_expand1' (4#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom_fire5_expand1' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire5_expand1.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom_fire5_expand1' (5#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire5_expand1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire4_5_expand_1' (6#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/fire4_5_expand1.sv:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1520.477 ; gain = 148.750 ; free physical = 1475 ; free virtual = 6832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1520.477 ; gain = 148.750 ; free physical = 1469 ; free virtual = 6817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1520.477 ; gain = 148.750 ; free physical = 1469 ; free virtual = 6817
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2047.750 ; gain = 0.000 ; free physical = 982 ; free virtual = 6373
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2048.750 ; gain = 0.000 ; free physical = 980 ; free virtual = 6371
Constraint Validation Runtime : Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2048.750 ; gain = 1.000 ; free physical = 980 ; free virtual = 6371
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2048.750 ; gain = 677.023 ; free physical = 1129 ; free virtual = 6517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2048.750 ; gain = 677.023 ; free physical = 1129 ; free virtual = 6517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2048.750 ; gain = 677.023 ; free physical = 1126 ; free virtual = 6517
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fire4_expand_1_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fire5_expand_1_end" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 2048.750 ; gain = 677.023 ; free physical = 1117 ; free virtual = 6506
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 128   
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 128   
	               16 Bit    Registers := 384   
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 128   
	   2 Input     16 Bit        Muxes := 129   
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire4_5_expand_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 128   
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 384   
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 128   
	   2 Input     16 Bit        Muxes := 129   
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fire4_expand_1_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fire5_expand_1_end" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[64].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[64] is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: register genblk1[64].mac_i/mul_out_reg is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed0 is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[65].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[65] is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: register genblk1[65].mac_i/mul_out_reg is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed0 is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[66].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[66] is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: register genblk1[66].mac_i/mul_out_reg is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed0 is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[67].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[67] is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: register genblk1[67].mac_i/mul_out_reg is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed0 is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[68].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[68] is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: register genblk1[68].mac_i/mul_out_reg is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed0 is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[69].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[69] is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: register genblk1[69].mac_i/mul_out_reg is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed0 is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[70].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[70] is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: register genblk1[70].mac_i/mul_out_reg is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed0 is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[71].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[71] is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: register genblk1[71].mac_i/mul_out_reg is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed0 is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[72].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[72] is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: register genblk1[72].mac_i/mul_out_reg is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed0 is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[73].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[73] is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: register genblk1[73].mac_i/mul_out_reg is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed0 is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[74].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[74] is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: register genblk1[74].mac_i/mul_out_reg is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed0 is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[75].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[75] is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: register genblk1[75].mac_i/mul_out_reg is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed0 is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[76].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[76] is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: register genblk1[76].mac_i/mul_out_reg is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed0 is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[77].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[77] is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: register genblk1[77].mac_i/mul_out_reg is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed0 is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[78].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[78] is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: register genblk1[78].mac_i/mul_out_reg is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed0 is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[79].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[79] is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: register genblk1[79].mac_i/mul_out_reg is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed0 is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[80].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[80] is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: register genblk1[80].mac_i/mul_out_reg is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed0 is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[81].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[81] is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: register genblk1[81].mac_i/mul_out_reg is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed0 is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[82].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[82] is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: register genblk1[82].mac_i/mul_out_reg is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed0 is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[83].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[83] is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: register genblk1[83].mac_i/mul_out_reg is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed0 is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[84].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[84] is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: register genblk1[84].mac_i/mul_out_reg is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed0 is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[85].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[85] is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: register genblk1[85].mac_i/mul_out_reg is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed0 is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[86].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[86] is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: register genblk1[86].mac_i/mul_out_reg is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed0 is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[87].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[87] is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: register genblk1[87].mac_i/mul_out_reg is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed0 is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[88].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[88] is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: register genblk1[88].mac_i/mul_out_reg is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed0 is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[89].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[89] is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: register genblk1[89].mac_i/mul_out_reg is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed0 is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[90].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[90] is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: register genblk1[90].mac_i/mul_out_reg is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed0 is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[91].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[91] is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: register genblk1[91].mac_i/mul_out_reg is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed0 is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[92].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[92] is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: register genblk1[92].mac_i/mul_out_reg is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed0 is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[93].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[93] is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: register genblk1[93].mac_i/mul_out_reg is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed0 is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[94].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[94] is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: register genblk1[94].mac_i/mul_out_reg is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed0 is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[95].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[95] is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: register genblk1[95].mac_i/mul_out_reg is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed0 is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[96].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[96] is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: register genblk1[96].mac_i/mul_out_reg is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed0 is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[97].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[97] is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: register genblk1[97].mac_i/mul_out_reg is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed0 is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[98].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[98] is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: register genblk1[98].mac_i/mul_out_reg is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed0 is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[99].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[99] is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: register genblk1[99].mac_i/mul_out_reg is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed0 is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[100].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[100] is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: register genblk1[100].mac_i/mul_out_reg is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed0 is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[101].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[101] is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: register genblk1[101].mac_i/mul_out_reg is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed0 is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[102].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[102] is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: register genblk1[102].mac_i/mul_out_reg is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed0 is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[103].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[103] is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: register genblk1[103].mac_i/mul_out_reg is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed0 is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[104].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[104] is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: register genblk1[104].mac_i/mul_out_reg is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed0 is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[105].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[105] is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: register genblk1[105].mac_i/mul_out_reg is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed0 is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[106].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[106] is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: register genblk1[106].mac_i/mul_out_reg is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed0 is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[107].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[107] is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: register genblk1[107].mac_i/mul_out_reg is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed0 is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[108].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[108] is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: register genblk1[108].mac_i/mul_out_reg is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed0 is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[109].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[109] is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: register genblk1[109].mac_i/mul_out_reg is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed0 is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[110].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[110] is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: register genblk1[110].mac_i/mul_out_reg is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed0 is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[111].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[111] is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: register genblk1[111].mac_i/mul_out_reg is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed0 is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[112].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[112] is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: register genblk1[112].mac_i/mul_out_reg is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed0 is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[113].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[113] is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: register genblk1[113].mac_i/mul_out_reg is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed0 is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[114].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[114] is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: register genblk1[114].mac_i/mul_out_reg is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed0 is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[115].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[115] is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: register genblk1[115].mac_i/mul_out_reg is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed0 is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[116].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[116] is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: register genblk1[116].mac_i/mul_out_reg is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed0 is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[117].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[117] is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: register genblk1[117].mac_i/mul_out_reg is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed0 is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[118].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[118] is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: register genblk1[118].mac_i/mul_out_reg is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed0 is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[119].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[119] is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: register genblk1[119].mac_i/mul_out_reg is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed0 is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[120].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[120] is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: register genblk1[120].mac_i/mul_out_reg is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed0 is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[121].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[121] is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: register genblk1[121].mac_i/mul_out_reg is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed0 is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[122].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[122] is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: register genblk1[122].mac_i/mul_out_reg is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed0 is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[123].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[123] is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: register genblk1[123].mac_i/mul_out_reg is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed0 is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[124].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[124] is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: register genblk1[124].mac_i/mul_out_reg is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed0 is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[125].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[125] is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: register genblk1[125].mac_i/mul_out_reg is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed0 is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[126].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[126] is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: register genblk1[126].mac_i/mul_out_reg is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed0 is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[127].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[127] is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: register genblk1[127].mac_i/mul_out_reg is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed0 is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 2048.750 ; gain = 677.023 ; free physical = 1018 ; free virtual = 6441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
+------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 2048.750 ; gain = 677.023 ; free physical = 887 ; free virtual = 6314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 2279.352 ; gain = 907.625 ; free physical = 850 ; free virtual = 6259
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 2279.352 ; gain = 907.625 ; free physical = 852 ; free virtual = 6263
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:31 . Memory (MB): peak = 2279.352 ; gain = 907.625 ; free physical = 847 ; free virtual = 6259
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:31 . Memory (MB): peak = 2279.352 ; gain = 907.625 ; free physical = 847 ; free virtual = 6259
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:34 . Memory (MB): peak = 2279.352 ; gain = 907.625 ; free physical = 847 ; free virtual = 6259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:34 . Memory (MB): peak = 2279.352 ; gain = 907.625 ; free physical = 847 ; free virtual = 6259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:34 . Memory (MB): peak = 2279.352 ; gain = 907.625 ; free physical = 847 ; free virtual = 6259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:34 . Memory (MB): peak = 2279.352 ; gain = 907.625 ; free physical = 847 ; free virtual = 6259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |  1024|
|3     |DSP48E1 |   128|
|4     |LUT1    |   604|
|5     |LUT2    |  2071|
|6     |LUT3    |   393|
|7     |LUT4    |    99|
|8     |LUT5    |  3721|
|9     |LUT6    |   266|
|10    |MUXF7   |  1575|
|11    |FDRE    |  4269|
|12    |FDSE    |     1|
|13    |IBUF    |    37|
|14    |OBUF    |  4097|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------+--------+------+
|      |Instance               |Module  |Cells |
+------+-----------------------+--------+------+
|1     |top                    |        | 18286|
|2     |  \genblk1[0].mac_i    |mac     |    78|
|3     |  \genblk1[100].mac_i  |mac_0   |    82|
|4     |  \genblk1[101].mac_i  |mac_1   |    80|
|5     |  \genblk1[102].mac_i  |mac_2   |    57|
|6     |  \genblk1[103].mac_i  |mac_3   |    83|
|7     |  \genblk1[104].mac_i  |mac_4   |    55|
|8     |  \genblk1[105].mac_i  |mac_5   |    83|
|9     |  \genblk1[106].mac_i  |mac_6   |    80|
|10    |  \genblk1[107].mac_i  |mac_7   |    78|
|11    |  \genblk1[108].mac_i  |mac_8   |    83|
|12    |  \genblk1[109].mac_i  |mac_9   |    80|
|13    |  \genblk1[10].mac_i   |mac_10  |    79|
|14    |  \genblk1[110].mac_i  |mac_11  |    56|
|15    |  \genblk1[111].mac_i  |mac_12  |    78|
|16    |  \genblk1[112].mac_i  |mac_13  |    55|
|17    |  \genblk1[113].mac_i  |mac_14  |    82|
|18    |  \genblk1[114].mac_i  |mac_15  |    79|
|19    |  \genblk1[115].mac_i  |mac_16  |    55|
|20    |  \genblk1[116].mac_i  |mac_17  |    80|
|21    |  \genblk1[117].mac_i  |mac_18  |    83|
|22    |  \genblk1[118].mac_i  |mac_19  |    57|
|23    |  \genblk1[119].mac_i  |mac_20  |    53|
|24    |  \genblk1[11].mac_i   |mac_21  |    79|
|25    |  \genblk1[120].mac_i  |mac_22  |    54|
|26    |  \genblk1[121].mac_i  |mac_23  |    58|
|27    |  \genblk1[122].mac_i  |mac_24  |   101|
|28    |  \genblk1[123].mac_i  |mac_25  |    81|
|29    |  \genblk1[124].mac_i  |mac_26  |    80|
|30    |  \genblk1[125].mac_i  |mac_27  |    56|
|31    |  \genblk1[126].mac_i  |mac_28  |    82|
|32    |  \genblk1[127].mac_i  |mac_29  |    96|
|33    |  \genblk1[12].mac_i   |mac_30  |    60|
|34    |  \genblk1[13].mac_i   |mac_31  |    56|
|35    |  \genblk1[14].mac_i   |mac_32  |    51|
|36    |  \genblk1[15].mac_i   |mac_33  |    79|
|37    |  \genblk1[16].mac_i   |mac_34  |    58|
|38    |  \genblk1[17].mac_i   |mac_35  |    82|
|39    |  \genblk1[18].mac_i   |mac_36  |    52|
|40    |  \genblk1[19].mac_i   |mac_37  |    79|
|41    |  \genblk1[1].mac_i    |mac_38  |    78|
|42    |  \genblk1[20].mac_i   |mac_39  |    55|
|43    |  \genblk1[21].mac_i   |mac_40  |    55|
|44    |  \genblk1[22].mac_i   |mac_41  |    59|
|45    |  \genblk1[23].mac_i   |mac_42  |    56|
|46    |  \genblk1[24].mac_i   |mac_43  |    82|
|47    |  \genblk1[25].mac_i   |mac_44  |    81|
|48    |  \genblk1[26].mac_i   |mac_45  |    50|
|49    |  \genblk1[27].mac_i   |mac_46  |    55|
|50    |  \genblk1[28].mac_i   |mac_47  |    79|
|51    |  \genblk1[29].mac_i   |mac_48  |    78|
|52    |  \genblk1[2].mac_i    |mac_49  |    84|
|53    |  \genblk1[30].mac_i   |mac_50  |    78|
|54    |  \genblk1[31].mac_i   |mac_51  |    75|
|55    |  \genblk1[32].mac_i   |mac_52  |    80|
|56    |  \genblk1[33].mac_i   |mac_53  |    80|
|57    |  \genblk1[34].mac_i   |mac_54  |    75|
|58    |  \genblk1[35].mac_i   |mac_55  |    54|
|59    |  \genblk1[36].mac_i   |mac_56  |    80|
|60    |  \genblk1[37].mac_i   |mac_57  |    55|
|61    |  \genblk1[38].mac_i   |mac_58  |    56|
|62    |  \genblk1[39].mac_i   |mac_59  |    55|
|63    |  \genblk1[3].mac_i    |mac_60  |    78|
|64    |  \genblk1[40].mac_i   |mac_61  |    80|
|65    |  \genblk1[41].mac_i   |mac_62  |    81|
|66    |  \genblk1[42].mac_i   |mac_63  |    79|
|67    |  \genblk1[43].mac_i   |mac_64  |    79|
|68    |  \genblk1[44].mac_i   |mac_65  |    86|
|69    |  \genblk1[45].mac_i   |mac_66  |    82|
|70    |  \genblk1[46].mac_i   |mac_67  |    56|
|71    |  \genblk1[47].mac_i   |mac_68  |    78|
|72    |  \genblk1[48].mac_i   |mac_69  |    80|
|73    |  \genblk1[49].mac_i   |mac_70  |    54|
|74    |  \genblk1[4].mac_i    |mac_71  |    84|
|75    |  \genblk1[50].mac_i   |mac_72  |    76|
|76    |  \genblk1[51].mac_i   |mac_73  |    81|
|77    |  \genblk1[52].mac_i   |mac_74  |    80|
|78    |  \genblk1[53].mac_i   |mac_75  |    55|
|79    |  \genblk1[54].mac_i   |mac_76  |    78|
|80    |  \genblk1[55].mac_i   |mac_77  |    80|
|81    |  \genblk1[56].mac_i   |mac_78  |    56|
|82    |  \genblk1[57].mac_i   |mac_79  |    57|
|83    |  \genblk1[58].mac_i   |mac_80  |    81|
|84    |  \genblk1[59].mac_i   |mac_81  |    81|
|85    |  \genblk1[5].mac_i    |mac_82  |    57|
|86    |  \genblk1[60].mac_i   |mac_83  |    58|
|87    |  \genblk1[61].mac_i   |mac_84  |    79|
|88    |  \genblk1[62].mac_i   |mac_85  |    58|
|89    |  \genblk1[63].mac_i   |mac_86  |    84|
|90    |  \genblk1[64].mac_i   |mac_87  |    85|
|91    |  \genblk1[65].mac_i   |mac_88  |    80|
|92    |  \genblk1[66].mac_i   |mac_89  |    82|
|93    |  \genblk1[67].mac_i   |mac_90  |    81|
|94    |  \genblk1[68].mac_i   |mac_91  |    79|
|95    |  \genblk1[69].mac_i   |mac_92  |    56|
|96    |  \genblk1[6].mac_i    |mac_93  |    56|
|97    |  \genblk1[70].mac_i   |mac_94  |    57|
|98    |  \genblk1[71].mac_i   |mac_95  |    78|
|99    |  \genblk1[72].mac_i   |mac_96  |    55|
|100   |  \genblk1[73].mac_i   |mac_97  |    57|
|101   |  \genblk1[74].mac_i   |mac_98  |    60|
|102   |  \genblk1[75].mac_i   |mac_99  |    85|
|103   |  \genblk1[76].mac_i   |mac_100 |    79|
|104   |  \genblk1[77].mac_i   |mac_101 |    81|
|105   |  \genblk1[78].mac_i   |mac_102 |    78|
|106   |  \genblk1[79].mac_i   |mac_103 |    81|
|107   |  \genblk1[7].mac_i    |mac_104 |    83|
|108   |  \genblk1[80].mac_i   |mac_105 |    53|
|109   |  \genblk1[81].mac_i   |mac_106 |    79|
|110   |  \genblk1[82].mac_i   |mac_107 |    80|
|111   |  \genblk1[83].mac_i   |mac_108 |    79|
|112   |  \genblk1[84].mac_i   |mac_109 |    83|
|113   |  \genblk1[85].mac_i   |mac_110 |    84|
|114   |  \genblk1[86].mac_i   |mac_111 |   102|
|115   |  \genblk1[87].mac_i   |mac_112 |    55|
|116   |  \genblk1[88].mac_i   |mac_113 |    57|
|117   |  \genblk1[89].mac_i   |mac_114 |    55|
|118   |  \genblk1[8].mac_i    |mac_115 |    81|
|119   |  \genblk1[90].mac_i   |mac_116 |    55|
|120   |  \genblk1[91].mac_i   |mac_117 |    51|
|121   |  \genblk1[92].mac_i   |mac_118 |    56|
|122   |  \genblk1[93].mac_i   |mac_119 |    79|
|123   |  \genblk1[94].mac_i   |mac_120 |    56|
|124   |  \genblk1[95].mac_i   |mac_121 |    55|
|125   |  \genblk1[96].mac_i   |mac_122 |    78|
|126   |  \genblk1[97].mac_i   |mac_123 |    81|
|127   |  \genblk1[98].mac_i   |mac_124 |    82|
|128   |  \genblk1[99].mac_i   |mac_125 |    84|
|129   |  \genblk1[9].mac_i    |mac_126 |    51|
+------+-----------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:34 . Memory (MB): peak = 2279.352 ; gain = 907.625 ; free physical = 847 ; free virtual = 6258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 2279.352 ; gain = 379.352 ; free physical = 910 ; free virtual = 6321
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 2279.359 ; gain = 907.625 ; free physical = 919 ; free virtual = 6330
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2279.359 ; gain = 0.000 ; free physical = 830 ; free virtual = 6241
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
231 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:40 . Memory (MB): peak = 2279.359 ; gain = 915.625 ; free physical = 924 ; free virtual = 6335
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Mar  5 18:14:50 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire4_5_expand_1
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 6880 |     0 |    433200 |  1.59 |
|   LUT as Logic          | 6880 |     0 |    433200 |  1.59 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         | 4270 |     0 |    866400 |  0.49 |
|   Register as Flip Flop | 4270 |     0 |    866400 |  0.49 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                | 1575 |     0 |    216600 |  0.73 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 4269  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  128 |     0 |      3600 |  3.56 |
|   DSP48E1 only |  128 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+--------+
|          Site Type          | Used | Fixed | Available |  Util% |
+-----------------------------+------+-------+-----------+--------+
| Bonded IOB                  | 4134 |     0 |       600 | 689.00 |
| Bonded IPADs                |    0 |     0 |        62 |   0.00 |
| Bonded OPADs                |    0 |     0 |        40 |   0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |   0.00 |
| PHASER_REF                  |    0 |     0 |        20 |   0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |   0.00 |
| IN_FIFO                     |    0 |     0 |        80 |   0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |   0.00 |
| IBUFDS                      |    0 |     0 |       576 |   0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |   0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |   0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |   0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |   0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |   0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |   0.00 |
| ILOGIC                      |    0 |     0 |       600 |   0.00 |
| OLOGIC                      |    0 |     0 |       600 |   0.00 |
+-----------------------------+------+-------+-----------+--------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4269 |        Flop & Latch |
| OBUF     | 4097 |                  IO |
| LUT5     | 3721 |                 LUT |
| LUT2     | 2071 |                 LUT |
| MUXF7    | 1575 |               MuxFx |
| CARRY4   | 1024 |          CarryLogic |
| LUT1     |  604 |                 LUT |
| LUT3     |  393 |                 LUT |
| LUT6     |  266 |                 LUT |
| DSP48E1  |  128 |    Block Arithmetic |
| LUT4     |   99 |                 LUT |
| IBUF     |   37 |                  IO |
| FDSE     |    1 |        Flop & Latch |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


opt_design -resynth_area 
Command: opt_design -resynth_area
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2311.367 ; gain = 32.008 ; free physical = 1004 ; free virtual = 6408

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 1 modules.
INFO: [Opt 31-75] Optimized module 'fire4_5_expand_1'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 1 Resynthesis | Checksum: c9cf3f24

Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 2705.004 ; gain = 393.637 ; free physical = 454 ; free virtual = 5891
INFO: [Opt 31-389] Phase Resynthesis created 753 cells and removed 759 cells
INFO: [Opt 31-1021] In phase Resynthesis, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: c9cf3f24

Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 2705.004 ; gain = 393.637 ; free physical = 455 ; free virtual = 5891
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Resynthesis              |             753  |             759  |                                              4  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 69a352ba

Time (s): cpu = 00:01:04 ; elapsed = 00:00:49 . Memory (MB): peak = 2705.004 ; gain = 393.637 ; free physical = 453 ; free virtual = 5889

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.004 ; gain = 0.000 ; free physical = 452 ; free virtual = 5889
Ending Netlist Obfuscation Task | Checksum: 69a352ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.004 ; gain = 0.000 ; free physical = 452 ; free virtual = 5889
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:51 . Memory (MB): peak = 2705.004 ; gain = 425.645 ; free physical = 452 ; free virtual = 5889
0
opt_design -resynth_seq_area 
Command: opt_design -resynth_seq_area
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2729.191 ; gain = 24.188 ; free physical = 384 ; free virtual = 5872

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 1 modules.
INFO: [Opt 31-75] Optimized module 'fire4_5_expand_1'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 1 Resynthesis | Checksum: df5af39b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 2752.020 ; gain = 22.828 ; free physical = 497 ; free virtual = 5829
INFO: [Opt 31-389] Phase Resynthesis created 1494 cells and removed 2010 cells
INFO: [Opt 31-1021] In phase Resynthesis, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: df5af39b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 2752.020 ; gain = 22.828 ; free physical = 497 ; free virtual = 5829
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Resynthesis              |            1494  |            2010  |                                              4  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 151477f0e

Time (s): cpu = 00:01:06 ; elapsed = 00:00:45 . Memory (MB): peak = 2752.020 ; gain = 22.828 ; free physical = 496 ; free virtual = 5829

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2752.020 ; gain = 0.000 ; free physical = 496 ; free virtual = 5829
Ending Netlist Obfuscation Task | Checksum: 151477f0e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2752.020 ; gain = 0.000 ; free physical = 496 ; free virtual = 5829
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:49 . Memory (MB): peak = 2752.020 ; gain = 47.016 ; free physical = 496 ; free virtual = 5829
0
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Mar  5 18:18:16 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire4_5_expand_1
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 6761 |     0 |    433200 |  1.56 |
|   LUT as Logic          | 6761 |     0 |    433200 |  1.56 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         | 3881 |     0 |    866400 |  0.45 |
|   Register as Flip Flop | 3881 |     0 |    866400 |  0.45 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                | 1575 |     0 |    216600 |  0.73 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 3880  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  128 |     0 |      3600 |  3.56 |
|   DSP48E1 only |  128 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+--------+
|          Site Type          | Used | Fixed | Available |  Util% |
+-----------------------------+------+-------+-----------+--------+
| Bonded IOB                  | 4134 |     0 |       600 | 689.00 |
| Bonded IPADs                |    0 |     0 |        62 |   0.00 |
| Bonded OPADs                |    0 |     0 |        40 |   0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |   0.00 |
| PHASER_REF                  |    0 |     0 |        20 |   0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |   0.00 |
| IN_FIFO                     |    0 |     0 |        80 |   0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |   0.00 |
| IBUFDS                      |    0 |     0 |       576 |   0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |   0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |   0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |   0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |   0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |   0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |   0.00 |
| ILOGIC                      |    0 |     0 |       600 |   0.00 |
| OLOGIC                      |    0 |     0 |       600 |   0.00 |
+-----------------------------+------+-------+-----------+--------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| OBUF     | 4097 |                  IO |
| FDRE     | 3880 |        Flop & Latch |
| LUT5     | 3695 |                 LUT |
| LUT2     | 2047 |                 LUT |
| MUXF7    | 1575 |               MuxFx |
| CARRY4   | 1024 |          CarryLogic |
| LUT1     |  579 |                 LUT |
| LUT3     |  361 |                 LUT |
| LUT6     |  269 |                 LUT |
| DSP48E1  |  128 |    Block Arithmetic |
| LUT4     |   70 |                 LUT |
| IBUF     |   37 |                  IO |
| FDSE     |    1 |        Flop & Latch |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


vi synth.tcl 
WARNING: [Common 17-259] Unknown Tcl command 'vi synth.tcl' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
open_checkpoint temp_syn.dcp 
Command: open_checkpoint temp_syn.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.020 ; gain = 0.000 ; free physical = 329 ; free virtual = 5583
INFO: [Netlist 29-17] Analyzing 2727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2863.113 ; gain = 0.000 ; free physical = 140 ; free virtual = 5395
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
checkpoint_temp_syn
set_property HLUTNM all_dd [get_cells *]
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances clr_counter[0]_i_1 and clr_counter[1]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances clr_counter[5]_i_2 and clr_counter[5]_i_3. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 10 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances clr_counter[0]_i_1 and clr_counter[1]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances clr_counter[0]_i_1 and clr_counter[1]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances clr_counter[5]_i_3 and clr_counter[5]_i_2. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 10 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire4_expand_1_timer[10]_i_2 and fire4_expand_1_timer[10]_i_3. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 10 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire4_expand_1_timer[10]_i_4 and fire4_expand_1_timer[10]_i_5. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 7 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire4_expand_1_timer[10]_i_6 and fire4_expand_1_timer[1]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire4_expand_1_timer[10]_i_2 and fire4_expand_1_timer[10]_i_3. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 10 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire4_expand_1_timer[5]_i_1 and fire4_expand_1_timer[4]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire4_expand_1_timer[5]_i_1 and fire4_expand_1_timer[4]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire5_expand_1_timer[10]_i_1 and fire5_expand_1_timer[10]_i_2. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 9 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire5_expand_1_timer[10]_i_3 and fire5_expand_1_timer[10]_i_4. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 10 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire5_expand_1_timer[5]_i_1 and fire5_expand_1_timer[6]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire5_expand_1_timer[10]_i_2 and fire5_expand_1_timer[10]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 9 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire5_expand_1_timer[10]_i_2 and fire5_expand_1_timer[10]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 9 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire5_expand_1_timer[5]_i_1 and fire5_expand_1_timer[6]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[102][15]_i_2 and ofm_4[103][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[106][15]_i_2 and ofm_4[107][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[107][15]_i_2 and ofm_4[108][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[112][15]_i_2 and ofm_4[113][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[115][15]_i_2 and ofm_4[116][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[116][15]_i_2 and ofm_4[117][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[124][15]_i_2 and ofm_4[125][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[126][15]_i_1 and ofm_4[126][15]_i_2. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 7 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[12][15]_i_2 and ofm_4[13][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[13][15]_i_2 and ofm_4[14][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[14][15]_i_2 and ofm_4[15][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[15][15]_i_2 and ofm_4[16][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[16][15]_i_2 and ofm_4[17][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[23][15]_i_2 and ofm_4[24][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[24][15]_i_2 and ofm_4[25][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[29][15]_i_2 and ofm_4[2][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[31][15]_i_2 and ofm_4[32][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[32][15]_i_2 and ofm_4[33][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[35][15]_i_2 and ofm_4[36][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[36][15]_i_2 and ofm_4[37][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[48][15]_i_2 and ofm_4[49][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[49][15]_i_2 and ofm_4[4][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[52][15]_i_2 and ofm_4[53][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[53][15]_i_2 and ofm_4[54][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[59][15]_i_2 and ofm_4[5][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[5][15]_i_2 and ofm_4[60][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[60][15]_i_2 and ofm_4[61][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[69][15]_i_2 and ofm_4[6][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[6][15]_i_2 and ofm_4[70][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[70][15]_i_2 and ofm_4[71][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[92][15]_i_2 and ofm_4[93][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[93][15]_i_2 and ofm_4[94][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[94][15]_i_2 and ofm_4[95][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[95][15]_i_2 and ofm_4[96][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[96][15]_i_2 and ofm_4[97][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[0][15]_i_1 and ofm_5[0][15]_i_2. Illegal to place instance ofm_5[0][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[100][15]_i_1 and ofm_5[100][15]_i_2. Illegal to place instance ofm_5[100][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[101][15]_i_1 and ofm_5[101][15]_i_2. Illegal to place instance ofm_5[101][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[102][15]_i_1 and ofm_5[102][15]_i_2. Illegal to place instance ofm_5[102][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[103][15]_i_1 and ofm_5[103][15]_i_2. Illegal to place instance ofm_5[103][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[104][15]_i_1 and ofm_5[104][15]_i_2. Illegal to place instance ofm_5[104][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[105][15]_i_1 and ofm_5[105][15]_i_2. Illegal to place instance ofm_5[105][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[106][15]_i_1 and ofm_5[106][15]_i_2. Illegal to place instance ofm_5[106][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[107][15]_i_1 and ofm_5[107][15]_i_2. Illegal to place instance ofm_5[107][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[108][15]_i_1 and ofm_5[108][15]_i_2. Illegal to place instance ofm_5[108][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[109][15]_i_1 and ofm_5[109][15]_i_2. Illegal to place instance ofm_5[109][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[10][15]_i_1 and ofm_5[10][15]_i_2. Illegal to place instance ofm_5[10][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[110][15]_i_1 and ofm_5[110][15]_i_2. Illegal to place instance ofm_5[110][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[111][15]_i_1 and ofm_5[111][15]_i_2. Illegal to place instance ofm_5[111][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[112][15]_i_1 and ofm_5[112][15]_i_2. Illegal to place instance ofm_5[112][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[113][15]_i_1 and ofm_5[113][15]_i_2. Illegal to place instance ofm_5[113][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[114][15]_i_1 and ofm_5[114][15]_i_2. Illegal to place instance ofm_5[114][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[115][15]_i_1 and ofm_5[115][15]_i_2. Illegal to place instance ofm_5[115][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[116][15]_i_1 and ofm_5[116][15]_i_2. Illegal to place instance ofm_5[116][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[117][15]_i_1 and ofm_5[117][15]_i_2. Illegal to place instance ofm_5[117][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[118][15]_i_1 and ofm_5[118][15]_i_2. Illegal to place instance ofm_5[118][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[119][15]_i_1 and ofm_5[119][15]_i_2. Illegal to place instance ofm_5[119][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[11][15]_i_1 and ofm_5[11][15]_i_2. Illegal to place instance ofm_5[11][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[120][15]_i_1 and ofm_5[120][15]_i_2. Illegal to place instance ofm_5[120][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[121][15]_i_1 and ofm_5[121][15]_i_2. Illegal to place instance ofm_5[121][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[122][15]_i_1 and ofm_5[122][15]_i_2. Illegal to place instance ofm_5[122][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[123][15]_i_1 and ofm_5[123][15]_i_2. Illegal to place instance ofm_5[123][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[124][15]_i_1 and ofm_5[124][15]_i_2. Illegal to place instance ofm_5[124][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[125][15]_i_1 and ofm_5[125][15]_i_2. Illegal to place instance ofm_5[125][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[126][15]_i_1 and ofm_5[126][15]_i_2. Illegal to place instance ofm_5[126][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[127][15]_i_1 and ofm_5[127][15]_i_2. Illegal to place instance ofm_5[127][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[12][15]_i_1 and ofm_5[12][15]_i_2. Illegal to place instance ofm_5[12][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[13][15]_i_1 and ofm_5[13][15]_i_2. Illegal to place instance ofm_5[13][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[14][15]_i_1 and ofm_5[14][15]_i_2. Illegal to place instance ofm_5[14][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[15][15]_i_1 and ofm_5[15][15]_i_2. Illegal to place instance ofm_5[15][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[16][15]_i_1 and ofm_5[16][15]_i_2. Illegal to place instance ofm_5[16][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[17][15]_i_1 and ofm_5[17][15]_i_2. Illegal to place instance ofm_5[17][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[18][15]_i_1 and ofm_5[18][15]_i_2. Illegal to place instance ofm_5[18][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[19][15]_i_1 and ofm_5[19][15]_i_2. Illegal to place instance ofm_5[19][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[1][15]_i_1 and ofm_5[1][15]_i_2. Illegal to place instance ofm_5[1][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[20][15]_i_1 and ofm_5[20][15]_i_2. Illegal to place instance ofm_5[20][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[21][15]_i_1 and ofm_5[21][15]_i_2. Illegal to place instance ofm_5[21][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[22][15]_i_1 and ofm_5[22][15]_i_2. Illegal to place instance ofm_5[22][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[23][15]_i_1 and ofm_5[23][15]_i_2. Illegal to place instance ofm_5[23][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[24][15]_i_1 and ofm_5[24][15]_i_2. Illegal to place instance ofm_5[24][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[25][15]_i_1 and ofm_5[25][15]_i_2. Illegal to place instance ofm_5[25][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[26][15]_i_1 and ofm_5[26][15]_i_2. Illegal to place instance ofm_5[26][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[27][15]_i_1 and ofm_5[27][15]_i_2. Illegal to place instance ofm_5[27][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
INFO: [Common 17-14] Message 'Shape Builder 18-140' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Mar  5 18:22:36 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire4_5_expand_1
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 6783 |     0 |    433200 |  1.57 |
|   LUT as Logic          | 6783 |     0 |    433200 |  1.57 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         | 4270 |     0 |    866400 |  0.49 |
|   Register as Flip Flop | 4270 |     0 |    866400 |  0.49 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                | 1575 |     0 |    216600 |  0.73 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 4269  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  128 |     0 |      3600 |  3.56 |
|   DSP48E1 only |  128 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4269 |        Flop & Latch |
| LUT5     | 3721 |                 LUT |
| LUT2     | 2071 |                 LUT |
| MUXF7    | 1575 |               MuxFx |
| CARRY4   | 1024 |          CarryLogic |
| LUT1     |  604 |                 LUT |
| LUT3     |  393 |                 LUT |
| LUT6     |  266 |                 LUT |
| DSP48E1  |  128 |    Block Arithmetic |
| LUT4     |   99 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
open_checkpoint temp_syn.dcp 
Command: open_checkpoint temp_syn.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2866.113 ; gain = 0.000 ; free physical = 209 ; free virtual = 5423
INFO: [Netlist 29-17] Analyzing 2727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3130.504 ; gain = 0.000 ; free physical = 134 ; free virtual = 5218
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
checkpoint_temp_syn
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Mar  5 18:23:54 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire4_5_expand_1
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 6880 |     0 |    433200 |  1.59 |
|   LUT as Logic          | 6880 |     0 |    433200 |  1.59 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         | 4270 |     0 |    866400 |  0.49 |
|   Register as Flip Flop | 4270 |     0 |    866400 |  0.49 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                | 1575 |     0 |    216600 |  0.73 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 4269  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  128 |     0 |      3600 |  3.56 |
|   DSP48E1 only |  128 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4269 |        Flop & Latch |
| LUT5     | 3721 |                 LUT |
| LUT2     | 2071 |                 LUT |
| MUXF7    | 1575 |               MuxFx |
| CARRY4   | 1024 |          CarryLogic |
| LUT1     |  604 |                 LUT |
| LUT3     |  393 |                 LUT |
| LUT6     |  266 |                 LUT |
| DSP48E1  |  128 |    Block Arithmetic |
| LUT4     |   99 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


set_property LUTNM gp1 [get_cells *]
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances clr_counter[0]_i_1 and clr_counter[1]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances clr_counter[5]_i_2 and clr_counter[5]_i_3. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 10 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances clr_counter[0]_i_1 and clr_counter[1]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances clr_counter[0]_i_1 and clr_counter[1]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances clr_counter[5]_i_3 and clr_counter[5]_i_2. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 10 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire4_expand_1_timer[10]_i_2 and fire4_expand_1_timer[10]_i_3. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 10 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire4_expand_1_timer[10]_i_4 and fire4_expand_1_timer[10]_i_5. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 7 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire4_expand_1_timer[10]_i_6 and fire4_expand_1_timer[1]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire4_expand_1_timer[10]_i_2 and fire4_expand_1_timer[10]_i_3. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 10 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire4_expand_1_timer[5]_i_1 and fire4_expand_1_timer[4]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire4_expand_1_timer[5]_i_1 and fire4_expand_1_timer[4]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire5_expand_1_timer[10]_i_1 and fire5_expand_1_timer[10]_i_2. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 9 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire5_expand_1_timer[10]_i_3 and fire5_expand_1_timer[10]_i_4. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 10 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire5_expand_1_timer[5]_i_1 and fire5_expand_1_timer[6]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire5_expand_1_timer[10]_i_2 and fire5_expand_1_timer[10]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 9 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire5_expand_1_timer[10]_i_2 and fire5_expand_1_timer[10]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 9 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire5_expand_1_timer[5]_i_1 and fire5_expand_1_timer[6]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[102][15]_i_2 and ofm_4[103][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[106][15]_i_2 and ofm_4[107][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[107][15]_i_2 and ofm_4[108][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[112][15]_i_2 and ofm_4[113][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[115][15]_i_2 and ofm_4[116][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[116][15]_i_2 and ofm_4[117][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[124][15]_i_2 and ofm_4[125][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[126][15]_i_1 and ofm_4[126][15]_i_2. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 7 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[12][15]_i_2 and ofm_4[13][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[13][15]_i_2 and ofm_4[14][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[14][15]_i_2 and ofm_4[15][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[15][15]_i_2 and ofm_4[16][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[16][15]_i_2 and ofm_4[17][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[23][15]_i_2 and ofm_4[24][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[24][15]_i_2 and ofm_4[25][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[29][15]_i_2 and ofm_4[2][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[31][15]_i_2 and ofm_4[32][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[32][15]_i_2 and ofm_4[33][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[35][15]_i_2 and ofm_4[36][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[36][15]_i_2 and ofm_4[37][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[48][15]_i_2 and ofm_4[49][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[49][15]_i_2 and ofm_4[4][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[52][15]_i_2 and ofm_4[53][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[53][15]_i_2 and ofm_4[54][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[59][15]_i_2 and ofm_4[5][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[5][15]_i_2 and ofm_4[60][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[60][15]_i_2 and ofm_4[61][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[69][15]_i_2 and ofm_4[6][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[6][15]_i_2 and ofm_4[70][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[70][15]_i_2 and ofm_4[71][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[92][15]_i_2 and ofm_4[93][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[93][15]_i_2 and ofm_4[94][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[94][15]_i_2 and ofm_4[95][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[95][15]_i_2 and ofm_4[96][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_4[96][15]_i_2 and ofm_4[97][15]_i_1. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[0][15]_i_1 and ofm_5[0][15]_i_2. Illegal to place instance ofm_5[0][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[100][15]_i_1 and ofm_5[100][15]_i_2. Illegal to place instance ofm_5[100][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[101][15]_i_1 and ofm_5[101][15]_i_2. Illegal to place instance ofm_5[101][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[102][15]_i_1 and ofm_5[102][15]_i_2. Illegal to place instance ofm_5[102][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[103][15]_i_1 and ofm_5[103][15]_i_2. Illegal to place instance ofm_5[103][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[104][15]_i_1 and ofm_5[104][15]_i_2. Illegal to place instance ofm_5[104][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[105][15]_i_1 and ofm_5[105][15]_i_2. Illegal to place instance ofm_5[105][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[106][15]_i_1 and ofm_5[106][15]_i_2. Illegal to place instance ofm_5[106][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[107][15]_i_1 and ofm_5[107][15]_i_2. Illegal to place instance ofm_5[107][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[108][15]_i_1 and ofm_5[108][15]_i_2. Illegal to place instance ofm_5[108][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[109][15]_i_1 and ofm_5[109][15]_i_2. Illegal to place instance ofm_5[109][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[10][15]_i_1 and ofm_5[10][15]_i_2. Illegal to place instance ofm_5[10][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[110][15]_i_1 and ofm_5[110][15]_i_2. Illegal to place instance ofm_5[110][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[111][15]_i_1 and ofm_5[111][15]_i_2. Illegal to place instance ofm_5[111][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[112][15]_i_1 and ofm_5[112][15]_i_2. Illegal to place instance ofm_5[112][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[113][15]_i_1 and ofm_5[113][15]_i_2. Illegal to place instance ofm_5[113][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[114][15]_i_1 and ofm_5[114][15]_i_2. Illegal to place instance ofm_5[114][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[115][15]_i_1 and ofm_5[115][15]_i_2. Illegal to place instance ofm_5[115][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[116][15]_i_1 and ofm_5[116][15]_i_2. Illegal to place instance ofm_5[116][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[117][15]_i_1 and ofm_5[117][15]_i_2. Illegal to place instance ofm_5[117][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[118][15]_i_1 and ofm_5[118][15]_i_2. Illegal to place instance ofm_5[118][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[119][15]_i_1 and ofm_5[119][15]_i_2. Illegal to place instance ofm_5[119][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[11][15]_i_1 and ofm_5[11][15]_i_2. Illegal to place instance ofm_5[11][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[120][15]_i_1 and ofm_5[120][15]_i_2. Illegal to place instance ofm_5[120][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[121][15]_i_1 and ofm_5[121][15]_i_2. Illegal to place instance ofm_5[121][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[122][15]_i_1 and ofm_5[122][15]_i_2. Illegal to place instance ofm_5[122][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[123][15]_i_1 and ofm_5[123][15]_i_2. Illegal to place instance ofm_5[123][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[124][15]_i_1 and ofm_5[124][15]_i_2. Illegal to place instance ofm_5[124][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[125][15]_i_1 and ofm_5[125][15]_i_2. Illegal to place instance ofm_5[125][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[126][15]_i_1 and ofm_5[126][15]_i_2. Illegal to place instance ofm_5[126][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[127][15]_i_1 and ofm_5[127][15]_i_2. Illegal to place instance ofm_5[127][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[12][15]_i_1 and ofm_5[12][15]_i_2. Illegal to place instance ofm_5[12][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[13][15]_i_1 and ofm_5[13][15]_i_2. Illegal to place instance ofm_5[13][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[14][15]_i_1 and ofm_5[14][15]_i_2. Illegal to place instance ofm_5[14][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[15][15]_i_1 and ofm_5[15][15]_i_2. Illegal to place instance ofm_5[15][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[16][15]_i_1 and ofm_5[16][15]_i_2. Illegal to place instance ofm_5[16][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[17][15]_i_1 and ofm_5[17][15]_i_2. Illegal to place instance ofm_5[17][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[18][15]_i_1 and ofm_5[18][15]_i_2. Illegal to place instance ofm_5[18][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[19][15]_i_1 and ofm_5[19][15]_i_2. Illegal to place instance ofm_5[19][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[1][15]_i_1 and ofm_5[1][15]_i_2. Illegal to place instance ofm_5[1][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[20][15]_i_1 and ofm_5[20][15]_i_2. Illegal to place instance ofm_5[20][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[21][15]_i_1 and ofm_5[21][15]_i_2. Illegal to place instance ofm_5[21][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[22][15]_i_1 and ofm_5[22][15]_i_2. Illegal to place instance ofm_5[22][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[23][15]_i_1 and ofm_5[23][15]_i_2. Illegal to place instance ofm_5[23][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[24][15]_i_1 and ofm_5[24][15]_i_2. Illegal to place instance ofm_5[24][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[25][15]_i_1 and ofm_5[25][15]_i_2. Illegal to place instance ofm_5[25][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[26][15]_i_1 and ofm_5[26][15]_i_2. Illegal to place instance ofm_5[26][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances ofm_5[27][15]_i_1 and ofm_5[27][15]_i_2. Illegal to place instance ofm_5[27][15]_i_1 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
INFO: [Common 17-14] Message 'Shape Builder 18-140' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Mar  5 18:26:23 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire4_5_expand_1
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 6783 |     0 |    433200 |  1.57 |
|   LUT as Logic          | 6783 |     0 |    433200 |  1.57 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         | 4270 |     0 |    866400 |  0.49 |
|   Register as Flip Flop | 4270 |     0 |    866400 |  0.49 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                | 1575 |     0 |    216600 |  0.73 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 4269  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  128 |     0 |      3600 |  3.56 |
|   DSP48E1 only |  128 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4269 |        Flop & Latch |
| LUT5     | 3721 |                 LUT |
| LUT2     | 2071 |                 LUT |
| MUXF7    | 1575 |               MuxFx |
| CARRY4   | 1024 |          CarryLogic |
| LUT1     |  604 |                 LUT |
| LUT3     |  393 |                 LUT |
| LUT6     |  266 |                 LUT |
| DSP48E1  |  128 |    Block Arithmetic |
| LUT4     |   99 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


opt_design -resynth_area 
Command: opt_design -resynth_area
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3180.520 ; gain = 48.012 ; free physical = 167 ; free virtual = 5197

Starting Logic Optimization Task

Phase 1 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Opt 31-74] Optimized 0 modules.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 1 Resynthesis | Checksum: 14f57b509

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 3198.348 ; gain = 7.828 ; free physical = 454 ; free virtual = 5260
INFO: [Opt 31-389] Phase Resynthesis created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Resynthesis, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: 14f57b509

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 3198.348 ; gain = 7.828 ; free physical = 454 ; free virtual = 5260
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Resynthesis              |               0  |               0  |                                              4  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ee51e43f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 3198.348 ; gain = 7.828 ; free physical = 455 ; free virtual = 5260

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3198.348 ; gain = 0.000 ; free physical = 454 ; free virtual = 5260
Ending Netlist Obfuscation Task | Checksum: ee51e43f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3198.348 ; gain = 0.000 ; free physical = 454 ; free virtual = 5260
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 3198.348 ; gain = 65.844 ; free physical = 454 ; free virtual = 5261
0
opt_design -resynth_seq_area 
Command: opt_design -resynth_seq_area
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3198.348 ; gain = 0.000 ; free physical = 320 ; free virtual = 5127

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Opt 31-74] Optimized 0 modules.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 1 Resynthesis | Checksum: ee51e43f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 3198.348 ; gain = 0.000 ; free physical = 2446 ; free virtual = 6308
INFO: [Opt 31-389] Phase Resynthesis created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Resynthesis, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: ee51e43f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 3198.348 ; gain = 0.000 ; free physical = 2444 ; free virtual = 6307
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Resynthesis              |               0  |               0  |                                              4  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ee51e43f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 3198.348 ; gain = 0.000 ; free physical = 2444 ; free virtual = 6306

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3198.348 ; gain = 0.000 ; free physical = 2444 ; free virtual = 6306
Ending Netlist Obfuscation Task | Checksum: ee51e43f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3198.348 ; gain = 0.000 ; free physical = 2452 ; free virtual = 6306
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 3198.348 ; gain = 0.000 ; free physical = 2452 ; free virtual = 6306
0
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Mar  5 18:28:26 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire4_5_expand_1
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 6783 |     0 |    433200 |  1.57 |
|   LUT as Logic          | 6783 |     0 |    433200 |  1.57 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         | 4270 |     0 |    866400 |  0.49 |
|   Register as Flip Flop | 4270 |     0 |    866400 |  0.49 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                | 1575 |     0 |    216600 |  0.73 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 4269  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  128 |     0 |      3600 |  3.56 |
|   DSP48E1 only |  128 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4269 |        Flop & Latch |
| LUT5     | 3721 |                 LUT |
| LUT2     | 2071 |                 LUT |
| MUXF7    | 1575 |               MuxFx |
| CARRY4   | 1024 |          CarryLogic |
| LUT1     |  604 |                 LUT |
| LUT3     |  393 |                 LUT |
| LUT6     |  266 |                 LUT |
| DSP48E1  |  128 |    Block Arithmetic |
| LUT4     |   99 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  5 18:29:43 2020...
