Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jun  2 14:34:07 2022
| Host         : DESKTOP-D4Q528Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_TOP_timing_summary_routed.rpt -pb HDMI_TOP_timing_summary_routed.pb -rpx HDMI_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_TOP
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1104)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (101)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1104)
---------------------------
 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[0]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[10]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[11]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[12]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[13]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[14]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[15]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[1]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[2]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[3]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[4]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[5]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[6]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[7]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[8]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (101)
--------------------------------------------------
 There are 101 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.281        0.000                      0                  130        0.249        0.000                      0                  130        0.538        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk_pin   {0.000 5.000}        10.000          100.000         
  clk_1x_pre  {0.000 6.734}        13.468          74.250          
  clk_5x_pre  {0.000 1.347}        2.694           371.250         
  clk_fb      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk_1x_pre        1.281        0.000                      0                  130        0.249        0.000                      0                  130        6.234        0.000                       0                    76  
  clk_5x_pre                                                                                                                                                    0.538        0.000                       0                    10  
  clk_fb                                                                                                                                                       48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre
  To Clock:  clk_1x_pre

Setup :            0  Failing Endpoints,  Worst Slack        1.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch2/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        12.129ns  (logic 3.348ns (27.604%)  route 8.781ns (72.396%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT5=4 LUT6=5)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.585ns = ( 20.053 - 13.468 ) 
    Source Clock Delay      (SCD):    7.090ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.959     7.090    display_timings_inst/CLK
    SLICE_X98Y126        FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y126        FDRE (Prop_fdre_C_Q)         0.518     7.608 r  display_timings_inst/o_sy_reg[0]/Q
                         net (fo=18, routed)          0.648     8.256    display_timings_inst/Q[0]
    SLICE_X102Y126       LUT2 (Prop_lut2_I0_O)        0.124     8.380 r  display_timings_inst/o_tmds[6]_i_48__0/O
                         net (fo=1, routed)           0.000     8.380    display_timings_inst/o_tmds[6]_i_48__0_n_0
    SLICE_X102Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.893 r  display_timings_inst/o_tmds_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.893    display_timings_inst/o_tmds_reg[6]_i_17_n_0
    SLICE_X102Y127       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.216 r  display_timings_inst/o_tmds_reg[6]_i_16/O[1]
                         net (fo=18, routed)          1.080    10.296    display_timings_inst/gfx_inst/sprite_compositor_2/sprite_render_y00_out[5]
    SLICE_X106Y124       LUT6 (Prop_lut6_I3_O)        0.306    10.602 f  display_timings_inst/bias[1]_i_71/O
                         net (fo=1, routed)           0.444    11.046    display_timings_inst/bias[1]_i_71_n_0
    SLICE_X106Y124       LUT6 (Prop_lut6_I5_O)        0.124    11.170 f  display_timings_inst/bias[1]_i_37/O
                         net (fo=1, routed)           0.812    11.982    display_timings_inst/bias[1]_i_37_n_0
    SLICE_X108Y123       LUT6 (Prop_lut6_I3_O)        0.124    12.106 f  display_timings_inst/bias[1]_i_18/O
                         net (fo=3, routed)           1.026    13.132    display_timings_inst/o_sx_reg[4]_2
    SLICE_X106Y131       LUT5 (Prop_lut5_I1_O)        0.124    13.256 f  display_timings_inst/bias[1]_i_8/O
                         net (fo=12, routed)          0.853    14.109    display_timings_inst/sprite_x_flip_reg_4
    SLICE_X108Y135       LUT5 (Prop_lut5_I4_O)        0.124    14.233 r  display_timings_inst/o_tmds[2]_i_2__0/O
                         net (fo=14, routed)          1.048    15.281    display_timings_inst/sprite_x_flip_reg_2
    SLICE_X108Y136       LUT5 (Prop_lut5_I0_O)        0.152    15.433 r  display_timings_inst/bias[1]_i_3/O
                         net (fo=23, routed)          0.780    16.213    display_timings_inst/bias[1]_i_11_0
    SLICE_X111Y138       LUT2 (Prop_lut2_I0_O)        0.342    16.555 r  display_timings_inst/bias[4]_i_23__1/O
                         net (fo=6, routed)           0.786    17.341    display_timings_inst/bias[4]_i_23__1_n_0
    SLICE_X113Y137       LUT5 (Prop_lut5_I1_O)        0.326    17.667 r  display_timings_inst/bias[4]_i_15__0/O
                         net (fo=1, routed)           0.665    18.332    display_timings_inst/bias[4]_i_15__0_n_0
    SLICE_X113Y137       LUT6 (Prop_lut6_I1_O)        0.124    18.456 r  display_timings_inst/bias[4]_i_6/O
                         net (fo=1, routed)           0.639    19.094    display_timings_inst/bias[4]_i_6_n_0
    SLICE_X112Y137       LUT6 (Prop_lut6_I4_O)        0.124    19.218 r  display_timings_inst/bias[4]_i_1__1/O
                         net (fo=1, routed)           0.000    19.218    HDMI_out/encode_ch2/bias_reg[4]_5[2]
    SLICE_X112Y137       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.856    20.053    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X112Y137       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[4]/C
                         clock pessimism              0.534    20.587    
                         clock uncertainty           -0.168    20.418    
    SLICE_X112Y137       FDRE (Setup_fdre_C_D)        0.081    20.499    HDMI_out/encode_ch2/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.499    
                         arrival time                         -19.218    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch1/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.901ns  (logic 3.439ns (28.898%)  route 8.462ns (71.102%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.583ns = ( 20.051 - 13.468 ) 
    Source Clock Delay      (SCD):    7.174ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          2.043     7.174    display_timings_inst/CLK
    SLICE_X110Y128       FDSE                                         r  display_timings_inst/o_sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDSE (Prop_fdse_C_Q)         0.456     7.630 r  display_timings_inst/o_sx_reg[1]/Q
                         net (fo=33, routed)          0.758     8.388    display_timings_inst/o_sx_reg[15]_0[1]
    SLICE_X108Y124       LUT2 (Prop_lut2_I0_O)        0.124     8.512 r  display_timings_inst/o_tmds[6]_i_51__0/O
                         net (fo=1, routed)           0.000     8.512    display_timings_inst/o_tmds[6]_i_51__0_n_0
    SLICE_X108Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.045 r  display_timings_inst/o_tmds_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.009     9.054    display_timings_inst/o_tmds_reg[6]_i_18_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.273 r  display_timings_inst/o_tmds_reg[6]_i_10__0/O[0]
                         net (fo=9, routed)           1.049    10.321    display_timings_inst/o_tmds_reg[6]_i_10__0_n_7
    SLICE_X106Y123       LUT5 (Prop_lut5_I3_O)        0.323    10.644 r  display_timings_inst/o_tmds[6]_i_9/O
                         net (fo=1, routed)           0.688    11.332    display_timings_inst/o_tmds[6]_i_9_n_0
    SLICE_X106Y123       LUT6 (Prop_lut6_I2_O)        0.326    11.658 r  display_timings_inst/o_tmds[6]_i_4/O
                         net (fo=7, routed)           1.073    12.731    gfx_inst/sprite_compositor_2/bias[4]_i_24
    SLICE_X106Y131       LUT5 (Prop_lut5_I0_O)        0.152    12.883 r  gfx_inst/sprite_compositor_2/o_tmds[6]_i_3__0/O
                         net (fo=6, routed)           0.490    13.372    gfx_inst/sprite_compositor_2/sprite_x_flip_reg_1
    SLICE_X106Y131       LUT4 (Prop_lut4_I0_O)        0.326    13.698 f  gfx_inst/sprite_compositor_2/bias[1]_i_9__0/O
                         net (fo=3, routed)           0.855    14.553    gfx_inst/sprite_compositor_1/o_tmds_reg[6]_0
    SLICE_X105Y136       LUT6 (Prop_lut6_I3_O)        0.124    14.677 r  gfx_inst/sprite_compositor_1/o_tmds[6]_i_3/O
                         net (fo=10, routed)          1.049    15.727    display_timings_inst/o_tmds_reg[6]_0
    SLICE_X109Y136       LUT4 (Prop_lut4_I1_O)        0.124    15.851 r  display_timings_inst/bias[4]_i_13__0/O
                         net (fo=4, routed)           0.656    16.506    display_timings_inst/o_tmds[7]_i_4_0
    SLICE_X111Y136       LUT4 (Prop_lut4_I1_O)        0.152    16.658 r  display_timings_inst/bias[4]_i_27/O
                         net (fo=2, routed)           0.579    17.237    display_timings_inst/bias[4]_i_27_n_0
    SLICE_X111Y136       LUT5 (Prop_lut5_I2_O)        0.332    17.569 r  display_timings_inst/bias[4]_i_15/O
                         net (fo=2, routed)           1.103    18.672    display_timings_inst/bias[4]_i_15_n_0
    SLICE_X109Y138       LUT6 (Prop_lut6_I1_O)        0.124    18.796 r  display_timings_inst/bias[4]_i_7/O
                         net (fo=1, routed)           0.154    18.950    HDMI_out/encode_ch1/bias_reg[4]_2
    SLICE_X109Y138       LUT6 (Prop_lut6_I5_O)        0.124    19.074 r  HDMI_out/encode_ch1/bias[4]_i_1__0/O
                         net (fo=1, routed)           0.000    19.074    HDMI_out/encode_ch1/bias[4]_i_1__0_n_0
    SLICE_X109Y138       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.854    20.051    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X109Y138       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[4]/C
                         clock pessimism              0.534    20.585    
                         clock uncertainty           -0.168    20.416    
    SLICE_X109Y138       FDRE (Setup_fdre_C_D)        0.029    20.445    HDMI_out/encode_ch1/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.445    
                         arrival time                         -19.074    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch1/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.934ns  (logic 3.597ns (30.142%)  route 8.337ns (69.858%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.587ns = ( 20.055 - 13.468 ) 
    Source Clock Delay      (SCD):    7.090ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.959     7.090    display_timings_inst/CLK
    SLICE_X98Y126        FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y126        FDRE (Prop_fdre_C_Q)         0.518     7.608 r  display_timings_inst/o_sy_reg[0]/Q
                         net (fo=18, routed)          0.648     8.256    display_timings_inst/Q[0]
    SLICE_X102Y126       LUT2 (Prop_lut2_I0_O)        0.124     8.380 r  display_timings_inst/o_tmds[6]_i_48__0/O
                         net (fo=1, routed)           0.000     8.380    display_timings_inst/o_tmds[6]_i_48__0_n_0
    SLICE_X102Y126       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.988 f  display_timings_inst/o_tmds_reg[6]_i_17/O[3]
                         net (fo=20, routed)          1.290    10.277    display_timings_inst/gfx_inst/sprite_compositor_2/sprite_render_y00_out[3]
    SLICE_X106Y123       LUT5 (Prop_lut5_I0_O)        0.335    10.612 r  display_timings_inst/o_tmds[6]_i_9/O
                         net (fo=1, routed)           0.688    11.300    display_timings_inst/o_tmds[6]_i_9_n_0
    SLICE_X106Y123       LUT6 (Prop_lut6_I2_O)        0.326    11.626 r  display_timings_inst/o_tmds[6]_i_4/O
                         net (fo=7, routed)           1.073    12.699    gfx_inst/sprite_compositor_2/bias[4]_i_24
    SLICE_X106Y131       LUT5 (Prop_lut5_I0_O)        0.152    12.851 r  gfx_inst/sprite_compositor_2/o_tmds[6]_i_3__0/O
                         net (fo=6, routed)           0.490    13.340    gfx_inst/sprite_compositor_2/sprite_x_flip_reg_1
    SLICE_X106Y131       LUT4 (Prop_lut4_I0_O)        0.326    13.666 f  gfx_inst/sprite_compositor_2/bias[1]_i_9__0/O
                         net (fo=3, routed)           0.855    14.521    gfx_inst/sprite_compositor_1/o_tmds_reg[6]_0
    SLICE_X105Y136       LUT6 (Prop_lut6_I3_O)        0.124    14.645 r  gfx_inst/sprite_compositor_1/o_tmds[6]_i_3/O
                         net (fo=10, routed)          1.049    15.695    display_timings_inst/o_tmds_reg[6]_0
    SLICE_X109Y136       LUT4 (Prop_lut4_I1_O)        0.124    15.819 r  display_timings_inst/bias[4]_i_13__0/O
                         net (fo=4, routed)           0.656    16.474    display_timings_inst/o_tmds[7]_i_4_0
    SLICE_X111Y136       LUT4 (Prop_lut4_I1_O)        0.152    16.626 r  display_timings_inst/bias[4]_i_27/O
                         net (fo=2, routed)           0.579    17.205    display_timings_inst/bias[4]_i_27_n_0
    SLICE_X111Y136       LUT5 (Prop_lut5_I3_O)        0.358    17.563 r  display_timings_inst/bias[4]_i_19/O
                         net (fo=3, routed)           0.577    18.140    display_timings_inst/bias[4]_i_19_n_0
    SLICE_X111Y139       LUT6 (Prop_lut6_I2_O)        0.326    18.466 r  display_timings_inst/bias[3]_i_3__1/O
                         net (fo=1, routed)           0.433    18.899    display_timings_inst/bias[3]_i_3__1_n_0
    SLICE_X111Y139       LUT6 (Prop_lut6_I4_O)        0.124    19.023 r  display_timings_inst/bias[3]_i_1/O
                         net (fo=1, routed)           0.000    19.023    HDMI_out/encode_ch1/bias_reg[3]_0[0]
    SLICE_X111Y139       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.858    20.055    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X111Y139       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[3]/C
                         clock pessimism              0.534    20.589    
                         clock uncertainty           -0.168    20.420    
    SLICE_X111Y139       FDRE (Setup_fdre_C_D)        0.029    20.449    HDMI_out/encode_ch1/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         20.449    
                         arrival time                         -19.023    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch2/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.891ns  (logic 3.551ns (29.862%)  route 8.340ns (70.138%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.584ns = ( 20.052 - 13.468 ) 
    Source Clock Delay      (SCD):    7.090ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.959     7.090    display_timings_inst/CLK
    SLICE_X98Y126        FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y126        FDRE (Prop_fdre_C_Q)         0.518     7.608 r  display_timings_inst/o_sy_reg[0]/Q
                         net (fo=18, routed)          0.648     8.256    display_timings_inst/Q[0]
    SLICE_X102Y126       LUT2 (Prop_lut2_I0_O)        0.124     8.380 r  display_timings_inst/o_tmds[6]_i_48__0/O
                         net (fo=1, routed)           0.000     8.380    display_timings_inst/o_tmds[6]_i_48__0_n_0
    SLICE_X102Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.893 r  display_timings_inst/o_tmds_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.893    display_timings_inst/o_tmds_reg[6]_i_17_n_0
    SLICE_X102Y127       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.216 r  display_timings_inst/o_tmds_reg[6]_i_16/O[1]
                         net (fo=18, routed)          1.080    10.296    display_timings_inst/gfx_inst/sprite_compositor_2/sprite_render_y00_out[5]
    SLICE_X106Y124       LUT6 (Prop_lut6_I3_O)        0.306    10.602 f  display_timings_inst/bias[1]_i_71/O
                         net (fo=1, routed)           0.444    11.046    display_timings_inst/bias[1]_i_71_n_0
    SLICE_X106Y124       LUT6 (Prop_lut6_I5_O)        0.124    11.170 f  display_timings_inst/bias[1]_i_37/O
                         net (fo=1, routed)           0.812    11.982    display_timings_inst/bias[1]_i_37_n_0
    SLICE_X108Y123       LUT6 (Prop_lut6_I3_O)        0.124    12.106 f  display_timings_inst/bias[1]_i_18/O
                         net (fo=3, routed)           1.026    13.132    display_timings_inst/o_sx_reg[4]_2
    SLICE_X106Y131       LUT5 (Prop_lut5_I1_O)        0.124    13.256 f  display_timings_inst/bias[1]_i_8/O
                         net (fo=12, routed)          0.853    14.109    display_timings_inst/sprite_x_flip_reg_4
    SLICE_X108Y135       LUT5 (Prop_lut5_I4_O)        0.124    14.233 r  display_timings_inst/o_tmds[2]_i_2__0/O
                         net (fo=14, routed)          1.048    15.281    display_timings_inst/sprite_x_flip_reg_2
    SLICE_X108Y136       LUT5 (Prop_lut5_I0_O)        0.152    15.433 r  display_timings_inst/bias[1]_i_3/O
                         net (fo=23, routed)          0.780    16.213    display_timings_inst/bias[1]_i_11_0
    SLICE_X111Y138       LUT2 (Prop_lut2_I0_O)        0.342    16.555 r  display_timings_inst/bias[4]_i_23__1/O
                         net (fo=6, routed)           0.727    17.282    display_timings_inst/bias[4]_i_23__1_n_0
    SLICE_X113Y137       LUT3 (Prop_lut3_I0_O)        0.321    17.603 r  display_timings_inst/bias[3]_i_6/O
                         net (fo=2, routed)           0.622    18.225    display_timings_inst/bias[3]_i_6_n_0
    SLICE_X110Y137       LUT6 (Prop_lut6_I4_O)        0.332    18.557 r  display_timings_inst/bias[2]_i_5/O
                         net (fo=1, routed)           0.300    18.857    display_timings_inst/bias[2]_i_5_n_0
    SLICE_X110Y136       LUT6 (Prop_lut6_I5_O)        0.124    18.981 r  display_timings_inst/bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    18.981    HDMI_out/encode_ch2/bias_reg[4]_5[0]
    SLICE_X110Y136       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.855    20.052    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y136       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[2]/C
                         clock pessimism              0.534    20.586    
                         clock uncertainty           -0.168    20.417    
    SLICE_X110Y136       FDRE (Setup_fdre_C_D)        0.031    20.448    HDMI_out/encode_ch2/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         20.448    
                         arrival time                         -18.981    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch2/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.928ns  (logic 3.551ns (29.770%)  route 8.377ns (70.230%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.585ns = ( 20.053 - 13.468 ) 
    Source Clock Delay      (SCD):    7.090ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.959     7.090    display_timings_inst/CLK
    SLICE_X98Y126        FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y126        FDRE (Prop_fdre_C_Q)         0.518     7.608 r  display_timings_inst/o_sy_reg[0]/Q
                         net (fo=18, routed)          0.648     8.256    display_timings_inst/Q[0]
    SLICE_X102Y126       LUT2 (Prop_lut2_I0_O)        0.124     8.380 r  display_timings_inst/o_tmds[6]_i_48__0/O
                         net (fo=1, routed)           0.000     8.380    display_timings_inst/o_tmds[6]_i_48__0_n_0
    SLICE_X102Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.893 r  display_timings_inst/o_tmds_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.893    display_timings_inst/o_tmds_reg[6]_i_17_n_0
    SLICE_X102Y127       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.216 r  display_timings_inst/o_tmds_reg[6]_i_16/O[1]
                         net (fo=18, routed)          1.080    10.296    display_timings_inst/gfx_inst/sprite_compositor_2/sprite_render_y00_out[5]
    SLICE_X106Y124       LUT6 (Prop_lut6_I3_O)        0.306    10.602 f  display_timings_inst/bias[1]_i_71/O
                         net (fo=1, routed)           0.444    11.046    display_timings_inst/bias[1]_i_71_n_0
    SLICE_X106Y124       LUT6 (Prop_lut6_I5_O)        0.124    11.170 f  display_timings_inst/bias[1]_i_37/O
                         net (fo=1, routed)           0.812    11.982    display_timings_inst/bias[1]_i_37_n_0
    SLICE_X108Y123       LUT6 (Prop_lut6_I3_O)        0.124    12.106 f  display_timings_inst/bias[1]_i_18/O
                         net (fo=3, routed)           1.026    13.132    display_timings_inst/o_sx_reg[4]_2
    SLICE_X106Y131       LUT5 (Prop_lut5_I1_O)        0.124    13.256 f  display_timings_inst/bias[1]_i_8/O
                         net (fo=12, routed)          0.853    14.109    display_timings_inst/sprite_x_flip_reg_4
    SLICE_X108Y135       LUT5 (Prop_lut5_I4_O)        0.124    14.233 r  display_timings_inst/o_tmds[2]_i_2__0/O
                         net (fo=14, routed)          1.048    15.281    display_timings_inst/sprite_x_flip_reg_2
    SLICE_X108Y136       LUT5 (Prop_lut5_I0_O)        0.152    15.433 r  display_timings_inst/bias[1]_i_3/O
                         net (fo=23, routed)          0.780    16.213    display_timings_inst/bias[1]_i_11_0
    SLICE_X111Y138       LUT2 (Prop_lut2_I0_O)        0.342    16.555 r  display_timings_inst/bias[4]_i_23__1/O
                         net (fo=6, routed)           0.727    17.282    display_timings_inst/bias[4]_i_23__1_n_0
    SLICE_X113Y137       LUT3 (Prop_lut3_I0_O)        0.321    17.603 r  display_timings_inst/bias[3]_i_6/O
                         net (fo=2, routed)           0.660    18.263    display_timings_inst/bias[3]_i_6_n_0
    SLICE_X111Y137       LUT4 (Prop_lut4_I2_O)        0.332    18.595 r  display_timings_inst/bias[3]_i_3/O
                         net (fo=1, routed)           0.298    18.894    display_timings_inst/bias[3]_i_3_n_0
    SLICE_X112Y137       LUT6 (Prop_lut6_I4_O)        0.124    19.018 r  display_timings_inst/bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    19.018    HDMI_out/encode_ch2/bias_reg[4]_5[1]
    SLICE_X112Y137       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.856    20.053    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X112Y137       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[3]/C
                         clock pessimism              0.534    20.587    
                         clock uncertainty           -0.168    20.418    
    SLICE_X112Y137       FDRE (Setup_fdre_C_D)        0.077    20.495    HDMI_out/encode_ch2/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         20.495    
                         arrival time                         -19.018    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch0/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.572ns  (logic 3.512ns (30.348%)  route 8.060ns (69.652%))
  Logic Levels:           12  (CARRY4=2 LUT2=3 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.509ns = ( 19.977 - 13.468 ) 
    Source Clock Delay      (SCD):    7.174ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          2.043     7.174    display_timings_inst/CLK
    SLICE_X110Y128       FDSE                                         r  display_timings_inst/o_sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDSE (Prop_fdse_C_Q)         0.456     7.630 r  display_timings_inst/o_sx_reg[1]/Q
                         net (fo=33, routed)          0.758     8.388    display_timings_inst/o_sx_reg[15]_0[1]
    SLICE_X108Y124       LUT2 (Prop_lut2_I0_O)        0.124     8.512 r  display_timings_inst/o_tmds[6]_i_51__0/O
                         net (fo=1, routed)           0.000     8.512    display_timings_inst/o_tmds[6]_i_51__0_n_0
    SLICE_X108Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.045 r  display_timings_inst/o_tmds_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.009     9.054    display_timings_inst/o_tmds_reg[6]_i_18_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.273 r  display_timings_inst/o_tmds_reg[6]_i_10__0/O[0]
                         net (fo=9, routed)           1.049    10.321    display_timings_inst/o_tmds_reg[6]_i_10__0_n_7
    SLICE_X106Y123       LUT5 (Prop_lut5_I3_O)        0.323    10.644 r  display_timings_inst/o_tmds[6]_i_9/O
                         net (fo=1, routed)           0.688    11.332    display_timings_inst/o_tmds[6]_i_9_n_0
    SLICE_X106Y123       LUT6 (Prop_lut6_I2_O)        0.326    11.658 r  display_timings_inst/o_tmds[6]_i_4/O
                         net (fo=7, routed)           1.073    12.731    gfx_inst/sprite_compositor_2/bias[4]_i_24
    SLICE_X106Y131       LUT5 (Prop_lut5_I0_O)        0.152    12.883 r  gfx_inst/sprite_compositor_2/o_tmds[6]_i_3__0/O
                         net (fo=6, routed)           1.137    14.020    display_timings_inst/bias_reg[2]_9
    SLICE_X103Y136       LUT5 (Prop_lut5_I4_O)        0.326    14.346 f  display_timings_inst/bias[4]_i_24/O
                         net (fo=4, routed)           0.959    15.305    display_timings_inst/bias[4]_i_24_n_0
    SLICE_X103Y137       LUT2 (Prop_lut2_I1_O)        0.152    15.457 r  display_timings_inst/bias[1]_i_6/O
                         net (fo=4, routed)           0.486    15.943    display_timings_inst/bias[4]_i_24_0
    SLICE_X103Y137       LUT3 (Prop_lut3_I1_O)        0.321    16.264 r  display_timings_inst/bias[1]_i_3__1/O
                         net (fo=5, routed)           0.658    16.922    display_timings_inst/bias[4]_i_16__0_2
    SLICE_X103Y138       LUT2 (Prop_lut2_I0_O)        0.332    17.254 r  display_timings_inst/bias[2]_i_3__1/O
                         net (fo=2, routed)           0.491    17.745    display_timings_inst/bias[2]_i_3__1_n_0
    SLICE_X103Y139       LUT6 (Prop_lut6_I0_O)        0.124    17.869 r  display_timings_inst/bias[4]_i_3/O
                         net (fo=2, routed)           0.753    18.622    display_timings_inst/bias_reg[2]_4
    SLICE_X103Y138       LUT6 (Prop_lut6_I0_O)        0.124    18.746 r  display_timings_inst/bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    18.746    HDMI_out/encode_ch0/D[1]
    SLICE_X103Y138       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.780    19.977    HDMI_out/encode_ch0/o_clk_1x
    SLICE_X103Y138       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[3]/C
                         clock pessimism              0.534    20.511    
                         clock uncertainty           -0.168    20.342    
    SLICE_X103Y138       FDRE (Setup_fdre_C_D)        0.031    20.373    HDMI_out/encode_ch0/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         20.373    
                         arrival time                         -18.746    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch1/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.696ns  (logic 3.597ns (30.755%)  route 8.099ns (69.245%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 20.054 - 13.468 ) 
    Source Clock Delay      (SCD):    7.090ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.959     7.090    display_timings_inst/CLK
    SLICE_X98Y126        FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y126        FDRE (Prop_fdre_C_Q)         0.518     7.608 r  display_timings_inst/o_sy_reg[0]/Q
                         net (fo=18, routed)          0.648     8.256    display_timings_inst/Q[0]
    SLICE_X102Y126       LUT2 (Prop_lut2_I0_O)        0.124     8.380 r  display_timings_inst/o_tmds[6]_i_48__0/O
                         net (fo=1, routed)           0.000     8.380    display_timings_inst/o_tmds[6]_i_48__0_n_0
    SLICE_X102Y126       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.988 f  display_timings_inst/o_tmds_reg[6]_i_17/O[3]
                         net (fo=20, routed)          1.290    10.277    display_timings_inst/gfx_inst/sprite_compositor_2/sprite_render_y00_out[3]
    SLICE_X106Y123       LUT5 (Prop_lut5_I0_O)        0.335    10.612 r  display_timings_inst/o_tmds[6]_i_9/O
                         net (fo=1, routed)           0.688    11.300    display_timings_inst/o_tmds[6]_i_9_n_0
    SLICE_X106Y123       LUT6 (Prop_lut6_I2_O)        0.326    11.626 r  display_timings_inst/o_tmds[6]_i_4/O
                         net (fo=7, routed)           1.073    12.699    gfx_inst/sprite_compositor_2/bias[4]_i_24
    SLICE_X106Y131       LUT5 (Prop_lut5_I0_O)        0.152    12.851 r  gfx_inst/sprite_compositor_2/o_tmds[6]_i_3__0/O
                         net (fo=6, routed)           0.490    13.340    gfx_inst/sprite_compositor_2/sprite_x_flip_reg_1
    SLICE_X106Y131       LUT4 (Prop_lut4_I0_O)        0.326    13.666 f  gfx_inst/sprite_compositor_2/bias[1]_i_9__0/O
                         net (fo=3, routed)           0.855    14.521    gfx_inst/sprite_compositor_1/o_tmds_reg[6]_0
    SLICE_X105Y136       LUT6 (Prop_lut6_I3_O)        0.124    14.645 r  gfx_inst/sprite_compositor_1/o_tmds[6]_i_3/O
                         net (fo=10, routed)          1.049    15.695    display_timings_inst/o_tmds_reg[6]_0
    SLICE_X109Y136       LUT4 (Prop_lut4_I1_O)        0.124    15.819 r  display_timings_inst/bias[4]_i_13__0/O
                         net (fo=4, routed)           0.656    16.474    display_timings_inst/o_tmds[7]_i_4_0
    SLICE_X111Y136       LUT4 (Prop_lut4_I1_O)        0.152    16.626 r  display_timings_inst/bias[4]_i_27/O
                         net (fo=2, routed)           0.579    17.205    display_timings_inst/bias[4]_i_27_n_0
    SLICE_X111Y136       LUT5 (Prop_lut5_I3_O)        0.358    17.563 r  display_timings_inst/bias[4]_i_19/O
                         net (fo=3, routed)           0.610    18.174    display_timings_inst/bias[4]_i_19_n_0
    SLICE_X110Y138       LUT6 (Prop_lut6_I3_O)        0.326    18.500 r  display_timings_inst/bias[2]_i_5__1/O
                         net (fo=1, routed)           0.162    18.661    HDMI_out/encode_ch1/bias_reg[2]_4
    SLICE_X110Y138       LUT6 (Prop_lut6_I5_O)        0.124    18.785 r  HDMI_out/encode_ch1/bias[2]_i_1/O
                         net (fo=1, routed)           0.000    18.785    HDMI_out/encode_ch1/bias[2]_i_1_n_0
    SLICE_X110Y138       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.857    20.054    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X110Y138       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[2]/C
                         clock pessimism              0.534    20.588    
                         clock uncertainty           -0.168    20.419    
    SLICE_X110Y138       FDRE (Setup_fdre_C_D)        0.029    20.448    HDMI_out/encode_ch1/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         20.448    
                         arrival time                         -18.785    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch0/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.622ns  (logic 2.900ns (24.952%)  route 8.722ns (75.048%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.510ns = ( 19.978 - 13.468 ) 
    Source Clock Delay      (SCD):    7.090ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.959     7.090    display_timings_inst/CLK
    SLICE_X98Y126        FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y126        FDRE (Prop_fdre_C_Q)         0.518     7.608 r  display_timings_inst/o_sy_reg[0]/Q
                         net (fo=18, routed)          0.648     8.256    display_timings_inst/Q[0]
    SLICE_X102Y126       LUT2 (Prop_lut2_I0_O)        0.124     8.380 r  display_timings_inst/o_tmds[6]_i_48__0/O
                         net (fo=1, routed)           0.000     8.380    display_timings_inst/o_tmds[6]_i_48__0_n_0
    SLICE_X102Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.893 r  display_timings_inst/o_tmds_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.893    display_timings_inst/o_tmds_reg[6]_i_17_n_0
    SLICE_X102Y127       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.216 r  display_timings_inst/o_tmds_reg[6]_i_16/O[1]
                         net (fo=18, routed)          1.080    10.296    display_timings_inst/gfx_inst/sprite_compositor_2/sprite_render_y00_out[5]
    SLICE_X106Y124       LUT6 (Prop_lut6_I3_O)        0.306    10.602 r  display_timings_inst/bias[1]_i_71/O
                         net (fo=1, routed)           0.444    11.046    display_timings_inst/bias[1]_i_71_n_0
    SLICE_X106Y124       LUT6 (Prop_lut6_I5_O)        0.124    11.170 r  display_timings_inst/bias[1]_i_37/O
                         net (fo=1, routed)           0.812    11.982    display_timings_inst/bias[1]_i_37_n_0
    SLICE_X108Y123       LUT6 (Prop_lut6_I3_O)        0.124    12.106 r  display_timings_inst/bias[1]_i_18/O
                         net (fo=3, routed)           1.026    13.132    display_timings_inst/o_sx_reg[4]_2
    SLICE_X106Y131       LUT5 (Prop_lut5_I1_O)        0.124    13.256 r  display_timings_inst/bias[1]_i_8/O
                         net (fo=12, routed)          0.958    14.214    display_timings_inst/sprite_x_flip_reg_4
    SLICE_X104Y136       LUT6 (Prop_lut6_I2_O)        0.124    14.338 r  display_timings_inst/o_tmds[7]_i_4__0/O
                         net (fo=6, routed)           0.850    15.189    display_timings_inst/o_tmds[7]_i_4__0_n_0
    SLICE_X104Y136       LUT5 (Prop_lut5_I0_O)        0.124    15.313 f  display_timings_inst/bias[4]_i_10__1/O
                         net (fo=6, routed)           1.047    16.360    display_timings_inst/bias[1]_i_5_0
    SLICE_X103Y137       LUT4 (Prop_lut4_I0_O)        0.124    16.484 r  display_timings_inst/bias[4]_i_23__0/O
                         net (fo=9, routed)           0.649    17.133    gfx_inst/sprite_compositor_1/bias[4]_i_5__0_0
    SLICE_X103Y139       LUT5 (Prop_lut5_I2_O)        0.124    17.257 r  gfx_inst/sprite_compositor_1/bias[4]_i_13__1/O
                         net (fo=1, routed)           0.546    17.803    HDMI_out/encode_ch0/bias_reg[4]_5
    SLICE_X103Y139       LUT6 (Prop_lut6_I1_O)        0.124    17.927 r  HDMI_out/encode_ch0/bias[4]_i_5__0/O
                         net (fo=1, routed)           0.661    18.588    HDMI_out/encode_ch0/bias[4]_i_5__0_n_0
    SLICE_X102Y139       LUT6 (Prop_lut6_I2_O)        0.124    18.712 r  HDMI_out/encode_ch0/bias[4]_i_2__1/O
                         net (fo=1, routed)           0.000    18.712    HDMI_out/encode_ch0/bias[4]_i_2__1_n_0
    SLICE_X102Y139       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.781    19.978    HDMI_out/encode_ch0/o_clk_1x
    SLICE_X102Y139       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[4]/C
                         clock pessimism              0.534    20.512    
                         clock uncertainty           -0.168    20.343    
    SLICE_X102Y139       FDRE (Setup_fdre_C_D)        0.077    20.420    HDMI_out/encode_ch0/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.420    
                         arrival time                         -18.712    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.764ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch0/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.570ns  (logic 3.130ns (27.053%)  route 8.440ns (72.947%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.509ns = ( 19.977 - 13.468 ) 
    Source Clock Delay      (SCD):    7.090ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.959     7.090    display_timings_inst/CLK
    SLICE_X98Y126        FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y126        FDRE (Prop_fdre_C_Q)         0.518     7.608 r  display_timings_inst/o_sy_reg[0]/Q
                         net (fo=18, routed)          0.648     8.256    display_timings_inst/Q[0]
    SLICE_X102Y126       LUT2 (Prop_lut2_I0_O)        0.124     8.380 r  display_timings_inst/o_tmds[6]_i_48__0/O
                         net (fo=1, routed)           0.000     8.380    display_timings_inst/o_tmds[6]_i_48__0_n_0
    SLICE_X102Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.893 r  display_timings_inst/o_tmds_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.893    display_timings_inst/o_tmds_reg[6]_i_17_n_0
    SLICE_X102Y127       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.216 r  display_timings_inst/o_tmds_reg[6]_i_16/O[1]
                         net (fo=18, routed)          1.080    10.296    display_timings_inst/gfx_inst/sprite_compositor_2/sprite_render_y00_out[5]
    SLICE_X106Y124       LUT6 (Prop_lut6_I3_O)        0.306    10.602 r  display_timings_inst/bias[1]_i_71/O
                         net (fo=1, routed)           0.444    11.046    display_timings_inst/bias[1]_i_71_n_0
    SLICE_X106Y124       LUT6 (Prop_lut6_I5_O)        0.124    11.170 r  display_timings_inst/bias[1]_i_37/O
                         net (fo=1, routed)           0.812    11.982    display_timings_inst/bias[1]_i_37_n_0
    SLICE_X108Y123       LUT6 (Prop_lut6_I3_O)        0.124    12.106 r  display_timings_inst/bias[1]_i_18/O
                         net (fo=3, routed)           1.026    13.132    display_timings_inst/o_sx_reg[4]_2
    SLICE_X106Y131       LUT5 (Prop_lut5_I1_O)        0.124    13.256 r  display_timings_inst/bias[1]_i_8/O
                         net (fo=12, routed)          0.958    14.214    display_timings_inst/sprite_x_flip_reg_4
    SLICE_X104Y136       LUT6 (Prop_lut6_I2_O)        0.124    14.338 r  display_timings_inst/o_tmds[7]_i_4__0/O
                         net (fo=6, routed)           0.850    15.189    display_timings_inst/o_tmds[7]_i_4__0_n_0
    SLICE_X104Y136       LUT5 (Prop_lut5_I0_O)        0.124    15.313 f  display_timings_inst/bias[4]_i_10__1/O
                         net (fo=6, routed)           1.047    16.360    display_timings_inst/bias[1]_i_5_0
    SLICE_X103Y137       LUT4 (Prop_lut4_I0_O)        0.124    16.484 r  display_timings_inst/bias[4]_i_23__0/O
                         net (fo=9, routed)           0.797    17.281    display_timings_inst/bias[4]_i_16__0_0
    SLICE_X102Y138       LUT3 (Prop_lut3_I2_O)        0.150    17.431 r  display_timings_inst/bias[2]_i_7/O
                         net (fo=1, routed)           0.469    17.900    display_timings_inst/bias[2]_i_7_n_0
    SLICE_X102Y138       LUT5 (Prop_lut5_I2_O)        0.328    18.228 r  display_timings_inst/bias[2]_i_5__0/O
                         net (fo=1, routed)           0.307    18.535    display_timings_inst/bias[2]_i_5__0_n_0
    SLICE_X104Y138       LUT6 (Prop_lut6_I5_O)        0.124    18.659 r  display_timings_inst/bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    18.659    HDMI_out/encode_ch0/D[0]
    SLICE_X104Y138       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.780    19.977    HDMI_out/encode_ch0/o_clk_1x
    SLICE_X104Y138       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[2]/C
                         clock pessimism              0.534    20.511    
                         clock uncertainty           -0.168    20.342    
    SLICE_X104Y138       FDRE (Setup_fdre_C_D)        0.081    20.423    HDMI_out/encode_ch0/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         20.423    
                         arrival time                         -18.659    
  -------------------------------------------------------------------
                         slack                                  1.764    

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch1/o_tmds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        10.715ns  (logic 2.882ns (26.897%)  route 7.833ns (73.103%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns = ( 20.046 - 13.468 ) 
    Source Clock Delay      (SCD):    7.090ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.959     7.090    display_timings_inst/CLK
    SLICE_X98Y126        FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y126        FDRE (Prop_fdre_C_Q)         0.518     7.608 r  display_timings_inst/o_sy_reg[0]/Q
                         net (fo=18, routed)          0.648     8.256    display_timings_inst/Q[0]
    SLICE_X102Y126       LUT2 (Prop_lut2_I0_O)        0.124     8.380 r  display_timings_inst/o_tmds[6]_i_48__0/O
                         net (fo=1, routed)           0.000     8.380    display_timings_inst/o_tmds[6]_i_48__0_n_0
    SLICE_X102Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.893 r  display_timings_inst/o_tmds_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.893    display_timings_inst/o_tmds_reg[6]_i_17_n_0
    SLICE_X102Y127       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.216 r  display_timings_inst/o_tmds_reg[6]_i_16/O[1]
                         net (fo=18, routed)          1.080    10.296    display_timings_inst/gfx_inst/sprite_compositor_2/sprite_render_y00_out[5]
    SLICE_X106Y124       LUT6 (Prop_lut6_I3_O)        0.306    10.602 r  display_timings_inst/bias[1]_i_71/O
                         net (fo=1, routed)           0.444    11.046    display_timings_inst/bias[1]_i_71_n_0
    SLICE_X106Y124       LUT6 (Prop_lut6_I5_O)        0.124    11.170 r  display_timings_inst/bias[1]_i_37/O
                         net (fo=1, routed)           0.812    11.982    display_timings_inst/bias[1]_i_37_n_0
    SLICE_X108Y123       LUT6 (Prop_lut6_I3_O)        0.124    12.106 r  display_timings_inst/bias[1]_i_18/O
                         net (fo=3, routed)           1.026    13.132    display_timings_inst/o_sx_reg[4]_2
    SLICE_X106Y131       LUT5 (Prop_lut5_I1_O)        0.124    13.256 r  display_timings_inst/bias[1]_i_8/O
                         net (fo=12, routed)          0.808    14.064    display_timings_inst/sprite_x_flip_reg_4
    SLICE_X105Y135       LUT6 (Prop_lut6_I2_O)        0.124    14.188 r  display_timings_inst/o_tmds[6]_i_2__0/O
                         net (fo=17, routed)          1.235    15.423    HDMI_out/encode_ch1/bias_reg[1]_6
    SLICE_X110Y138       LUT5 (Prop_lut5_I0_O)        0.150    15.573 r  HDMI_out/encode_ch1/bias[4]_i_6__0/O
                         net (fo=6, routed)           0.496    16.070    HDMI_out/encode_ch1/bias_reg[4]_0
    SLICE_X110Y136       LUT6 (Prop_lut6_I5_O)        0.332    16.402 r  HDMI_out/encode_ch1/o_tmds[7]_i_3__0/O
                         net (fo=5, routed)           0.442    16.844    display_timings_inst/o_tmds_reg[7]_0
    SLICE_X110Y135       LUT4 (Prop_lut4_I3_O)        0.120    16.964 r  display_timings_inst/o_tmds[9]_i_1__0/O
                         net (fo=1, routed)           0.841    17.805    HDMI_out/encode_ch1/o_tmds_reg[9]_0
    SLICE_X112Y129       FDRE                                         r  HDMI_out/encode_ch1/o_tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.849    20.046    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X112Y129       FDRE                                         r  HDMI_out/encode_ch1/o_tmds_reg[9]/C
                         clock pessimism              0.534    20.580    
                         clock uncertainty           -0.168    20.411    
    SLICE_X112Y129       FDRE (Setup_fdre_C_D)       -0.234    20.177    HDMI_out/encode_ch1/o_tmds_reg[9]
  -------------------------------------------------------------------
                         required time                         20.177    
                         arrival time                         -17.805    
  -------------------------------------------------------------------
                         slack                                  2.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_chc/master10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.164ns (19.491%)  route 0.677ns (80.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.708     2.140    HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X112Y128       FDPE                                         r  HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDPE (Prop_fdpe_C_Q)         0.164     2.304 r  HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.677     2.981    HDMI_out/serialize_chc/i_rst_oserdes
    OLOGIC_X1Y128        OSERDESE2                                    r  HDMI_out/serialize_chc/master10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.979     2.699    HDMI_out/serialize_chc/o_clk_1x
    OLOGIC_X1Y128        OSERDESE2                                    r  HDMI_out/serialize_chc/master10/CLKDIV
                         clock pessimism             -0.527     2.173    
    OLOGIC_X1Y128        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.732    HDMI_out/serialize_chc/master10
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.339%)  route 0.183ns (49.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.705     2.137    display_timings_inst/CLK
    SLICE_X107Y126       FDRE                                         r  display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDRE (Prop_fdre_C_Q)         0.141     2.278 f  display_timings_inst/o_sx_reg[0]/Q
                         net (fo=34, routed)          0.183     2.461    display_timings_inst/o_sx_reg[15]_0[0]
    SLICE_X107Y126       LUT1 (Prop_lut1_I0_O)        0.045     2.506 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=1, routed)           0.000     2.506    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X107Y126       FDRE                                         r  display_timings_inst/o_sx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.976     2.696    display_timings_inst/CLK
    SLICE_X107Y126       FDRE                                         r  display_timings_inst/o_sx_reg[0]/C
                         clock pessimism             -0.560     2.137    
    SLICE_X107Y126       FDRE (Hold_fdre_C_D)         0.091     2.228    display_timings_inst/o_sx_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.513%)  route 0.213ns (50.487%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.678     2.110    display_timings_inst/CLK
    SLICE_X98Y126        FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y126        FDRE (Prop_fdre_C_Q)         0.164     2.274 f  display_timings_inst/o_sy_reg[0]/Q
                         net (fo=18, routed)          0.213     2.487    display_timings_inst/Q[0]
    SLICE_X98Y126        LUT1 (Prop_lut1_I0_O)        0.045     2.532 r  display_timings_inst/o_sy[0]_i_1/O
                         net (fo=1, routed)           0.000     2.532    display_timings_inst/o_sy[0]_i_1_n_0
    SLICE_X98Y126        FDRE                                         r  display_timings_inst/o_sy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.949     2.669    display_timings_inst/CLK
    SLICE_X98Y126        FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
                         clock pessimism             -0.560     2.110    
    SLICE_X98Y126        FDRE (Hold_fdre_C_D)         0.120     2.230    display_timings_inst/o_sy_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_chc/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.164ns (18.307%)  route 0.732ns (81.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.708     2.140    HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X112Y128       FDPE                                         r  HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDPE (Prop_fdpe_C_Q)         0.164     2.304 r  HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.732     3.035    HDMI_out/serialize_chc/i_rst_oserdes
    OLOGIC_X1Y127        OSERDESE2                                    r  HDMI_out/serialize_chc/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.979     2.699    HDMI_out/serialize_chc/o_clk_1x
    OLOGIC_X1Y127        OSERDESE2                                    r  HDMI_out/serialize_chc/slave10/CLKDIV
                         clock pessimism             -0.527     2.173    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.732    HDMI_out/serialize_chc/slave10
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_ch0/master10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.164ns (18.215%)  route 0.736ns (81.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.708     2.140    HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X112Y128       FDPE                                         r  HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDPE (Prop_fdpe_C_Q)         0.164     2.304 r  HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.736     3.040    HDMI_out/serialize_ch0/i_rst_oserdes
    OLOGIC_X1Y126        OSERDESE2                                    r  HDMI_out/serialize_ch0/master10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.978     2.698    HDMI_out/serialize_ch0/o_clk_1x
    OLOGIC_X1Y126        OSERDESE2                                    r  HDMI_out/serialize_ch0/master10/CLKDIV
                         clock pessimism             -0.527     2.172    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.731    HDMI_out/serialize_ch0/master10
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_ch1/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.164ns (17.899%)  route 0.752ns (82.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.708     2.140    HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X112Y128       FDPE                                         r  HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDPE (Prop_fdpe_C_Q)         0.164     2.304 r  HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.752     3.056    HDMI_out/serialize_ch1/i_rst_oserdes
    OLOGIC_X1Y129        OSERDESE2                                    r  HDMI_out/serialize_ch1/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.980     2.700    HDMI_out/serialize_ch1/o_clk_1x
    OLOGIC_X1Y129        OSERDESE2                                    r  HDMI_out/serialize_ch1/slave10/CLKDIV
                         clock pessimism             -0.527     2.174    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.733    HDMI_out/serialize_ch1/slave10
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 HDMI_out/encode_ch0/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch0/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.962%)  route 0.236ns (53.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.688     2.120    HDMI_out/encode_ch0/o_clk_1x
    SLICE_X104Y138       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDRE (Prop_fdre_C_Q)         0.164     2.284 r  HDMI_out/encode_ch0/bias_reg[1]/Q
                         net (fo=15, routed)          0.236     2.520    HDMI_out/encode_ch0/Q[0]
    SLICE_X104Y138       LUT5 (Prop_lut5_I0_O)        0.045     2.565 r  HDMI_out/encode_ch0/bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.565    HDMI_out/encode_ch0/bias[1]_i_1__1_n_0
    SLICE_X104Y138       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.963     2.683    HDMI_out/encode_ch0/o_clk_1x
    SLICE_X104Y138       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[1]/C
                         clock pessimism             -0.564     2.120    
    SLICE_X104Y138       FDRE (Hold_fdre_C_D)         0.120     2.240    HDMI_out/encode_ch0/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 HDMI_out/encode_ch2/bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch2/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.714     2.146    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y136       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y136       FDRE (Prop_fdre_C_Q)         0.141     2.287 r  HDMI_out/encode_ch2/bias_reg[2]/Q
                         net (fo=13, routed)          0.237     2.523    display_timings_inst/bias_reg[4]_3[1]
    SLICE_X110Y136       LUT6 (Prop_lut6_I2_O)        0.045     2.568 r  display_timings_inst/bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.568    HDMI_out/encode_ch2/bias_reg[4]_5[0]
    SLICE_X110Y136       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.989     2.709    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y136       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[2]/C
                         clock pessimism             -0.564     2.146    
    SLICE_X110Y136       FDRE (Hold_fdre_C_D)         0.092     2.238    HDMI_out/encode_ch2/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 HDMI_out/encode_ch1/o_tmds_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_ch1/slave10/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.616%)  route 0.240ns (59.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.709     2.141    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X112Y129       FDRE                                         r  HDMI_out/encode_ch1/o_tmds_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.164     2.305 r  HDMI_out/encode_ch1/o_tmds_reg[9]/Q
                         net (fo=1, routed)           0.240     2.544    HDMI_out/serialize_ch1/i_data[6]
    OLOGIC_X1Y129        OSERDESE2                                    r  HDMI_out/serialize_ch1/slave10/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.980     2.700    HDMI_out/serialize_ch1/o_clk_1x
    OLOGIC_X1Y129        OSERDESE2                                    r  HDMI_out/serialize_ch1/slave10/CLKDIV
                         clock pessimism             -0.527     2.174    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.193    HDMI_out/serialize_ch1/slave10
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 HDMI_out/encode_ch1/o_tmds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_ch1/master10/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.291%)  route 0.259ns (64.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.714     2.146    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X110Y135       FDRE                                         r  HDMI_out/encode_ch1/o_tmds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDRE (Prop_fdre_C_Q)         0.141     2.287 r  HDMI_out/encode_ch1/o_tmds_reg[0]/Q
                         net (fo=3, routed)           0.259     2.545    HDMI_out/serialize_ch1/i_data[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  HDMI_out/serialize_ch1/master10/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.980     2.700    HDMI_out/serialize_ch1/o_clk_1x
    OLOGIC_X1Y130        OSERDESE2                                    r  HDMI_out/serialize_ch1/master10/CLKDIV
                         clock pessimism             -0.527     2.174    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.193    HDMI_out/serialize_ch1/master10
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_pre
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y16   display_clocks_inst/bufg_clk_pix/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y122    HDMI_out/serialize_ch2/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y121    HDMI_out/serialize_ch2/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y128    HDMI_out/serialize_chc/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y127    HDMI_out/serialize_chc/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y126    HDMI_out/serialize_ch0/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y125    HDMI_out/serialize_ch0/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y130    HDMI_out/serialize_ch1/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y129    HDMI_out/serialize_ch1/slave10/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X104Y138   HDMI_out/encode_ch0/bias_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X104Y138   HDMI_out/encode_ch0/bias_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y129   display_timings_inst/o_sx_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y129   display_timings_inst/o_sx_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X103Y135   HDMI_out/encode_ch0/o_tmds_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y129   HDMI_out/encode_ch1/o_tmds_reg[9]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X112Y128   HDMI_out/async_reset_instance/o_rst_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X103Y138   HDMI_out/encode_ch0/bias_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X102Y139   HDMI_out/encode_ch0/bias_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X102Y139   HDMI_out/encode_ch0/bias_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X113Y89    HDMI_out/async_reset_instance/o_rst_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y129   display_timings_inst/o_sx_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X112Y130   display_timings_inst/o_sx_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y129   display_timings_inst/o_sx_reg[8]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X112Y130   display_timings_inst/o_sx_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y129   HDMI_out/encode_ch1/o_tmds_reg[9]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X112Y130   display_timings_inst/o_sx_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X99Y129    display_timings_inst/o_sy_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X99Y129    display_timings_inst/o_sy_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X112Y130   display_timings_inst/o_sx_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_pre
  To Clock:  clk_5x_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_pre
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y17   display_clocks_inst/bufg_clk_pix_5x/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y122    HDMI_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y121    HDMI_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y128    HDMI_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y127    HDMI_out/serialize_chc/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y126    HDMI_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y125    HDMI_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y130    HDMI_out/serialize_ch1/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y129    HDMI_out/serialize_ch1/slave10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT



