
*** Running vivado
    with args -log gcd_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gcd_tb.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source gcd_tb.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1343.395 ; gain = 0.027 ; free physical = 17703 ; free virtual = 24267
Command: synth_design -top gcd_tb -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18298
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2004.359 ; gain = 378.770 ; free physical = 16747 ; free virtual = 23313
---------------------------------------------------------------------------------
ERROR: [Synth 8-9704] library 'std' is mapped to '/home/chris/Vivado/2023.1/scripts/rt/data/vhdl/latest_verific_pkgs/1993/vdbs/std' [/home/chris/Dropbox/Masters/Design of Digital Systems/Assignments/DigitalSystem/Assignment_1/doc/02203_A1_code/task2/gcd_tb.vhd:127]
INFO: [Synth 8-11252] unit 'behaviour' is ignored due to previous errors [/home/chris/Dropbox/Masters/Design of Digital Systems/Assignments/DigitalSystem/Assignment_1/doc/02203_A1_code/task2/gcd_tb.vhd:131]
INFO: [Synth 8-10443] VHDL file '/home/chris/Dropbox/Masters/Design of Digital Systems/Assignments/DigitalSystem/Assignment_1/doc/02203_A1_code/task2/gcd_tb.vhd' is ignored due to errors
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2064.328 ; gain = 438.738 ; free physical = 16670 ; free virtual = 23235
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Sep 21 14:01:58 2024...
