$date
	Tue Feb 15 22:35:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module d_flip_flop_tb $end
$var wire 1 ! q_tb $end
$var wire 1 " qbar_tb $end
$var reg 1 # clk_tb $end
$var reg 1 $ d_tb $end
$scope module dff $end
$var wire 1 % clk $end
$var wire 1 & d $end
$var wire 1 ' dbar $end
$var wire 1 ! q $end
$var wire 1 " qbar $end
$var wire 1 ( t1 $end
$var wire 1 ) t2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
1'
0&
0%
0$
0#
x"
x!
$end
#100
1"
0!
1(
1#
1%
#200
0(
0#
0%
#300
1(
1#
1%
#400
0(
0#
0%
#500
1(
1#
1%
#600
0(
0#
0%
#700
1(
1#
1%
#800
0(
0#
0%
#900
1(
1#
1%
#1000
0(
0'
0#
0%
1$
1&
#1100
1!
0"
1)
1#
1%
#1200
0)
0#
0%
#1300
1)
1#
1%
#1400
0)
0#
0%
#1500
1)
1#
1%
#1600
0)
0#
0%
#1700
1)
1#
1%
#1800
0)
0#
0%
#1900
1)
1#
1%
#2000
1'
0)
0#
0%
0$
0&
#2100
1"
0!
1(
1#
1%
#2200
0(
0#
0%
#2300
1(
1#
1%
#2400
0(
0#
0%
#2500
1(
1#
1%
#2600
0(
0#
0%
#2700
1(
1#
1%
#2800
0(
0#
0%
#2900
1(
1#
1%
#3000
0(
0'
0#
0%
1$
1&
#3100
1!
0"
1)
1#
1%
#3200
0)
0#
0%
#3300
1)
1#
1%
#3400
0)
0#
0%
#3500
1)
1#
1%
#3600
0)
0#
0%
#3700
1)
1#
1%
#3800
0)
0#
0%
#3900
1)
1#
1%
#4000
0)
0#
0%
