
Forward-Reverse Indicator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002854  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08002914  08002914  00012914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800295c  0800295c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800295c  0800295c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800295c  0800295c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800295c  0800295c  0001295c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002960  08002960  00012960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002964  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f0  2000000c  08002970  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000fc  08002970  000200fc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ceb8  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bd2  00000000  00000000  0002ceec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be8  00000000  00000000  0002eac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b20  00000000  00000000  0002f6a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000194c2  00000000  00000000  000301c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e8db  00000000  00000000  0004968a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094d50  00000000  00000000  00057f65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000eccb5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a28  00000000  00000000  000ecd08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080028fc 	.word	0x080028fc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080028fc 	.word	0x080028fc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <lcd_send_cmd>:
	__HAL_TIM_SET_COUNTER(&timer, 0);
	while(__HAL_TIM_GET_COUNTER(&timer) < us);
}*/

void lcd_send_cmd(char data)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	0002      	movs	r2, r0
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(RS_PORT, RS_PIN, 0);
 800022c:	2380      	movs	r3, #128	; 0x80
 800022e:	00db      	lsls	r3, r3, #3
 8000230:	480f      	ldr	r0, [pc, #60]	; (8000270 <lcd_send_cmd+0x50>)
 8000232:	2200      	movs	r2, #0
 8000234:	0019      	movs	r1, r3
 8000236:	f000 fe3c 	bl	8000eb2 <HAL_GPIO_WritePin>

	// write data to lcd register
	shift_out(data);
 800023a:	1dfb      	adds	r3, r7, #7
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	0018      	movs	r0, r3
 8000240:	f000 fa3e 	bl	80006c0 <shift_out>

	// latch data
	HAL_GPIO_WritePin(E_PORT, E_PIN, 1);
 8000244:	4b0a      	ldr	r3, [pc, #40]	; (8000270 <lcd_send_cmd+0x50>)
 8000246:	2201      	movs	r2, #1
 8000248:	2110      	movs	r1, #16
 800024a:	0018      	movs	r0, r3
 800024c:	f000 fe31 	bl	8000eb2 <HAL_GPIO_WritePin>
	micro_delay(2);
 8000250:	2002      	movs	r0, #2
 8000252:	f000 fb1d 	bl	8000890 <micro_delay>
	//HAL_Delay(100);
	HAL_GPIO_WritePin(E_PORT, E_PIN, 0);
 8000256:	4b06      	ldr	r3, [pc, #24]	; (8000270 <lcd_send_cmd+0x50>)
 8000258:	2200      	movs	r2, #0
 800025a:	2110      	movs	r1, #16
 800025c:	0018      	movs	r0, r3
 800025e:	f000 fe28 	bl	8000eb2 <HAL_GPIO_WritePin>
	micro_delay(2);
 8000262:	2002      	movs	r0, #2
 8000264:	f000 fb14 	bl	8000890 <micro_delay>
	//HAL_Delay(100);
}
 8000268:	46c0      	nop			; (mov r8, r8)
 800026a:	46bd      	mov	sp, r7
 800026c:	b002      	add	sp, #8
 800026e:	bd80      	pop	{r7, pc}
 8000270:	48000400 	.word	0x48000400

08000274 <lcd_send_data>:

void lcd_send_data(char data)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
 800027a:	0002      	movs	r2, r0
 800027c:	1dfb      	adds	r3, r7, #7
 800027e:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(RS_PORT, RS_PIN, 1);
 8000280:	2380      	movs	r3, #128	; 0x80
 8000282:	00db      	lsls	r3, r3, #3
 8000284:	480f      	ldr	r0, [pc, #60]	; (80002c4 <lcd_send_data+0x50>)
 8000286:	2201      	movs	r2, #1
 8000288:	0019      	movs	r1, r3
 800028a:	f000 fe12 	bl	8000eb2 <HAL_GPIO_WritePin>

	// write data to lcd register
	shift_out(data);
 800028e:	1dfb      	adds	r3, r7, #7
 8000290:	781b      	ldrb	r3, [r3, #0]
 8000292:	0018      	movs	r0, r3
 8000294:	f000 fa14 	bl	80006c0 <shift_out>

	// latch data
	HAL_GPIO_WritePin(E_PORT, E_PIN, 1);
 8000298:	4b0a      	ldr	r3, [pc, #40]	; (80002c4 <lcd_send_data+0x50>)
 800029a:	2201      	movs	r2, #1
 800029c:	2110      	movs	r1, #16
 800029e:	0018      	movs	r0, r3
 80002a0:	f000 fe07 	bl	8000eb2 <HAL_GPIO_WritePin>
	micro_delay(2);
 80002a4:	2002      	movs	r0, #2
 80002a6:	f000 faf3 	bl	8000890 <micro_delay>
	//HAL_Delay(100);
	HAL_GPIO_WritePin(E_PORT, E_PIN, 0);
 80002aa:	4b06      	ldr	r3, [pc, #24]	; (80002c4 <lcd_send_data+0x50>)
 80002ac:	2200      	movs	r2, #0
 80002ae:	2110      	movs	r1, #16
 80002b0:	0018      	movs	r0, r3
 80002b2:	f000 fdfe 	bl	8000eb2 <HAL_GPIO_WritePin>
	micro_delay(2);
 80002b6:	2002      	movs	r0, #2
 80002b8:	f000 faea 	bl	8000890 <micro_delay>
	//HAL_Delay(100);
}
 80002bc:	46c0      	nop			; (mov r8, r8)
 80002be:	46bd      	mov	sp, r7
 80002c0:	b002      	add	sp, #8
 80002c2:	bd80      	pop	{r7, pc}
 80002c4:	48000400 	.word	0x48000400

080002c8 <lcd_clear_display>:

void lcd_clear_display()
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 80002cc:	2001      	movs	r0, #1
 80002ce:	f7ff ffa7 	bl	8000220 <lcd_send_cmd>
	HAL_Delay(2);
 80002d2:	2002      	movs	r0, #2
 80002d4:	f000 fb80 	bl	80009d8 <HAL_Delay>
}
 80002d8:	46c0      	nop			; (mov r8, r8)
 80002da:	46bd      	mov	sp, r7
 80002dc:	bd80      	pop	{r7, pc}

080002de <lcd_return_home>:

void lcd_return_home()
{
 80002de:	b580      	push	{r7, lr}
 80002e0:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x02);
 80002e2:	2002      	movs	r0, #2
 80002e4:	f7ff ff9c 	bl	8000220 <lcd_send_cmd>
	HAL_Delay(1);
 80002e8:	2001      	movs	r0, #1
 80002ea:	f000 fb75 	bl	80009d8 <HAL_Delay>
}
 80002ee:	46c0      	nop			; (mov r8, r8)
 80002f0:	46bd      	mov	sp, r7
 80002f2:	bd80      	pop	{r7, pc}

080002f4 <lcd_initialize>:

void lcd_initialize()
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 80002f8:	2032      	movs	r0, #50	; 0x32
 80002fa:	f000 fb6d 	bl	80009d8 <HAL_Delay>
	lcd_send_cmd(0x38);		// initialize in 8-bit mode, 4 lines
 80002fe:	2038      	movs	r0, #56	; 0x38
 8000300:	f7ff ff8e 	bl	8000220 <lcd_send_cmd>
	HAL_Delay(5);
 8000304:	2005      	movs	r0, #5
 8000306:	f000 fb67 	bl	80009d8 <HAL_Delay>
	lcd_clear_display();
 800030a:	f7ff ffdd 	bl	80002c8 <lcd_clear_display>
	lcd_return_home();
 800030e:	f7ff ffe6 	bl	80002de <lcd_return_home>
	lcd_send_cmd(0x0C);		// turn on display
 8000312:	200c      	movs	r0, #12
 8000314:	f7ff ff84 	bl	8000220 <lcd_send_cmd>
	HAL_Delay(5);
 8000318:	2005      	movs	r0, #5
 800031a:	f000 fb5d 	bl	80009d8 <HAL_Delay>
}
 800031e:	46c0      	nop			; (mov r8, r8)
 8000320:	46bd      	mov	sp, r7
 8000322:	bd80      	pop	{r7, pc}

08000324 <lcd_print>:

void lcd_print(char *str) {
 8000324:	b580      	push	{r7, lr}
 8000326:	b082      	sub	sp, #8
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]
	while(*str) lcd_send_data(*str++);
 800032c:	e006      	b.n	800033c <lcd_print+0x18>
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	1c5a      	adds	r2, r3, #1
 8000332:	607a      	str	r2, [r7, #4]
 8000334:	781b      	ldrb	r3, [r3, #0]
 8000336:	0018      	movs	r0, r3
 8000338:	f7ff ff9c 	bl	8000274 <lcd_send_data>
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	781b      	ldrb	r3, [r3, #0]
 8000340:	2b00      	cmp	r3, #0
 8000342:	d1f4      	bne.n	800032e <lcd_print+0xa>
}
 8000344:	46c0      	nop			; (mov r8, r8)
 8000346:	46c0      	nop			; (mov r8, r8)
 8000348:	46bd      	mov	sp, r7
 800034a:	b002      	add	sp, #8
 800034c:	bd80      	pop	{r7, pc}
	...

08000350 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000354:	f000 fadc 	bl	8000910 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000358:	f000 f828 	bl	80003ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800035c:	f000 f902 	bl	8000564 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000360:	f000 f8d0 	bl	8000504 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000364:	f000 f876 	bl	8000454 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8000368:	4b0c      	ldr	r3, [pc, #48]	; (800039c <main+0x4c>)
 800036a:	0018      	movs	r0, r3
 800036c:	f001 fbfe 	bl	8001b6c <HAL_TIM_Base_Start>

  lcd_initialize();
 8000370:	f7ff ffc0 	bl	80002f4 <lcd_initialize>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // If switch is on
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5))
 8000374:	4b0a      	ldr	r3, [pc, #40]	; (80003a0 <main+0x50>)
 8000376:	2120      	movs	r1, #32
 8000378:	0018      	movs	r0, r3
 800037a:	f000 fd7d 	bl	8000e78 <HAL_GPIO_ReadPin>
 800037e:	1e03      	subs	r3, r0, #0
 8000380:	d004      	beq.n	800038c <main+0x3c>
	  {
		  lcd_print("Forward");
 8000382:	4b08      	ldr	r3, [pc, #32]	; (80003a4 <main+0x54>)
 8000384:	0018      	movs	r0, r3
 8000386:	f7ff ffcd 	bl	8000324 <lcd_print>
 800038a:	e003      	b.n	8000394 <main+0x44>
	  }
	  else
	  {
		  lcd_print("Reverse");
 800038c:	4b06      	ldr	r3, [pc, #24]	; (80003a8 <main+0x58>)
 800038e:	0018      	movs	r0, r3
 8000390:	f7ff ffc8 	bl	8000324 <lcd_print>
	  }

	  lcd_return_home();
 8000394:	f7ff ffa3 	bl	80002de <lcd_return_home>
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5))
 8000398:	e7ec      	b.n	8000374 <main+0x24>
 800039a:	46c0      	nop			; (mov r8, r8)
 800039c:	20000028 	.word	0x20000028
 80003a0:	48000400 	.word	0x48000400
 80003a4:	08002914 	.word	0x08002914
 80003a8:	0800291c 	.word	0x0800291c

080003ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003ac:	b590      	push	{r4, r7, lr}
 80003ae:	b099      	sub	sp, #100	; 0x64
 80003b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003b2:	242c      	movs	r4, #44	; 0x2c
 80003b4:	193b      	adds	r3, r7, r4
 80003b6:	0018      	movs	r0, r3
 80003b8:	2334      	movs	r3, #52	; 0x34
 80003ba:	001a      	movs	r2, r3
 80003bc:	2100      	movs	r1, #0
 80003be:	f002 fa95 	bl	80028ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003c2:	231c      	movs	r3, #28
 80003c4:	18fb      	adds	r3, r7, r3
 80003c6:	0018      	movs	r0, r3
 80003c8:	2310      	movs	r3, #16
 80003ca:	001a      	movs	r2, r3
 80003cc:	2100      	movs	r1, #0
 80003ce:	f002 fa8d 	bl	80028ec <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003d2:	003b      	movs	r3, r7
 80003d4:	0018      	movs	r0, r3
 80003d6:	231c      	movs	r3, #28
 80003d8:	001a      	movs	r2, r3
 80003da:	2100      	movs	r1, #0
 80003dc:	f002 fa86 	bl	80028ec <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 80003e0:	193b      	adds	r3, r7, r4
 80003e2:	2220      	movs	r2, #32
 80003e4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80003e6:	193b      	adds	r3, r7, r4
 80003e8:	2201      	movs	r2, #1
 80003ea:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80003ec:	193b      	adds	r3, r7, r4
 80003ee:	2200      	movs	r2, #0
 80003f0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003f2:	193b      	adds	r3, r7, r4
 80003f4:	0018      	movs	r0, r3
 80003f6:	f000 fd79 	bl	8000eec <HAL_RCC_OscConfig>
 80003fa:	1e03      	subs	r3, r0, #0
 80003fc:	d001      	beq.n	8000402 <SystemClock_Config+0x56>
  {
    Error_Handler();
 80003fe:	f000 f959 	bl	80006b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000402:	211c      	movs	r1, #28
 8000404:	187b      	adds	r3, r7, r1
 8000406:	2207      	movs	r2, #7
 8000408:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 800040a:	187b      	adds	r3, r7, r1
 800040c:	2203      	movs	r2, #3
 800040e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000410:	187b      	adds	r3, r7, r1
 8000412:	2200      	movs	r2, #0
 8000414:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000416:	187b      	adds	r3, r7, r1
 8000418:	2200      	movs	r2, #0
 800041a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800041c:	187b      	adds	r3, r7, r1
 800041e:	2101      	movs	r1, #1
 8000420:	0018      	movs	r0, r3
 8000422:	f001 f8e9 	bl	80015f8 <HAL_RCC_ClockConfig>
 8000426:	1e03      	subs	r3, r0, #0
 8000428:	d001      	beq.n	800042e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800042a:	f000 f943 	bl	80006b4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800042e:	003b      	movs	r3, r7
 8000430:	2202      	movs	r2, #2
 8000432:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000434:	003b      	movs	r3, r7
 8000436:	2200      	movs	r2, #0
 8000438:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800043a:	003b      	movs	r3, r7
 800043c:	0018      	movs	r0, r3
 800043e:	f001 fa47 	bl	80018d0 <HAL_RCCEx_PeriphCLKConfig>
 8000442:	1e03      	subs	r3, r0, #0
 8000444:	d001      	beq.n	800044a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000446:	f000 f935 	bl	80006b4 <Error_Handler>
  }
}
 800044a:	46c0      	nop			; (mov r8, r8)
 800044c:	46bd      	mov	sp, r7
 800044e:	b019      	add	sp, #100	; 0x64
 8000450:	bd90      	pop	{r4, r7, pc}
	...

08000454 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b086      	sub	sp, #24
 8000458:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800045a:	2308      	movs	r3, #8
 800045c:	18fb      	adds	r3, r7, r3
 800045e:	0018      	movs	r0, r3
 8000460:	2310      	movs	r3, #16
 8000462:	001a      	movs	r2, r3
 8000464:	2100      	movs	r1, #0
 8000466:	f002 fa41 	bl	80028ec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800046a:	003b      	movs	r3, r7
 800046c:	0018      	movs	r0, r3
 800046e:	2308      	movs	r3, #8
 8000470:	001a      	movs	r2, r3
 8000472:	2100      	movs	r1, #0
 8000474:	f002 fa3a 	bl	80028ec <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000478:	4b1f      	ldr	r3, [pc, #124]	; (80004f8 <MX_TIM1_Init+0xa4>)
 800047a:	4a20      	ldr	r2, [pc, #128]	; (80004fc <MX_TIM1_Init+0xa8>)
 800047c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 800047e:	4b1e      	ldr	r3, [pc, #120]	; (80004f8 <MX_TIM1_Init+0xa4>)
 8000480:	2247      	movs	r2, #71	; 0x47
 8000482:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000484:	4b1c      	ldr	r3, [pc, #112]	; (80004f8 <MX_TIM1_Init+0xa4>)
 8000486:	2200      	movs	r2, #0
 8000488:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800048a:	4b1b      	ldr	r3, [pc, #108]	; (80004f8 <MX_TIM1_Init+0xa4>)
 800048c:	4a1c      	ldr	r2, [pc, #112]	; (8000500 <MX_TIM1_Init+0xac>)
 800048e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000490:	4b19      	ldr	r3, [pc, #100]	; (80004f8 <MX_TIM1_Init+0xa4>)
 8000492:	2200      	movs	r2, #0
 8000494:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000496:	4b18      	ldr	r3, [pc, #96]	; (80004f8 <MX_TIM1_Init+0xa4>)
 8000498:	2200      	movs	r2, #0
 800049a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800049c:	4b16      	ldr	r3, [pc, #88]	; (80004f8 <MX_TIM1_Init+0xa4>)
 800049e:	2200      	movs	r2, #0
 80004a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80004a2:	4b15      	ldr	r3, [pc, #84]	; (80004f8 <MX_TIM1_Init+0xa4>)
 80004a4:	0018      	movs	r0, r3
 80004a6:	f001 fb11 	bl	8001acc <HAL_TIM_Base_Init>
 80004aa:	1e03      	subs	r3, r0, #0
 80004ac:	d001      	beq.n	80004b2 <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 80004ae:	f000 f901 	bl	80006b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004b2:	2108      	movs	r1, #8
 80004b4:	187b      	adds	r3, r7, r1
 80004b6:	2280      	movs	r2, #128	; 0x80
 80004b8:	0152      	lsls	r2, r2, #5
 80004ba:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80004bc:	187a      	adds	r2, r7, r1
 80004be:	4b0e      	ldr	r3, [pc, #56]	; (80004f8 <MX_TIM1_Init+0xa4>)
 80004c0:	0011      	movs	r1, r2
 80004c2:	0018      	movs	r0, r3
 80004c4:	f001 fb9c 	bl	8001c00 <HAL_TIM_ConfigClockSource>
 80004c8:	1e03      	subs	r3, r0, #0
 80004ca:	d001      	beq.n	80004d0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80004cc:	f000 f8f2 	bl	80006b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004d0:	003b      	movs	r3, r7
 80004d2:	2200      	movs	r2, #0
 80004d4:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004d6:	003b      	movs	r3, r7
 80004d8:	2200      	movs	r2, #0
 80004da:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80004dc:	003a      	movs	r2, r7
 80004de:	4b06      	ldr	r3, [pc, #24]	; (80004f8 <MX_TIM1_Init+0xa4>)
 80004e0:	0011      	movs	r1, r2
 80004e2:	0018      	movs	r0, r3
 80004e4:	f001 fd7a 	bl	8001fdc <HAL_TIMEx_MasterConfigSynchronization>
 80004e8:	1e03      	subs	r3, r0, #0
 80004ea:	d001      	beq.n	80004f0 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 80004ec:	f000 f8e2 	bl	80006b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80004f0:	46c0      	nop			; (mov r8, r8)
 80004f2:	46bd      	mov	sp, r7
 80004f4:	b006      	add	sp, #24
 80004f6:	bd80      	pop	{r7, pc}
 80004f8:	20000028 	.word	0x20000028
 80004fc:	40012c00 	.word	0x40012c00
 8000500:	0000ffff 	.word	0x0000ffff

08000504 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000508:	4b14      	ldr	r3, [pc, #80]	; (800055c <MX_USART2_UART_Init+0x58>)
 800050a:	4a15      	ldr	r2, [pc, #84]	; (8000560 <MX_USART2_UART_Init+0x5c>)
 800050c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800050e:	4b13      	ldr	r3, [pc, #76]	; (800055c <MX_USART2_UART_Init+0x58>)
 8000510:	2296      	movs	r2, #150	; 0x96
 8000512:	0212      	lsls	r2, r2, #8
 8000514:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000516:	4b11      	ldr	r3, [pc, #68]	; (800055c <MX_USART2_UART_Init+0x58>)
 8000518:	2200      	movs	r2, #0
 800051a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800051c:	4b0f      	ldr	r3, [pc, #60]	; (800055c <MX_USART2_UART_Init+0x58>)
 800051e:	2200      	movs	r2, #0
 8000520:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000522:	4b0e      	ldr	r3, [pc, #56]	; (800055c <MX_USART2_UART_Init+0x58>)
 8000524:	2200      	movs	r2, #0
 8000526:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000528:	4b0c      	ldr	r3, [pc, #48]	; (800055c <MX_USART2_UART_Init+0x58>)
 800052a:	220c      	movs	r2, #12
 800052c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800052e:	4b0b      	ldr	r3, [pc, #44]	; (800055c <MX_USART2_UART_Init+0x58>)
 8000530:	2200      	movs	r2, #0
 8000532:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000534:	4b09      	ldr	r3, [pc, #36]	; (800055c <MX_USART2_UART_Init+0x58>)
 8000536:	2200      	movs	r2, #0
 8000538:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800053a:	4b08      	ldr	r3, [pc, #32]	; (800055c <MX_USART2_UART_Init+0x58>)
 800053c:	2200      	movs	r2, #0
 800053e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000540:	4b06      	ldr	r3, [pc, #24]	; (800055c <MX_USART2_UART_Init+0x58>)
 8000542:	2200      	movs	r2, #0
 8000544:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000546:	4b05      	ldr	r3, [pc, #20]	; (800055c <MX_USART2_UART_Init+0x58>)
 8000548:	0018      	movs	r0, r3
 800054a:	f001 fda5 	bl	8002098 <HAL_UART_Init>
 800054e:	1e03      	subs	r3, r0, #0
 8000550:	d001      	beq.n	8000556 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000552:	f000 f8af 	bl	80006b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000556:	46c0      	nop			; (mov r8, r8)
 8000558:	46bd      	mov	sp, r7
 800055a:	bd80      	pop	{r7, pc}
 800055c:	20000070 	.word	0x20000070
 8000560:	40004400 	.word	0x40004400

08000564 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000564:	b590      	push	{r4, r7, lr}
 8000566:	b08b      	sub	sp, #44	; 0x2c
 8000568:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800056a:	2414      	movs	r4, #20
 800056c:	193b      	adds	r3, r7, r4
 800056e:	0018      	movs	r0, r3
 8000570:	2314      	movs	r3, #20
 8000572:	001a      	movs	r2, r3
 8000574:	2100      	movs	r1, #0
 8000576:	f002 f9b9 	bl	80028ec <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800057a:	4b4b      	ldr	r3, [pc, #300]	; (80006a8 <MX_GPIO_Init+0x144>)
 800057c:	695a      	ldr	r2, [r3, #20]
 800057e:	4b4a      	ldr	r3, [pc, #296]	; (80006a8 <MX_GPIO_Init+0x144>)
 8000580:	2180      	movs	r1, #128	; 0x80
 8000582:	0309      	lsls	r1, r1, #12
 8000584:	430a      	orrs	r2, r1
 8000586:	615a      	str	r2, [r3, #20]
 8000588:	4b47      	ldr	r3, [pc, #284]	; (80006a8 <MX_GPIO_Init+0x144>)
 800058a:	695a      	ldr	r2, [r3, #20]
 800058c:	2380      	movs	r3, #128	; 0x80
 800058e:	031b      	lsls	r3, r3, #12
 8000590:	4013      	ands	r3, r2
 8000592:	613b      	str	r3, [r7, #16]
 8000594:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000596:	4b44      	ldr	r3, [pc, #272]	; (80006a8 <MX_GPIO_Init+0x144>)
 8000598:	695a      	ldr	r2, [r3, #20]
 800059a:	4b43      	ldr	r3, [pc, #268]	; (80006a8 <MX_GPIO_Init+0x144>)
 800059c:	2180      	movs	r1, #128	; 0x80
 800059e:	03c9      	lsls	r1, r1, #15
 80005a0:	430a      	orrs	r2, r1
 80005a2:	615a      	str	r2, [r3, #20]
 80005a4:	4b40      	ldr	r3, [pc, #256]	; (80006a8 <MX_GPIO_Init+0x144>)
 80005a6:	695a      	ldr	r2, [r3, #20]
 80005a8:	2380      	movs	r3, #128	; 0x80
 80005aa:	03db      	lsls	r3, r3, #15
 80005ac:	4013      	ands	r3, r2
 80005ae:	60fb      	str	r3, [r7, #12]
 80005b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b2:	4b3d      	ldr	r3, [pc, #244]	; (80006a8 <MX_GPIO_Init+0x144>)
 80005b4:	695a      	ldr	r2, [r3, #20]
 80005b6:	4b3c      	ldr	r3, [pc, #240]	; (80006a8 <MX_GPIO_Init+0x144>)
 80005b8:	2180      	movs	r1, #128	; 0x80
 80005ba:	0289      	lsls	r1, r1, #10
 80005bc:	430a      	orrs	r2, r1
 80005be:	615a      	str	r2, [r3, #20]
 80005c0:	4b39      	ldr	r3, [pc, #228]	; (80006a8 <MX_GPIO_Init+0x144>)
 80005c2:	695a      	ldr	r2, [r3, #20]
 80005c4:	2380      	movs	r3, #128	; 0x80
 80005c6:	029b      	lsls	r3, r3, #10
 80005c8:	4013      	ands	r3, r2
 80005ca:	60bb      	str	r3, [r7, #8]
 80005cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ce:	4b36      	ldr	r3, [pc, #216]	; (80006a8 <MX_GPIO_Init+0x144>)
 80005d0:	695a      	ldr	r2, [r3, #20]
 80005d2:	4b35      	ldr	r3, [pc, #212]	; (80006a8 <MX_GPIO_Init+0x144>)
 80005d4:	2180      	movs	r1, #128	; 0x80
 80005d6:	02c9      	lsls	r1, r1, #11
 80005d8:	430a      	orrs	r2, r1
 80005da:	615a      	str	r2, [r3, #20]
 80005dc:	4b32      	ldr	r3, [pc, #200]	; (80006a8 <MX_GPIO_Init+0x144>)
 80005de:	695a      	ldr	r2, [r3, #20]
 80005e0:	2380      	movs	r3, #128	; 0x80
 80005e2:	02db      	lsls	r3, r3, #11
 80005e4:	4013      	ands	r3, r2
 80005e6:	607b      	str	r3, [r7, #4]
 80005e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 80005ea:	2384      	movs	r3, #132	; 0x84
 80005ec:	00d9      	lsls	r1, r3, #3
 80005ee:	2390      	movs	r3, #144	; 0x90
 80005f0:	05db      	lsls	r3, r3, #23
 80005f2:	2200      	movs	r2, #0
 80005f4:	0018      	movs	r0, r3
 80005f6:	f000 fc5c 	bl	8000eb2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 80005fa:	2383      	movs	r3, #131	; 0x83
 80005fc:	00db      	lsls	r3, r3, #3
 80005fe:	482b      	ldr	r0, [pc, #172]	; (80006ac <MX_GPIO_Init+0x148>)
 8000600:	2200      	movs	r2, #0
 8000602:	0019      	movs	r1, r3
 8000604:	f000 fc55 	bl	8000eb2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000608:	193b      	adds	r3, r7, r4
 800060a:	2280      	movs	r2, #128	; 0x80
 800060c:	0192      	lsls	r2, r2, #6
 800060e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000610:	193b      	adds	r3, r7, r4
 8000612:	2284      	movs	r2, #132	; 0x84
 8000614:	0392      	lsls	r2, r2, #14
 8000616:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000618:	193b      	adds	r3, r7, r4
 800061a:	2200      	movs	r2, #0
 800061c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800061e:	193b      	adds	r3, r7, r4
 8000620:	4a23      	ldr	r2, [pc, #140]	; (80006b0 <MX_GPIO_Init+0x14c>)
 8000622:	0019      	movs	r1, r3
 8000624:	0010      	movs	r0, r2
 8000626:	f000 faaf 	bl	8000b88 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA10 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_10;
 800062a:	0021      	movs	r1, r4
 800062c:	193b      	adds	r3, r7, r4
 800062e:	2284      	movs	r2, #132	; 0x84
 8000630:	00d2      	lsls	r2, r2, #3
 8000632:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000634:	000c      	movs	r4, r1
 8000636:	193b      	adds	r3, r7, r4
 8000638:	2201      	movs	r2, #1
 800063a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800063c:	193b      	adds	r3, r7, r4
 800063e:	2200      	movs	r2, #0
 8000640:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000642:	193b      	adds	r3, r7, r4
 8000644:	2200      	movs	r2, #0
 8000646:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000648:	193a      	adds	r2, r7, r4
 800064a:	2390      	movs	r3, #144	; 0x90
 800064c:	05db      	lsls	r3, r3, #23
 800064e:	0011      	movs	r1, r2
 8000650:	0018      	movs	r0, r3
 8000652:	f000 fa99 	bl	8000b88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB3 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4;
 8000656:	0021      	movs	r1, r4
 8000658:	187b      	adds	r3, r7, r1
 800065a:	2283      	movs	r2, #131	; 0x83
 800065c:	00d2      	lsls	r2, r2, #3
 800065e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000660:	000c      	movs	r4, r1
 8000662:	193b      	adds	r3, r7, r4
 8000664:	2201      	movs	r2, #1
 8000666:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000668:	193b      	adds	r3, r7, r4
 800066a:	2200      	movs	r2, #0
 800066c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800066e:	193b      	adds	r3, r7, r4
 8000670:	2200      	movs	r2, #0
 8000672:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000674:	193b      	adds	r3, r7, r4
 8000676:	4a0d      	ldr	r2, [pc, #52]	; (80006ac <MX_GPIO_Init+0x148>)
 8000678:	0019      	movs	r1, r3
 800067a:	0010      	movs	r0, r2
 800067c:	f000 fa84 	bl	8000b88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000680:	0021      	movs	r1, r4
 8000682:	187b      	adds	r3, r7, r1
 8000684:	2220      	movs	r2, #32
 8000686:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000688:	187b      	adds	r3, r7, r1
 800068a:	2200      	movs	r2, #0
 800068c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068e:	187b      	adds	r3, r7, r1
 8000690:	2200      	movs	r2, #0
 8000692:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000694:	187b      	adds	r3, r7, r1
 8000696:	4a05      	ldr	r2, [pc, #20]	; (80006ac <MX_GPIO_Init+0x148>)
 8000698:	0019      	movs	r1, r3
 800069a:	0010      	movs	r0, r2
 800069c:	f000 fa74 	bl	8000b88 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006a0:	46c0      	nop			; (mov r8, r8)
 80006a2:	46bd      	mov	sp, r7
 80006a4:	b00b      	add	sp, #44	; 0x2c
 80006a6:	bd90      	pop	{r4, r7, pc}
 80006a8:	40021000 	.word	0x40021000
 80006ac:	48000400 	.word	0x48000400
 80006b0:	48000800 	.word	0x48000800

080006b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006b8:	b672      	cpsid	i
}
 80006ba:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006bc:	e7fe      	b.n	80006bc <Error_Handler+0x8>
	...

080006c0 <shift_out>:
#define CLK_PORT GPIOB

// Function definition

void shift_out(int data)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b084      	sub	sp, #16
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
	int i;
	for(i = 0; i < 8; i++)
 80006c8:	2300      	movs	r3, #0
 80006ca:	60fb      	str	r3, [r7, #12]
 80006cc:	e01f      	b.n	800070e <shift_out+0x4e>
	{
		HAL_GPIO_WritePin(SER_PORT, SER_PIN, ((data>>(7-i))&0x01));
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	2207      	movs	r2, #7
 80006d2:	1ad3      	subs	r3, r2, r3
 80006d4:	687a      	ldr	r2, [r7, #4]
 80006d6:	411a      	asrs	r2, r3
 80006d8:	0013      	movs	r3, r2
 80006da:	b2db      	uxtb	r3, r3
 80006dc:	2201      	movs	r2, #1
 80006de:	4013      	ands	r3, r2
 80006e0:	b2da      	uxtb	r2, r3
 80006e2:	2380      	movs	r3, #128	; 0x80
 80006e4:	00d9      	lsls	r1, r3, #3
 80006e6:	2390      	movs	r3, #144	; 0x90
 80006e8:	05db      	lsls	r3, r3, #23
 80006ea:	0018      	movs	r0, r3
 80006ec:	f000 fbe1 	bl	8000eb2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(CLK_PORT, CLK_PIN, 1);
 80006f0:	4b10      	ldr	r3, [pc, #64]	; (8000734 <shift_out+0x74>)
 80006f2:	2201      	movs	r2, #1
 80006f4:	2108      	movs	r1, #8
 80006f6:	0018      	movs	r0, r3
 80006f8:	f000 fbdb 	bl	8000eb2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(CLK_PORT, CLK_PIN, 0);
 80006fc:	4b0d      	ldr	r3, [pc, #52]	; (8000734 <shift_out+0x74>)
 80006fe:	2200      	movs	r2, #0
 8000700:	2108      	movs	r1, #8
 8000702:	0018      	movs	r0, r3
 8000704:	f000 fbd5 	bl	8000eb2 <HAL_GPIO_WritePin>
	for(i = 0; i < 8; i++)
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	3301      	adds	r3, #1
 800070c:	60fb      	str	r3, [r7, #12]
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	2b07      	cmp	r3, #7
 8000712:	dddc      	ble.n	80006ce <shift_out+0xe>
	}
	HAL_GPIO_WritePin(CLK_PORT, CLK_PIN, 1);
 8000714:	4b07      	ldr	r3, [pc, #28]	; (8000734 <shift_out+0x74>)
 8000716:	2201      	movs	r2, #1
 8000718:	2108      	movs	r1, #8
 800071a:	0018      	movs	r0, r3
 800071c:	f000 fbc9 	bl	8000eb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CLK_PORT, CLK_PIN, 0);
 8000720:	4b04      	ldr	r3, [pc, #16]	; (8000734 <shift_out+0x74>)
 8000722:	2200      	movs	r2, #0
 8000724:	2108      	movs	r1, #8
 8000726:	0018      	movs	r0, r3
 8000728:	f000 fbc3 	bl	8000eb2 <HAL_GPIO_WritePin>
}
 800072c:	46c0      	nop			; (mov r8, r8)
 800072e:	46bd      	mov	sp, r7
 8000730:	b004      	add	sp, #16
 8000732:	bd80      	pop	{r7, pc}
 8000734:	48000400 	.word	0x48000400

08000738 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800073e:	4b0f      	ldr	r3, [pc, #60]	; (800077c <HAL_MspInit+0x44>)
 8000740:	699a      	ldr	r2, [r3, #24]
 8000742:	4b0e      	ldr	r3, [pc, #56]	; (800077c <HAL_MspInit+0x44>)
 8000744:	2101      	movs	r1, #1
 8000746:	430a      	orrs	r2, r1
 8000748:	619a      	str	r2, [r3, #24]
 800074a:	4b0c      	ldr	r3, [pc, #48]	; (800077c <HAL_MspInit+0x44>)
 800074c:	699b      	ldr	r3, [r3, #24]
 800074e:	2201      	movs	r2, #1
 8000750:	4013      	ands	r3, r2
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000756:	4b09      	ldr	r3, [pc, #36]	; (800077c <HAL_MspInit+0x44>)
 8000758:	69da      	ldr	r2, [r3, #28]
 800075a:	4b08      	ldr	r3, [pc, #32]	; (800077c <HAL_MspInit+0x44>)
 800075c:	2180      	movs	r1, #128	; 0x80
 800075e:	0549      	lsls	r1, r1, #21
 8000760:	430a      	orrs	r2, r1
 8000762:	61da      	str	r2, [r3, #28]
 8000764:	4b05      	ldr	r3, [pc, #20]	; (800077c <HAL_MspInit+0x44>)
 8000766:	69da      	ldr	r2, [r3, #28]
 8000768:	2380      	movs	r3, #128	; 0x80
 800076a:	055b      	lsls	r3, r3, #21
 800076c:	4013      	ands	r3, r2
 800076e:	603b      	str	r3, [r7, #0]
 8000770:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000772:	46c0      	nop			; (mov r8, r8)
 8000774:	46bd      	mov	sp, r7
 8000776:	b002      	add	sp, #8
 8000778:	bd80      	pop	{r7, pc}
 800077a:	46c0      	nop			; (mov r8, r8)
 800077c:	40021000 	.word	0x40021000

08000780 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b084      	sub	sp, #16
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a0a      	ldr	r2, [pc, #40]	; (80007b8 <HAL_TIM_Base_MspInit+0x38>)
 800078e:	4293      	cmp	r3, r2
 8000790:	d10d      	bne.n	80007ae <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000792:	4b0a      	ldr	r3, [pc, #40]	; (80007bc <HAL_TIM_Base_MspInit+0x3c>)
 8000794:	699a      	ldr	r2, [r3, #24]
 8000796:	4b09      	ldr	r3, [pc, #36]	; (80007bc <HAL_TIM_Base_MspInit+0x3c>)
 8000798:	2180      	movs	r1, #128	; 0x80
 800079a:	0109      	lsls	r1, r1, #4
 800079c:	430a      	orrs	r2, r1
 800079e:	619a      	str	r2, [r3, #24]
 80007a0:	4b06      	ldr	r3, [pc, #24]	; (80007bc <HAL_TIM_Base_MspInit+0x3c>)
 80007a2:	699a      	ldr	r2, [r3, #24]
 80007a4:	2380      	movs	r3, #128	; 0x80
 80007a6:	011b      	lsls	r3, r3, #4
 80007a8:	4013      	ands	r3, r2
 80007aa:	60fb      	str	r3, [r7, #12]
 80007ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80007ae:	46c0      	nop			; (mov r8, r8)
 80007b0:	46bd      	mov	sp, r7
 80007b2:	b004      	add	sp, #16
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	46c0      	nop			; (mov r8, r8)
 80007b8:	40012c00 	.word	0x40012c00
 80007bc:	40021000 	.word	0x40021000

080007c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007c0:	b590      	push	{r4, r7, lr}
 80007c2:	b08b      	sub	sp, #44	; 0x2c
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c8:	2414      	movs	r4, #20
 80007ca:	193b      	adds	r3, r7, r4
 80007cc:	0018      	movs	r0, r3
 80007ce:	2314      	movs	r3, #20
 80007d0:	001a      	movs	r2, r3
 80007d2:	2100      	movs	r1, #0
 80007d4:	f002 f88a 	bl	80028ec <memset>
  if(huart->Instance==USART2)
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a1c      	ldr	r2, [pc, #112]	; (8000850 <HAL_UART_MspInit+0x90>)
 80007de:	4293      	cmp	r3, r2
 80007e0:	d132      	bne.n	8000848 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007e2:	4b1c      	ldr	r3, [pc, #112]	; (8000854 <HAL_UART_MspInit+0x94>)
 80007e4:	69da      	ldr	r2, [r3, #28]
 80007e6:	4b1b      	ldr	r3, [pc, #108]	; (8000854 <HAL_UART_MspInit+0x94>)
 80007e8:	2180      	movs	r1, #128	; 0x80
 80007ea:	0289      	lsls	r1, r1, #10
 80007ec:	430a      	orrs	r2, r1
 80007ee:	61da      	str	r2, [r3, #28]
 80007f0:	4b18      	ldr	r3, [pc, #96]	; (8000854 <HAL_UART_MspInit+0x94>)
 80007f2:	69da      	ldr	r2, [r3, #28]
 80007f4:	2380      	movs	r3, #128	; 0x80
 80007f6:	029b      	lsls	r3, r3, #10
 80007f8:	4013      	ands	r3, r2
 80007fa:	613b      	str	r3, [r7, #16]
 80007fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007fe:	4b15      	ldr	r3, [pc, #84]	; (8000854 <HAL_UART_MspInit+0x94>)
 8000800:	695a      	ldr	r2, [r3, #20]
 8000802:	4b14      	ldr	r3, [pc, #80]	; (8000854 <HAL_UART_MspInit+0x94>)
 8000804:	2180      	movs	r1, #128	; 0x80
 8000806:	0289      	lsls	r1, r1, #10
 8000808:	430a      	orrs	r2, r1
 800080a:	615a      	str	r2, [r3, #20]
 800080c:	4b11      	ldr	r3, [pc, #68]	; (8000854 <HAL_UART_MspInit+0x94>)
 800080e:	695a      	ldr	r2, [r3, #20]
 8000810:	2380      	movs	r3, #128	; 0x80
 8000812:	029b      	lsls	r3, r3, #10
 8000814:	4013      	ands	r3, r2
 8000816:	60fb      	str	r3, [r7, #12]
 8000818:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800081a:	0021      	movs	r1, r4
 800081c:	187b      	adds	r3, r7, r1
 800081e:	220c      	movs	r2, #12
 8000820:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000822:	187b      	adds	r3, r7, r1
 8000824:	2202      	movs	r2, #2
 8000826:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000828:	187b      	adds	r3, r7, r1
 800082a:	2200      	movs	r2, #0
 800082c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082e:	187b      	adds	r3, r7, r1
 8000830:	2200      	movs	r2, #0
 8000832:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000834:	187b      	adds	r3, r7, r1
 8000836:	2201      	movs	r2, #1
 8000838:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800083a:	187a      	adds	r2, r7, r1
 800083c:	2390      	movs	r3, #144	; 0x90
 800083e:	05db      	lsls	r3, r3, #23
 8000840:	0011      	movs	r1, r2
 8000842:	0018      	movs	r0, r3
 8000844:	f000 f9a0 	bl	8000b88 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000848:	46c0      	nop			; (mov r8, r8)
 800084a:	46bd      	mov	sp, r7
 800084c:	b00b      	add	sp, #44	; 0x2c
 800084e:	bd90      	pop	{r4, r7, pc}
 8000850:	40004400 	.word	0x40004400
 8000854:	40021000 	.word	0x40021000

08000858 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800085c:	e7fe      	b.n	800085c <NMI_Handler+0x4>

0800085e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800085e:	b580      	push	{r7, lr}
 8000860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000862:	e7fe      	b.n	8000862 <HardFault_Handler+0x4>

08000864 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000868:	46c0      	nop			; (mov r8, r8)
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}

0800086e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800086e:	b580      	push	{r7, lr}
 8000870:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}

08000878 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800087c:	f000 f890 	bl	80009a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000880:	46c0      	nop			; (mov r8, r8)
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}

08000886 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000886:	b580      	push	{r7, lr}
 8000888:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800088a:	46c0      	nop			; (mov r8, r8)
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}

08000890 <micro_delay>:
// Define timer
#define timer htim1

extern TIM_HandleTypeDef timer;
void micro_delay(int us)		// microsecond delay function definition
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&timer, 0);
 8000898:	4b07      	ldr	r3, [pc, #28]	; (80008b8 <micro_delay+0x28>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	2200      	movs	r2, #0
 800089e:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&timer) < us);
 80008a0:	46c0      	nop			; (mov r8, r8)
 80008a2:	4b05      	ldr	r3, [pc, #20]	; (80008b8 <micro_delay+0x28>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	429a      	cmp	r2, r3
 80008ac:	d3f9      	bcc.n	80008a2 <micro_delay+0x12>
}
 80008ae:	46c0      	nop			; (mov r8, r8)
 80008b0:	46c0      	nop			; (mov r8, r8)
 80008b2:	46bd      	mov	sp, r7
 80008b4:	b002      	add	sp, #8
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	20000028 	.word	0x20000028

080008bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008bc:	480d      	ldr	r0, [pc, #52]	; (80008f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008be:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008c0:	f7ff ffe1 	bl	8000886 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008c4:	480c      	ldr	r0, [pc, #48]	; (80008f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80008c6:	490d      	ldr	r1, [pc, #52]	; (80008fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80008c8:	4a0d      	ldr	r2, [pc, #52]	; (8000900 <LoopForever+0xe>)
  movs r3, #0
 80008ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008cc:	e002      	b.n	80008d4 <LoopCopyDataInit>

080008ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008d2:	3304      	adds	r3, #4

080008d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008d8:	d3f9      	bcc.n	80008ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008da:	4a0a      	ldr	r2, [pc, #40]	; (8000904 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008dc:	4c0a      	ldr	r4, [pc, #40]	; (8000908 <LoopForever+0x16>)
  movs r3, #0
 80008de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008e0:	e001      	b.n	80008e6 <LoopFillZerobss>

080008e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008e4:	3204      	adds	r2, #4

080008e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008e8:	d3fb      	bcc.n	80008e2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80008ea:	f001 ffdb 	bl	80028a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008ee:	f7ff fd2f 	bl	8000350 <main>

080008f2 <LoopForever>:

LoopForever:
    b LoopForever
 80008f2:	e7fe      	b.n	80008f2 <LoopForever>
  ldr   r0, =_estack
 80008f4:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80008f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008fc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000900:	08002964 	.word	0x08002964
  ldr r2, =_sbss
 8000904:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000908:	200000fc 	.word	0x200000fc

0800090c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800090c:	e7fe      	b.n	800090c <ADC1_COMP_IRQHandler>
	...

08000910 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000914:	4b07      	ldr	r3, [pc, #28]	; (8000934 <HAL_Init+0x24>)
 8000916:	681a      	ldr	r2, [r3, #0]
 8000918:	4b06      	ldr	r3, [pc, #24]	; (8000934 <HAL_Init+0x24>)
 800091a:	2110      	movs	r1, #16
 800091c:	430a      	orrs	r2, r1
 800091e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000920:	2000      	movs	r0, #0
 8000922:	f000 f809 	bl	8000938 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000926:	f7ff ff07 	bl	8000738 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800092a:	2300      	movs	r3, #0
}
 800092c:	0018      	movs	r0, r3
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	46c0      	nop			; (mov r8, r8)
 8000934:	40022000 	.word	0x40022000

08000938 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000938:	b590      	push	{r4, r7, lr}
 800093a:	b083      	sub	sp, #12
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000940:	4b14      	ldr	r3, [pc, #80]	; (8000994 <HAL_InitTick+0x5c>)
 8000942:	681c      	ldr	r4, [r3, #0]
 8000944:	4b14      	ldr	r3, [pc, #80]	; (8000998 <HAL_InitTick+0x60>)
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	0019      	movs	r1, r3
 800094a:	23fa      	movs	r3, #250	; 0xfa
 800094c:	0098      	lsls	r0, r3, #2
 800094e:	f7ff fbdb 	bl	8000108 <__udivsi3>
 8000952:	0003      	movs	r3, r0
 8000954:	0019      	movs	r1, r3
 8000956:	0020      	movs	r0, r4
 8000958:	f7ff fbd6 	bl	8000108 <__udivsi3>
 800095c:	0003      	movs	r3, r0
 800095e:	0018      	movs	r0, r3
 8000960:	f000 f905 	bl	8000b6e <HAL_SYSTICK_Config>
 8000964:	1e03      	subs	r3, r0, #0
 8000966:	d001      	beq.n	800096c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000968:	2301      	movs	r3, #1
 800096a:	e00f      	b.n	800098c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	2b03      	cmp	r3, #3
 8000970:	d80b      	bhi.n	800098a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000972:	6879      	ldr	r1, [r7, #4]
 8000974:	2301      	movs	r3, #1
 8000976:	425b      	negs	r3, r3
 8000978:	2200      	movs	r2, #0
 800097a:	0018      	movs	r0, r3
 800097c:	f000 f8e2 	bl	8000b44 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000980:	4b06      	ldr	r3, [pc, #24]	; (800099c <HAL_InitTick+0x64>)
 8000982:	687a      	ldr	r2, [r7, #4]
 8000984:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000986:	2300      	movs	r3, #0
 8000988:	e000      	b.n	800098c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800098a:	2301      	movs	r3, #1
}
 800098c:	0018      	movs	r0, r3
 800098e:	46bd      	mov	sp, r7
 8000990:	b003      	add	sp, #12
 8000992:	bd90      	pop	{r4, r7, pc}
 8000994:	20000000 	.word	0x20000000
 8000998:	20000008 	.word	0x20000008
 800099c:	20000004 	.word	0x20000004

080009a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009a4:	4b05      	ldr	r3, [pc, #20]	; (80009bc <HAL_IncTick+0x1c>)
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	001a      	movs	r2, r3
 80009aa:	4b05      	ldr	r3, [pc, #20]	; (80009c0 <HAL_IncTick+0x20>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	18d2      	adds	r2, r2, r3
 80009b0:	4b03      	ldr	r3, [pc, #12]	; (80009c0 <HAL_IncTick+0x20>)
 80009b2:	601a      	str	r2, [r3, #0]
}
 80009b4:	46c0      	nop			; (mov r8, r8)
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	46c0      	nop			; (mov r8, r8)
 80009bc:	20000008 	.word	0x20000008
 80009c0:	200000f8 	.word	0x200000f8

080009c4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  return uwTick;
 80009c8:	4b02      	ldr	r3, [pc, #8]	; (80009d4 <HAL_GetTick+0x10>)
 80009ca:	681b      	ldr	r3, [r3, #0]
}
 80009cc:	0018      	movs	r0, r3
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	46c0      	nop			; (mov r8, r8)
 80009d4:	200000f8 	.word	0x200000f8

080009d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b084      	sub	sp, #16
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009e0:	f7ff fff0 	bl	80009c4 <HAL_GetTick>
 80009e4:	0003      	movs	r3, r0
 80009e6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	3301      	adds	r3, #1
 80009f0:	d005      	beq.n	80009fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009f2:	4b0a      	ldr	r3, [pc, #40]	; (8000a1c <HAL_Delay+0x44>)
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	001a      	movs	r2, r3
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	189b      	adds	r3, r3, r2
 80009fc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80009fe:	46c0      	nop			; (mov r8, r8)
 8000a00:	f7ff ffe0 	bl	80009c4 <HAL_GetTick>
 8000a04:	0002      	movs	r2, r0
 8000a06:	68bb      	ldr	r3, [r7, #8]
 8000a08:	1ad3      	subs	r3, r2, r3
 8000a0a:	68fa      	ldr	r2, [r7, #12]
 8000a0c:	429a      	cmp	r2, r3
 8000a0e:	d8f7      	bhi.n	8000a00 <HAL_Delay+0x28>
  {
  }
}
 8000a10:	46c0      	nop			; (mov r8, r8)
 8000a12:	46c0      	nop			; (mov r8, r8)
 8000a14:	46bd      	mov	sp, r7
 8000a16:	b004      	add	sp, #16
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	46c0      	nop			; (mov r8, r8)
 8000a1c:	20000008 	.word	0x20000008

08000a20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a20:	b590      	push	{r4, r7, lr}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	0002      	movs	r2, r0
 8000a28:	6039      	str	r1, [r7, #0]
 8000a2a:	1dfb      	adds	r3, r7, #7
 8000a2c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a2e:	1dfb      	adds	r3, r7, #7
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	2b7f      	cmp	r3, #127	; 0x7f
 8000a34:	d828      	bhi.n	8000a88 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a36:	4a2f      	ldr	r2, [pc, #188]	; (8000af4 <__NVIC_SetPriority+0xd4>)
 8000a38:	1dfb      	adds	r3, r7, #7
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	b25b      	sxtb	r3, r3
 8000a3e:	089b      	lsrs	r3, r3, #2
 8000a40:	33c0      	adds	r3, #192	; 0xc0
 8000a42:	009b      	lsls	r3, r3, #2
 8000a44:	589b      	ldr	r3, [r3, r2]
 8000a46:	1dfa      	adds	r2, r7, #7
 8000a48:	7812      	ldrb	r2, [r2, #0]
 8000a4a:	0011      	movs	r1, r2
 8000a4c:	2203      	movs	r2, #3
 8000a4e:	400a      	ands	r2, r1
 8000a50:	00d2      	lsls	r2, r2, #3
 8000a52:	21ff      	movs	r1, #255	; 0xff
 8000a54:	4091      	lsls	r1, r2
 8000a56:	000a      	movs	r2, r1
 8000a58:	43d2      	mvns	r2, r2
 8000a5a:	401a      	ands	r2, r3
 8000a5c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	019b      	lsls	r3, r3, #6
 8000a62:	22ff      	movs	r2, #255	; 0xff
 8000a64:	401a      	ands	r2, r3
 8000a66:	1dfb      	adds	r3, r7, #7
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	2303      	movs	r3, #3
 8000a6e:	4003      	ands	r3, r0
 8000a70:	00db      	lsls	r3, r3, #3
 8000a72:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a74:	481f      	ldr	r0, [pc, #124]	; (8000af4 <__NVIC_SetPriority+0xd4>)
 8000a76:	1dfb      	adds	r3, r7, #7
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	b25b      	sxtb	r3, r3
 8000a7c:	089b      	lsrs	r3, r3, #2
 8000a7e:	430a      	orrs	r2, r1
 8000a80:	33c0      	adds	r3, #192	; 0xc0
 8000a82:	009b      	lsls	r3, r3, #2
 8000a84:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000a86:	e031      	b.n	8000aec <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a88:	4a1b      	ldr	r2, [pc, #108]	; (8000af8 <__NVIC_SetPriority+0xd8>)
 8000a8a:	1dfb      	adds	r3, r7, #7
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	0019      	movs	r1, r3
 8000a90:	230f      	movs	r3, #15
 8000a92:	400b      	ands	r3, r1
 8000a94:	3b08      	subs	r3, #8
 8000a96:	089b      	lsrs	r3, r3, #2
 8000a98:	3306      	adds	r3, #6
 8000a9a:	009b      	lsls	r3, r3, #2
 8000a9c:	18d3      	adds	r3, r2, r3
 8000a9e:	3304      	adds	r3, #4
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	1dfa      	adds	r2, r7, #7
 8000aa4:	7812      	ldrb	r2, [r2, #0]
 8000aa6:	0011      	movs	r1, r2
 8000aa8:	2203      	movs	r2, #3
 8000aaa:	400a      	ands	r2, r1
 8000aac:	00d2      	lsls	r2, r2, #3
 8000aae:	21ff      	movs	r1, #255	; 0xff
 8000ab0:	4091      	lsls	r1, r2
 8000ab2:	000a      	movs	r2, r1
 8000ab4:	43d2      	mvns	r2, r2
 8000ab6:	401a      	ands	r2, r3
 8000ab8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	019b      	lsls	r3, r3, #6
 8000abe:	22ff      	movs	r2, #255	; 0xff
 8000ac0:	401a      	ands	r2, r3
 8000ac2:	1dfb      	adds	r3, r7, #7
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	2303      	movs	r3, #3
 8000aca:	4003      	ands	r3, r0
 8000acc:	00db      	lsls	r3, r3, #3
 8000ace:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ad0:	4809      	ldr	r0, [pc, #36]	; (8000af8 <__NVIC_SetPriority+0xd8>)
 8000ad2:	1dfb      	adds	r3, r7, #7
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	001c      	movs	r4, r3
 8000ad8:	230f      	movs	r3, #15
 8000ada:	4023      	ands	r3, r4
 8000adc:	3b08      	subs	r3, #8
 8000ade:	089b      	lsrs	r3, r3, #2
 8000ae0:	430a      	orrs	r2, r1
 8000ae2:	3306      	adds	r3, #6
 8000ae4:	009b      	lsls	r3, r3, #2
 8000ae6:	18c3      	adds	r3, r0, r3
 8000ae8:	3304      	adds	r3, #4
 8000aea:	601a      	str	r2, [r3, #0]
}
 8000aec:	46c0      	nop			; (mov r8, r8)
 8000aee:	46bd      	mov	sp, r7
 8000af0:	b003      	add	sp, #12
 8000af2:	bd90      	pop	{r4, r7, pc}
 8000af4:	e000e100 	.word	0xe000e100
 8000af8:	e000ed00 	.word	0xe000ed00

08000afc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	1e5a      	subs	r2, r3, #1
 8000b08:	2380      	movs	r3, #128	; 0x80
 8000b0a:	045b      	lsls	r3, r3, #17
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	d301      	bcc.n	8000b14 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b10:	2301      	movs	r3, #1
 8000b12:	e010      	b.n	8000b36 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b14:	4b0a      	ldr	r3, [pc, #40]	; (8000b40 <SysTick_Config+0x44>)
 8000b16:	687a      	ldr	r2, [r7, #4]
 8000b18:	3a01      	subs	r2, #1
 8000b1a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	425b      	negs	r3, r3
 8000b20:	2103      	movs	r1, #3
 8000b22:	0018      	movs	r0, r3
 8000b24:	f7ff ff7c 	bl	8000a20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b28:	4b05      	ldr	r3, [pc, #20]	; (8000b40 <SysTick_Config+0x44>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b2e:	4b04      	ldr	r3, [pc, #16]	; (8000b40 <SysTick_Config+0x44>)
 8000b30:	2207      	movs	r2, #7
 8000b32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b34:	2300      	movs	r3, #0
}
 8000b36:	0018      	movs	r0, r3
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	b002      	add	sp, #8
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	46c0      	nop			; (mov r8, r8)
 8000b40:	e000e010 	.word	0xe000e010

08000b44 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b084      	sub	sp, #16
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	60b9      	str	r1, [r7, #8]
 8000b4c:	607a      	str	r2, [r7, #4]
 8000b4e:	210f      	movs	r1, #15
 8000b50:	187b      	adds	r3, r7, r1
 8000b52:	1c02      	adds	r2, r0, #0
 8000b54:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000b56:	68ba      	ldr	r2, [r7, #8]
 8000b58:	187b      	adds	r3, r7, r1
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	b25b      	sxtb	r3, r3
 8000b5e:	0011      	movs	r1, r2
 8000b60:	0018      	movs	r0, r3
 8000b62:	f7ff ff5d 	bl	8000a20 <__NVIC_SetPriority>
}
 8000b66:	46c0      	nop			; (mov r8, r8)
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	b004      	add	sp, #16
 8000b6c:	bd80      	pop	{r7, pc}

08000b6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b6e:	b580      	push	{r7, lr}
 8000b70:	b082      	sub	sp, #8
 8000b72:	af00      	add	r7, sp, #0
 8000b74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	0018      	movs	r0, r3
 8000b7a:	f7ff ffbf 	bl	8000afc <SysTick_Config>
 8000b7e:	0003      	movs	r3, r0
}
 8000b80:	0018      	movs	r0, r3
 8000b82:	46bd      	mov	sp, r7
 8000b84:	b002      	add	sp, #8
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b086      	sub	sp, #24
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
 8000b90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b92:	2300      	movs	r3, #0
 8000b94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b96:	e155      	b.n	8000e44 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	2101      	movs	r1, #1
 8000b9e:	697a      	ldr	r2, [r7, #20]
 8000ba0:	4091      	lsls	r1, r2
 8000ba2:	000a      	movs	r2, r1
 8000ba4:	4013      	ands	r3, r2
 8000ba6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d100      	bne.n	8000bb0 <HAL_GPIO_Init+0x28>
 8000bae:	e146      	b.n	8000e3e <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	2203      	movs	r2, #3
 8000bb6:	4013      	ands	r3, r2
 8000bb8:	2b01      	cmp	r3, #1
 8000bba:	d005      	beq.n	8000bc8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	685b      	ldr	r3, [r3, #4]
 8000bc0:	2203      	movs	r2, #3
 8000bc2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000bc4:	2b02      	cmp	r3, #2
 8000bc6:	d130      	bne.n	8000c2a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	689b      	ldr	r3, [r3, #8]
 8000bcc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000bce:	697b      	ldr	r3, [r7, #20]
 8000bd0:	005b      	lsls	r3, r3, #1
 8000bd2:	2203      	movs	r2, #3
 8000bd4:	409a      	lsls	r2, r3
 8000bd6:	0013      	movs	r3, r2
 8000bd8:	43da      	mvns	r2, r3
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	4013      	ands	r3, r2
 8000bde:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	68da      	ldr	r2, [r3, #12]
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	005b      	lsls	r3, r3, #1
 8000be8:	409a      	lsls	r2, r3
 8000bea:	0013      	movs	r3, r2
 8000bec:	693a      	ldr	r2, [r7, #16]
 8000bee:	4313      	orrs	r3, r2
 8000bf0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	693a      	ldr	r2, [r7, #16]
 8000bf6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000bfe:	2201      	movs	r2, #1
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	409a      	lsls	r2, r3
 8000c04:	0013      	movs	r3, r2
 8000c06:	43da      	mvns	r2, r3
 8000c08:	693b      	ldr	r3, [r7, #16]
 8000c0a:	4013      	ands	r3, r2
 8000c0c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	091b      	lsrs	r3, r3, #4
 8000c14:	2201      	movs	r2, #1
 8000c16:	401a      	ands	r2, r3
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	409a      	lsls	r2, r3
 8000c1c:	0013      	movs	r3, r2
 8000c1e:	693a      	ldr	r2, [r7, #16]
 8000c20:	4313      	orrs	r3, r2
 8000c22:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	693a      	ldr	r2, [r7, #16]
 8000c28:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	2203      	movs	r2, #3
 8000c30:	4013      	ands	r3, r2
 8000c32:	2b03      	cmp	r3, #3
 8000c34:	d017      	beq.n	8000c66 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	68db      	ldr	r3, [r3, #12]
 8000c3a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	005b      	lsls	r3, r3, #1
 8000c40:	2203      	movs	r2, #3
 8000c42:	409a      	lsls	r2, r3
 8000c44:	0013      	movs	r3, r2
 8000c46:	43da      	mvns	r2, r3
 8000c48:	693b      	ldr	r3, [r7, #16]
 8000c4a:	4013      	ands	r3, r2
 8000c4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	689a      	ldr	r2, [r3, #8]
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	409a      	lsls	r2, r3
 8000c58:	0013      	movs	r3, r2
 8000c5a:	693a      	ldr	r2, [r7, #16]
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	693a      	ldr	r2, [r7, #16]
 8000c64:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	2203      	movs	r2, #3
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	2b02      	cmp	r3, #2
 8000c70:	d123      	bne.n	8000cba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c72:	697b      	ldr	r3, [r7, #20]
 8000c74:	08da      	lsrs	r2, r3, #3
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	3208      	adds	r2, #8
 8000c7a:	0092      	lsls	r2, r2, #2
 8000c7c:	58d3      	ldr	r3, [r2, r3]
 8000c7e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c80:	697b      	ldr	r3, [r7, #20]
 8000c82:	2207      	movs	r2, #7
 8000c84:	4013      	ands	r3, r2
 8000c86:	009b      	lsls	r3, r3, #2
 8000c88:	220f      	movs	r2, #15
 8000c8a:	409a      	lsls	r2, r3
 8000c8c:	0013      	movs	r3, r2
 8000c8e:	43da      	mvns	r2, r3
 8000c90:	693b      	ldr	r3, [r7, #16]
 8000c92:	4013      	ands	r3, r2
 8000c94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	691a      	ldr	r2, [r3, #16]
 8000c9a:	697b      	ldr	r3, [r7, #20]
 8000c9c:	2107      	movs	r1, #7
 8000c9e:	400b      	ands	r3, r1
 8000ca0:	009b      	lsls	r3, r3, #2
 8000ca2:	409a      	lsls	r2, r3
 8000ca4:	0013      	movs	r3, r2
 8000ca6:	693a      	ldr	r2, [r7, #16]
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	08da      	lsrs	r2, r3, #3
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	3208      	adds	r2, #8
 8000cb4:	0092      	lsls	r2, r2, #2
 8000cb6:	6939      	ldr	r1, [r7, #16]
 8000cb8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	005b      	lsls	r3, r3, #1
 8000cc4:	2203      	movs	r2, #3
 8000cc6:	409a      	lsls	r2, r3
 8000cc8:	0013      	movs	r3, r2
 8000cca:	43da      	mvns	r2, r3
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	4013      	ands	r3, r2
 8000cd0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	2203      	movs	r2, #3
 8000cd8:	401a      	ands	r2, r3
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	005b      	lsls	r3, r3, #1
 8000cde:	409a      	lsls	r2, r3
 8000ce0:	0013      	movs	r3, r2
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	4313      	orrs	r3, r2
 8000ce6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	693a      	ldr	r2, [r7, #16]
 8000cec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	685a      	ldr	r2, [r3, #4]
 8000cf2:	23c0      	movs	r3, #192	; 0xc0
 8000cf4:	029b      	lsls	r3, r3, #10
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	d100      	bne.n	8000cfc <HAL_GPIO_Init+0x174>
 8000cfa:	e0a0      	b.n	8000e3e <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cfc:	4b57      	ldr	r3, [pc, #348]	; (8000e5c <HAL_GPIO_Init+0x2d4>)
 8000cfe:	699a      	ldr	r2, [r3, #24]
 8000d00:	4b56      	ldr	r3, [pc, #344]	; (8000e5c <HAL_GPIO_Init+0x2d4>)
 8000d02:	2101      	movs	r1, #1
 8000d04:	430a      	orrs	r2, r1
 8000d06:	619a      	str	r2, [r3, #24]
 8000d08:	4b54      	ldr	r3, [pc, #336]	; (8000e5c <HAL_GPIO_Init+0x2d4>)
 8000d0a:	699b      	ldr	r3, [r3, #24]
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	4013      	ands	r3, r2
 8000d10:	60bb      	str	r3, [r7, #8]
 8000d12:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000d14:	4a52      	ldr	r2, [pc, #328]	; (8000e60 <HAL_GPIO_Init+0x2d8>)
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	089b      	lsrs	r3, r3, #2
 8000d1a:	3302      	adds	r3, #2
 8000d1c:	009b      	lsls	r3, r3, #2
 8000d1e:	589b      	ldr	r3, [r3, r2]
 8000d20:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000d22:	697b      	ldr	r3, [r7, #20]
 8000d24:	2203      	movs	r2, #3
 8000d26:	4013      	ands	r3, r2
 8000d28:	009b      	lsls	r3, r3, #2
 8000d2a:	220f      	movs	r2, #15
 8000d2c:	409a      	lsls	r2, r3
 8000d2e:	0013      	movs	r3, r2
 8000d30:	43da      	mvns	r2, r3
 8000d32:	693b      	ldr	r3, [r7, #16]
 8000d34:	4013      	ands	r3, r2
 8000d36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000d38:	687a      	ldr	r2, [r7, #4]
 8000d3a:	2390      	movs	r3, #144	; 0x90
 8000d3c:	05db      	lsls	r3, r3, #23
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	d019      	beq.n	8000d76 <HAL_GPIO_Init+0x1ee>
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	4a47      	ldr	r2, [pc, #284]	; (8000e64 <HAL_GPIO_Init+0x2dc>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d013      	beq.n	8000d72 <HAL_GPIO_Init+0x1ea>
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	4a46      	ldr	r2, [pc, #280]	; (8000e68 <HAL_GPIO_Init+0x2e0>)
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d00d      	beq.n	8000d6e <HAL_GPIO_Init+0x1e6>
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4a45      	ldr	r2, [pc, #276]	; (8000e6c <HAL_GPIO_Init+0x2e4>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d007      	beq.n	8000d6a <HAL_GPIO_Init+0x1e2>
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	4a44      	ldr	r2, [pc, #272]	; (8000e70 <HAL_GPIO_Init+0x2e8>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d101      	bne.n	8000d66 <HAL_GPIO_Init+0x1de>
 8000d62:	2304      	movs	r3, #4
 8000d64:	e008      	b.n	8000d78 <HAL_GPIO_Init+0x1f0>
 8000d66:	2305      	movs	r3, #5
 8000d68:	e006      	b.n	8000d78 <HAL_GPIO_Init+0x1f0>
 8000d6a:	2303      	movs	r3, #3
 8000d6c:	e004      	b.n	8000d78 <HAL_GPIO_Init+0x1f0>
 8000d6e:	2302      	movs	r3, #2
 8000d70:	e002      	b.n	8000d78 <HAL_GPIO_Init+0x1f0>
 8000d72:	2301      	movs	r3, #1
 8000d74:	e000      	b.n	8000d78 <HAL_GPIO_Init+0x1f0>
 8000d76:	2300      	movs	r3, #0
 8000d78:	697a      	ldr	r2, [r7, #20]
 8000d7a:	2103      	movs	r1, #3
 8000d7c:	400a      	ands	r2, r1
 8000d7e:	0092      	lsls	r2, r2, #2
 8000d80:	4093      	lsls	r3, r2
 8000d82:	693a      	ldr	r2, [r7, #16]
 8000d84:	4313      	orrs	r3, r2
 8000d86:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d88:	4935      	ldr	r1, [pc, #212]	; (8000e60 <HAL_GPIO_Init+0x2d8>)
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	089b      	lsrs	r3, r3, #2
 8000d8e:	3302      	adds	r3, #2
 8000d90:	009b      	lsls	r3, r3, #2
 8000d92:	693a      	ldr	r2, [r7, #16]
 8000d94:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d96:	4b37      	ldr	r3, [pc, #220]	; (8000e74 <HAL_GPIO_Init+0x2ec>)
 8000d98:	689b      	ldr	r3, [r3, #8]
 8000d9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	43da      	mvns	r2, r3
 8000da0:	693b      	ldr	r3, [r7, #16]
 8000da2:	4013      	ands	r3, r2
 8000da4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	685a      	ldr	r2, [r3, #4]
 8000daa:	2380      	movs	r3, #128	; 0x80
 8000dac:	035b      	lsls	r3, r3, #13
 8000dae:	4013      	ands	r3, r2
 8000db0:	d003      	beq.n	8000dba <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000db2:	693a      	ldr	r2, [r7, #16]
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	4313      	orrs	r3, r2
 8000db8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000dba:	4b2e      	ldr	r3, [pc, #184]	; (8000e74 <HAL_GPIO_Init+0x2ec>)
 8000dbc:	693a      	ldr	r2, [r7, #16]
 8000dbe:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000dc0:	4b2c      	ldr	r3, [pc, #176]	; (8000e74 <HAL_GPIO_Init+0x2ec>)
 8000dc2:	68db      	ldr	r3, [r3, #12]
 8000dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	43da      	mvns	r2, r3
 8000dca:	693b      	ldr	r3, [r7, #16]
 8000dcc:	4013      	ands	r3, r2
 8000dce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	685a      	ldr	r2, [r3, #4]
 8000dd4:	2380      	movs	r3, #128	; 0x80
 8000dd6:	039b      	lsls	r3, r3, #14
 8000dd8:	4013      	ands	r3, r2
 8000dda:	d003      	beq.n	8000de4 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000ddc:	693a      	ldr	r2, [r7, #16]
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	4313      	orrs	r3, r2
 8000de2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000de4:	4b23      	ldr	r3, [pc, #140]	; (8000e74 <HAL_GPIO_Init+0x2ec>)
 8000de6:	693a      	ldr	r2, [r7, #16]
 8000de8:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000dea:	4b22      	ldr	r3, [pc, #136]	; (8000e74 <HAL_GPIO_Init+0x2ec>)
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	43da      	mvns	r2, r3
 8000df4:	693b      	ldr	r3, [r7, #16]
 8000df6:	4013      	ands	r3, r2
 8000df8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	685a      	ldr	r2, [r3, #4]
 8000dfe:	2380      	movs	r3, #128	; 0x80
 8000e00:	029b      	lsls	r3, r3, #10
 8000e02:	4013      	ands	r3, r2
 8000e04:	d003      	beq.n	8000e0e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000e06:	693a      	ldr	r2, [r7, #16]
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000e0e:	4b19      	ldr	r3, [pc, #100]	; (8000e74 <HAL_GPIO_Init+0x2ec>)
 8000e10:	693a      	ldr	r2, [r7, #16]
 8000e12:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000e14:	4b17      	ldr	r3, [pc, #92]	; (8000e74 <HAL_GPIO_Init+0x2ec>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	43da      	mvns	r2, r3
 8000e1e:	693b      	ldr	r3, [r7, #16]
 8000e20:	4013      	ands	r3, r2
 8000e22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	685a      	ldr	r2, [r3, #4]
 8000e28:	2380      	movs	r3, #128	; 0x80
 8000e2a:	025b      	lsls	r3, r3, #9
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	d003      	beq.n	8000e38 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000e30:	693a      	ldr	r2, [r7, #16]
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	4313      	orrs	r3, r2
 8000e36:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000e38:	4b0e      	ldr	r3, [pc, #56]	; (8000e74 <HAL_GPIO_Init+0x2ec>)
 8000e3a:	693a      	ldr	r2, [r7, #16]
 8000e3c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	3301      	adds	r3, #1
 8000e42:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	40da      	lsrs	r2, r3
 8000e4c:	1e13      	subs	r3, r2, #0
 8000e4e:	d000      	beq.n	8000e52 <HAL_GPIO_Init+0x2ca>
 8000e50:	e6a2      	b.n	8000b98 <HAL_GPIO_Init+0x10>
  } 
}
 8000e52:	46c0      	nop			; (mov r8, r8)
 8000e54:	46c0      	nop			; (mov r8, r8)
 8000e56:	46bd      	mov	sp, r7
 8000e58:	b006      	add	sp, #24
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	40021000 	.word	0x40021000
 8000e60:	40010000 	.word	0x40010000
 8000e64:	48000400 	.word	0x48000400
 8000e68:	48000800 	.word	0x48000800
 8000e6c:	48000c00 	.word	0x48000c00
 8000e70:	48001000 	.word	0x48001000
 8000e74:	40010400 	.word	0x40010400

08000e78 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	000a      	movs	r2, r1
 8000e82:	1cbb      	adds	r3, r7, #2
 8000e84:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	691b      	ldr	r3, [r3, #16]
 8000e8a:	1cba      	adds	r2, r7, #2
 8000e8c:	8812      	ldrh	r2, [r2, #0]
 8000e8e:	4013      	ands	r3, r2
 8000e90:	d004      	beq.n	8000e9c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000e92:	230f      	movs	r3, #15
 8000e94:	18fb      	adds	r3, r7, r3
 8000e96:	2201      	movs	r2, #1
 8000e98:	701a      	strb	r2, [r3, #0]
 8000e9a:	e003      	b.n	8000ea4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000e9c:	230f      	movs	r3, #15
 8000e9e:	18fb      	adds	r3, r7, r3
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000ea4:	230f      	movs	r3, #15
 8000ea6:	18fb      	adds	r3, r7, r3
 8000ea8:	781b      	ldrb	r3, [r3, #0]
  }
 8000eaa:	0018      	movs	r0, r3
 8000eac:	46bd      	mov	sp, r7
 8000eae:	b004      	add	sp, #16
 8000eb0:	bd80      	pop	{r7, pc}

08000eb2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000eb2:	b580      	push	{r7, lr}
 8000eb4:	b082      	sub	sp, #8
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	6078      	str	r0, [r7, #4]
 8000eba:	0008      	movs	r0, r1
 8000ebc:	0011      	movs	r1, r2
 8000ebe:	1cbb      	adds	r3, r7, #2
 8000ec0:	1c02      	adds	r2, r0, #0
 8000ec2:	801a      	strh	r2, [r3, #0]
 8000ec4:	1c7b      	adds	r3, r7, #1
 8000ec6:	1c0a      	adds	r2, r1, #0
 8000ec8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000eca:	1c7b      	adds	r3, r7, #1
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d004      	beq.n	8000edc <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ed2:	1cbb      	adds	r3, r7, #2
 8000ed4:	881a      	ldrh	r2, [r3, #0]
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000eda:	e003      	b.n	8000ee4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000edc:	1cbb      	adds	r3, r7, #2
 8000ede:	881a      	ldrh	r2, [r3, #0]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000ee4:	46c0      	nop			; (mov r8, r8)
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	b002      	add	sp, #8
 8000eea:	bd80      	pop	{r7, pc}

08000eec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b088      	sub	sp, #32
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d102      	bne.n	8000f00 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000efa:	2301      	movs	r3, #1
 8000efc:	f000 fb76 	bl	80015ec <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	2201      	movs	r2, #1
 8000f06:	4013      	ands	r3, r2
 8000f08:	d100      	bne.n	8000f0c <HAL_RCC_OscConfig+0x20>
 8000f0a:	e08e      	b.n	800102a <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000f0c:	4bc5      	ldr	r3, [pc, #788]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	220c      	movs	r2, #12
 8000f12:	4013      	ands	r3, r2
 8000f14:	2b04      	cmp	r3, #4
 8000f16:	d00e      	beq.n	8000f36 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f18:	4bc2      	ldr	r3, [pc, #776]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	220c      	movs	r2, #12
 8000f1e:	4013      	ands	r3, r2
 8000f20:	2b08      	cmp	r3, #8
 8000f22:	d117      	bne.n	8000f54 <HAL_RCC_OscConfig+0x68>
 8000f24:	4bbf      	ldr	r3, [pc, #764]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000f26:	685a      	ldr	r2, [r3, #4]
 8000f28:	23c0      	movs	r3, #192	; 0xc0
 8000f2a:	025b      	lsls	r3, r3, #9
 8000f2c:	401a      	ands	r2, r3
 8000f2e:	2380      	movs	r3, #128	; 0x80
 8000f30:	025b      	lsls	r3, r3, #9
 8000f32:	429a      	cmp	r2, r3
 8000f34:	d10e      	bne.n	8000f54 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f36:	4bbb      	ldr	r3, [pc, #748]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	2380      	movs	r3, #128	; 0x80
 8000f3c:	029b      	lsls	r3, r3, #10
 8000f3e:	4013      	ands	r3, r2
 8000f40:	d100      	bne.n	8000f44 <HAL_RCC_OscConfig+0x58>
 8000f42:	e071      	b.n	8001028 <HAL_RCC_OscConfig+0x13c>
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d000      	beq.n	8000f4e <HAL_RCC_OscConfig+0x62>
 8000f4c:	e06c      	b.n	8001028 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	f000 fb4c 	bl	80015ec <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	2b01      	cmp	r3, #1
 8000f5a:	d107      	bne.n	8000f6c <HAL_RCC_OscConfig+0x80>
 8000f5c:	4bb1      	ldr	r3, [pc, #708]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	4bb0      	ldr	r3, [pc, #704]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000f62:	2180      	movs	r1, #128	; 0x80
 8000f64:	0249      	lsls	r1, r1, #9
 8000f66:	430a      	orrs	r2, r1
 8000f68:	601a      	str	r2, [r3, #0]
 8000f6a:	e02f      	b.n	8000fcc <HAL_RCC_OscConfig+0xe0>
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d10c      	bne.n	8000f8e <HAL_RCC_OscConfig+0xa2>
 8000f74:	4bab      	ldr	r3, [pc, #684]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	4baa      	ldr	r3, [pc, #680]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000f7a:	49ab      	ldr	r1, [pc, #684]	; (8001228 <HAL_RCC_OscConfig+0x33c>)
 8000f7c:	400a      	ands	r2, r1
 8000f7e:	601a      	str	r2, [r3, #0]
 8000f80:	4ba8      	ldr	r3, [pc, #672]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	4ba7      	ldr	r3, [pc, #668]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000f86:	49a9      	ldr	r1, [pc, #676]	; (800122c <HAL_RCC_OscConfig+0x340>)
 8000f88:	400a      	ands	r2, r1
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	e01e      	b.n	8000fcc <HAL_RCC_OscConfig+0xe0>
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	2b05      	cmp	r3, #5
 8000f94:	d10e      	bne.n	8000fb4 <HAL_RCC_OscConfig+0xc8>
 8000f96:	4ba3      	ldr	r3, [pc, #652]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	4ba2      	ldr	r3, [pc, #648]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000f9c:	2180      	movs	r1, #128	; 0x80
 8000f9e:	02c9      	lsls	r1, r1, #11
 8000fa0:	430a      	orrs	r2, r1
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	4b9f      	ldr	r3, [pc, #636]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000fa6:	681a      	ldr	r2, [r3, #0]
 8000fa8:	4b9e      	ldr	r3, [pc, #632]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000faa:	2180      	movs	r1, #128	; 0x80
 8000fac:	0249      	lsls	r1, r1, #9
 8000fae:	430a      	orrs	r2, r1
 8000fb0:	601a      	str	r2, [r3, #0]
 8000fb2:	e00b      	b.n	8000fcc <HAL_RCC_OscConfig+0xe0>
 8000fb4:	4b9b      	ldr	r3, [pc, #620]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	4b9a      	ldr	r3, [pc, #616]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000fba:	499b      	ldr	r1, [pc, #620]	; (8001228 <HAL_RCC_OscConfig+0x33c>)
 8000fbc:	400a      	ands	r2, r1
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	4b98      	ldr	r3, [pc, #608]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	4b97      	ldr	r3, [pc, #604]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000fc6:	4999      	ldr	r1, [pc, #612]	; (800122c <HAL_RCC_OscConfig+0x340>)
 8000fc8:	400a      	ands	r2, r1
 8000fca:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d014      	beq.n	8000ffe <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd4:	f7ff fcf6 	bl	80009c4 <HAL_GetTick>
 8000fd8:	0003      	movs	r3, r0
 8000fda:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fdc:	e008      	b.n	8000ff0 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fde:	f7ff fcf1 	bl	80009c4 <HAL_GetTick>
 8000fe2:	0002      	movs	r2, r0
 8000fe4:	69bb      	ldr	r3, [r7, #24]
 8000fe6:	1ad3      	subs	r3, r2, r3
 8000fe8:	2b64      	cmp	r3, #100	; 0x64
 8000fea:	d901      	bls.n	8000ff0 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8000fec:	2303      	movs	r3, #3
 8000fee:	e2fd      	b.n	80015ec <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ff0:	4b8c      	ldr	r3, [pc, #560]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000ff2:	681a      	ldr	r2, [r3, #0]
 8000ff4:	2380      	movs	r3, #128	; 0x80
 8000ff6:	029b      	lsls	r3, r3, #10
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	d0f0      	beq.n	8000fde <HAL_RCC_OscConfig+0xf2>
 8000ffc:	e015      	b.n	800102a <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ffe:	f7ff fce1 	bl	80009c4 <HAL_GetTick>
 8001002:	0003      	movs	r3, r0
 8001004:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001006:	e008      	b.n	800101a <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001008:	f7ff fcdc 	bl	80009c4 <HAL_GetTick>
 800100c:	0002      	movs	r2, r0
 800100e:	69bb      	ldr	r3, [r7, #24]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	2b64      	cmp	r3, #100	; 0x64
 8001014:	d901      	bls.n	800101a <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001016:	2303      	movs	r3, #3
 8001018:	e2e8      	b.n	80015ec <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800101a:	4b82      	ldr	r3, [pc, #520]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	2380      	movs	r3, #128	; 0x80
 8001020:	029b      	lsls	r3, r3, #10
 8001022:	4013      	ands	r3, r2
 8001024:	d1f0      	bne.n	8001008 <HAL_RCC_OscConfig+0x11c>
 8001026:	e000      	b.n	800102a <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001028:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	2202      	movs	r2, #2
 8001030:	4013      	ands	r3, r2
 8001032:	d100      	bne.n	8001036 <HAL_RCC_OscConfig+0x14a>
 8001034:	e06c      	b.n	8001110 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001036:	4b7b      	ldr	r3, [pc, #492]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	220c      	movs	r2, #12
 800103c:	4013      	ands	r3, r2
 800103e:	d00e      	beq.n	800105e <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001040:	4b78      	ldr	r3, [pc, #480]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	220c      	movs	r2, #12
 8001046:	4013      	ands	r3, r2
 8001048:	2b08      	cmp	r3, #8
 800104a:	d11f      	bne.n	800108c <HAL_RCC_OscConfig+0x1a0>
 800104c:	4b75      	ldr	r3, [pc, #468]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 800104e:	685a      	ldr	r2, [r3, #4]
 8001050:	23c0      	movs	r3, #192	; 0xc0
 8001052:	025b      	lsls	r3, r3, #9
 8001054:	401a      	ands	r2, r3
 8001056:	2380      	movs	r3, #128	; 0x80
 8001058:	021b      	lsls	r3, r3, #8
 800105a:	429a      	cmp	r2, r3
 800105c:	d116      	bne.n	800108c <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800105e:	4b71      	ldr	r3, [pc, #452]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	2202      	movs	r2, #2
 8001064:	4013      	ands	r3, r2
 8001066:	d005      	beq.n	8001074 <HAL_RCC_OscConfig+0x188>
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	68db      	ldr	r3, [r3, #12]
 800106c:	2b01      	cmp	r3, #1
 800106e:	d001      	beq.n	8001074 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001070:	2301      	movs	r3, #1
 8001072:	e2bb      	b.n	80015ec <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001074:	4b6b      	ldr	r3, [pc, #428]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	22f8      	movs	r2, #248	; 0xf8
 800107a:	4393      	bics	r3, r2
 800107c:	0019      	movs	r1, r3
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	691b      	ldr	r3, [r3, #16]
 8001082:	00da      	lsls	r2, r3, #3
 8001084:	4b67      	ldr	r3, [pc, #412]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8001086:	430a      	orrs	r2, r1
 8001088:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800108a:	e041      	b.n	8001110 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d024      	beq.n	80010de <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001094:	4b63      	ldr	r3, [pc, #396]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	4b62      	ldr	r3, [pc, #392]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 800109a:	2101      	movs	r1, #1
 800109c:	430a      	orrs	r2, r1
 800109e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010a0:	f7ff fc90 	bl	80009c4 <HAL_GetTick>
 80010a4:	0003      	movs	r3, r0
 80010a6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010a8:	e008      	b.n	80010bc <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010aa:	f7ff fc8b 	bl	80009c4 <HAL_GetTick>
 80010ae:	0002      	movs	r2, r0
 80010b0:	69bb      	ldr	r3, [r7, #24]
 80010b2:	1ad3      	subs	r3, r2, r3
 80010b4:	2b02      	cmp	r3, #2
 80010b6:	d901      	bls.n	80010bc <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80010b8:	2303      	movs	r3, #3
 80010ba:	e297      	b.n	80015ec <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010bc:	4b59      	ldr	r3, [pc, #356]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	2202      	movs	r2, #2
 80010c2:	4013      	ands	r3, r2
 80010c4:	d0f1      	beq.n	80010aa <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010c6:	4b57      	ldr	r3, [pc, #348]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	22f8      	movs	r2, #248	; 0xf8
 80010cc:	4393      	bics	r3, r2
 80010ce:	0019      	movs	r1, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	691b      	ldr	r3, [r3, #16]
 80010d4:	00da      	lsls	r2, r3, #3
 80010d6:	4b53      	ldr	r3, [pc, #332]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 80010d8:	430a      	orrs	r2, r1
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	e018      	b.n	8001110 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010de:	4b51      	ldr	r3, [pc, #324]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	4b50      	ldr	r3, [pc, #320]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 80010e4:	2101      	movs	r1, #1
 80010e6:	438a      	bics	r2, r1
 80010e8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ea:	f7ff fc6b 	bl	80009c4 <HAL_GetTick>
 80010ee:	0003      	movs	r3, r0
 80010f0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010f2:	e008      	b.n	8001106 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010f4:	f7ff fc66 	bl	80009c4 <HAL_GetTick>
 80010f8:	0002      	movs	r2, r0
 80010fa:	69bb      	ldr	r3, [r7, #24]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d901      	bls.n	8001106 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8001102:	2303      	movs	r3, #3
 8001104:	e272      	b.n	80015ec <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001106:	4b47      	ldr	r3, [pc, #284]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	2202      	movs	r2, #2
 800110c:	4013      	ands	r3, r2
 800110e:	d1f1      	bne.n	80010f4 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	2208      	movs	r2, #8
 8001116:	4013      	ands	r3, r2
 8001118:	d036      	beq.n	8001188 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	69db      	ldr	r3, [r3, #28]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d019      	beq.n	8001156 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001122:	4b40      	ldr	r3, [pc, #256]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8001124:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001126:	4b3f      	ldr	r3, [pc, #252]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8001128:	2101      	movs	r1, #1
 800112a:	430a      	orrs	r2, r1
 800112c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800112e:	f7ff fc49 	bl	80009c4 <HAL_GetTick>
 8001132:	0003      	movs	r3, r0
 8001134:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001136:	e008      	b.n	800114a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001138:	f7ff fc44 	bl	80009c4 <HAL_GetTick>
 800113c:	0002      	movs	r2, r0
 800113e:	69bb      	ldr	r3, [r7, #24]
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	2b02      	cmp	r3, #2
 8001144:	d901      	bls.n	800114a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001146:	2303      	movs	r3, #3
 8001148:	e250      	b.n	80015ec <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800114a:	4b36      	ldr	r3, [pc, #216]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 800114c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800114e:	2202      	movs	r2, #2
 8001150:	4013      	ands	r3, r2
 8001152:	d0f1      	beq.n	8001138 <HAL_RCC_OscConfig+0x24c>
 8001154:	e018      	b.n	8001188 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001156:	4b33      	ldr	r3, [pc, #204]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8001158:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800115a:	4b32      	ldr	r3, [pc, #200]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 800115c:	2101      	movs	r1, #1
 800115e:	438a      	bics	r2, r1
 8001160:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001162:	f7ff fc2f 	bl	80009c4 <HAL_GetTick>
 8001166:	0003      	movs	r3, r0
 8001168:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800116a:	e008      	b.n	800117e <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800116c:	f7ff fc2a 	bl	80009c4 <HAL_GetTick>
 8001170:	0002      	movs	r2, r0
 8001172:	69bb      	ldr	r3, [r7, #24]
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	2b02      	cmp	r3, #2
 8001178:	d901      	bls.n	800117e <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800117a:	2303      	movs	r3, #3
 800117c:	e236      	b.n	80015ec <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800117e:	4b29      	ldr	r3, [pc, #164]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8001180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001182:	2202      	movs	r2, #2
 8001184:	4013      	ands	r3, r2
 8001186:	d1f1      	bne.n	800116c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2204      	movs	r2, #4
 800118e:	4013      	ands	r3, r2
 8001190:	d100      	bne.n	8001194 <HAL_RCC_OscConfig+0x2a8>
 8001192:	e0b5      	b.n	8001300 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001194:	201f      	movs	r0, #31
 8001196:	183b      	adds	r3, r7, r0
 8001198:	2200      	movs	r2, #0
 800119a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800119c:	4b21      	ldr	r3, [pc, #132]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 800119e:	69da      	ldr	r2, [r3, #28]
 80011a0:	2380      	movs	r3, #128	; 0x80
 80011a2:	055b      	lsls	r3, r3, #21
 80011a4:	4013      	ands	r3, r2
 80011a6:	d110      	bne.n	80011ca <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011a8:	4b1e      	ldr	r3, [pc, #120]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 80011aa:	69da      	ldr	r2, [r3, #28]
 80011ac:	4b1d      	ldr	r3, [pc, #116]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 80011ae:	2180      	movs	r1, #128	; 0x80
 80011b0:	0549      	lsls	r1, r1, #21
 80011b2:	430a      	orrs	r2, r1
 80011b4:	61da      	str	r2, [r3, #28]
 80011b6:	4b1b      	ldr	r3, [pc, #108]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 80011b8:	69da      	ldr	r2, [r3, #28]
 80011ba:	2380      	movs	r3, #128	; 0x80
 80011bc:	055b      	lsls	r3, r3, #21
 80011be:	4013      	ands	r3, r2
 80011c0:	60fb      	str	r3, [r7, #12]
 80011c2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80011c4:	183b      	adds	r3, r7, r0
 80011c6:	2201      	movs	r2, #1
 80011c8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011ca:	4b19      	ldr	r3, [pc, #100]	; (8001230 <HAL_RCC_OscConfig+0x344>)
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	2380      	movs	r3, #128	; 0x80
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	4013      	ands	r3, r2
 80011d4:	d11a      	bne.n	800120c <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011d6:	4b16      	ldr	r3, [pc, #88]	; (8001230 <HAL_RCC_OscConfig+0x344>)
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	4b15      	ldr	r3, [pc, #84]	; (8001230 <HAL_RCC_OscConfig+0x344>)
 80011dc:	2180      	movs	r1, #128	; 0x80
 80011de:	0049      	lsls	r1, r1, #1
 80011e0:	430a      	orrs	r2, r1
 80011e2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011e4:	f7ff fbee 	bl	80009c4 <HAL_GetTick>
 80011e8:	0003      	movs	r3, r0
 80011ea:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011ec:	e008      	b.n	8001200 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011ee:	f7ff fbe9 	bl	80009c4 <HAL_GetTick>
 80011f2:	0002      	movs	r2, r0
 80011f4:	69bb      	ldr	r3, [r7, #24]
 80011f6:	1ad3      	subs	r3, r2, r3
 80011f8:	2b64      	cmp	r3, #100	; 0x64
 80011fa:	d901      	bls.n	8001200 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80011fc:	2303      	movs	r3, #3
 80011fe:	e1f5      	b.n	80015ec <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001200:	4b0b      	ldr	r3, [pc, #44]	; (8001230 <HAL_RCC_OscConfig+0x344>)
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	2380      	movs	r3, #128	; 0x80
 8001206:	005b      	lsls	r3, r3, #1
 8001208:	4013      	ands	r3, r2
 800120a:	d0f0      	beq.n	80011ee <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	689b      	ldr	r3, [r3, #8]
 8001210:	2b01      	cmp	r3, #1
 8001212:	d10f      	bne.n	8001234 <HAL_RCC_OscConfig+0x348>
 8001214:	4b03      	ldr	r3, [pc, #12]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8001216:	6a1a      	ldr	r2, [r3, #32]
 8001218:	4b02      	ldr	r3, [pc, #8]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 800121a:	2101      	movs	r1, #1
 800121c:	430a      	orrs	r2, r1
 800121e:	621a      	str	r2, [r3, #32]
 8001220:	e036      	b.n	8001290 <HAL_RCC_OscConfig+0x3a4>
 8001222:	46c0      	nop			; (mov r8, r8)
 8001224:	40021000 	.word	0x40021000
 8001228:	fffeffff 	.word	0xfffeffff
 800122c:	fffbffff 	.word	0xfffbffff
 8001230:	40007000 	.word	0x40007000
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d10c      	bne.n	8001256 <HAL_RCC_OscConfig+0x36a>
 800123c:	4bca      	ldr	r3, [pc, #808]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 800123e:	6a1a      	ldr	r2, [r3, #32]
 8001240:	4bc9      	ldr	r3, [pc, #804]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001242:	2101      	movs	r1, #1
 8001244:	438a      	bics	r2, r1
 8001246:	621a      	str	r2, [r3, #32]
 8001248:	4bc7      	ldr	r3, [pc, #796]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 800124a:	6a1a      	ldr	r2, [r3, #32]
 800124c:	4bc6      	ldr	r3, [pc, #792]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 800124e:	2104      	movs	r1, #4
 8001250:	438a      	bics	r2, r1
 8001252:	621a      	str	r2, [r3, #32]
 8001254:	e01c      	b.n	8001290 <HAL_RCC_OscConfig+0x3a4>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	2b05      	cmp	r3, #5
 800125c:	d10c      	bne.n	8001278 <HAL_RCC_OscConfig+0x38c>
 800125e:	4bc2      	ldr	r3, [pc, #776]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001260:	6a1a      	ldr	r2, [r3, #32]
 8001262:	4bc1      	ldr	r3, [pc, #772]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001264:	2104      	movs	r1, #4
 8001266:	430a      	orrs	r2, r1
 8001268:	621a      	str	r2, [r3, #32]
 800126a:	4bbf      	ldr	r3, [pc, #764]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 800126c:	6a1a      	ldr	r2, [r3, #32]
 800126e:	4bbe      	ldr	r3, [pc, #760]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001270:	2101      	movs	r1, #1
 8001272:	430a      	orrs	r2, r1
 8001274:	621a      	str	r2, [r3, #32]
 8001276:	e00b      	b.n	8001290 <HAL_RCC_OscConfig+0x3a4>
 8001278:	4bbb      	ldr	r3, [pc, #748]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 800127a:	6a1a      	ldr	r2, [r3, #32]
 800127c:	4bba      	ldr	r3, [pc, #744]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 800127e:	2101      	movs	r1, #1
 8001280:	438a      	bics	r2, r1
 8001282:	621a      	str	r2, [r3, #32]
 8001284:	4bb8      	ldr	r3, [pc, #736]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001286:	6a1a      	ldr	r2, [r3, #32]
 8001288:	4bb7      	ldr	r3, [pc, #732]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 800128a:	2104      	movs	r1, #4
 800128c:	438a      	bics	r2, r1
 800128e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	689b      	ldr	r3, [r3, #8]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d014      	beq.n	80012c2 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001298:	f7ff fb94 	bl	80009c4 <HAL_GetTick>
 800129c:	0003      	movs	r3, r0
 800129e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012a0:	e009      	b.n	80012b6 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012a2:	f7ff fb8f 	bl	80009c4 <HAL_GetTick>
 80012a6:	0002      	movs	r2, r0
 80012a8:	69bb      	ldr	r3, [r7, #24]
 80012aa:	1ad3      	subs	r3, r2, r3
 80012ac:	4aaf      	ldr	r2, [pc, #700]	; (800156c <HAL_RCC_OscConfig+0x680>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d901      	bls.n	80012b6 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80012b2:	2303      	movs	r3, #3
 80012b4:	e19a      	b.n	80015ec <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012b6:	4bac      	ldr	r3, [pc, #688]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 80012b8:	6a1b      	ldr	r3, [r3, #32]
 80012ba:	2202      	movs	r2, #2
 80012bc:	4013      	ands	r3, r2
 80012be:	d0f0      	beq.n	80012a2 <HAL_RCC_OscConfig+0x3b6>
 80012c0:	e013      	b.n	80012ea <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012c2:	f7ff fb7f 	bl	80009c4 <HAL_GetTick>
 80012c6:	0003      	movs	r3, r0
 80012c8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012ca:	e009      	b.n	80012e0 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012cc:	f7ff fb7a 	bl	80009c4 <HAL_GetTick>
 80012d0:	0002      	movs	r2, r0
 80012d2:	69bb      	ldr	r3, [r7, #24]
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	4aa5      	ldr	r2, [pc, #660]	; (800156c <HAL_RCC_OscConfig+0x680>)
 80012d8:	4293      	cmp	r3, r2
 80012da:	d901      	bls.n	80012e0 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80012dc:	2303      	movs	r3, #3
 80012de:	e185      	b.n	80015ec <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012e0:	4ba1      	ldr	r3, [pc, #644]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 80012e2:	6a1b      	ldr	r3, [r3, #32]
 80012e4:	2202      	movs	r2, #2
 80012e6:	4013      	ands	r3, r2
 80012e8:	d1f0      	bne.n	80012cc <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80012ea:	231f      	movs	r3, #31
 80012ec:	18fb      	adds	r3, r7, r3
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	2b01      	cmp	r3, #1
 80012f2:	d105      	bne.n	8001300 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012f4:	4b9c      	ldr	r3, [pc, #624]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 80012f6:	69da      	ldr	r2, [r3, #28]
 80012f8:	4b9b      	ldr	r3, [pc, #620]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 80012fa:	499d      	ldr	r1, [pc, #628]	; (8001570 <HAL_RCC_OscConfig+0x684>)
 80012fc:	400a      	ands	r2, r1
 80012fe:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	2210      	movs	r2, #16
 8001306:	4013      	ands	r3, r2
 8001308:	d063      	beq.n	80013d2 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	695b      	ldr	r3, [r3, #20]
 800130e:	2b01      	cmp	r3, #1
 8001310:	d12a      	bne.n	8001368 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001312:	4b95      	ldr	r3, [pc, #596]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001314:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001316:	4b94      	ldr	r3, [pc, #592]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001318:	2104      	movs	r1, #4
 800131a:	430a      	orrs	r2, r1
 800131c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800131e:	4b92      	ldr	r3, [pc, #584]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001320:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001322:	4b91      	ldr	r3, [pc, #580]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001324:	2101      	movs	r1, #1
 8001326:	430a      	orrs	r2, r1
 8001328:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800132a:	f7ff fb4b 	bl	80009c4 <HAL_GetTick>
 800132e:	0003      	movs	r3, r0
 8001330:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001332:	e008      	b.n	8001346 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001334:	f7ff fb46 	bl	80009c4 <HAL_GetTick>
 8001338:	0002      	movs	r2, r0
 800133a:	69bb      	ldr	r3, [r7, #24]
 800133c:	1ad3      	subs	r3, r2, r3
 800133e:	2b02      	cmp	r3, #2
 8001340:	d901      	bls.n	8001346 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001342:	2303      	movs	r3, #3
 8001344:	e152      	b.n	80015ec <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001346:	4b88      	ldr	r3, [pc, #544]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001348:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800134a:	2202      	movs	r2, #2
 800134c:	4013      	ands	r3, r2
 800134e:	d0f1      	beq.n	8001334 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001350:	4b85      	ldr	r3, [pc, #532]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001352:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001354:	22f8      	movs	r2, #248	; 0xf8
 8001356:	4393      	bics	r3, r2
 8001358:	0019      	movs	r1, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	699b      	ldr	r3, [r3, #24]
 800135e:	00da      	lsls	r2, r3, #3
 8001360:	4b81      	ldr	r3, [pc, #516]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001362:	430a      	orrs	r2, r1
 8001364:	635a      	str	r2, [r3, #52]	; 0x34
 8001366:	e034      	b.n	80013d2 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	695b      	ldr	r3, [r3, #20]
 800136c:	3305      	adds	r3, #5
 800136e:	d111      	bne.n	8001394 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001370:	4b7d      	ldr	r3, [pc, #500]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001372:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001374:	4b7c      	ldr	r3, [pc, #496]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001376:	2104      	movs	r1, #4
 8001378:	438a      	bics	r2, r1
 800137a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800137c:	4b7a      	ldr	r3, [pc, #488]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 800137e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001380:	22f8      	movs	r2, #248	; 0xf8
 8001382:	4393      	bics	r3, r2
 8001384:	0019      	movs	r1, r3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	699b      	ldr	r3, [r3, #24]
 800138a:	00da      	lsls	r2, r3, #3
 800138c:	4b76      	ldr	r3, [pc, #472]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 800138e:	430a      	orrs	r2, r1
 8001390:	635a      	str	r2, [r3, #52]	; 0x34
 8001392:	e01e      	b.n	80013d2 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001394:	4b74      	ldr	r3, [pc, #464]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001396:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001398:	4b73      	ldr	r3, [pc, #460]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 800139a:	2104      	movs	r1, #4
 800139c:	430a      	orrs	r2, r1
 800139e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80013a0:	4b71      	ldr	r3, [pc, #452]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 80013a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013a4:	4b70      	ldr	r3, [pc, #448]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 80013a6:	2101      	movs	r1, #1
 80013a8:	438a      	bics	r2, r1
 80013aa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013ac:	f7ff fb0a 	bl	80009c4 <HAL_GetTick>
 80013b0:	0003      	movs	r3, r0
 80013b2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80013b4:	e008      	b.n	80013c8 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80013b6:	f7ff fb05 	bl	80009c4 <HAL_GetTick>
 80013ba:	0002      	movs	r2, r0
 80013bc:	69bb      	ldr	r3, [r7, #24]
 80013be:	1ad3      	subs	r3, r2, r3
 80013c0:	2b02      	cmp	r3, #2
 80013c2:	d901      	bls.n	80013c8 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80013c4:	2303      	movs	r3, #3
 80013c6:	e111      	b.n	80015ec <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80013c8:	4b67      	ldr	r3, [pc, #412]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 80013ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013cc:	2202      	movs	r2, #2
 80013ce:	4013      	ands	r3, r2
 80013d0:	d1f1      	bne.n	80013b6 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	2220      	movs	r2, #32
 80013d8:	4013      	ands	r3, r2
 80013da:	d05c      	beq.n	8001496 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80013dc:	4b62      	ldr	r3, [pc, #392]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	220c      	movs	r2, #12
 80013e2:	4013      	ands	r3, r2
 80013e4:	2b0c      	cmp	r3, #12
 80013e6:	d00e      	beq.n	8001406 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80013e8:	4b5f      	ldr	r3, [pc, #380]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	220c      	movs	r2, #12
 80013ee:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80013f0:	2b08      	cmp	r3, #8
 80013f2:	d114      	bne.n	800141e <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80013f4:	4b5c      	ldr	r3, [pc, #368]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 80013f6:	685a      	ldr	r2, [r3, #4]
 80013f8:	23c0      	movs	r3, #192	; 0xc0
 80013fa:	025b      	lsls	r3, r3, #9
 80013fc:	401a      	ands	r2, r3
 80013fe:	23c0      	movs	r3, #192	; 0xc0
 8001400:	025b      	lsls	r3, r3, #9
 8001402:	429a      	cmp	r2, r3
 8001404:	d10b      	bne.n	800141e <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001406:	4b58      	ldr	r3, [pc, #352]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001408:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800140a:	2380      	movs	r3, #128	; 0x80
 800140c:	029b      	lsls	r3, r3, #10
 800140e:	4013      	ands	r3, r2
 8001410:	d040      	beq.n	8001494 <HAL_RCC_OscConfig+0x5a8>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6a1b      	ldr	r3, [r3, #32]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d03c      	beq.n	8001494 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	e0e6      	b.n	80015ec <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6a1b      	ldr	r3, [r3, #32]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d01b      	beq.n	800145e <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001426:	4b50      	ldr	r3, [pc, #320]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001428:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800142a:	4b4f      	ldr	r3, [pc, #316]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 800142c:	2180      	movs	r1, #128	; 0x80
 800142e:	0249      	lsls	r1, r1, #9
 8001430:	430a      	orrs	r2, r1
 8001432:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001434:	f7ff fac6 	bl	80009c4 <HAL_GetTick>
 8001438:	0003      	movs	r3, r0
 800143a:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800143c:	e008      	b.n	8001450 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800143e:	f7ff fac1 	bl	80009c4 <HAL_GetTick>
 8001442:	0002      	movs	r2, r0
 8001444:	69bb      	ldr	r3, [r7, #24]
 8001446:	1ad3      	subs	r3, r2, r3
 8001448:	2b02      	cmp	r3, #2
 800144a:	d901      	bls.n	8001450 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 800144c:	2303      	movs	r3, #3
 800144e:	e0cd      	b.n	80015ec <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001450:	4b45      	ldr	r3, [pc, #276]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001452:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001454:	2380      	movs	r3, #128	; 0x80
 8001456:	029b      	lsls	r3, r3, #10
 8001458:	4013      	ands	r3, r2
 800145a:	d0f0      	beq.n	800143e <HAL_RCC_OscConfig+0x552>
 800145c:	e01b      	b.n	8001496 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800145e:	4b42      	ldr	r3, [pc, #264]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001460:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001462:	4b41      	ldr	r3, [pc, #260]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001464:	4943      	ldr	r1, [pc, #268]	; (8001574 <HAL_RCC_OscConfig+0x688>)
 8001466:	400a      	ands	r2, r1
 8001468:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800146a:	f7ff faab 	bl	80009c4 <HAL_GetTick>
 800146e:	0003      	movs	r3, r0
 8001470:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001472:	e008      	b.n	8001486 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001474:	f7ff faa6 	bl	80009c4 <HAL_GetTick>
 8001478:	0002      	movs	r2, r0
 800147a:	69bb      	ldr	r3, [r7, #24]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	2b02      	cmp	r3, #2
 8001480:	d901      	bls.n	8001486 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001482:	2303      	movs	r3, #3
 8001484:	e0b2      	b.n	80015ec <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001486:	4b38      	ldr	r3, [pc, #224]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001488:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800148a:	2380      	movs	r3, #128	; 0x80
 800148c:	029b      	lsls	r3, r3, #10
 800148e:	4013      	ands	r3, r2
 8001490:	d1f0      	bne.n	8001474 <HAL_RCC_OscConfig+0x588>
 8001492:	e000      	b.n	8001496 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001494:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800149a:	2b00      	cmp	r3, #0
 800149c:	d100      	bne.n	80014a0 <HAL_RCC_OscConfig+0x5b4>
 800149e:	e0a4      	b.n	80015ea <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014a0:	4b31      	ldr	r3, [pc, #196]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	220c      	movs	r2, #12
 80014a6:	4013      	ands	r3, r2
 80014a8:	2b08      	cmp	r3, #8
 80014aa:	d100      	bne.n	80014ae <HAL_RCC_OscConfig+0x5c2>
 80014ac:	e078      	b.n	80015a0 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b2:	2b02      	cmp	r3, #2
 80014b4:	d14c      	bne.n	8001550 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014b6:	4b2c      	ldr	r3, [pc, #176]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	4b2b      	ldr	r3, [pc, #172]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 80014bc:	492e      	ldr	r1, [pc, #184]	; (8001578 <HAL_RCC_OscConfig+0x68c>)
 80014be:	400a      	ands	r2, r1
 80014c0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c2:	f7ff fa7f 	bl	80009c4 <HAL_GetTick>
 80014c6:	0003      	movs	r3, r0
 80014c8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014ca:	e008      	b.n	80014de <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014cc:	f7ff fa7a 	bl	80009c4 <HAL_GetTick>
 80014d0:	0002      	movs	r2, r0
 80014d2:	69bb      	ldr	r3, [r7, #24]
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	2b02      	cmp	r3, #2
 80014d8:	d901      	bls.n	80014de <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80014da:	2303      	movs	r3, #3
 80014dc:	e086      	b.n	80015ec <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014de:	4b22      	ldr	r3, [pc, #136]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	2380      	movs	r3, #128	; 0x80
 80014e4:	049b      	lsls	r3, r3, #18
 80014e6:	4013      	ands	r3, r2
 80014e8:	d1f0      	bne.n	80014cc <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014ea:	4b1f      	ldr	r3, [pc, #124]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 80014ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014ee:	220f      	movs	r2, #15
 80014f0:	4393      	bics	r3, r2
 80014f2:	0019      	movs	r1, r3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014f8:	4b1b      	ldr	r3, [pc, #108]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 80014fa:	430a      	orrs	r2, r1
 80014fc:	62da      	str	r2, [r3, #44]	; 0x2c
 80014fe:	4b1a      	ldr	r3, [pc, #104]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	4a1e      	ldr	r2, [pc, #120]	; (800157c <HAL_RCC_OscConfig+0x690>)
 8001504:	4013      	ands	r3, r2
 8001506:	0019      	movs	r1, r3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001510:	431a      	orrs	r2, r3
 8001512:	4b15      	ldr	r3, [pc, #84]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001514:	430a      	orrs	r2, r1
 8001516:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001518:	4b13      	ldr	r3, [pc, #76]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	4b12      	ldr	r3, [pc, #72]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 800151e:	2180      	movs	r1, #128	; 0x80
 8001520:	0449      	lsls	r1, r1, #17
 8001522:	430a      	orrs	r2, r1
 8001524:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001526:	f7ff fa4d 	bl	80009c4 <HAL_GetTick>
 800152a:	0003      	movs	r3, r0
 800152c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800152e:	e008      	b.n	8001542 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001530:	f7ff fa48 	bl	80009c4 <HAL_GetTick>
 8001534:	0002      	movs	r2, r0
 8001536:	69bb      	ldr	r3, [r7, #24]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	2b02      	cmp	r3, #2
 800153c:	d901      	bls.n	8001542 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800153e:	2303      	movs	r3, #3
 8001540:	e054      	b.n	80015ec <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001542:	4b09      	ldr	r3, [pc, #36]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	2380      	movs	r3, #128	; 0x80
 8001548:	049b      	lsls	r3, r3, #18
 800154a:	4013      	ands	r3, r2
 800154c:	d0f0      	beq.n	8001530 <HAL_RCC_OscConfig+0x644>
 800154e:	e04c      	b.n	80015ea <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001550:	4b05      	ldr	r3, [pc, #20]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	4b04      	ldr	r3, [pc, #16]	; (8001568 <HAL_RCC_OscConfig+0x67c>)
 8001556:	4908      	ldr	r1, [pc, #32]	; (8001578 <HAL_RCC_OscConfig+0x68c>)
 8001558:	400a      	ands	r2, r1
 800155a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800155c:	f7ff fa32 	bl	80009c4 <HAL_GetTick>
 8001560:	0003      	movs	r3, r0
 8001562:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001564:	e015      	b.n	8001592 <HAL_RCC_OscConfig+0x6a6>
 8001566:	46c0      	nop			; (mov r8, r8)
 8001568:	40021000 	.word	0x40021000
 800156c:	00001388 	.word	0x00001388
 8001570:	efffffff 	.word	0xefffffff
 8001574:	fffeffff 	.word	0xfffeffff
 8001578:	feffffff 	.word	0xfeffffff
 800157c:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001580:	f7ff fa20 	bl	80009c4 <HAL_GetTick>
 8001584:	0002      	movs	r2, r0
 8001586:	69bb      	ldr	r3, [r7, #24]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	2b02      	cmp	r3, #2
 800158c:	d901      	bls.n	8001592 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e02c      	b.n	80015ec <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001592:	4b18      	ldr	r3, [pc, #96]	; (80015f4 <HAL_RCC_OscConfig+0x708>)
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	2380      	movs	r3, #128	; 0x80
 8001598:	049b      	lsls	r3, r3, #18
 800159a:	4013      	ands	r3, r2
 800159c:	d1f0      	bne.n	8001580 <HAL_RCC_OscConfig+0x694>
 800159e:	e024      	b.n	80015ea <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d101      	bne.n	80015ac <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80015a8:	2301      	movs	r3, #1
 80015aa:	e01f      	b.n	80015ec <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80015ac:	4b11      	ldr	r3, [pc, #68]	; (80015f4 <HAL_RCC_OscConfig+0x708>)
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80015b2:	4b10      	ldr	r3, [pc, #64]	; (80015f4 <HAL_RCC_OscConfig+0x708>)
 80015b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015b6:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80015b8:	697a      	ldr	r2, [r7, #20]
 80015ba:	23c0      	movs	r3, #192	; 0xc0
 80015bc:	025b      	lsls	r3, r3, #9
 80015be:	401a      	ands	r2, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d10e      	bne.n	80015e6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	220f      	movs	r2, #15
 80015cc:	401a      	ands	r2, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d107      	bne.n	80015e6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80015d6:	697a      	ldr	r2, [r7, #20]
 80015d8:	23f0      	movs	r3, #240	; 0xf0
 80015da:	039b      	lsls	r3, r3, #14
 80015dc:	401a      	ands	r2, r3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d001      	beq.n	80015ea <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	e000      	b.n	80015ec <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80015ea:	2300      	movs	r3, #0
}
 80015ec:	0018      	movs	r0, r3
 80015ee:	46bd      	mov	sp, r7
 80015f0:	b008      	add	sp, #32
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	40021000 	.word	0x40021000

080015f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
 8001600:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d101      	bne.n	800160c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001608:	2301      	movs	r3, #1
 800160a:	e0bf      	b.n	800178c <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800160c:	4b61      	ldr	r3, [pc, #388]	; (8001794 <HAL_RCC_ClockConfig+0x19c>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2201      	movs	r2, #1
 8001612:	4013      	ands	r3, r2
 8001614:	683a      	ldr	r2, [r7, #0]
 8001616:	429a      	cmp	r2, r3
 8001618:	d911      	bls.n	800163e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800161a:	4b5e      	ldr	r3, [pc, #376]	; (8001794 <HAL_RCC_ClockConfig+0x19c>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2201      	movs	r2, #1
 8001620:	4393      	bics	r3, r2
 8001622:	0019      	movs	r1, r3
 8001624:	4b5b      	ldr	r3, [pc, #364]	; (8001794 <HAL_RCC_ClockConfig+0x19c>)
 8001626:	683a      	ldr	r2, [r7, #0]
 8001628:	430a      	orrs	r2, r1
 800162a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800162c:	4b59      	ldr	r3, [pc, #356]	; (8001794 <HAL_RCC_ClockConfig+0x19c>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2201      	movs	r2, #1
 8001632:	4013      	ands	r3, r2
 8001634:	683a      	ldr	r2, [r7, #0]
 8001636:	429a      	cmp	r2, r3
 8001638:	d001      	beq.n	800163e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	e0a6      	b.n	800178c <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2202      	movs	r2, #2
 8001644:	4013      	ands	r3, r2
 8001646:	d015      	beq.n	8001674 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	2204      	movs	r2, #4
 800164e:	4013      	ands	r3, r2
 8001650:	d006      	beq.n	8001660 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001652:	4b51      	ldr	r3, [pc, #324]	; (8001798 <HAL_RCC_ClockConfig+0x1a0>)
 8001654:	685a      	ldr	r2, [r3, #4]
 8001656:	4b50      	ldr	r3, [pc, #320]	; (8001798 <HAL_RCC_ClockConfig+0x1a0>)
 8001658:	21e0      	movs	r1, #224	; 0xe0
 800165a:	00c9      	lsls	r1, r1, #3
 800165c:	430a      	orrs	r2, r1
 800165e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001660:	4b4d      	ldr	r3, [pc, #308]	; (8001798 <HAL_RCC_ClockConfig+0x1a0>)
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	22f0      	movs	r2, #240	; 0xf0
 8001666:	4393      	bics	r3, r2
 8001668:	0019      	movs	r1, r3
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	689a      	ldr	r2, [r3, #8]
 800166e:	4b4a      	ldr	r3, [pc, #296]	; (8001798 <HAL_RCC_ClockConfig+0x1a0>)
 8001670:	430a      	orrs	r2, r1
 8001672:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2201      	movs	r2, #1
 800167a:	4013      	ands	r3, r2
 800167c:	d04c      	beq.n	8001718 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	2b01      	cmp	r3, #1
 8001684:	d107      	bne.n	8001696 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001686:	4b44      	ldr	r3, [pc, #272]	; (8001798 <HAL_RCC_ClockConfig+0x1a0>)
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	2380      	movs	r3, #128	; 0x80
 800168c:	029b      	lsls	r3, r3, #10
 800168e:	4013      	ands	r3, r2
 8001690:	d120      	bne.n	80016d4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e07a      	b.n	800178c <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	2b02      	cmp	r3, #2
 800169c:	d107      	bne.n	80016ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800169e:	4b3e      	ldr	r3, [pc, #248]	; (8001798 <HAL_RCC_ClockConfig+0x1a0>)
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	2380      	movs	r3, #128	; 0x80
 80016a4:	049b      	lsls	r3, r3, #18
 80016a6:	4013      	ands	r3, r2
 80016a8:	d114      	bne.n	80016d4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e06e      	b.n	800178c <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	2b03      	cmp	r3, #3
 80016b4:	d107      	bne.n	80016c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80016b6:	4b38      	ldr	r3, [pc, #224]	; (8001798 <HAL_RCC_ClockConfig+0x1a0>)
 80016b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016ba:	2380      	movs	r3, #128	; 0x80
 80016bc:	029b      	lsls	r3, r3, #10
 80016be:	4013      	ands	r3, r2
 80016c0:	d108      	bne.n	80016d4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	e062      	b.n	800178c <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016c6:	4b34      	ldr	r3, [pc, #208]	; (8001798 <HAL_RCC_ClockConfig+0x1a0>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2202      	movs	r2, #2
 80016cc:	4013      	ands	r3, r2
 80016ce:	d101      	bne.n	80016d4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80016d0:	2301      	movs	r3, #1
 80016d2:	e05b      	b.n	800178c <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016d4:	4b30      	ldr	r3, [pc, #192]	; (8001798 <HAL_RCC_ClockConfig+0x1a0>)
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	2203      	movs	r2, #3
 80016da:	4393      	bics	r3, r2
 80016dc:	0019      	movs	r1, r3
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	685a      	ldr	r2, [r3, #4]
 80016e2:	4b2d      	ldr	r3, [pc, #180]	; (8001798 <HAL_RCC_ClockConfig+0x1a0>)
 80016e4:	430a      	orrs	r2, r1
 80016e6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016e8:	f7ff f96c 	bl	80009c4 <HAL_GetTick>
 80016ec:	0003      	movs	r3, r0
 80016ee:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016f0:	e009      	b.n	8001706 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016f2:	f7ff f967 	bl	80009c4 <HAL_GetTick>
 80016f6:	0002      	movs	r2, r0
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	4a27      	ldr	r2, [pc, #156]	; (800179c <HAL_RCC_ClockConfig+0x1a4>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d901      	bls.n	8001706 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001702:	2303      	movs	r3, #3
 8001704:	e042      	b.n	800178c <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001706:	4b24      	ldr	r3, [pc, #144]	; (8001798 <HAL_RCC_ClockConfig+0x1a0>)
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	220c      	movs	r2, #12
 800170c:	401a      	ands	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	429a      	cmp	r2, r3
 8001716:	d1ec      	bne.n	80016f2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001718:	4b1e      	ldr	r3, [pc, #120]	; (8001794 <HAL_RCC_ClockConfig+0x19c>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	2201      	movs	r2, #1
 800171e:	4013      	ands	r3, r2
 8001720:	683a      	ldr	r2, [r7, #0]
 8001722:	429a      	cmp	r2, r3
 8001724:	d211      	bcs.n	800174a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001726:	4b1b      	ldr	r3, [pc, #108]	; (8001794 <HAL_RCC_ClockConfig+0x19c>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2201      	movs	r2, #1
 800172c:	4393      	bics	r3, r2
 800172e:	0019      	movs	r1, r3
 8001730:	4b18      	ldr	r3, [pc, #96]	; (8001794 <HAL_RCC_ClockConfig+0x19c>)
 8001732:	683a      	ldr	r2, [r7, #0]
 8001734:	430a      	orrs	r2, r1
 8001736:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001738:	4b16      	ldr	r3, [pc, #88]	; (8001794 <HAL_RCC_ClockConfig+0x19c>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	2201      	movs	r2, #1
 800173e:	4013      	ands	r3, r2
 8001740:	683a      	ldr	r2, [r7, #0]
 8001742:	429a      	cmp	r2, r3
 8001744:	d001      	beq.n	800174a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e020      	b.n	800178c <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	2204      	movs	r2, #4
 8001750:	4013      	ands	r3, r2
 8001752:	d009      	beq.n	8001768 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001754:	4b10      	ldr	r3, [pc, #64]	; (8001798 <HAL_RCC_ClockConfig+0x1a0>)
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	4a11      	ldr	r2, [pc, #68]	; (80017a0 <HAL_RCC_ClockConfig+0x1a8>)
 800175a:	4013      	ands	r3, r2
 800175c:	0019      	movs	r1, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	68da      	ldr	r2, [r3, #12]
 8001762:	4b0d      	ldr	r3, [pc, #52]	; (8001798 <HAL_RCC_ClockConfig+0x1a0>)
 8001764:	430a      	orrs	r2, r1
 8001766:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001768:	f000 f820 	bl	80017ac <HAL_RCC_GetSysClockFreq>
 800176c:	0001      	movs	r1, r0
 800176e:	4b0a      	ldr	r3, [pc, #40]	; (8001798 <HAL_RCC_ClockConfig+0x1a0>)
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	091b      	lsrs	r3, r3, #4
 8001774:	220f      	movs	r2, #15
 8001776:	4013      	ands	r3, r2
 8001778:	4a0a      	ldr	r2, [pc, #40]	; (80017a4 <HAL_RCC_ClockConfig+0x1ac>)
 800177a:	5cd3      	ldrb	r3, [r2, r3]
 800177c:	000a      	movs	r2, r1
 800177e:	40da      	lsrs	r2, r3
 8001780:	4b09      	ldr	r3, [pc, #36]	; (80017a8 <HAL_RCC_ClockConfig+0x1b0>)
 8001782:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001784:	2000      	movs	r0, #0
 8001786:	f7ff f8d7 	bl	8000938 <HAL_InitTick>
  
  return HAL_OK;
 800178a:	2300      	movs	r3, #0
}
 800178c:	0018      	movs	r0, r3
 800178e:	46bd      	mov	sp, r7
 8001790:	b004      	add	sp, #16
 8001792:	bd80      	pop	{r7, pc}
 8001794:	40022000 	.word	0x40022000
 8001798:	40021000 	.word	0x40021000
 800179c:	00001388 	.word	0x00001388
 80017a0:	fffff8ff 	.word	0xfffff8ff
 80017a4:	08002924 	.word	0x08002924
 80017a8:	20000000 	.word	0x20000000

080017ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b086      	sub	sp, #24
 80017b0:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80017b2:	2300      	movs	r3, #0
 80017b4:	60fb      	str	r3, [r7, #12]
 80017b6:	2300      	movs	r3, #0
 80017b8:	60bb      	str	r3, [r7, #8]
 80017ba:	2300      	movs	r3, #0
 80017bc:	617b      	str	r3, [r7, #20]
 80017be:	2300      	movs	r3, #0
 80017c0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80017c2:	2300      	movs	r3, #0
 80017c4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80017c6:	4b2d      	ldr	r3, [pc, #180]	; (800187c <HAL_RCC_GetSysClockFreq+0xd0>)
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	220c      	movs	r2, #12
 80017d0:	4013      	ands	r3, r2
 80017d2:	2b0c      	cmp	r3, #12
 80017d4:	d046      	beq.n	8001864 <HAL_RCC_GetSysClockFreq+0xb8>
 80017d6:	d848      	bhi.n	800186a <HAL_RCC_GetSysClockFreq+0xbe>
 80017d8:	2b04      	cmp	r3, #4
 80017da:	d002      	beq.n	80017e2 <HAL_RCC_GetSysClockFreq+0x36>
 80017dc:	2b08      	cmp	r3, #8
 80017de:	d003      	beq.n	80017e8 <HAL_RCC_GetSysClockFreq+0x3c>
 80017e0:	e043      	b.n	800186a <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80017e2:	4b27      	ldr	r3, [pc, #156]	; (8001880 <HAL_RCC_GetSysClockFreq+0xd4>)
 80017e4:	613b      	str	r3, [r7, #16]
      break;
 80017e6:	e043      	b.n	8001870 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	0c9b      	lsrs	r3, r3, #18
 80017ec:	220f      	movs	r2, #15
 80017ee:	4013      	ands	r3, r2
 80017f0:	4a24      	ldr	r2, [pc, #144]	; (8001884 <HAL_RCC_GetSysClockFreq+0xd8>)
 80017f2:	5cd3      	ldrb	r3, [r2, r3]
 80017f4:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80017f6:	4b21      	ldr	r3, [pc, #132]	; (800187c <HAL_RCC_GetSysClockFreq+0xd0>)
 80017f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017fa:	220f      	movs	r2, #15
 80017fc:	4013      	ands	r3, r2
 80017fe:	4a22      	ldr	r2, [pc, #136]	; (8001888 <HAL_RCC_GetSysClockFreq+0xdc>)
 8001800:	5cd3      	ldrb	r3, [r2, r3]
 8001802:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001804:	68fa      	ldr	r2, [r7, #12]
 8001806:	23c0      	movs	r3, #192	; 0xc0
 8001808:	025b      	lsls	r3, r3, #9
 800180a:	401a      	ands	r2, r3
 800180c:	2380      	movs	r3, #128	; 0x80
 800180e:	025b      	lsls	r3, r3, #9
 8001810:	429a      	cmp	r2, r3
 8001812:	d109      	bne.n	8001828 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001814:	68b9      	ldr	r1, [r7, #8]
 8001816:	481a      	ldr	r0, [pc, #104]	; (8001880 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001818:	f7fe fc76 	bl	8000108 <__udivsi3>
 800181c:	0003      	movs	r3, r0
 800181e:	001a      	movs	r2, r3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	4353      	muls	r3, r2
 8001824:	617b      	str	r3, [r7, #20]
 8001826:	e01a      	b.n	800185e <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001828:	68fa      	ldr	r2, [r7, #12]
 800182a:	23c0      	movs	r3, #192	; 0xc0
 800182c:	025b      	lsls	r3, r3, #9
 800182e:	401a      	ands	r2, r3
 8001830:	23c0      	movs	r3, #192	; 0xc0
 8001832:	025b      	lsls	r3, r3, #9
 8001834:	429a      	cmp	r2, r3
 8001836:	d109      	bne.n	800184c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001838:	68b9      	ldr	r1, [r7, #8]
 800183a:	4814      	ldr	r0, [pc, #80]	; (800188c <HAL_RCC_GetSysClockFreq+0xe0>)
 800183c:	f7fe fc64 	bl	8000108 <__udivsi3>
 8001840:	0003      	movs	r3, r0
 8001842:	001a      	movs	r2, r3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4353      	muls	r3, r2
 8001848:	617b      	str	r3, [r7, #20]
 800184a:	e008      	b.n	800185e <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800184c:	68b9      	ldr	r1, [r7, #8]
 800184e:	480c      	ldr	r0, [pc, #48]	; (8001880 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001850:	f7fe fc5a 	bl	8000108 <__udivsi3>
 8001854:	0003      	movs	r3, r0
 8001856:	001a      	movs	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	4353      	muls	r3, r2
 800185c:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	613b      	str	r3, [r7, #16]
      break;
 8001862:	e005      	b.n	8001870 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001864:	4b09      	ldr	r3, [pc, #36]	; (800188c <HAL_RCC_GetSysClockFreq+0xe0>)
 8001866:	613b      	str	r3, [r7, #16]
      break;
 8001868:	e002      	b.n	8001870 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800186a:	4b05      	ldr	r3, [pc, #20]	; (8001880 <HAL_RCC_GetSysClockFreq+0xd4>)
 800186c:	613b      	str	r3, [r7, #16]
      break;
 800186e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001870:	693b      	ldr	r3, [r7, #16]
}
 8001872:	0018      	movs	r0, r3
 8001874:	46bd      	mov	sp, r7
 8001876:	b006      	add	sp, #24
 8001878:	bd80      	pop	{r7, pc}
 800187a:	46c0      	nop			; (mov r8, r8)
 800187c:	40021000 	.word	0x40021000
 8001880:	007a1200 	.word	0x007a1200
 8001884:	0800293c 	.word	0x0800293c
 8001888:	0800294c 	.word	0x0800294c
 800188c:	02dc6c00 	.word	0x02dc6c00

08001890 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001894:	4b02      	ldr	r3, [pc, #8]	; (80018a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001896:	681b      	ldr	r3, [r3, #0]
}
 8001898:	0018      	movs	r0, r3
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	46c0      	nop			; (mov r8, r8)
 80018a0:	20000000 	.word	0x20000000

080018a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80018a8:	f7ff fff2 	bl	8001890 <HAL_RCC_GetHCLKFreq>
 80018ac:	0001      	movs	r1, r0
 80018ae:	4b06      	ldr	r3, [pc, #24]	; (80018c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	0a1b      	lsrs	r3, r3, #8
 80018b4:	2207      	movs	r2, #7
 80018b6:	4013      	ands	r3, r2
 80018b8:	4a04      	ldr	r2, [pc, #16]	; (80018cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80018ba:	5cd3      	ldrb	r3, [r2, r3]
 80018bc:	40d9      	lsrs	r1, r3
 80018be:	000b      	movs	r3, r1
}    
 80018c0:	0018      	movs	r0, r3
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	46c0      	nop			; (mov r8, r8)
 80018c8:	40021000 	.word	0x40021000
 80018cc:	08002934 	.word	0x08002934

080018d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b086      	sub	sp, #24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80018d8:	2300      	movs	r3, #0
 80018da:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80018dc:	2300      	movs	r3, #0
 80018de:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	2380      	movs	r3, #128	; 0x80
 80018e6:	025b      	lsls	r3, r3, #9
 80018e8:	4013      	ands	r3, r2
 80018ea:	d100      	bne.n	80018ee <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80018ec:	e08e      	b.n	8001a0c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80018ee:	2017      	movs	r0, #23
 80018f0:	183b      	adds	r3, r7, r0
 80018f2:	2200      	movs	r2, #0
 80018f4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018f6:	4b6e      	ldr	r3, [pc, #440]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80018f8:	69da      	ldr	r2, [r3, #28]
 80018fa:	2380      	movs	r3, #128	; 0x80
 80018fc:	055b      	lsls	r3, r3, #21
 80018fe:	4013      	ands	r3, r2
 8001900:	d110      	bne.n	8001924 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001902:	4b6b      	ldr	r3, [pc, #428]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001904:	69da      	ldr	r2, [r3, #28]
 8001906:	4b6a      	ldr	r3, [pc, #424]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001908:	2180      	movs	r1, #128	; 0x80
 800190a:	0549      	lsls	r1, r1, #21
 800190c:	430a      	orrs	r2, r1
 800190e:	61da      	str	r2, [r3, #28]
 8001910:	4b67      	ldr	r3, [pc, #412]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001912:	69da      	ldr	r2, [r3, #28]
 8001914:	2380      	movs	r3, #128	; 0x80
 8001916:	055b      	lsls	r3, r3, #21
 8001918:	4013      	ands	r3, r2
 800191a:	60bb      	str	r3, [r7, #8]
 800191c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800191e:	183b      	adds	r3, r7, r0
 8001920:	2201      	movs	r2, #1
 8001922:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001924:	4b63      	ldr	r3, [pc, #396]	; (8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	2380      	movs	r3, #128	; 0x80
 800192a:	005b      	lsls	r3, r3, #1
 800192c:	4013      	ands	r3, r2
 800192e:	d11a      	bne.n	8001966 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001930:	4b60      	ldr	r3, [pc, #384]	; (8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	4b5f      	ldr	r3, [pc, #380]	; (8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001936:	2180      	movs	r1, #128	; 0x80
 8001938:	0049      	lsls	r1, r1, #1
 800193a:	430a      	orrs	r2, r1
 800193c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800193e:	f7ff f841 	bl	80009c4 <HAL_GetTick>
 8001942:	0003      	movs	r3, r0
 8001944:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001946:	e008      	b.n	800195a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001948:	f7ff f83c 	bl	80009c4 <HAL_GetTick>
 800194c:	0002      	movs	r2, r0
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	2b64      	cmp	r3, #100	; 0x64
 8001954:	d901      	bls.n	800195a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e0a6      	b.n	8001aa8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800195a:	4b56      	ldr	r3, [pc, #344]	; (8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	2380      	movs	r3, #128	; 0x80
 8001960:	005b      	lsls	r3, r3, #1
 8001962:	4013      	ands	r3, r2
 8001964:	d0f0      	beq.n	8001948 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001966:	4b52      	ldr	r3, [pc, #328]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001968:	6a1a      	ldr	r2, [r3, #32]
 800196a:	23c0      	movs	r3, #192	; 0xc0
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	4013      	ands	r3, r2
 8001970:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d034      	beq.n	80019e2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	685a      	ldr	r2, [r3, #4]
 800197c:	23c0      	movs	r3, #192	; 0xc0
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	4013      	ands	r3, r2
 8001982:	68fa      	ldr	r2, [r7, #12]
 8001984:	429a      	cmp	r2, r3
 8001986:	d02c      	beq.n	80019e2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001988:	4b49      	ldr	r3, [pc, #292]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800198a:	6a1b      	ldr	r3, [r3, #32]
 800198c:	4a4a      	ldr	r2, [pc, #296]	; (8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800198e:	4013      	ands	r3, r2
 8001990:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001992:	4b47      	ldr	r3, [pc, #284]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001994:	6a1a      	ldr	r2, [r3, #32]
 8001996:	4b46      	ldr	r3, [pc, #280]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001998:	2180      	movs	r1, #128	; 0x80
 800199a:	0249      	lsls	r1, r1, #9
 800199c:	430a      	orrs	r2, r1
 800199e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80019a0:	4b43      	ldr	r3, [pc, #268]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80019a2:	6a1a      	ldr	r2, [r3, #32]
 80019a4:	4b42      	ldr	r3, [pc, #264]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80019a6:	4945      	ldr	r1, [pc, #276]	; (8001abc <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 80019a8:	400a      	ands	r2, r1
 80019aa:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80019ac:	4b40      	ldr	r3, [pc, #256]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80019ae:	68fa      	ldr	r2, [r7, #12]
 80019b0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	2201      	movs	r2, #1
 80019b6:	4013      	ands	r3, r2
 80019b8:	d013      	beq.n	80019e2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ba:	f7ff f803 	bl	80009c4 <HAL_GetTick>
 80019be:	0003      	movs	r3, r0
 80019c0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019c2:	e009      	b.n	80019d8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019c4:	f7fe fffe 	bl	80009c4 <HAL_GetTick>
 80019c8:	0002      	movs	r2, r0
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	4a3c      	ldr	r2, [pc, #240]	; (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d901      	bls.n	80019d8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80019d4:	2303      	movs	r3, #3
 80019d6:	e067      	b.n	8001aa8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019d8:	4b35      	ldr	r3, [pc, #212]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80019da:	6a1b      	ldr	r3, [r3, #32]
 80019dc:	2202      	movs	r2, #2
 80019de:	4013      	ands	r3, r2
 80019e0:	d0f0      	beq.n	80019c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80019e2:	4b33      	ldr	r3, [pc, #204]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80019e4:	6a1b      	ldr	r3, [r3, #32]
 80019e6:	4a34      	ldr	r2, [pc, #208]	; (8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80019e8:	4013      	ands	r3, r2
 80019ea:	0019      	movs	r1, r3
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	685a      	ldr	r2, [r3, #4]
 80019f0:	4b2f      	ldr	r3, [pc, #188]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80019f2:	430a      	orrs	r2, r1
 80019f4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80019f6:	2317      	movs	r3, #23
 80019f8:	18fb      	adds	r3, r7, r3
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d105      	bne.n	8001a0c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a00:	4b2b      	ldr	r3, [pc, #172]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a02:	69da      	ldr	r2, [r3, #28]
 8001a04:	4b2a      	ldr	r3, [pc, #168]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a06:	492f      	ldr	r1, [pc, #188]	; (8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8001a08:	400a      	ands	r2, r1
 8001a0a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2201      	movs	r2, #1
 8001a12:	4013      	ands	r3, r2
 8001a14:	d009      	beq.n	8001a2a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001a16:	4b26      	ldr	r3, [pc, #152]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1a:	2203      	movs	r2, #3
 8001a1c:	4393      	bics	r3, r2
 8001a1e:	0019      	movs	r1, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	689a      	ldr	r2, [r3, #8]
 8001a24:	4b22      	ldr	r3, [pc, #136]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a26:	430a      	orrs	r2, r1
 8001a28:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	2202      	movs	r2, #2
 8001a30:	4013      	ands	r3, r2
 8001a32:	d009      	beq.n	8001a48 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001a34:	4b1e      	ldr	r3, [pc, #120]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a38:	4a23      	ldr	r2, [pc, #140]	; (8001ac8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	0019      	movs	r1, r3
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	68da      	ldr	r2, [r3, #12]
 8001a42:	4b1b      	ldr	r3, [pc, #108]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a44:	430a      	orrs	r2, r1
 8001a46:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2220      	movs	r2, #32
 8001a4e:	4013      	ands	r3, r2
 8001a50:	d009      	beq.n	8001a66 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001a52:	4b17      	ldr	r3, [pc, #92]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a56:	2210      	movs	r2, #16
 8001a58:	4393      	bics	r3, r2
 8001a5a:	0019      	movs	r1, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	691a      	ldr	r2, [r3, #16]
 8001a60:	4b13      	ldr	r3, [pc, #76]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a62:	430a      	orrs	r2, r1
 8001a64:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	2380      	movs	r3, #128	; 0x80
 8001a6c:	029b      	lsls	r3, r3, #10
 8001a6e:	4013      	ands	r3, r2
 8001a70:	d009      	beq.n	8001a86 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001a72:	4b0f      	ldr	r3, [pc, #60]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a76:	2280      	movs	r2, #128	; 0x80
 8001a78:	4393      	bics	r3, r2
 8001a7a:	0019      	movs	r1, r3
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	699a      	ldr	r2, [r3, #24]
 8001a80:	4b0b      	ldr	r3, [pc, #44]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a82:	430a      	orrs	r2, r1
 8001a84:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	2380      	movs	r3, #128	; 0x80
 8001a8c:	00db      	lsls	r3, r3, #3
 8001a8e:	4013      	ands	r3, r2
 8001a90:	d009      	beq.n	8001aa6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001a92:	4b07      	ldr	r3, [pc, #28]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a96:	2240      	movs	r2, #64	; 0x40
 8001a98:	4393      	bics	r3, r2
 8001a9a:	0019      	movs	r1, r3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	695a      	ldr	r2, [r3, #20]
 8001aa0:	4b03      	ldr	r3, [pc, #12]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001aa2:	430a      	orrs	r2, r1
 8001aa4:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001aa6:	2300      	movs	r3, #0
}
 8001aa8:	0018      	movs	r0, r3
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	b006      	add	sp, #24
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	40007000 	.word	0x40007000
 8001ab8:	fffffcff 	.word	0xfffffcff
 8001abc:	fffeffff 	.word	0xfffeffff
 8001ac0:	00001388 	.word	0x00001388
 8001ac4:	efffffff 	.word	0xefffffff
 8001ac8:	fffcffff 	.word	0xfffcffff

08001acc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d101      	bne.n	8001ade <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	e042      	b.n	8001b64 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	223d      	movs	r2, #61	; 0x3d
 8001ae2:	5c9b      	ldrb	r3, [r3, r2]
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d107      	bne.n	8001afa <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	223c      	movs	r2, #60	; 0x3c
 8001aee:	2100      	movs	r1, #0
 8001af0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	0018      	movs	r0, r3
 8001af6:	f7fe fe43 	bl	8000780 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	223d      	movs	r2, #61	; 0x3d
 8001afe:	2102      	movs	r1, #2
 8001b00:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	3304      	adds	r3, #4
 8001b0a:	0019      	movs	r1, r3
 8001b0c:	0010      	movs	r0, r2
 8001b0e:	f000 f94b 	bl	8001da8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2246      	movs	r2, #70	; 0x46
 8001b16:	2101      	movs	r1, #1
 8001b18:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	223e      	movs	r2, #62	; 0x3e
 8001b1e:	2101      	movs	r1, #1
 8001b20:	5499      	strb	r1, [r3, r2]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	223f      	movs	r2, #63	; 0x3f
 8001b26:	2101      	movs	r1, #1
 8001b28:	5499      	strb	r1, [r3, r2]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2240      	movs	r2, #64	; 0x40
 8001b2e:	2101      	movs	r1, #1
 8001b30:	5499      	strb	r1, [r3, r2]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2241      	movs	r2, #65	; 0x41
 8001b36:	2101      	movs	r1, #1
 8001b38:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2242      	movs	r2, #66	; 0x42
 8001b3e:	2101      	movs	r1, #1
 8001b40:	5499      	strb	r1, [r3, r2]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2243      	movs	r2, #67	; 0x43
 8001b46:	2101      	movs	r1, #1
 8001b48:	5499      	strb	r1, [r3, r2]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2244      	movs	r2, #68	; 0x44
 8001b4e:	2101      	movs	r1, #1
 8001b50:	5499      	strb	r1, [r3, r2]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2245      	movs	r2, #69	; 0x45
 8001b56:	2101      	movs	r1, #1
 8001b58:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	223d      	movs	r2, #61	; 0x3d
 8001b5e:	2101      	movs	r1, #1
 8001b60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b62:	2300      	movs	r3, #0
}
 8001b64:	0018      	movs	r0, r3
 8001b66:	46bd      	mov	sp, r7
 8001b68:	b002      	add	sp, #8
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	223d      	movs	r2, #61	; 0x3d
 8001b78:	5c9b      	ldrb	r3, [r3, r2]
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d001      	beq.n	8001b84 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	e033      	b.n	8001bec <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	223d      	movs	r2, #61	; 0x3d
 8001b88:	2102      	movs	r1, #2
 8001b8a:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a18      	ldr	r2, [pc, #96]	; (8001bf4 <HAL_TIM_Base_Start+0x88>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d00f      	beq.n	8001bb6 <HAL_TIM_Base_Start+0x4a>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	2380      	movs	r3, #128	; 0x80
 8001b9c:	05db      	lsls	r3, r3, #23
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	d009      	beq.n	8001bb6 <HAL_TIM_Base_Start+0x4a>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a14      	ldr	r2, [pc, #80]	; (8001bf8 <HAL_TIM_Base_Start+0x8c>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d004      	beq.n	8001bb6 <HAL_TIM_Base_Start+0x4a>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a12      	ldr	r2, [pc, #72]	; (8001bfc <HAL_TIM_Base_Start+0x90>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d111      	bne.n	8001bda <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	2207      	movs	r2, #7
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	2b06      	cmp	r3, #6
 8001bc6:	d010      	beq.n	8001bea <HAL_TIM_Base_Start+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	2101      	movs	r1, #1
 8001bd4:	430a      	orrs	r2, r1
 8001bd6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bd8:	e007      	b.n	8001bea <HAL_TIM_Base_Start+0x7e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	2101      	movs	r1, #1
 8001be6:	430a      	orrs	r2, r1
 8001be8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001bea:	2300      	movs	r3, #0
}
 8001bec:	0018      	movs	r0, r3
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	b004      	add	sp, #16
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	40012c00 	.word	0x40012c00
 8001bf8:	40000400 	.word	0x40000400
 8001bfc:	40014000 	.word	0x40014000

08001c00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c0a:	230f      	movs	r3, #15
 8001c0c:	18fb      	adds	r3, r7, r3
 8001c0e:	2200      	movs	r2, #0
 8001c10:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	223c      	movs	r2, #60	; 0x3c
 8001c16:	5c9b      	ldrb	r3, [r3, r2]
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d101      	bne.n	8001c20 <HAL_TIM_ConfigClockSource+0x20>
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	e0bc      	b.n	8001d9a <HAL_TIM_ConfigClockSource+0x19a>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	223c      	movs	r2, #60	; 0x3c
 8001c24:	2101      	movs	r1, #1
 8001c26:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	223d      	movs	r2, #61	; 0x3d
 8001c2c:	2102      	movs	r1, #2
 8001c2e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	2277      	movs	r2, #119	; 0x77
 8001c3c:	4393      	bics	r3, r2
 8001c3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	4a58      	ldr	r2, [pc, #352]	; (8001da4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8001c44:	4013      	ands	r3, r2
 8001c46:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	68ba      	ldr	r2, [r7, #8]
 8001c4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2280      	movs	r2, #128	; 0x80
 8001c56:	0192      	lsls	r2, r2, #6
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d040      	beq.n	8001cde <HAL_TIM_ConfigClockSource+0xde>
 8001c5c:	2280      	movs	r2, #128	; 0x80
 8001c5e:	0192      	lsls	r2, r2, #6
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d900      	bls.n	8001c66 <HAL_TIM_ConfigClockSource+0x66>
 8001c64:	e088      	b.n	8001d78 <HAL_TIM_ConfigClockSource+0x178>
 8001c66:	2280      	movs	r2, #128	; 0x80
 8001c68:	0152      	lsls	r2, r2, #5
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d100      	bne.n	8001c70 <HAL_TIM_ConfigClockSource+0x70>
 8001c6e:	e088      	b.n	8001d82 <HAL_TIM_ConfigClockSource+0x182>
 8001c70:	2280      	movs	r2, #128	; 0x80
 8001c72:	0152      	lsls	r2, r2, #5
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d900      	bls.n	8001c7a <HAL_TIM_ConfigClockSource+0x7a>
 8001c78:	e07e      	b.n	8001d78 <HAL_TIM_ConfigClockSource+0x178>
 8001c7a:	2b70      	cmp	r3, #112	; 0x70
 8001c7c:	d018      	beq.n	8001cb0 <HAL_TIM_ConfigClockSource+0xb0>
 8001c7e:	d900      	bls.n	8001c82 <HAL_TIM_ConfigClockSource+0x82>
 8001c80:	e07a      	b.n	8001d78 <HAL_TIM_ConfigClockSource+0x178>
 8001c82:	2b60      	cmp	r3, #96	; 0x60
 8001c84:	d04f      	beq.n	8001d26 <HAL_TIM_ConfigClockSource+0x126>
 8001c86:	d900      	bls.n	8001c8a <HAL_TIM_ConfigClockSource+0x8a>
 8001c88:	e076      	b.n	8001d78 <HAL_TIM_ConfigClockSource+0x178>
 8001c8a:	2b50      	cmp	r3, #80	; 0x50
 8001c8c:	d03b      	beq.n	8001d06 <HAL_TIM_ConfigClockSource+0x106>
 8001c8e:	d900      	bls.n	8001c92 <HAL_TIM_ConfigClockSource+0x92>
 8001c90:	e072      	b.n	8001d78 <HAL_TIM_ConfigClockSource+0x178>
 8001c92:	2b40      	cmp	r3, #64	; 0x40
 8001c94:	d057      	beq.n	8001d46 <HAL_TIM_ConfigClockSource+0x146>
 8001c96:	d900      	bls.n	8001c9a <HAL_TIM_ConfigClockSource+0x9a>
 8001c98:	e06e      	b.n	8001d78 <HAL_TIM_ConfigClockSource+0x178>
 8001c9a:	2b30      	cmp	r3, #48	; 0x30
 8001c9c:	d063      	beq.n	8001d66 <HAL_TIM_ConfigClockSource+0x166>
 8001c9e:	d86b      	bhi.n	8001d78 <HAL_TIM_ConfigClockSource+0x178>
 8001ca0:	2b20      	cmp	r3, #32
 8001ca2:	d060      	beq.n	8001d66 <HAL_TIM_ConfigClockSource+0x166>
 8001ca4:	d868      	bhi.n	8001d78 <HAL_TIM_ConfigClockSource+0x178>
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d05d      	beq.n	8001d66 <HAL_TIM_ConfigClockSource+0x166>
 8001caa:	2b10      	cmp	r3, #16
 8001cac:	d05b      	beq.n	8001d66 <HAL_TIM_ConfigClockSource+0x166>
 8001cae:	e063      	b.n	8001d78 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6818      	ldr	r0, [r3, #0]
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	6899      	ldr	r1, [r3, #8]
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685a      	ldr	r2, [r3, #4]
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	f000 f96c 	bl	8001f9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	2277      	movs	r2, #119	; 0x77
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	68ba      	ldr	r2, [r7, #8]
 8001cda:	609a      	str	r2, [r3, #8]
      break;
 8001cdc:	e052      	b.n	8001d84 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6818      	ldr	r0, [r3, #0]
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	6899      	ldr	r1, [r3, #8]
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	685a      	ldr	r2, [r3, #4]
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	68db      	ldr	r3, [r3, #12]
 8001cee:	f000 f955 	bl	8001f9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	689a      	ldr	r2, [r3, #8]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2180      	movs	r1, #128	; 0x80
 8001cfe:	01c9      	lsls	r1, r1, #7
 8001d00:	430a      	orrs	r2, r1
 8001d02:	609a      	str	r2, [r3, #8]
      break;
 8001d04:	e03e      	b.n	8001d84 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6818      	ldr	r0, [r3, #0]
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	6859      	ldr	r1, [r3, #4]
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	68db      	ldr	r3, [r3, #12]
 8001d12:	001a      	movs	r2, r3
 8001d14:	f000 f8c8 	bl	8001ea8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2150      	movs	r1, #80	; 0x50
 8001d1e:	0018      	movs	r0, r3
 8001d20:	f000 f922 	bl	8001f68 <TIM_ITRx_SetConfig>
      break;
 8001d24:	e02e      	b.n	8001d84 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6818      	ldr	r0, [r3, #0]
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	6859      	ldr	r1, [r3, #4]
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	68db      	ldr	r3, [r3, #12]
 8001d32:	001a      	movs	r2, r3
 8001d34:	f000 f8e6 	bl	8001f04 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2160      	movs	r1, #96	; 0x60
 8001d3e:	0018      	movs	r0, r3
 8001d40:	f000 f912 	bl	8001f68 <TIM_ITRx_SetConfig>
      break;
 8001d44:	e01e      	b.n	8001d84 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6818      	ldr	r0, [r3, #0]
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	6859      	ldr	r1, [r3, #4]
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	001a      	movs	r2, r3
 8001d54:	f000 f8a8 	bl	8001ea8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2140      	movs	r1, #64	; 0x40
 8001d5e:	0018      	movs	r0, r3
 8001d60:	f000 f902 	bl	8001f68 <TIM_ITRx_SetConfig>
      break;
 8001d64:	e00e      	b.n	8001d84 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	0019      	movs	r1, r3
 8001d70:	0010      	movs	r0, r2
 8001d72:	f000 f8f9 	bl	8001f68 <TIM_ITRx_SetConfig>
      break;
 8001d76:	e005      	b.n	8001d84 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8001d78:	230f      	movs	r3, #15
 8001d7a:	18fb      	adds	r3, r7, r3
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	701a      	strb	r2, [r3, #0]
      break;
 8001d80:	e000      	b.n	8001d84 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8001d82:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	223d      	movs	r2, #61	; 0x3d
 8001d88:	2101      	movs	r1, #1
 8001d8a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	223c      	movs	r2, #60	; 0x3c
 8001d90:	2100      	movs	r1, #0
 8001d92:	5499      	strb	r1, [r3, r2]

  return status;
 8001d94:	230f      	movs	r3, #15
 8001d96:	18fb      	adds	r3, r7, r3
 8001d98:	781b      	ldrb	r3, [r3, #0]
}
 8001d9a:	0018      	movs	r0, r3
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	b004      	add	sp, #16
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	46c0      	nop			; (mov r8, r8)
 8001da4:	ffff00ff 	.word	0xffff00ff

08001da8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b084      	sub	sp, #16
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	4a34      	ldr	r2, [pc, #208]	; (8001e8c <TIM_Base_SetConfig+0xe4>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d008      	beq.n	8001dd2 <TIM_Base_SetConfig+0x2a>
 8001dc0:	687a      	ldr	r2, [r7, #4]
 8001dc2:	2380      	movs	r3, #128	; 0x80
 8001dc4:	05db      	lsls	r3, r3, #23
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d003      	beq.n	8001dd2 <TIM_Base_SetConfig+0x2a>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	4a30      	ldr	r2, [pc, #192]	; (8001e90 <TIM_Base_SetConfig+0xe8>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d108      	bne.n	8001de4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	2270      	movs	r2, #112	; 0x70
 8001dd6:	4393      	bics	r3, r2
 8001dd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	4313      	orrs	r3, r2
 8001de2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	4a29      	ldr	r2, [pc, #164]	; (8001e8c <TIM_Base_SetConfig+0xe4>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d018      	beq.n	8001e1e <TIM_Base_SetConfig+0x76>
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	2380      	movs	r3, #128	; 0x80
 8001df0:	05db      	lsls	r3, r3, #23
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d013      	beq.n	8001e1e <TIM_Base_SetConfig+0x76>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4a25      	ldr	r2, [pc, #148]	; (8001e90 <TIM_Base_SetConfig+0xe8>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d00f      	beq.n	8001e1e <TIM_Base_SetConfig+0x76>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4a24      	ldr	r2, [pc, #144]	; (8001e94 <TIM_Base_SetConfig+0xec>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d00b      	beq.n	8001e1e <TIM_Base_SetConfig+0x76>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4a23      	ldr	r2, [pc, #140]	; (8001e98 <TIM_Base_SetConfig+0xf0>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d007      	beq.n	8001e1e <TIM_Base_SetConfig+0x76>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4a22      	ldr	r2, [pc, #136]	; (8001e9c <TIM_Base_SetConfig+0xf4>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d003      	beq.n	8001e1e <TIM_Base_SetConfig+0x76>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4a21      	ldr	r2, [pc, #132]	; (8001ea0 <TIM_Base_SetConfig+0xf8>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d108      	bne.n	8001e30 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	4a20      	ldr	r2, [pc, #128]	; (8001ea4 <TIM_Base_SetConfig+0xfc>)
 8001e22:	4013      	ands	r3, r2
 8001e24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	68fa      	ldr	r2, [r7, #12]
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2280      	movs	r2, #128	; 0x80
 8001e34:	4393      	bics	r3, r2
 8001e36:	001a      	movs	r2, r3
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	695b      	ldr	r3, [r3, #20]
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	68fa      	ldr	r2, [r7, #12]
 8001e44:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	689a      	ldr	r2, [r3, #8]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	4a0c      	ldr	r2, [pc, #48]	; (8001e8c <TIM_Base_SetConfig+0xe4>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d00b      	beq.n	8001e76 <TIM_Base_SetConfig+0xce>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	4a0d      	ldr	r2, [pc, #52]	; (8001e98 <TIM_Base_SetConfig+0xf0>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d007      	beq.n	8001e76 <TIM_Base_SetConfig+0xce>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4a0c      	ldr	r2, [pc, #48]	; (8001e9c <TIM_Base_SetConfig+0xf4>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d003      	beq.n	8001e76 <TIM_Base_SetConfig+0xce>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4a0b      	ldr	r2, [pc, #44]	; (8001ea0 <TIM_Base_SetConfig+0xf8>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d103      	bne.n	8001e7e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	691a      	ldr	r2, [r3, #16]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2201      	movs	r2, #1
 8001e82:	615a      	str	r2, [r3, #20]
}
 8001e84:	46c0      	nop			; (mov r8, r8)
 8001e86:	46bd      	mov	sp, r7
 8001e88:	b004      	add	sp, #16
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	40012c00 	.word	0x40012c00
 8001e90:	40000400 	.word	0x40000400
 8001e94:	40002000 	.word	0x40002000
 8001e98:	40014000 	.word	0x40014000
 8001e9c:	40014400 	.word	0x40014400
 8001ea0:	40014800 	.word	0x40014800
 8001ea4:	fffffcff 	.word	0xfffffcff

08001ea8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b086      	sub	sp, #24
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	60f8      	str	r0, [r7, #12]
 8001eb0:	60b9      	str	r1, [r7, #8]
 8001eb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	6a1b      	ldr	r3, [r3, #32]
 8001eb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	6a1b      	ldr	r3, [r3, #32]
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	4393      	bics	r3, r2
 8001ec2:	001a      	movs	r2, r3
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	699b      	ldr	r3, [r3, #24]
 8001ecc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	22f0      	movs	r2, #240	; 0xf0
 8001ed2:	4393      	bics	r3, r2
 8001ed4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	011b      	lsls	r3, r3, #4
 8001eda:	693a      	ldr	r2, [r7, #16]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	220a      	movs	r2, #10
 8001ee4:	4393      	bics	r3, r2
 8001ee6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001ee8:	697a      	ldr	r2, [r7, #20]
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	4313      	orrs	r3, r2
 8001eee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	693a      	ldr	r2, [r7, #16]
 8001ef4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	697a      	ldr	r2, [r7, #20]
 8001efa:	621a      	str	r2, [r3, #32]
}
 8001efc:	46c0      	nop			; (mov r8, r8)
 8001efe:	46bd      	mov	sp, r7
 8001f00:	b006      	add	sp, #24
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	60f8      	str	r0, [r7, #12]
 8001f0c:	60b9      	str	r1, [r7, #8]
 8001f0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	6a1b      	ldr	r3, [r3, #32]
 8001f14:	2210      	movs	r2, #16
 8001f16:	4393      	bics	r3, r2
 8001f18:	001a      	movs	r2, r3
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	699b      	ldr	r3, [r3, #24]
 8001f22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	6a1b      	ldr	r3, [r3, #32]
 8001f28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	4a0d      	ldr	r2, [pc, #52]	; (8001f64 <TIM_TI2_ConfigInputStage+0x60>)
 8001f2e:	4013      	ands	r3, r2
 8001f30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	031b      	lsls	r3, r3, #12
 8001f36:	697a      	ldr	r2, [r7, #20]
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	22a0      	movs	r2, #160	; 0xa0
 8001f40:	4393      	bics	r3, r2
 8001f42:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	011b      	lsls	r3, r3, #4
 8001f48:	693a      	ldr	r2, [r7, #16]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	697a      	ldr	r2, [r7, #20]
 8001f52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	693a      	ldr	r2, [r7, #16]
 8001f58:	621a      	str	r2, [r3, #32]
}
 8001f5a:	46c0      	nop			; (mov r8, r8)
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	b006      	add	sp, #24
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	46c0      	nop			; (mov r8, r8)
 8001f64:	ffff0fff 	.word	0xffff0fff

08001f68 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	2270      	movs	r2, #112	; 0x70
 8001f7c:	4393      	bics	r3, r2
 8001f7e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001f80:	683a      	ldr	r2, [r7, #0]
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	4313      	orrs	r3, r2
 8001f86:	2207      	movs	r2, #7
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	609a      	str	r2, [r3, #8]
}
 8001f92:	46c0      	nop			; (mov r8, r8)
 8001f94:	46bd      	mov	sp, r7
 8001f96:	b004      	add	sp, #16
 8001f98:	bd80      	pop	{r7, pc}
	...

08001f9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b086      	sub	sp, #24
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	60f8      	str	r0, [r7, #12]
 8001fa4:	60b9      	str	r1, [r7, #8]
 8001fa6:	607a      	str	r2, [r7, #4]
 8001fa8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	4a09      	ldr	r2, [pc, #36]	; (8001fd8 <TIM_ETR_SetConfig+0x3c>)
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	021a      	lsls	r2, r3, #8
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	431a      	orrs	r2, r3
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	697a      	ldr	r2, [r7, #20]
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	697a      	ldr	r2, [r7, #20]
 8001fce:	609a      	str	r2, [r3, #8]
}
 8001fd0:	46c0      	nop			; (mov r8, r8)
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	b006      	add	sp, #24
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	ffff00ff 	.word	0xffff00ff

08001fdc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	223c      	movs	r2, #60	; 0x3c
 8001fea:	5c9b      	ldrb	r3, [r3, r2]
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d101      	bne.n	8001ff4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	e047      	b.n	8002084 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	223c      	movs	r2, #60	; 0x3c
 8001ff8:	2101      	movs	r1, #1
 8001ffa:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	223d      	movs	r2, #61	; 0x3d
 8002000:	2102      	movs	r1, #2
 8002002:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2270      	movs	r2, #112	; 0x70
 8002018:	4393      	bics	r3, r2
 800201a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	68fa      	ldr	r2, [r7, #12]
 8002022:	4313      	orrs	r3, r2
 8002024:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	68fa      	ldr	r2, [r7, #12]
 800202c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a16      	ldr	r2, [pc, #88]	; (800208c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d00f      	beq.n	8002058 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	2380      	movs	r3, #128	; 0x80
 800203e:	05db      	lsls	r3, r3, #23
 8002040:	429a      	cmp	r2, r3
 8002042:	d009      	beq.n	8002058 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a11      	ldr	r2, [pc, #68]	; (8002090 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d004      	beq.n	8002058 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a10      	ldr	r2, [pc, #64]	; (8002094 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d10c      	bne.n	8002072 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	2280      	movs	r2, #128	; 0x80
 800205c:	4393      	bics	r3, r2
 800205e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	68ba      	ldr	r2, [r7, #8]
 8002066:	4313      	orrs	r3, r2
 8002068:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	68ba      	ldr	r2, [r7, #8]
 8002070:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	223d      	movs	r2, #61	; 0x3d
 8002076:	2101      	movs	r1, #1
 8002078:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	223c      	movs	r2, #60	; 0x3c
 800207e:	2100      	movs	r1, #0
 8002080:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002082:	2300      	movs	r3, #0
}
 8002084:	0018      	movs	r0, r3
 8002086:	46bd      	mov	sp, r7
 8002088:	b004      	add	sp, #16
 800208a:	bd80      	pop	{r7, pc}
 800208c:	40012c00 	.word	0x40012c00
 8002090:	40000400 	.word	0x40000400
 8002094:	40014000 	.word	0x40014000

08002098 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d101      	bne.n	80020aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e044      	b.n	8002134 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d107      	bne.n	80020c2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2278      	movs	r2, #120	; 0x78
 80020b6:	2100      	movs	r1, #0
 80020b8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	0018      	movs	r0, r3
 80020be:	f7fe fb7f 	bl	80007c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2224      	movs	r2, #36	; 0x24
 80020c6:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	2101      	movs	r1, #1
 80020d4:	438a      	bics	r2, r1
 80020d6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	0018      	movs	r0, r3
 80020dc:	f000 f830 	bl	8002140 <UART_SetConfig>
 80020e0:	0003      	movs	r3, r0
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d101      	bne.n	80020ea <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e024      	b.n	8002134 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d003      	beq.n	80020fa <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	0018      	movs	r0, r3
 80020f6:	f000 f9ab 	bl	8002450 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	685a      	ldr	r2, [r3, #4]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	490d      	ldr	r1, [pc, #52]	; (800213c <HAL_UART_Init+0xa4>)
 8002106:	400a      	ands	r2, r1
 8002108:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	689a      	ldr	r2, [r3, #8]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	212a      	movs	r1, #42	; 0x2a
 8002116:	438a      	bics	r2, r1
 8002118:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	2101      	movs	r1, #1
 8002126:	430a      	orrs	r2, r1
 8002128:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	0018      	movs	r0, r3
 800212e:	f000 fa43 	bl	80025b8 <UART_CheckIdleState>
 8002132:	0003      	movs	r3, r0
}
 8002134:	0018      	movs	r0, r3
 8002136:	46bd      	mov	sp, r7
 8002138:	b002      	add	sp, #8
 800213a:	bd80      	pop	{r7, pc}
 800213c:	ffffb7ff 	.word	0xffffb7ff

08002140 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b088      	sub	sp, #32
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002148:	231e      	movs	r3, #30
 800214a:	18fb      	adds	r3, r7, r3
 800214c:	2200      	movs	r2, #0
 800214e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	689a      	ldr	r2, [r3, #8]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	691b      	ldr	r3, [r3, #16]
 8002158:	431a      	orrs	r2, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	695b      	ldr	r3, [r3, #20]
 800215e:	431a      	orrs	r2, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	69db      	ldr	r3, [r3, #28]
 8002164:	4313      	orrs	r3, r2
 8002166:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4aaf      	ldr	r2, [pc, #700]	; (800242c <UART_SetConfig+0x2ec>)
 8002170:	4013      	ands	r3, r2
 8002172:	0019      	movs	r1, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	697a      	ldr	r2, [r7, #20]
 800217a:	430a      	orrs	r2, r1
 800217c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	4aaa      	ldr	r2, [pc, #680]	; (8002430 <UART_SetConfig+0x2f0>)
 8002186:	4013      	ands	r3, r2
 8002188:	0019      	movs	r1, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	68da      	ldr	r2, [r3, #12]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	430a      	orrs	r2, r1
 8002194:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	699b      	ldr	r3, [r3, #24]
 800219a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a1b      	ldr	r3, [r3, #32]
 80021a0:	697a      	ldr	r2, [r7, #20]
 80021a2:	4313      	orrs	r3, r2
 80021a4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	4aa1      	ldr	r2, [pc, #644]	; (8002434 <UART_SetConfig+0x2f4>)
 80021ae:	4013      	ands	r3, r2
 80021b0:	0019      	movs	r1, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	697a      	ldr	r2, [r7, #20]
 80021b8:	430a      	orrs	r2, r1
 80021ba:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a9d      	ldr	r2, [pc, #628]	; (8002438 <UART_SetConfig+0x2f8>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d127      	bne.n	8002216 <UART_SetConfig+0xd6>
 80021c6:	4b9d      	ldr	r3, [pc, #628]	; (800243c <UART_SetConfig+0x2fc>)
 80021c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ca:	2203      	movs	r2, #3
 80021cc:	4013      	ands	r3, r2
 80021ce:	2b03      	cmp	r3, #3
 80021d0:	d00d      	beq.n	80021ee <UART_SetConfig+0xae>
 80021d2:	d81b      	bhi.n	800220c <UART_SetConfig+0xcc>
 80021d4:	2b02      	cmp	r3, #2
 80021d6:	d014      	beq.n	8002202 <UART_SetConfig+0xc2>
 80021d8:	d818      	bhi.n	800220c <UART_SetConfig+0xcc>
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d002      	beq.n	80021e4 <UART_SetConfig+0xa4>
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d00a      	beq.n	80021f8 <UART_SetConfig+0xb8>
 80021e2:	e013      	b.n	800220c <UART_SetConfig+0xcc>
 80021e4:	231f      	movs	r3, #31
 80021e6:	18fb      	adds	r3, r7, r3
 80021e8:	2200      	movs	r2, #0
 80021ea:	701a      	strb	r2, [r3, #0]
 80021ec:	e065      	b.n	80022ba <UART_SetConfig+0x17a>
 80021ee:	231f      	movs	r3, #31
 80021f0:	18fb      	adds	r3, r7, r3
 80021f2:	2202      	movs	r2, #2
 80021f4:	701a      	strb	r2, [r3, #0]
 80021f6:	e060      	b.n	80022ba <UART_SetConfig+0x17a>
 80021f8:	231f      	movs	r3, #31
 80021fa:	18fb      	adds	r3, r7, r3
 80021fc:	2204      	movs	r2, #4
 80021fe:	701a      	strb	r2, [r3, #0]
 8002200:	e05b      	b.n	80022ba <UART_SetConfig+0x17a>
 8002202:	231f      	movs	r3, #31
 8002204:	18fb      	adds	r3, r7, r3
 8002206:	2208      	movs	r2, #8
 8002208:	701a      	strb	r2, [r3, #0]
 800220a:	e056      	b.n	80022ba <UART_SetConfig+0x17a>
 800220c:	231f      	movs	r3, #31
 800220e:	18fb      	adds	r3, r7, r3
 8002210:	2210      	movs	r2, #16
 8002212:	701a      	strb	r2, [r3, #0]
 8002214:	e051      	b.n	80022ba <UART_SetConfig+0x17a>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a89      	ldr	r2, [pc, #548]	; (8002440 <UART_SetConfig+0x300>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d134      	bne.n	800228a <UART_SetConfig+0x14a>
 8002220:	4b86      	ldr	r3, [pc, #536]	; (800243c <UART_SetConfig+0x2fc>)
 8002222:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002224:	23c0      	movs	r3, #192	; 0xc0
 8002226:	029b      	lsls	r3, r3, #10
 8002228:	4013      	ands	r3, r2
 800222a:	22c0      	movs	r2, #192	; 0xc0
 800222c:	0292      	lsls	r2, r2, #10
 800222e:	4293      	cmp	r3, r2
 8002230:	d017      	beq.n	8002262 <UART_SetConfig+0x122>
 8002232:	22c0      	movs	r2, #192	; 0xc0
 8002234:	0292      	lsls	r2, r2, #10
 8002236:	4293      	cmp	r3, r2
 8002238:	d822      	bhi.n	8002280 <UART_SetConfig+0x140>
 800223a:	2280      	movs	r2, #128	; 0x80
 800223c:	0292      	lsls	r2, r2, #10
 800223e:	4293      	cmp	r3, r2
 8002240:	d019      	beq.n	8002276 <UART_SetConfig+0x136>
 8002242:	2280      	movs	r2, #128	; 0x80
 8002244:	0292      	lsls	r2, r2, #10
 8002246:	4293      	cmp	r3, r2
 8002248:	d81a      	bhi.n	8002280 <UART_SetConfig+0x140>
 800224a:	2b00      	cmp	r3, #0
 800224c:	d004      	beq.n	8002258 <UART_SetConfig+0x118>
 800224e:	2280      	movs	r2, #128	; 0x80
 8002250:	0252      	lsls	r2, r2, #9
 8002252:	4293      	cmp	r3, r2
 8002254:	d00a      	beq.n	800226c <UART_SetConfig+0x12c>
 8002256:	e013      	b.n	8002280 <UART_SetConfig+0x140>
 8002258:	231f      	movs	r3, #31
 800225a:	18fb      	adds	r3, r7, r3
 800225c:	2200      	movs	r2, #0
 800225e:	701a      	strb	r2, [r3, #0]
 8002260:	e02b      	b.n	80022ba <UART_SetConfig+0x17a>
 8002262:	231f      	movs	r3, #31
 8002264:	18fb      	adds	r3, r7, r3
 8002266:	2202      	movs	r2, #2
 8002268:	701a      	strb	r2, [r3, #0]
 800226a:	e026      	b.n	80022ba <UART_SetConfig+0x17a>
 800226c:	231f      	movs	r3, #31
 800226e:	18fb      	adds	r3, r7, r3
 8002270:	2204      	movs	r2, #4
 8002272:	701a      	strb	r2, [r3, #0]
 8002274:	e021      	b.n	80022ba <UART_SetConfig+0x17a>
 8002276:	231f      	movs	r3, #31
 8002278:	18fb      	adds	r3, r7, r3
 800227a:	2208      	movs	r2, #8
 800227c:	701a      	strb	r2, [r3, #0]
 800227e:	e01c      	b.n	80022ba <UART_SetConfig+0x17a>
 8002280:	231f      	movs	r3, #31
 8002282:	18fb      	adds	r3, r7, r3
 8002284:	2210      	movs	r2, #16
 8002286:	701a      	strb	r2, [r3, #0]
 8002288:	e017      	b.n	80022ba <UART_SetConfig+0x17a>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a6d      	ldr	r2, [pc, #436]	; (8002444 <UART_SetConfig+0x304>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d104      	bne.n	800229e <UART_SetConfig+0x15e>
 8002294:	231f      	movs	r3, #31
 8002296:	18fb      	adds	r3, r7, r3
 8002298:	2200      	movs	r2, #0
 800229a:	701a      	strb	r2, [r3, #0]
 800229c:	e00d      	b.n	80022ba <UART_SetConfig+0x17a>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a69      	ldr	r2, [pc, #420]	; (8002448 <UART_SetConfig+0x308>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d104      	bne.n	80022b2 <UART_SetConfig+0x172>
 80022a8:	231f      	movs	r3, #31
 80022aa:	18fb      	adds	r3, r7, r3
 80022ac:	2200      	movs	r2, #0
 80022ae:	701a      	strb	r2, [r3, #0]
 80022b0:	e003      	b.n	80022ba <UART_SetConfig+0x17a>
 80022b2:	231f      	movs	r3, #31
 80022b4:	18fb      	adds	r3, r7, r3
 80022b6:	2210      	movs	r2, #16
 80022b8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	69da      	ldr	r2, [r3, #28]
 80022be:	2380      	movs	r3, #128	; 0x80
 80022c0:	021b      	lsls	r3, r3, #8
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d15c      	bne.n	8002380 <UART_SetConfig+0x240>
  {
    switch (clocksource)
 80022c6:	231f      	movs	r3, #31
 80022c8:	18fb      	adds	r3, r7, r3
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	2b08      	cmp	r3, #8
 80022ce:	d015      	beq.n	80022fc <UART_SetConfig+0x1bc>
 80022d0:	dc18      	bgt.n	8002304 <UART_SetConfig+0x1c4>
 80022d2:	2b04      	cmp	r3, #4
 80022d4:	d00d      	beq.n	80022f2 <UART_SetConfig+0x1b2>
 80022d6:	dc15      	bgt.n	8002304 <UART_SetConfig+0x1c4>
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d002      	beq.n	80022e2 <UART_SetConfig+0x1a2>
 80022dc:	2b02      	cmp	r3, #2
 80022de:	d005      	beq.n	80022ec <UART_SetConfig+0x1ac>
 80022e0:	e010      	b.n	8002304 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80022e2:	f7ff fadf 	bl	80018a4 <HAL_RCC_GetPCLK1Freq>
 80022e6:	0003      	movs	r3, r0
 80022e8:	61bb      	str	r3, [r7, #24]
        break;
 80022ea:	e012      	b.n	8002312 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80022ec:	4b57      	ldr	r3, [pc, #348]	; (800244c <UART_SetConfig+0x30c>)
 80022ee:	61bb      	str	r3, [r7, #24]
        break;
 80022f0:	e00f      	b.n	8002312 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80022f2:	f7ff fa5b 	bl	80017ac <HAL_RCC_GetSysClockFreq>
 80022f6:	0003      	movs	r3, r0
 80022f8:	61bb      	str	r3, [r7, #24]
        break;
 80022fa:	e00a      	b.n	8002312 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80022fc:	2380      	movs	r3, #128	; 0x80
 80022fe:	021b      	lsls	r3, r3, #8
 8002300:	61bb      	str	r3, [r7, #24]
        break;
 8002302:	e006      	b.n	8002312 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8002304:	2300      	movs	r3, #0
 8002306:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002308:	231e      	movs	r3, #30
 800230a:	18fb      	adds	r3, r7, r3
 800230c:	2201      	movs	r2, #1
 800230e:	701a      	strb	r2, [r3, #0]
        break;
 8002310:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002312:	69bb      	ldr	r3, [r7, #24]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d100      	bne.n	800231a <UART_SetConfig+0x1da>
 8002318:	e07a      	b.n	8002410 <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800231a:	69bb      	ldr	r3, [r7, #24]
 800231c:	005a      	lsls	r2, r3, #1
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	085b      	lsrs	r3, r3, #1
 8002324:	18d2      	adds	r2, r2, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	0019      	movs	r1, r3
 800232c:	0010      	movs	r0, r2
 800232e:	f7fd feeb 	bl	8000108 <__udivsi3>
 8002332:	0003      	movs	r3, r0
 8002334:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	2b0f      	cmp	r3, #15
 800233a:	d91c      	bls.n	8002376 <UART_SetConfig+0x236>
 800233c:	693a      	ldr	r2, [r7, #16]
 800233e:	2380      	movs	r3, #128	; 0x80
 8002340:	025b      	lsls	r3, r3, #9
 8002342:	429a      	cmp	r2, r3
 8002344:	d217      	bcs.n	8002376 <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	b29a      	uxth	r2, r3
 800234a:	200e      	movs	r0, #14
 800234c:	183b      	adds	r3, r7, r0
 800234e:	210f      	movs	r1, #15
 8002350:	438a      	bics	r2, r1
 8002352:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	085b      	lsrs	r3, r3, #1
 8002358:	b29b      	uxth	r3, r3
 800235a:	2207      	movs	r2, #7
 800235c:	4013      	ands	r3, r2
 800235e:	b299      	uxth	r1, r3
 8002360:	183b      	adds	r3, r7, r0
 8002362:	183a      	adds	r2, r7, r0
 8002364:	8812      	ldrh	r2, [r2, #0]
 8002366:	430a      	orrs	r2, r1
 8002368:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	183a      	adds	r2, r7, r0
 8002370:	8812      	ldrh	r2, [r2, #0]
 8002372:	60da      	str	r2, [r3, #12]
 8002374:	e04c      	b.n	8002410 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8002376:	231e      	movs	r3, #30
 8002378:	18fb      	adds	r3, r7, r3
 800237a:	2201      	movs	r2, #1
 800237c:	701a      	strb	r2, [r3, #0]
 800237e:	e047      	b.n	8002410 <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002380:	231f      	movs	r3, #31
 8002382:	18fb      	adds	r3, r7, r3
 8002384:	781b      	ldrb	r3, [r3, #0]
 8002386:	2b08      	cmp	r3, #8
 8002388:	d015      	beq.n	80023b6 <UART_SetConfig+0x276>
 800238a:	dc18      	bgt.n	80023be <UART_SetConfig+0x27e>
 800238c:	2b04      	cmp	r3, #4
 800238e:	d00d      	beq.n	80023ac <UART_SetConfig+0x26c>
 8002390:	dc15      	bgt.n	80023be <UART_SetConfig+0x27e>
 8002392:	2b00      	cmp	r3, #0
 8002394:	d002      	beq.n	800239c <UART_SetConfig+0x25c>
 8002396:	2b02      	cmp	r3, #2
 8002398:	d005      	beq.n	80023a6 <UART_SetConfig+0x266>
 800239a:	e010      	b.n	80023be <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800239c:	f7ff fa82 	bl	80018a4 <HAL_RCC_GetPCLK1Freq>
 80023a0:	0003      	movs	r3, r0
 80023a2:	61bb      	str	r3, [r7, #24]
        break;
 80023a4:	e012      	b.n	80023cc <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80023a6:	4b29      	ldr	r3, [pc, #164]	; (800244c <UART_SetConfig+0x30c>)
 80023a8:	61bb      	str	r3, [r7, #24]
        break;
 80023aa:	e00f      	b.n	80023cc <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80023ac:	f7ff f9fe 	bl	80017ac <HAL_RCC_GetSysClockFreq>
 80023b0:	0003      	movs	r3, r0
 80023b2:	61bb      	str	r3, [r7, #24]
        break;
 80023b4:	e00a      	b.n	80023cc <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80023b6:	2380      	movs	r3, #128	; 0x80
 80023b8:	021b      	lsls	r3, r3, #8
 80023ba:	61bb      	str	r3, [r7, #24]
        break;
 80023bc:	e006      	b.n	80023cc <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 80023be:	2300      	movs	r3, #0
 80023c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80023c2:	231e      	movs	r3, #30
 80023c4:	18fb      	adds	r3, r7, r3
 80023c6:	2201      	movs	r2, #1
 80023c8:	701a      	strb	r2, [r3, #0]
        break;
 80023ca:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d01e      	beq.n	8002410 <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	085a      	lsrs	r2, r3, #1
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	18d2      	adds	r2, r2, r3
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	0019      	movs	r1, r3
 80023e2:	0010      	movs	r0, r2
 80023e4:	f7fd fe90 	bl	8000108 <__udivsi3>
 80023e8:	0003      	movs	r3, r0
 80023ea:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	2b0f      	cmp	r3, #15
 80023f0:	d90a      	bls.n	8002408 <UART_SetConfig+0x2c8>
 80023f2:	693a      	ldr	r2, [r7, #16]
 80023f4:	2380      	movs	r3, #128	; 0x80
 80023f6:	025b      	lsls	r3, r3, #9
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d205      	bcs.n	8002408 <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	b29a      	uxth	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	60da      	str	r2, [r3, #12]
 8002406:	e003      	b.n	8002410 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8002408:	231e      	movs	r3, #30
 800240a:	18fb      	adds	r3, r7, r3
 800240c:	2201      	movs	r2, #1
 800240e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800241c:	231e      	movs	r3, #30
 800241e:	18fb      	adds	r3, r7, r3
 8002420:	781b      	ldrb	r3, [r3, #0]
}
 8002422:	0018      	movs	r0, r3
 8002424:	46bd      	mov	sp, r7
 8002426:	b008      	add	sp, #32
 8002428:	bd80      	pop	{r7, pc}
 800242a:	46c0      	nop			; (mov r8, r8)
 800242c:	efff69f3 	.word	0xefff69f3
 8002430:	ffffcfff 	.word	0xffffcfff
 8002434:	fffff4ff 	.word	0xfffff4ff
 8002438:	40013800 	.word	0x40013800
 800243c:	40021000 	.word	0x40021000
 8002440:	40004400 	.word	0x40004400
 8002444:	40004800 	.word	0x40004800
 8002448:	40004c00 	.word	0x40004c00
 800244c:	007a1200 	.word	0x007a1200

08002450 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245c:	2201      	movs	r2, #1
 800245e:	4013      	ands	r3, r2
 8002460:	d00b      	beq.n	800247a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	4a4a      	ldr	r2, [pc, #296]	; (8002594 <UART_AdvFeatureConfig+0x144>)
 800246a:	4013      	ands	r3, r2
 800246c:	0019      	movs	r1, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	430a      	orrs	r2, r1
 8002478:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800247e:	2202      	movs	r2, #2
 8002480:	4013      	ands	r3, r2
 8002482:	d00b      	beq.n	800249c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	4a43      	ldr	r2, [pc, #268]	; (8002598 <UART_AdvFeatureConfig+0x148>)
 800248c:	4013      	ands	r3, r2
 800248e:	0019      	movs	r1, r3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	430a      	orrs	r2, r1
 800249a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a0:	2204      	movs	r2, #4
 80024a2:	4013      	ands	r3, r2
 80024a4:	d00b      	beq.n	80024be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	4a3b      	ldr	r2, [pc, #236]	; (800259c <UART_AdvFeatureConfig+0x14c>)
 80024ae:	4013      	ands	r3, r2
 80024b0:	0019      	movs	r1, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	430a      	orrs	r2, r1
 80024bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024c2:	2208      	movs	r2, #8
 80024c4:	4013      	ands	r3, r2
 80024c6:	d00b      	beq.n	80024e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	4a34      	ldr	r2, [pc, #208]	; (80025a0 <UART_AdvFeatureConfig+0x150>)
 80024d0:	4013      	ands	r3, r2
 80024d2:	0019      	movs	r1, r3
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	430a      	orrs	r2, r1
 80024de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e4:	2210      	movs	r2, #16
 80024e6:	4013      	ands	r3, r2
 80024e8:	d00b      	beq.n	8002502 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	4a2c      	ldr	r2, [pc, #176]	; (80025a4 <UART_AdvFeatureConfig+0x154>)
 80024f2:	4013      	ands	r3, r2
 80024f4:	0019      	movs	r1, r3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	430a      	orrs	r2, r1
 8002500:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002506:	2220      	movs	r2, #32
 8002508:	4013      	ands	r3, r2
 800250a:	d00b      	beq.n	8002524 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	4a25      	ldr	r2, [pc, #148]	; (80025a8 <UART_AdvFeatureConfig+0x158>)
 8002514:	4013      	ands	r3, r2
 8002516:	0019      	movs	r1, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	430a      	orrs	r2, r1
 8002522:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002528:	2240      	movs	r2, #64	; 0x40
 800252a:	4013      	ands	r3, r2
 800252c:	d01d      	beq.n	800256a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	4a1d      	ldr	r2, [pc, #116]	; (80025ac <UART_AdvFeatureConfig+0x15c>)
 8002536:	4013      	ands	r3, r2
 8002538:	0019      	movs	r1, r3
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	430a      	orrs	r2, r1
 8002544:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800254a:	2380      	movs	r3, #128	; 0x80
 800254c:	035b      	lsls	r3, r3, #13
 800254e:	429a      	cmp	r2, r3
 8002550:	d10b      	bne.n	800256a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	4a15      	ldr	r2, [pc, #84]	; (80025b0 <UART_AdvFeatureConfig+0x160>)
 800255a:	4013      	ands	r3, r2
 800255c:	0019      	movs	r1, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	430a      	orrs	r2, r1
 8002568:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800256e:	2280      	movs	r2, #128	; 0x80
 8002570:	4013      	ands	r3, r2
 8002572:	d00b      	beq.n	800258c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	4a0e      	ldr	r2, [pc, #56]	; (80025b4 <UART_AdvFeatureConfig+0x164>)
 800257c:	4013      	ands	r3, r2
 800257e:	0019      	movs	r1, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	430a      	orrs	r2, r1
 800258a:	605a      	str	r2, [r3, #4]
  }
}
 800258c:	46c0      	nop			; (mov r8, r8)
 800258e:	46bd      	mov	sp, r7
 8002590:	b002      	add	sp, #8
 8002592:	bd80      	pop	{r7, pc}
 8002594:	fffdffff 	.word	0xfffdffff
 8002598:	fffeffff 	.word	0xfffeffff
 800259c:	fffbffff 	.word	0xfffbffff
 80025a0:	ffff7fff 	.word	0xffff7fff
 80025a4:	ffffefff 	.word	0xffffefff
 80025a8:	ffffdfff 	.word	0xffffdfff
 80025ac:	ffefffff 	.word	0xffefffff
 80025b0:	ff9fffff 	.word	0xff9fffff
 80025b4:	fff7ffff 	.word	0xfff7ffff

080025b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b092      	sub	sp, #72	; 0x48
 80025bc:	af02      	add	r7, sp, #8
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2284      	movs	r2, #132	; 0x84
 80025c4:	2100      	movs	r1, #0
 80025c6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80025c8:	f7fe f9fc 	bl	80009c4 <HAL_GetTick>
 80025cc:	0003      	movs	r3, r0
 80025ce:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	2208      	movs	r2, #8
 80025d8:	4013      	ands	r3, r2
 80025da:	2b08      	cmp	r3, #8
 80025dc:	d12c      	bne.n	8002638 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80025de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025e0:	2280      	movs	r2, #128	; 0x80
 80025e2:	0391      	lsls	r1, r2, #14
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	4a46      	ldr	r2, [pc, #280]	; (8002700 <UART_CheckIdleState+0x148>)
 80025e8:	9200      	str	r2, [sp, #0]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f000 f88c 	bl	8002708 <UART_WaitOnFlagUntilTimeout>
 80025f0:	1e03      	subs	r3, r0, #0
 80025f2:	d021      	beq.n	8002638 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025f4:	f3ef 8310 	mrs	r3, PRIMASK
 80025f8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80025fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80025fc:	63bb      	str	r3, [r7, #56]	; 0x38
 80025fe:	2301      	movs	r3, #1
 8002600:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002604:	f383 8810 	msr	PRIMASK, r3
}
 8002608:	46c0      	nop			; (mov r8, r8)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	2180      	movs	r1, #128	; 0x80
 8002616:	438a      	bics	r2, r1
 8002618:	601a      	str	r2, [r3, #0]
 800261a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800261c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800261e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002620:	f383 8810 	msr	PRIMASK, r3
}
 8002624:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2220      	movs	r2, #32
 800262a:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2278      	movs	r2, #120	; 0x78
 8002630:	2100      	movs	r1, #0
 8002632:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e05f      	b.n	80026f8 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	2204      	movs	r2, #4
 8002640:	4013      	ands	r3, r2
 8002642:	2b04      	cmp	r3, #4
 8002644:	d146      	bne.n	80026d4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002646:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002648:	2280      	movs	r2, #128	; 0x80
 800264a:	03d1      	lsls	r1, r2, #15
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	4a2c      	ldr	r2, [pc, #176]	; (8002700 <UART_CheckIdleState+0x148>)
 8002650:	9200      	str	r2, [sp, #0]
 8002652:	2200      	movs	r2, #0
 8002654:	f000 f858 	bl	8002708 <UART_WaitOnFlagUntilTimeout>
 8002658:	1e03      	subs	r3, r0, #0
 800265a:	d03b      	beq.n	80026d4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800265c:	f3ef 8310 	mrs	r3, PRIMASK
 8002660:	60fb      	str	r3, [r7, #12]
  return(result);
 8002662:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002664:	637b      	str	r3, [r7, #52]	; 0x34
 8002666:	2301      	movs	r3, #1
 8002668:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	f383 8810 	msr	PRIMASK, r3
}
 8002670:	46c0      	nop			; (mov r8, r8)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4921      	ldr	r1, [pc, #132]	; (8002704 <UART_CheckIdleState+0x14c>)
 800267e:	400a      	ands	r2, r1
 8002680:	601a      	str	r2, [r3, #0]
 8002682:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002684:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	f383 8810 	msr	PRIMASK, r3
}
 800268c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800268e:	f3ef 8310 	mrs	r3, PRIMASK
 8002692:	61bb      	str	r3, [r7, #24]
  return(result);
 8002694:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002696:	633b      	str	r3, [r7, #48]	; 0x30
 8002698:	2301      	movs	r3, #1
 800269a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	f383 8810 	msr	PRIMASK, r3
}
 80026a2:	46c0      	nop			; (mov r8, r8)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	689a      	ldr	r2, [r3, #8]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	2101      	movs	r1, #1
 80026b0:	438a      	bics	r2, r1
 80026b2:	609a      	str	r2, [r3, #8]
 80026b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026b6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026b8:	6a3b      	ldr	r3, [r7, #32]
 80026ba:	f383 8810 	msr	PRIMASK, r3
}
 80026be:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2280      	movs	r2, #128	; 0x80
 80026c4:	2120      	movs	r1, #32
 80026c6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2278      	movs	r2, #120	; 0x78
 80026cc:	2100      	movs	r1, #0
 80026ce:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	e011      	b.n	80026f8 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2220      	movs	r2, #32
 80026d8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2280      	movs	r2, #128	; 0x80
 80026de:	2120      	movs	r1, #32
 80026e0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2200      	movs	r2, #0
 80026ec:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2278      	movs	r2, #120	; 0x78
 80026f2:	2100      	movs	r1, #0
 80026f4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80026f6:	2300      	movs	r3, #0
}
 80026f8:	0018      	movs	r0, r3
 80026fa:	46bd      	mov	sp, r7
 80026fc:	b010      	add	sp, #64	; 0x40
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	01ffffff 	.word	0x01ffffff
 8002704:	fffffedf 	.word	0xfffffedf

08002708 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	60b9      	str	r1, [r7, #8]
 8002712:	603b      	str	r3, [r7, #0]
 8002714:	1dfb      	adds	r3, r7, #7
 8002716:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002718:	e04b      	b.n	80027b2 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	3301      	adds	r3, #1
 800271e:	d048      	beq.n	80027b2 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002720:	f7fe f950 	bl	80009c4 <HAL_GetTick>
 8002724:	0002      	movs	r2, r0
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	69ba      	ldr	r2, [r7, #24]
 800272c:	429a      	cmp	r2, r3
 800272e:	d302      	bcc.n	8002736 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002730:	69bb      	ldr	r3, [r7, #24]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d101      	bne.n	800273a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	e04b      	b.n	80027d2 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	2204      	movs	r2, #4
 8002742:	4013      	ands	r3, r2
 8002744:	d035      	beq.n	80027b2 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	69db      	ldr	r3, [r3, #28]
 800274c:	2208      	movs	r2, #8
 800274e:	4013      	ands	r3, r2
 8002750:	2b08      	cmp	r3, #8
 8002752:	d111      	bne.n	8002778 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2208      	movs	r2, #8
 800275a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	0018      	movs	r0, r3
 8002760:	f000 f83c 	bl	80027dc <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2284      	movs	r2, #132	; 0x84
 8002768:	2108      	movs	r1, #8
 800276a:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2278      	movs	r2, #120	; 0x78
 8002770:	2100      	movs	r1, #0
 8002772:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	e02c      	b.n	80027d2 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	69da      	ldr	r2, [r3, #28]
 800277e:	2380      	movs	r3, #128	; 0x80
 8002780:	011b      	lsls	r3, r3, #4
 8002782:	401a      	ands	r2, r3
 8002784:	2380      	movs	r3, #128	; 0x80
 8002786:	011b      	lsls	r3, r3, #4
 8002788:	429a      	cmp	r2, r3
 800278a:	d112      	bne.n	80027b2 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	2280      	movs	r2, #128	; 0x80
 8002792:	0112      	lsls	r2, r2, #4
 8002794:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	0018      	movs	r0, r3
 800279a:	f000 f81f 	bl	80027dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2284      	movs	r2, #132	; 0x84
 80027a2:	2120      	movs	r1, #32
 80027a4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2278      	movs	r2, #120	; 0x78
 80027aa:	2100      	movs	r1, #0
 80027ac:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e00f      	b.n	80027d2 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	69db      	ldr	r3, [r3, #28]
 80027b8:	68ba      	ldr	r2, [r7, #8]
 80027ba:	4013      	ands	r3, r2
 80027bc:	68ba      	ldr	r2, [r7, #8]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	425a      	negs	r2, r3
 80027c2:	4153      	adcs	r3, r2
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	001a      	movs	r2, r3
 80027c8:	1dfb      	adds	r3, r7, #7
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d0a4      	beq.n	800271a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80027d0:	2300      	movs	r3, #0
}
 80027d2:	0018      	movs	r0, r3
 80027d4:	46bd      	mov	sp, r7
 80027d6:	b004      	add	sp, #16
 80027d8:	bd80      	pop	{r7, pc}
	...

080027dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b08e      	sub	sp, #56	; 0x38
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80027e4:	f3ef 8310 	mrs	r3, PRIMASK
 80027e8:	617b      	str	r3, [r7, #20]
  return(result);
 80027ea:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80027ec:	637b      	str	r3, [r7, #52]	; 0x34
 80027ee:	2301      	movs	r3, #1
 80027f0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027f2:	69bb      	ldr	r3, [r7, #24]
 80027f4:	f383 8810 	msr	PRIMASK, r3
}
 80027f8:	46c0      	nop			; (mov r8, r8)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4926      	ldr	r1, [pc, #152]	; (80028a0 <UART_EndRxTransfer+0xc4>)
 8002806:	400a      	ands	r2, r1
 8002808:	601a      	str	r2, [r3, #0]
 800280a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800280c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800280e:	69fb      	ldr	r3, [r7, #28]
 8002810:	f383 8810 	msr	PRIMASK, r3
}
 8002814:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002816:	f3ef 8310 	mrs	r3, PRIMASK
 800281a:	623b      	str	r3, [r7, #32]
  return(result);
 800281c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800281e:	633b      	str	r3, [r7, #48]	; 0x30
 8002820:	2301      	movs	r3, #1
 8002822:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002826:	f383 8810 	msr	PRIMASK, r3
}
 800282a:	46c0      	nop			; (mov r8, r8)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	689a      	ldr	r2, [r3, #8]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2101      	movs	r1, #1
 8002838:	438a      	bics	r2, r1
 800283a:	609a      	str	r2, [r3, #8]
 800283c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800283e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002842:	f383 8810 	msr	PRIMASK, r3
}
 8002846:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800284c:	2b01      	cmp	r3, #1
 800284e:	d118      	bne.n	8002882 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002850:	f3ef 8310 	mrs	r3, PRIMASK
 8002854:	60bb      	str	r3, [r7, #8]
  return(result);
 8002856:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002858:	62fb      	str	r3, [r7, #44]	; 0x2c
 800285a:	2301      	movs	r3, #1
 800285c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	f383 8810 	msr	PRIMASK, r3
}
 8002864:	46c0      	nop			; (mov r8, r8)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2110      	movs	r1, #16
 8002872:	438a      	bics	r2, r1
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002878:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	f383 8810 	msr	PRIMASK, r3
}
 8002880:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2280      	movs	r2, #128	; 0x80
 8002886:	2120      	movs	r1, #32
 8002888:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2200      	movs	r2, #0
 800288e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2200      	movs	r2, #0
 8002894:	669a      	str	r2, [r3, #104]	; 0x68
}
 8002896:	46c0      	nop			; (mov r8, r8)
 8002898:	46bd      	mov	sp, r7
 800289a:	b00e      	add	sp, #56	; 0x38
 800289c:	bd80      	pop	{r7, pc}
 800289e:	46c0      	nop			; (mov r8, r8)
 80028a0:	fffffedf 	.word	0xfffffedf

080028a4 <__libc_init_array>:
 80028a4:	b570      	push	{r4, r5, r6, lr}
 80028a6:	2600      	movs	r6, #0
 80028a8:	4d0c      	ldr	r5, [pc, #48]	; (80028dc <__libc_init_array+0x38>)
 80028aa:	4c0d      	ldr	r4, [pc, #52]	; (80028e0 <__libc_init_array+0x3c>)
 80028ac:	1b64      	subs	r4, r4, r5
 80028ae:	10a4      	asrs	r4, r4, #2
 80028b0:	42a6      	cmp	r6, r4
 80028b2:	d109      	bne.n	80028c8 <__libc_init_array+0x24>
 80028b4:	2600      	movs	r6, #0
 80028b6:	f000 f821 	bl	80028fc <_init>
 80028ba:	4d0a      	ldr	r5, [pc, #40]	; (80028e4 <__libc_init_array+0x40>)
 80028bc:	4c0a      	ldr	r4, [pc, #40]	; (80028e8 <__libc_init_array+0x44>)
 80028be:	1b64      	subs	r4, r4, r5
 80028c0:	10a4      	asrs	r4, r4, #2
 80028c2:	42a6      	cmp	r6, r4
 80028c4:	d105      	bne.n	80028d2 <__libc_init_array+0x2e>
 80028c6:	bd70      	pop	{r4, r5, r6, pc}
 80028c8:	00b3      	lsls	r3, r6, #2
 80028ca:	58eb      	ldr	r3, [r5, r3]
 80028cc:	4798      	blx	r3
 80028ce:	3601      	adds	r6, #1
 80028d0:	e7ee      	b.n	80028b0 <__libc_init_array+0xc>
 80028d2:	00b3      	lsls	r3, r6, #2
 80028d4:	58eb      	ldr	r3, [r5, r3]
 80028d6:	4798      	blx	r3
 80028d8:	3601      	adds	r6, #1
 80028da:	e7f2      	b.n	80028c2 <__libc_init_array+0x1e>
 80028dc:	0800295c 	.word	0x0800295c
 80028e0:	0800295c 	.word	0x0800295c
 80028e4:	0800295c 	.word	0x0800295c
 80028e8:	08002960 	.word	0x08002960

080028ec <memset>:
 80028ec:	0003      	movs	r3, r0
 80028ee:	1882      	adds	r2, r0, r2
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d100      	bne.n	80028f6 <memset+0xa>
 80028f4:	4770      	bx	lr
 80028f6:	7019      	strb	r1, [r3, #0]
 80028f8:	3301      	adds	r3, #1
 80028fa:	e7f9      	b.n	80028f0 <memset+0x4>

080028fc <_init>:
 80028fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028fe:	46c0      	nop			; (mov r8, r8)
 8002900:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002902:	bc08      	pop	{r3}
 8002904:	469e      	mov	lr, r3
 8002906:	4770      	bx	lr

08002908 <_fini>:
 8002908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800290a:	46c0      	nop			; (mov r8, r8)
 800290c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800290e:	bc08      	pop	{r3}
 8002910:	469e      	mov	lr, r3
 8002912:	4770      	bx	lr
