16:11:58 DEBUG : Logs will be stored at 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/IDE.log'.
16:12:08 INFO  : Registering command handlers for Vitis TCF services
16:12:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\temp_xsdb_launch_script.tcl
16:12:09 INFO  : Platform repository initialization has completed.
16:12:11 INFO  : XSCT server has started successfully.
16:12:11 INFO  : plnx-install-location is set to ''
16:12:11 INFO  : Successfully done setting XSCT server connection channel  
16:12:13 INFO  : Successfully done setting workspace for the tool. 
16:12:13 INFO  : Successfully done query RDI_DATADIR 
16:20:50 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
16:20:50 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
16:20:51 WARN  : An unexpected exception occurred in the module 'platform project logging'
16:20:52 INFO  : Platform 'ZYNQ_CORE_wrapper' is added to custom repositories.
16:20:57 INFO  : Platform 'ZYNQ_CORE_wrapper' is added to custom repositories.
16:34:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
16:34:23 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
16:34:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:45 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
16:34:45 INFO  : 'jtag frequency' command is executed.
16:34:45 INFO  : Context for 'APU' is selected.
16:34:46 INFO  : System reset is completed.
16:34:49 INFO  : 'after 3000' command is executed.
16:34:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
16:34:51 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
16:34:51 INFO  : Context for 'APU' is selected.
16:34:51 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
16:34:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:51 INFO  : Context for 'APU' is selected.
16:34:51 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl' is done.
16:34:51 INFO  : 'ps7_init' command is executed.
16:34:51 INFO  : 'ps7_post_config' command is executed.
16:34:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:34:51 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST_system\_ide\scripts\debugger_led_test-default.tcl'
16:35:47 INFO  : Disconnected from the channel tcfchan#1.
16:35:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:57 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
16:35:57 INFO  : 'jtag frequency' command is executed.
16:35:57 INFO  : Context for 'APU' is selected.
16:35:57 INFO  : System reset is completed.
16:36:00 INFO  : 'after 3000' command is executed.
16:36:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
16:36:02 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
16:36:03 INFO  : Context for 'APU' is selected.
16:36:03 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
16:36:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:03 INFO  : Context for 'APU' is selected.
16:36:03 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl' is done.
16:36:03 INFO  : 'ps7_init' command is executed.
16:36:03 INFO  : 'ps7_post_config' command is executed.
16:36:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:36:03 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST_system\_ide\scripts\debugger_led_test-default.tcl'
16:38:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
16:38:40 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
16:40:23 INFO  : Disconnected from the channel tcfchan#2.
16:40:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:33 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
16:40:33 INFO  : 'jtag frequency' command is executed.
16:40:33 INFO  : Context for 'APU' is selected.
16:40:33 INFO  : System reset is completed.
16:40:36 INFO  : 'after 3000' command is executed.
16:40:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
16:40:38 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
16:40:38 INFO  : Context for 'APU' is selected.
16:40:38 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
16:40:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:38 INFO  : Context for 'APU' is selected.
16:40:38 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl' is done.
16:40:38 INFO  : 'ps7_init' command is executed.
16:40:38 INFO  : 'ps7_post_config' command is executed.
16:40:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:40:39 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST_system\_ide\scripts\systemdebugger_led_test_system_standalone.tcl'
16:41:17 INFO  : Disconnected from the channel tcfchan#3.
16:46:27 DEBUG : Logs will be stored at 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/IDE.log'.
16:46:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\temp_xsdb_launch_script.tcl
16:46:29 INFO  : XSCT server has started successfully.
16:46:29 INFO  : plnx-install-location is set to ''
16:46:29 INFO  : Successfully done setting XSCT server connection channel  
16:46:29 INFO  : Successfully done setting workspace for the tool. 
16:46:32 INFO  : Platform repository initialization has completed.
16:47:44 INFO  : Successfully done query RDI_DATADIR 
16:47:44 INFO  : Registering command handlers for Vitis TCF services
16:50:30 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
16:50:30 INFO  : Result from executing command 'getPlatforms': ZYNQ_CORE_wrapper|D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/ZYNQ_CORE_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
16:50:31 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
16:53:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:08 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
16:53:08 INFO  : 'jtag frequency' command is executed.
16:53:09 INFO  : Context for 'APU' is selected.
16:53:09 INFO  : System reset is completed.
16:53:12 INFO  : 'after 3000' command is executed.
16:53:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
16:53:15 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
16:53:15 INFO  : Context for 'APU' is selected.
16:53:15 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
16:53:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:15 INFO  : Context for 'APU' is selected.
16:53:15 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl' is done.
16:53:16 INFO  : 'ps7_init' command is executed.
16:53:16 INFO  : 'ps7_post_config' command is executed.
16:53:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:16 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:16 INFO  : 'con' command is executed.
16:53:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:16 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST_system\_ide\scripts\systemdebugger_led_test_system_standalone.tcl'
16:53:45 INFO  : Disconnected from the channel tcfchan#3.
17:31:51 DEBUG : Logs will be stored at 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/IDE.log'.
17:31:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\temp_xsdb_launch_script.tcl
17:31:53 INFO  : XSCT server has started successfully.
17:31:53 INFO  : Successfully done setting XSCT server connection channel  
17:31:53 INFO  : plnx-install-location is set to ''
17:31:53 INFO  : Successfully done setting workspace for the tool. 
17:31:54 INFO  : Registering command handlers for Vitis TCF services
17:31:54 INFO  : Successfully done query RDI_DATADIR 
17:31:54 INFO  : Platform repository initialization has completed.
17:35:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:49 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
17:35:49 INFO  : 'jtag frequency' command is executed.
17:35:50 INFO  : Context for 'APU' is selected.
17:35:50 INFO  : System reset is completed.
17:35:53 INFO  : 'after 3000' command is executed.
17:35:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
17:35:56 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
17:35:56 INFO  : Context for 'APU' is selected.
17:35:56 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
17:35:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:56 INFO  : Context for 'APU' is selected.
17:35:56 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl' is done.
17:35:56 INFO  : 'ps7_init' command is executed.
17:35:56 INFO  : 'ps7_post_config' command is executed.
17:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:57 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:57 INFO  : 'con' command is executed.
17:35:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:35:57 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST_system\_ide\scripts\systemdebugger_led_test_system_standalone.tcl'
17:37:28 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
17:38:04 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
17:38:19 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
17:38:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa is already opened

17:39:18 INFO  : Hardware specification for platform project 'ZYNQ_CORE_wrapper' is updated.
17:39:51 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
17:39:51 INFO  : Result from executing command 'getPlatforms': ZYNQ_CORE_wrapper|D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/ZYNQ_CORE_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:39:52 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
17:39:55 INFO  : The hardware specification used by project 'LED_TEST' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:39:55 INFO  : The file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST\_ide\bitstream\ZYNQ_CORE_wrapper.bit' stored in project is removed.
17:39:55 INFO  : The updated bitstream files are copied from platform to folder 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST\_ide\bitstream' in project 'LED_TEST'.
17:39:55 INFO  : The file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:39:58 INFO  : The updated ps init files are copied from platform to folder 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST\_ide\psinit' in project 'LED_TEST'.
17:40:20 INFO  : Disconnected from the channel tcfchan#1.
17:40:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:20 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
17:40:20 INFO  : 'jtag frequency' command is executed.
17:40:20 INFO  : Context for 'APU' is selected.
17:40:20 INFO  : System reset is completed.
17:40:23 INFO  : 'after 3000' command is executed.
17:40:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
17:40:26 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
17:40:26 INFO  : Context for 'APU' is selected.
17:40:26 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
17:40:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:26 INFO  : Context for 'APU' is selected.
17:40:26 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl' is done.
17:40:26 INFO  : 'ps7_init' command is executed.
17:40:26 INFO  : 'ps7_post_config' command is executed.
17:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:26 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:26 INFO  : 'con' command is executed.
17:40:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:40:26 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST_system\_ide\scripts\systemdebugger_led_test_system_standalone.tcl'
18:35:23 INFO  : Disconnected from the channel tcfchan#5.
18:35:33 DEBUG : Logs will be stored at 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/IDE.log'.
18:35:34 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\temp_xsdb_launch_script.tcl
18:35:37 INFO  : Registering command handlers for Vitis TCF services
18:35:37 INFO  : Platform repository initialization has completed.
18:35:38 INFO  : XSCT server has started successfully.
18:35:38 INFO  : plnx-install-location is set to ''
18:35:41 INFO  : Successfully done setting XSCT server connection channel  
18:35:41 INFO  : Successfully done query RDI_DATADIR 
18:35:41 INFO  : Successfully done setting workspace for the tool. 
18:35:56 INFO  : Hardware specification for platform project 'ZYNQ_CORE_wrapper' is updated.
18:36:44 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
18:36:44 INFO  : Result from executing command 'getPlatforms': ZYNQ_CORE_wrapper|D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/ZYNQ_CORE_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:36:45 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
18:36:48 INFO  : The hardware specification used by project 'LED_TEST' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:36:48 INFO  : The file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST\_ide\bitstream\ZYNQ_CORE_wrapper.bit' stored in project is removed.
18:36:48 INFO  : The updated bitstream files are copied from platform to folder 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST\_ide\bitstream' in project 'LED_TEST'.
18:36:48 INFO  : The file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:36:51 INFO  : The updated ps init files are copied from platform to folder 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST\_ide\psinit' in project 'LED_TEST'.
18:37:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:27 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
18:37:27 INFO  : 'jtag frequency' command is executed.
18:37:27 INFO  : Context for 'APU' is selected.
18:37:27 INFO  : System reset is completed.
18:37:30 INFO  : 'after 3000' command is executed.
18:37:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
18:37:33 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
18:37:33 INFO  : Context for 'APU' is selected.
18:37:33 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
18:37:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:33 INFO  : Context for 'APU' is selected.
18:37:33 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl' is done.
18:37:33 INFO  : 'ps7_init' command is executed.
18:37:33 INFO  : 'ps7_post_config' command is executed.
18:37:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:33 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:33 INFO  : 'con' command is executed.
18:37:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:37:33 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST_system\_ide\scripts\systemdebugger_led_test_system_standalone.tcl'
18:38:10 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
18:38:53 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
18:39:36 INFO  : Disconnected from the channel tcfchan#3.
18:39:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:36 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
18:39:36 INFO  : 'jtag frequency' command is executed.
18:39:36 INFO  : Context for 'APU' is selected.
18:39:36 INFO  : System reset is completed.
18:39:39 INFO  : 'after 3000' command is executed.
18:39:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
18:39:42 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
18:39:42 INFO  : Context for 'APU' is selected.
18:39:42 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
18:39:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:42 INFO  : Context for 'APU' is selected.
18:39:42 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl' is done.
18:39:42 INFO  : 'ps7_init' command is executed.
18:39:42 INFO  : 'ps7_post_config' command is executed.
18:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:42 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:42 INFO  : 'con' command is executed.
18:39:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:39:42 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST_system\_ide\scripts\systemdebugger_led_test_system_standalone.tcl'
18:49:53 INFO  : Hardware specification for platform project 'ZYNQ_CORE_wrapper' is updated.
18:50:04 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
18:50:04 INFO  : Result from executing command 'getPlatforms': ZYNQ_CORE_wrapper|D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/ZYNQ_CORE_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:50:05 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
18:50:07 INFO  : The hardware specification used by project 'LED_TEST' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:50:07 INFO  : The file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST\_ide\bitstream\ZYNQ_CORE_wrapper.bit' stored in project is removed.
18:50:07 INFO  : The updated bitstream files are copied from platform to folder 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST\_ide\bitstream' in project 'LED_TEST'.
18:50:07 INFO  : The file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:50:10 INFO  : The updated ps init files are copied from platform to folder 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST\_ide\psinit' in project 'LED_TEST'.
18:50:40 INFO  : Disconnected from the channel tcfchan#6.
18:50:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:40 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
18:50:40 INFO  : 'jtag frequency' command is executed.
18:50:40 INFO  : Context for 'APU' is selected.
18:50:40 INFO  : System reset is completed.
18:50:43 INFO  : 'after 3000' command is executed.
18:50:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
18:50:46 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
18:50:46 INFO  : Context for 'APU' is selected.
18:50:46 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
18:50:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:46 INFO  : Context for 'APU' is selected.
18:50:46 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl' is done.
18:50:46 INFO  : 'ps7_init' command is executed.
18:50:46 INFO  : 'ps7_post_config' command is executed.
18:50:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:46 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:46 INFO  : 'con' command is executed.
18:50:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:50:46 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST_system\_ide\scripts\systemdebugger_led_test_system_standalone.tcl'
18:53:20 INFO  : Disconnected from the channel tcfchan#9.
20:54:12 DEBUG : Logs will be stored at 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/IDE.log'.
20:54:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\temp_xsdb_launch_script.tcl
20:54:15 INFO  : XSCT server has started successfully.
20:54:15 INFO  : Successfully done setting XSCT server connection channel  
20:54:15 INFO  : plnx-install-location is set to ''
20:54:15 INFO  : Successfully done setting workspace for the tool. 
20:54:16 INFO  : Platform repository initialization has completed.
20:54:22 INFO  : Successfully done query RDI_DATADIR 
20:54:23 INFO  : Registering command handlers for Vitis TCF services
21:02:52 DEBUG : Logs will be stored at 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/IDE.log'.
21:02:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\temp_xsdb_launch_script.tcl
21:02:55 INFO  : Registering command handlers for Vitis TCF services
21:02:55 INFO  : Platform repository initialization has completed.
21:02:56 INFO  : XSCT server has started successfully.
21:02:56 INFO  : plnx-install-location is set to ''
21:02:56 INFO  : Successfully done setting XSCT server connection channel  
21:02:56 INFO  : Successfully done query RDI_DATADIR 
21:02:56 INFO  : Successfully done setting workspace for the tool. 
19:20:52 DEBUG : Logs will be stored at 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/IDE.log'.
19:20:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\temp_xsdb_launch_script.tcl
19:20:55 INFO  : Platform repository initialization has completed.
19:20:55 INFO  : XSCT server has started successfully.
19:20:55 INFO  : plnx-install-location is set to ''
19:20:55 INFO  : Successfully done setting XSCT server connection channel  
19:20:55 INFO  : Successfully done setting workspace for the tool. 
19:20:57 INFO  : Registering command handlers for Vitis TCF services
19:20:57 INFO  : Successfully done query RDI_DATADIR 
00:15:42 DEBUG : Logs will be stored at 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/IDE.log'.
00:15:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\temp_xsdb_launch_script.tcl
00:15:46 INFO  : Platform repository initialization has completed.
00:15:46 INFO  : XSCT server has started successfully.
00:15:46 INFO  : plnx-install-location is set to ''
00:15:47 INFO  : Successfully done setting XSCT server connection channel  
00:15:47 INFO  : Successfully done query RDI_DATADIR 
00:15:47 INFO  : Successfully done setting workspace for the tool. 
00:15:47 INFO  : Registering command handlers for Vitis TCF services
15:40:47 DEBUG : Logs will be stored at 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/IDE.log'.
15:40:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\temp_xsdb_launch_script.tcl
15:40:50 INFO  : XSCT server has started successfully.
15:40:50 INFO  : Successfully done setting XSCT server connection channel  
15:40:50 INFO  : plnx-install-location is set to ''
15:40:50 INFO  : Successfully done setting workspace for the tool. 
15:40:58 INFO  : Platform repository initialization has completed.
15:42:00 INFO  : Registering command handlers for Vitis TCF services
15:42:00 INFO  : Successfully done query RDI_DATADIR 
20:53:11 DEBUG : Logs will be stored at 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/IDE.log'.
20:53:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\temp_xsdb_launch_script.tcl
20:53:13 INFO  : XSCT server has started successfully.
20:53:13 INFO  : Successfully done setting XSCT server connection channel  
20:53:13 INFO  : plnx-install-location is set to ''
20:53:13 INFO  : Successfully done setting workspace for the tool. 
20:53:21 INFO  : Platform repository initialization has completed.
20:53:22 INFO  : Registering command handlers for Vitis TCF services
20:53:22 INFO  : Successfully done query RDI_DATADIR 
20:54:56 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
20:54:56 INFO  : Result from executing command 'getPlatforms': ZYNQ_CORE_wrapper|D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/ZYNQ_CORE_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:54:57 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
20:55:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:34 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
20:55:34 INFO  : 'jtag frequency' command is executed.
20:55:35 INFO  : Context for 'APU' is selected.
20:55:35 INFO  : System reset is completed.
20:55:38 INFO  : 'after 3000' command is executed.
20:55:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
20:55:41 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
20:55:41 INFO  : Context for 'APU' is selected.
20:55:41 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
20:55:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:41 INFO  : Context for 'APU' is selected.
20:55:41 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl' is done.
20:55:42 INFO  : 'ps7_init' command is executed.
20:55:42 INFO  : 'ps7_post_config' command is executed.
20:55:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:42 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:42 INFO  : 'con' command is executed.
20:55:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:55:42 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST_system\_ide\scripts\systemdebugger_led_test_system_standalone.tcl'
20:56:25 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
20:56:35 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
20:56:36 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
20:56:49 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
20:56:53 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
20:57:00 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
20:57:08 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
20:57:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:29 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
20:57:29 INFO  : 'jtag frequency' command is executed.
20:57:29 INFO  : Context for 'APU' is selected.
20:57:29 INFO  : System reset is completed.
20:57:32 INFO  : 'after 3000' command is executed.
20:57:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
20:57:35 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
20:57:35 INFO  : Context for 'APU' is selected.
20:57:35 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
20:57:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:35 INFO  : Context for 'APU' is selected.
20:57:35 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl' is done.
20:57:35 INFO  : 'ps7_init' command is executed.
20:57:35 INFO  : 'ps7_post_config' command is executed.
20:57:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:35 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:35 INFO  : 'con' command is executed.
20:57:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:57:35 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST_system\_ide\scripts\debugger_led_test-default.tcl'
20:58:08 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
20:58:16 INFO  : Disconnected from the channel tcfchan#2.
20:58:18 WARN  : channel "tcfchan#2" closed
20:58:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:19 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
20:58:19 INFO  : 'jtag frequency' command is executed.
20:58:19 INFO  : Context for 'APU' is selected.
20:58:20 INFO  : System reset is completed.
20:58:23 INFO  : 'after 3000' command is executed.
20:58:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
20:58:25 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
20:58:25 INFO  : Context for 'APU' is selected.
20:58:25 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
20:58:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:25 INFO  : Context for 'APU' is selected.
20:58:25 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl' is done.
20:58:25 INFO  : 'ps7_init' command is executed.
20:58:25 INFO  : 'ps7_post_config' command is executed.
20:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:25 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:26 INFO  : 'con' command is executed.
20:58:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:58:26 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST_system\_ide\scripts\systemdebugger_led_test_system_standalone.tcl'
20:58:57 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
20:59:09 INFO  : Disconnected from the channel tcfchan#4.
20:59:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:09 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
20:59:09 INFO  : 'jtag frequency' command is executed.
20:59:09 INFO  : Context for 'APU' is selected.
20:59:09 INFO  : System reset is completed.
20:59:12 INFO  : 'after 3000' command is executed.
20:59:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
20:59:15 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
20:59:15 INFO  : Context for 'APU' is selected.
20:59:15 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
20:59:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:15 INFO  : Context for 'APU' is selected.
20:59:15 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl' is done.
20:59:15 INFO  : 'ps7_init' command is executed.
20:59:15 INFO  : 'ps7_post_config' command is executed.
20:59:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:15 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:15 INFO  : 'con' command is executed.
20:59:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:59:15 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST_system\_ide\scripts\systemdebugger_led_test_system_standalone.tcl'
20:59:33 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
20:59:38 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
20:59:41 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
20:59:53 INFO  : Disconnected from the channel tcfchan#6.
20:59:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:53 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
20:59:53 INFO  : 'jtag frequency' command is executed.
20:59:53 INFO  : Context for 'APU' is selected.
20:59:53 INFO  : System reset is completed.
20:59:56 INFO  : 'after 3000' command is executed.
20:59:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
20:59:58 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
20:59:58 INFO  : Context for 'APU' is selected.
20:59:58 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
20:59:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:58 INFO  : Context for 'APU' is selected.
20:59:58 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl' is done.
20:59:59 INFO  : 'ps7_init' command is executed.
20:59:59 INFO  : 'ps7_post_config' command is executed.
20:59:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:59 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:59 INFO  : 'con' command is executed.
20:59:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:59:59 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST_system\_ide\scripts\systemdebugger_led_test_system_standalone.tcl'
21:00:45 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
21:00:55 INFO  : Disconnected from the channel tcfchan#8.
21:00:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:55 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
21:00:55 INFO  : 'jtag frequency' command is executed.
21:00:55 INFO  : Context for 'APU' is selected.
21:00:55 INFO  : System reset is completed.
21:00:58 INFO  : 'after 3000' command is executed.
21:00:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
21:01:01 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
21:01:01 INFO  : Context for 'APU' is selected.
21:01:01 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
21:01:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:01 INFO  : Context for 'APU' is selected.
21:01:01 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl' is done.
21:01:01 INFO  : 'ps7_init' command is executed.
21:01:01 INFO  : 'ps7_post_config' command is executed.
21:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:01 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:01 INFO  : 'con' command is executed.
21:01:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:01:01 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST_system\_ide\scripts\systemdebugger_led_test_system_standalone.tcl'
21:01:26 INFO  : Checking for BSP changes to sync application flags for project 'LED_TEST'...
21:01:37 INFO  : Disconnected from the channel tcfchan#10.
21:01:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:37 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
21:01:37 INFO  : 'jtag frequency' command is executed.
21:01:37 INFO  : Context for 'APU' is selected.
21:01:37 INFO  : System reset is completed.
21:01:40 INFO  : 'after 3000' command is executed.
21:01:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
21:01:43 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
21:01:43 INFO  : Context for 'APU' is selected.
21:01:43 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
21:01:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:43 INFO  : Context for 'APU' is selected.
21:01:43 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl' is done.
21:01:43 INFO  : 'ps7_init' command is executed.
21:01:43 INFO  : 'ps7_post_config' command is executed.
21:01:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:43 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/LED_TEST/Debug/LED_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:43 INFO  : 'con' command is executed.
21:01:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:01:43 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\LED_TEST_system\_ide\scripts\systemdebugger_led_test_system_standalone.tcl'
21:04:22 INFO  : Disconnected from the channel tcfchan#12.
