Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Sep 14 16:40:11 2022
| Host         : DESKTOP-NOQDMH7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LogisimToplevelShell_control_sets_placed.rpt
| Design       : LogisimToplevelShell
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    38 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|    16+ |           36 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           16 |
| Yes          | No                    | No                     |            1984 |          555 |
| Yes          | No                    | Yes                    |             126 |           35 |
| Yes          | Yes                   | No                     |              64 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-----------------------------------------------+-----------------------------------+------------------+----------------+
|           Clock Signal           |                 Enable Signal                 |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------------------------+-----------------------------------------------+-----------------------------------+------------------+----------------+
|  FPGA_GlobalClock_IBUF_BUFG      |                                               |                                   |                2 |              4 |
|  CPU_0/FPGADigit_1/u_divider/CLK |                                               |                                   |                1 |              6 |
|  CLK                             | CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_67        |                                   |                8 |             64 |
|  CLK                             | CPU_0/Comparator_1/E[0]                       | FPGA_INPUT_PIN_1_IBUF             |               19 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/E[0]                    |                                   |               15 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[5][31][0]  |                                   |               17 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[4][31][0]  |                                   |               18 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[26][31][0] |                                   |               15 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[17][31][0] |                                   |               14 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[20][31][0] |                                   |               17 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[19][31][0] |                                   |               12 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[10][31][0] |                                   |               16 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[3][31][0]  |                                   |               13 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[24][31][0] |                                   |               20 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[8][31][0]  |                                   |               18 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[14][31][0] |                                   |               15 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[11][31][0] |                                   |               18 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[16][31][0] |                                   |               18 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[21][31][0] |                                   |               19 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[18][31][0] |                                   |               13 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[23][31][0] |                                   |               21 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[2][31][0]  |                                   |               20 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[30][31][0] |                                   |               22 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[7][31][0]  |                                   |               25 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[28][31][0] |                                   |               20 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[31][31][0] |                                   |               25 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[13][31][0] |                                   |               16 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[15][31][0] |                                   |               22 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[25][31][0] |                                   |               16 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[12][31][0] |                                   |               12 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[9][31][0]  |                                   |               20 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[6][31][0]  |                                   |               22 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[27][31][0] |                                   |               20 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[22][31][0] |                                   |               22 |             64 |
| ~CLK                             | CPU_0/REGISTER_FILE_2/register_reg[29][31][0] |                                   |               14 |             64 |
|  FPGA_GlobalClock_IBUF_BUFG      |                                               | CPU_0/FPGADigit_1/u_divider/clear |                8 |             64 |
|  FPGA_GlobalClock_IBUF_BUFG      |                                               | CPU_0/fenpin1/clear               |                8 |             64 |
|  CLK                             | CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_93        | FPGA_INPUT_PIN_1_IBUF             |               24 |            126 |
+----------------------------------+-----------------------------------------------+-----------------------------------+------------------+----------------+


