{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1503000263154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503000263154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 17 17:04:22 2017 " "Processing started: Thu Aug 17 17:04:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503000263154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1503000263154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips32 -c mips32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips32 -c mips32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1503000263154 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1503000263986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/hazarddetection.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/hazarddetection.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazardDetection " "Found entity 1: hazardDetection" {  } { { "../verilog/hazardDetection.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/hazardDetection.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/instructionmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/instructionmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMem " "Found entity 1: instructionMem" {  } { { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/signex8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/signex8.v" { { "Info" "ISGN_ENTITY_NAME" "1 signEx8 " "Found entity 1: signEx8" {  } { { "../verilog/signEx8.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/signEx8.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequencyDivider " "Found entity 1: frequencyDivider" {  } { { "../verilog/frequencyDivider.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/frequencyDivider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/shiftleft.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/shiftleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "../verilog/shiftLeft.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/shiftLeft.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "../verilog/ID_EX.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/ID_EX.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264392 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pc.v(19) " "Verilog HDL warning at pc.v(19): extended using \"x\" or \"z\"" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1503000264409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../verilog/mux2.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mux2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/signex16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/signex16.v" { { "Info" "ISGN_ENTITY_NAME" "1 signEx16 " "Found entity 1: signEx16" {  } { { "../verilog/signEx16.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/signEx16.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "../verilog/tx.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "../verilog/EX_MEM.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/EX_MEM.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../verilog/adder.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../verilog/uart.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/unitcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/unitcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 unitControl " "Found entity 1: unitControl" {  } { { "../verilog/unitControl.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/unitControl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "../verilog/forwardingUnit.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/forwardingUnit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../verilog/alu.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/alu.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264456 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MEM_WB.v(26) " "Verilog HDL information at MEM_WB.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../verilog/MEM_WB.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/MEM_WB.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1503000264472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "../verilog/MEM_WB.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/MEM_WB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/mips32top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/mips32top.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips32TOP " "Found entity 1: mips32TOP" {  } { { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../verilog/registerFile.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/registerFile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../verilog/arbiter.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/arbiter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/baudrate.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/baudrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudRate " "Found entity 1: baudRate" {  } { { "../verilog/baudRate.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/baudRate.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "../verilog/IF_ID.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/IF_ID.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/compare.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "../verilog/compare.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/compare.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluControl " "Found entity 1: aluControl" {  } { { "../verilog/aluControl.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/aluControl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "../verilog/rx.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jhone/documents/github/sd-2017.1q/processador mips32/verilog/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../verilog/mux3.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mux3.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000264525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000264525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txBusy uart.v(27) " "Verilog HDL Implicit Net warning at uart.v(27): created implicit net for \"txBusy\"" {  } { { "../verilog/uart.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/uart.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000264525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rxDataOut mips32TOP.v(309) " "Verilog HDL Implicit Net warning at mips32TOP.v(309): created implicit net for \"rxDataOut\"" {  } { { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 309 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000264525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_Rx mips32TOP.v(317) " "Verilog HDL Implicit Net warning at mips32TOP.v(317): created implicit net for \"UART_Rx\"" {  } { { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000264525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_Tx mips32TOP.v(319) " "Verilog HDL Implicit Net warning at mips32TOP.v(319): created implicit net for \"UART_Tx\"" {  } { { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 319 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000264525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips32TOP " "Elaborating entity \"mips32TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1503000264859 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rstIDIF mips32TOP.v(13) " "Verilog HDL or VHDL warning at mips32TOP.v(13): object \"rstIDIF\" assigned a value but never read" {  } { { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1503000264875 "|mips32TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mips32TOP.v(337) " "Verilog HDL assignment warning at mips32TOP.v(337): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503000264875 "|mips32TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencyDivider frequencyDivider:divider " "Elaborating entity \"frequencyDivider\" for hierarchy \"frequencyDivider:divider\"" {  } { { "../verilog/mips32TOP.v" "divider" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000265012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc " "Elaborating entity \"pc\" for hierarchy \"pc:pc\"" {  } { { "../verilog/mips32TOP.v" "pc" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000265044 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prevPc pc.v(18) " "Verilog HDL Always Construct warning at pc.v(18): inferring latch(es) for variable \"prevPc\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[0\] pc.v(28) " "Inferred latch for \"prevPc\[0\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[1\] pc.v(28) " "Inferred latch for \"prevPc\[1\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[2\] pc.v(28) " "Inferred latch for \"prevPc\[2\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[3\] pc.v(28) " "Inferred latch for \"prevPc\[3\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[4\] pc.v(28) " "Inferred latch for \"prevPc\[4\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[5\] pc.v(28) " "Inferred latch for \"prevPc\[5\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[6\] pc.v(28) " "Inferred latch for \"prevPc\[6\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[7\] pc.v(28) " "Inferred latch for \"prevPc\[7\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[8\] pc.v(28) " "Inferred latch for \"prevPc\[8\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[9\] pc.v(28) " "Inferred latch for \"prevPc\[9\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[10\] pc.v(28) " "Inferred latch for \"prevPc\[10\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[11\] pc.v(28) " "Inferred latch for \"prevPc\[11\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[12\] pc.v(28) " "Inferred latch for \"prevPc\[12\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[13\] pc.v(28) " "Inferred latch for \"prevPc\[13\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[14\] pc.v(28) " "Inferred latch for \"prevPc\[14\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[15\] pc.v(28) " "Inferred latch for \"prevPc\[15\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[16\] pc.v(28) " "Inferred latch for \"prevPc\[16\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[17\] pc.v(28) " "Inferred latch for \"prevPc\[17\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[18\] pc.v(28) " "Inferred latch for \"prevPc\[18\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[19\] pc.v(28) " "Inferred latch for \"prevPc\[19\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[20\] pc.v(28) " "Inferred latch for \"prevPc\[20\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[21\] pc.v(28) " "Inferred latch for \"prevPc\[21\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[22\] pc.v(28) " "Inferred latch for \"prevPc\[22\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[23\] pc.v(28) " "Inferred latch for \"prevPc\[23\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[24\] pc.v(28) " "Inferred latch for \"prevPc\[24\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[25\] pc.v(28) " "Inferred latch for \"prevPc\[25\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[26\] pc.v(28) " "Inferred latch for \"prevPc\[26\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[27\] pc.v(28) " "Inferred latch for \"prevPc\[27\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[28\] pc.v(28) " "Inferred latch for \"prevPc\[28\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[29\] pc.v(28) " "Inferred latch for \"prevPc\[29\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[30\] pc.v(28) " "Inferred latch for \"prevPc\[30\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[31\] pc.v(28) " "Inferred latch for \"prevPc\[31\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503000265044 "|mips32TOP|pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMem instructionMem:instructionMem " "Elaborating entity \"instructionMem\" for hierarchy \"instructionMem:instructionMem\"" {  } { { "../verilog/mips32TOP.v" "instructionMem" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000265091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMem:instructionMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMem:instructionMem\|altsyncram:altsyncram_component\"" {  } { { "../verilog/instructionMem.v" "altsyncram_component" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000266614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMem:instructionMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructionMem:instructionMem\|altsyncram:altsyncram_component\"" {  } { { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000266630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMem:instructionMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructionMem:instructionMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000266630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000266630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000266630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memoryInit/instruction.mif " "Parameter \"init_file\" = \"memoryInit/instruction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000266630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000266630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000266630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000266630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000266630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000266630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000266630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000266630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000266630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000266630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000266630 ""}  } { { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1503000266630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_job1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_job1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_job1 " "Found entity 1: altsyncram_job1" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000266830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000266830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_job1 instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated " "Elaborating entity \"altsyncram_job1\" for hierarchy \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000266830 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1011 1024 0 1 1 " "1011 out of 1024 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "13 1023 " "Addresses ranging from 13 to 1023 are not initialized" {  } { { "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/memoryInit/instruction.mif" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/memoryInit/instruction.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1503000266914 ""}  } { { "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/memoryInit/instruction.mif" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/memoryInit/instruction.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1503000266914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adderIF " "Elaborating entity \"adder\" for hierarchy \"adder:adderIF\"" {  } { { "../verilog/mips32TOP.v" "adderIF" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux2IF1 " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux2IF1\"" {  } { { "../verilog/mips32TOP.v" "mux2IF1" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:ifid " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:ifid\"" {  } { { "../verilog/mips32TOP.v" "ifid" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardDetection hazardDetection:hazardDetection " "Elaborating entity \"hazardDetection\" for hierarchy \"hazardDetection:hazardDetection\"" {  } { { "../verilog/mips32TOP.v" "hazardDetection" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unitControl unitControl:unitControl " "Elaborating entity \"unitControl\" for hierarchy \"unitControl:unitControl\"" {  } { { "../verilog/mips32TOP.v" "unitControl" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:mux3ID3 " "Elaborating entity \"mux3\" for hierarchy \"mux3:mux3ID3\"" {  } { { "../verilog/mips32TOP.v" "mux3ID3" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registerFile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registerFile\"" {  } { { "../verilog/mips32TOP.v" "registerFile" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267293 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i registerFile.v(24) " "Verilog HDL Always Construct warning at registerFile.v(24): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/registerFile.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/registerFile.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1503000267315 "|mips32TOP|registerFile:registerFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare compare:compare " "Elaborating entity \"compare\" for hierarchy \"compare:compare\"" {  } { { "../verilog/mips32TOP.v" "compare" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267447 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 compare.v(12) " "Verilog HDL assignment warning at compare.v(12): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/compare.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/compare.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503000267447 "|mips32TOP|compare:compare"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signEx16 signEx16:signEx16 " "Elaborating entity \"signEx16\" for hierarchy \"signEx16:signEx16\"" {  } { { "../verilog/mips32TOP.v" "signEx16" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft shiftLeft:shiftLeft " "Elaborating entity \"shiftLeft\" for hierarchy \"shiftLeft:shiftLeft\"" {  } { { "../verilog/mips32TOP.v" "shiftLeft" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:idex " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:idex\"" {  } { { "../verilog/mips32TOP.v" "idex" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:mux3EX3 " "Elaborating entity \"mux3\" for hierarchy \"mux3:mux3EX3\"" {  } { { "../verilog/mips32TOP.v" "mux3EX3" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "../verilog/mips32TOP.v" "alu" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluControl aluControl:aluControl " "Elaborating entity \"aluControl\" for hierarchy \"aluControl:aluControl\"" {  } { { "../verilog/mips32TOP.v" "aluControl" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingUnit forwardingUnit:forwardUnit " "Elaborating entity \"forwardingUnit\" for hierarchy \"forwardingUnit:forwardUnit\"" {  } { { "../verilog/mips32TOP.v" "forwardUnit" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:exmem " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:exmem\"" {  } { { "../verilog/mips32TOP.v" "exmem" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"arbiter:arbiter\"" {  } { { "../verilog/mips32TOP.v" "arbiter" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267732 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(24) " "Verilog HDL assignment warning at arbiter.v(24): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/arbiter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503000267747 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(25) " "Verilog HDL assignment warning at arbiter.v(25): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/arbiter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503000267747 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(27) " "Verilog HDL assignment warning at arbiter.v(27): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/arbiter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503000267747 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(28) " "Verilog HDL assignment warning at arbiter.v(28): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/arbiter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503000267747 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(30) " "Verilog HDL assignment warning at arbiter.v(30): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/arbiter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503000267747 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 arbiter.v(31) " "Verilog HDL assignment warning at arbiter.v(31): truncated value with size 32 to match size of target (14)" {  } { { "../verilog/arbiter.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/arbiter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503000267747 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 arbiter.v(32) " "Verilog HDL assignment warning at arbiter.v(32): truncated value with size 32 to match size of target (14)" {  } { { "../verilog/arbiter.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/arbiter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503000267747 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(34) " "Verilog HDL assignment warning at arbiter.v(34): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/arbiter.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503000267747 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(35) " "Verilog HDL assignment warning at arbiter.v(35): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/arbiter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503000267747 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(37) " "Verilog HDL assignment warning at arbiter.v(37): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/arbiter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503000267747 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(38) " "Verilog HDL assignment warning at arbiter.v(38): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/arbiter.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503000267747 "|mips32TOP|arbiter:arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart0 " "Elaborating entity \"uart\" for hierarchy \"uart:uart0\"" {  } { { "../verilog/mips32TOP.v" "uart0" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267747 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_busy uart.v(8) " "Output port \"tx_busy\" at uart.v(8) has no driver" {  } { { "../verilog/uart.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/uart.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1503000267763 "|mips32TOP|uart:uart0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudRate uart:uart0\|baudRate:baudrate " "Elaborating entity \"baudRate\" for hierarchy \"uart:uart0\|baudRate:baudrate\"" {  } { { "../verilog/uart.v" "baudrate" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/uart.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267763 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 baudRate.v(20) " "Verilog HDL assignment warning at baudRate.v(20): truncated value with size 5 to match size of target (4)" {  } { { "../verilog/baudRate.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/baudRate.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503000267763 "|mips32TOP|uart:uart0|baudRate:baudrate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 baudRate.v(27) " "Verilog HDL assignment warning at baudRate.v(27): truncated value with size 9 to match size of target (8)" {  } { { "../verilog/baudRate.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/baudRate.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503000267763 "|mips32TOP|uart:uart0|baudRate:baudrate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx uart:uart0\|tx:transmiter " "Elaborating entity \"tx\" for hierarchy \"uart:uart0\|tx:transmiter\"" {  } { { "../verilog/uart.v" "transmiter" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/uart.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx uart:uart0\|rx:receiver " "Elaborating entity \"rx\" for hierarchy \"uart:uart0\|rx:receiver\"" {  } { { "../verilog/uart.v" "receiver" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/uart.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux2MEM1 " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux2MEM1\"" {  } { { "../verilog/mips32TOP.v" "mux2MEM1" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signEx8 signEx8:signExMEM1 " "Elaborating entity \"signEx8\" for hierarchy \"signEx8:signExMEM1\"" {  } { { "../verilog/mips32TOP.v" "signExMEM1" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:mux3MEM2 " "Elaborating entity \"mux3\" for hierarchy \"mux3:mux3MEM2\"" {  } { { "../verilog/mips32TOP.v" "mux3MEM2" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:dataMem " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:dataMem\"" {  } { { "../verilog/mips32TOP.v" "dataMem" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000267932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMem:dataMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataMem:dataMem\|altsyncram:altsyncram_component\"" {  } { { "../verilog/dataMem.v" "altsyncram_component" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000268063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMem:dataMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataMem:dataMem\|altsyncram:altsyncram_component\"" {  } { { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000268132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMem:dataMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataMem:dataMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000268132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000268132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memoryInit/data.mif " "Parameter \"init_file\" = \"memoryInit/data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000268132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000268132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000268132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000268132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000268132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000268132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000268132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000268132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000268132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000268132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000268132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000268132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000268132 ""}  } { { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1503000268132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i7j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i7j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i7j1 " "Found entity 1: altsyncram_i7j1" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000268233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000268233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i7j1 dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated " "Elaborating entity \"altsyncram_i7j1\" for hierarchy \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000268233 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "16380 16384 0 1 1 " "16380 out of 16384 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "4 16383 " "Addresses ranging from 4 to 16383 are not initialized" {  } { { "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/memoryInit/data.mif" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/memoryInit/data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1503000268248 ""}  } { { "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/memoryInit/data.mif" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/memoryInit/data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1503000268248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000268634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000268634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_i7j1.tdf" "decode3" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000268634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503000268750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503000268750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_i7j1.tdf" "mux2" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000268750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:memwb " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:memwb\"" {  } { { "../verilog/mips32TOP.v" "memwb" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503000268834 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269082 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269082 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269082 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269082 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269097 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269114 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269114 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269116 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269116 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269117 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269117 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269118 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269118 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269118 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269118 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269119 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269119 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269119 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269119 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269119 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269119 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269119 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269119 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269119 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269119 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UART_Rx " "Net \"UART_Rx\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "UART_Rx" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 317 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269119 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1503000269119 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a13 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a45 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1173 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a14 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a46 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1198 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a0 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a32 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a15 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a47 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a16 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 448 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a48 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1248 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a1 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a33 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 873 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a17 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a49 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1273 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a18 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a50 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1298 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a19 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 523 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a51 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1323 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a20 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a52 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1348 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a2 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a34 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a21 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 573 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a53 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a22 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a54 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1398 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a23 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a55 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1423 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a24 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 648 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a56 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a25 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 673 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a57 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a26 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a58 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1498 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a27 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a59 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1523 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a28 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 748 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a60 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1548 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a4 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a36 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a31 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 823 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a63 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a30 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a62 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1598 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a29 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a61 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1573 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a12 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a44 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1148 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a11 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a43 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a10 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a42 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1098 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a9 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a41 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1073 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a8 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a40 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1048 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a7 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a39 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1023 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a6 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a38 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a5 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a37 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a3 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a35 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_i7j1.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 387 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[31\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[30\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 664 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[29\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 643 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[28\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[27\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[26\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 580 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[13\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[20\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[18\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[19\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[16\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[17\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[5\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[4\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[3\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[2\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[1\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[0\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[25\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 559 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[23\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[24\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 538 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[21\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[22\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[15\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[14\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[12\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[11\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[10\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[9\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[8\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[7\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[6\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/db/altsyncram_job1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000274138 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a6"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1503000274138 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1503000274138 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1464 " "1464 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1503000274638 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/mips32.map.smsg " "Generated suppressed messages file C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/fpga/mips32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1503000274954 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1503000275324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000275324 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_50MHz " "No output dependent on input pin \"clock_50MHz\"" {  } { { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000276693 "|mips32TOP|clock_50MHz"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIN_Y17 " "No output dependent on input pin \"PIN_Y17\"" {  } { { "../verilog/mips32TOP.v" "" { Text "C:/Users/jhone/Documents/GitHub/SD-2017.1q/processador mips32/verilog/mips32TOP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503000276693 "|mips32TOP|PIN_Y17"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1503000276693 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1503000276693 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1503000276693 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1503000276693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 183 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 183 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503000276756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 17 17:04:36 2017 " "Processing ended: Thu Aug 17 17:04:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503000276756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503000276756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503000276756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503000276756 ""}
