--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/shep/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<7>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<6>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<5>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<4>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<3>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<2>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<1>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<0>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_en
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_en" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_er
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_er" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 91995 paths analyzed, 3686 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_16 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.900ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (1.006 - 1.065)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_16 to ftop/ctop/inf/cp/timeServ_refFreeSamp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<19>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_16
    SLICE_X2Y101.D1      net (fanout=4)        0.849   ftop/ctop/inf/cp/timeServ_refFromRise<16>
    SLICE_X2Y101.COUT    Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/timeServ_ppsLost
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D5      net (fanout=4)        0.745   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_jamFracVal<27>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X5Y92.CE       net (fanout=33)       1.005   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X5Y92.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_3
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (1.301ns logic, 2.599ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_16 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.900ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (1.006 - 1.065)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_16 to ftop/ctop/inf/cp/timeServ_refFreeSamp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<19>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_16
    SLICE_X2Y101.D1      net (fanout=4)        0.849   ftop/ctop/inf/cp/timeServ_refFromRise<16>
    SLICE_X2Y101.COUT    Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/timeServ_ppsLost
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D5      net (fanout=4)        0.745   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_jamFracVal<27>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X5Y92.CE       net (fanout=33)       1.005   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X5Y92.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_2
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (1.301ns logic, 2.599ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_16 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.900ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (1.006 - 1.065)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_16 to ftop/ctop/inf/cp/timeServ_refFreeSamp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<19>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_16
    SLICE_X2Y101.D1      net (fanout=4)        0.849   ftop/ctop/inf/cp/timeServ_refFromRise<16>
    SLICE_X2Y101.COUT    Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/timeServ_ppsLost
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D5      net (fanout=4)        0.745   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_jamFracVal<27>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X5Y92.CE       net (fanout=33)       1.005   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X5Y92.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_1
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (1.301ns logic, 2.599ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_16 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.900ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (1.006 - 1.065)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_16 to ftop/ctop/inf/cp/timeServ_refFreeSamp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<19>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_16
    SLICE_X2Y101.D1      net (fanout=4)        0.849   ftop/ctop/inf/cp/timeServ_refFromRise<16>
    SLICE_X2Y101.COUT    Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/timeServ_ppsLost
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D5      net (fanout=4)        0.745   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_jamFracVal<27>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X5Y92.CE       net (fanout=33)       1.005   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X5Y92.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_0
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (1.301ns logic, 2.599ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_16 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.886ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (1.006 - 1.065)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_16 to ftop/ctop/inf/cp/timeServ_refFreeSamp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<19>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_16
    SLICE_X2Y101.D1      net (fanout=4)        0.849   ftop/ctop/inf/cp/timeServ_refFromRise<16>
    SLICE_X2Y101.COUT    Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/timeServ_ppsLost
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D5      net (fanout=4)        0.745   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_jamFracVal<27>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X5Y93.CE       net (fanout=33)       0.991   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X5Y93.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_4
    -------------------------------------------------  ---------------------------
    Total                                      3.886ns (1.301ns logic, 2.585ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_16 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.886ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (1.006 - 1.065)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_16 to ftop/ctop/inf/cp/timeServ_refFreeSamp_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<19>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_16
    SLICE_X2Y101.D1      net (fanout=4)        0.849   ftop/ctop/inf/cp/timeServ_refFromRise<16>
    SLICE_X2Y101.COUT    Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/timeServ_ppsLost
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D5      net (fanout=4)        0.745   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_jamFracVal<27>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X5Y93.CE       net (fanout=33)       0.991   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X5Y93.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_7
    -------------------------------------------------  ---------------------------
    Total                                      3.886ns (1.301ns logic, 2.585ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_16 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.886ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (1.006 - 1.065)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_16 to ftop/ctop/inf/cp/timeServ_refFreeSamp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<19>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_16
    SLICE_X2Y101.D1      net (fanout=4)        0.849   ftop/ctop/inf/cp/timeServ_refFromRise<16>
    SLICE_X2Y101.COUT    Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/timeServ_ppsLost
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D5      net (fanout=4)        0.745   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_jamFracVal<27>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X5Y93.CE       net (fanout=33)       0.991   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X5Y93.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_5
    -------------------------------------------------  ---------------------------
    Total                                      3.886ns (1.301ns logic, 2.585ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_16 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.886ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (1.006 - 1.065)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_16 to ftop/ctop/inf/cp/timeServ_refFreeSamp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<19>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_16
    SLICE_X2Y101.D1      net (fanout=4)        0.849   ftop/ctop/inf/cp/timeServ_refFromRise<16>
    SLICE_X2Y101.COUT    Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/timeServ_ppsLost
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D5      net (fanout=4)        0.745   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_jamFracVal<27>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X5Y93.CE       net (fanout=33)       0.991   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X5Y93.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_6
    -------------------------------------------------  ---------------------------
    Total                                      3.886ns (1.301ns logic, 2.585ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_16 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.862ns (Levels of Logic = 3)
  Clock Path Skew:      -0.079ns (0.986 - 1.065)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_16 to ftop/ctop/inf/cp/timeServ_delSecond_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<19>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_16
    SLICE_X2Y101.D1      net (fanout=4)        0.849   ftop/ctop/inf/cp/timeServ_refFromRise<16>
    SLICE_X2Y101.COUT    Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/timeServ_ppsLost
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D5      net (fanout=4)        0.745   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_jamFracVal<27>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X16Y94.CE      net (fanout=33)       1.001   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X16Y94.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_delSecond<15>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_13
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (1.267ns logic, 2.595ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_16 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.862ns (Levels of Logic = 3)
  Clock Path Skew:      -0.079ns (0.986 - 1.065)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_16 to ftop/ctop/inf/cp/timeServ_delSecond_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<19>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_16
    SLICE_X2Y101.D1      net (fanout=4)        0.849   ftop/ctop/inf/cp/timeServ_refFromRise<16>
    SLICE_X2Y101.COUT    Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/timeServ_ppsLost
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D5      net (fanout=4)        0.745   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_jamFracVal<27>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X16Y94.CE      net (fanout=33)       1.001   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X16Y94.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_delSecond<15>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_15
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (1.267ns logic, 2.595ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_16 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.862ns (Levels of Logic = 3)
  Clock Path Skew:      -0.079ns (0.986 - 1.065)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_16 to ftop/ctop/inf/cp/timeServ_delSecond_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<19>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_16
    SLICE_X2Y101.D1      net (fanout=4)        0.849   ftop/ctop/inf/cp/timeServ_refFromRise<16>
    SLICE_X2Y101.COUT    Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/timeServ_ppsLost
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D5      net (fanout=4)        0.745   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_jamFracVal<27>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X16Y94.CE      net (fanout=33)       1.001   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X16Y94.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_delSecond<15>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_12
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (1.267ns logic, 2.595ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_16 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.862ns (Levels of Logic = 3)
  Clock Path Skew:      -0.079ns (0.986 - 1.065)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_16 to ftop/ctop/inf/cp/timeServ_delSecond_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<19>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_16
    SLICE_X2Y101.D1      net (fanout=4)        0.849   ftop/ctop/inf/cp/timeServ_refFromRise<16>
    SLICE_X2Y101.COUT    Topcyd                0.319   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_lut<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/timeServ_ppsLost
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D5      net (fanout=4)        0.745   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_jamFracVal<27>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X16Y94.CE      net (fanout=33)       1.001   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X16Y94.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_delSecond<15>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_14
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (1.267ns logic, 2.595ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_3 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.884ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (1.006 - 1.059)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_3 to ftop/ctop/inf/cp/timeServ_refFreeSamp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.DQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_3
    SLICE_X2Y101.A2      net (fanout=3)        0.743   ftop/ctop/inf/cp/timeServ_refFromRise<3>
    SLICE_X2Y101.COUT    Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/timeServ_ppsLost
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D5      net (fanout=4)        0.745   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_jamFracVal<27>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X5Y92.CE       net (fanout=33)       1.005   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X5Y92.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_3
    -------------------------------------------------  ---------------------------
    Total                                      3.884ns (1.391ns logic, 2.493ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_3 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.884ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (1.006 - 1.059)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_3 to ftop/ctop/inf/cp/timeServ_refFreeSamp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.DQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_3
    SLICE_X2Y101.A2      net (fanout=3)        0.743   ftop/ctop/inf/cp/timeServ_refFromRise<3>
    SLICE_X2Y101.COUT    Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/timeServ_ppsLost
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D5      net (fanout=4)        0.745   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_jamFracVal<27>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X5Y92.CE       net (fanout=33)       1.005   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X5Y92.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_2
    -------------------------------------------------  ---------------------------
    Total                                      3.884ns (1.391ns logic, 2.493ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_3 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.884ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (1.006 - 1.059)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_3 to ftop/ctop/inf/cp/timeServ_refFreeSamp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.DQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_3
    SLICE_X2Y101.A2      net (fanout=3)        0.743   ftop/ctop/inf/cp/timeServ_refFromRise<3>
    SLICE_X2Y101.COUT    Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/timeServ_ppsLost
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D5      net (fanout=4)        0.745   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_jamFracVal<27>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X5Y92.CE       net (fanout=33)       1.005   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X5Y92.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_1
    -------------------------------------------------  ---------------------------
    Total                                      3.884ns (1.391ns logic, 2.493ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_3 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.884ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (1.006 - 1.059)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_3 to ftop/ctop/inf/cp/timeServ_refFreeSamp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.DQ       Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_3
    SLICE_X2Y101.A2      net (fanout=3)        0.743   ftop/ctop/inf/cp/timeServ_refFromRise<3>
    SLICE_X2Y101.COUT    Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<3>
    SLICE_X2Y102.BMUX    Tcinb                 0.215   ftop/ctop/inf/cp/timeServ_ppsLost
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D5      net (fanout=4)        0.745   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1111_o_cy<5>
    SLICE_X10Y99.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_jamFracVal<27>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X5Y92.CE       net (fanout=33)       1.005   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X5Y92.CLK      Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_0
    -------------------------------------------------  ---------------------------
    Total                                      3.884ns (1.391ns logic, 2.493ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.813ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (0.955 - 1.075)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_now_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y114.CQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    SLICE_X7Y115.A3      net (fanout=3)        0.469   ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    SLICE_X7Y115.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sync/sRDY1
    SLICE_X28Y85.CE      net (fanout=32)       2.655   ftop/ctop/inf/cp/timeServ_nowInCC_sRDY
    SLICE_X28Y85.CLK     Tceck                 0.284   ftop/ctop/cpNow<7>
                                                       ftop/ctop/inf/cp/timeServ_now_4
    -------------------------------------------------  ---------------------------
    Total                                      3.813ns (0.689ns logic, 3.124ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.813ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (0.955 - 1.075)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_now_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y114.CQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    SLICE_X7Y115.A3      net (fanout=3)        0.469   ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    SLICE_X7Y115.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sync/sRDY1
    SLICE_X28Y85.CE      net (fanout=32)       2.655   ftop/ctop/inf/cp/timeServ_nowInCC_sRDY
    SLICE_X28Y85.CLK     Tceck                 0.284   ftop/ctop/cpNow<7>
                                                       ftop/ctop/inf/cp/timeServ_now_7
    -------------------------------------------------  ---------------------------
    Total                                      3.813ns (0.689ns logic, 3.124ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.813ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (0.955 - 1.075)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_now_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y114.CQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    SLICE_X7Y115.A3      net (fanout=3)        0.469   ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    SLICE_X7Y115.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sync/sRDY1
    SLICE_X28Y85.CE      net (fanout=32)       2.655   ftop/ctop/inf/cp/timeServ_nowInCC_sRDY
    SLICE_X28Y85.CLK     Tceck                 0.284   ftop/ctop/cpNow<7>
                                                       ftop/ctop/inf/cp/timeServ_now_5
    -------------------------------------------------  ---------------------------
    Total                                      3.813ns (0.689ns logic, 3.124ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.813ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (0.955 - 1.075)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_now_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y114.CQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    SLICE_X7Y115.A3      net (fanout=3)        0.469   ftop/ctop/inf/cp/timeServ_nowInCC/sync/sToggleReg
    SLICE_X7Y115.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sync/sRDY1
    SLICE_X28Y85.CE      net (fanout=32)       2.655   ftop/ctop/inf/cp/timeServ_nowInCC_sRDY
    SLICE_X28Y85.CLK     Tceck                 0.284   ftop/ctop/cpNow<7>
                                                       ftop/ctop/inf/cp/timeServ_now_6
    -------------------------------------------------  ---------------------------
    Total                                      3.813ns (0.689ns logic, 3.124ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.481 - 0.443)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_14 to ftop/ctop/inf/cp/timeServ_jamFracVal_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y100.CQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<15>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_14
    SLICE_X10Y100.CX     net (fanout=1)        0.107   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<14>
    SLICE_X10Y100.CLK    Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_jamFracVal<31>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_30
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.009ns logic, 0.107ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_12 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.481 - 0.443)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_12 to ftop/ctop/inf/cp/timeServ_jamFracVal_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y100.AQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<15>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_12
    SLICE_X10Y100.AX     net (fanout=1)        0.107   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<12>
    SLICE_X10Y100.CLK    Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_jamFracVal<31>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_28
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.009ns logic, 0.107ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_19 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.482 - 0.446)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_19 to ftop/ctop/inf/cp/timeServ_jamFracVal_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y104.DQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<19>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_19
    SLICE_X15Y104.DX     net (fanout=1)        0.096   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<19>
    SLICE_X15Y104.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_jamFracVal<35>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_35
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_17 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.482 - 0.446)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_17 to ftop/ctop/inf/cp/timeServ_jamFracVal_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y104.BQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<19>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_17
    SLICE_X15Y104.BX     net (fanout=1)        0.096   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<17>
    SLICE_X15Y104.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_jamFracVal<35>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_33
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.061 - 0.050)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_3 to ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y148.DQ    Tcko                  0.098   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<3>
                                                       ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_3
    SLICE_X110Y148.AX    net (fanout=1)        0.094   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<3>
    SLICE_X110Y148.CLK   Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<7>
                                                       ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (0.009ns logic, 0.094ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refPerCount_23 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_ppsDrive (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refPerCount_23 to ftop/ctop/inf/cp/timeServ_ppsDrive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y121.DQ     Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refPerCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refPerCount_23
    SLICE_X15Y121.B6     net (fanout=2)        0.046   ftop/ctop/inf/cp/timeServ_refPerCount<23>
    SLICE_X15Y121.CLK    Tah         (-Th)     0.057   ftop/ctop/inf/cp/timeServ_ppsDrive
                                                       ftop/ctop/inf/cp/timeServ_ppsDrive_D_IN34
                                                       ftop/ctop/inf/cp/timeServ_ppsDrive
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (0.058ns logic, 0.046ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_1 to ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y105.BQ     Tcko                  0.115   ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr<1>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_1
    SLICE_X21Y105.D6     net (fanout=3)        0.046   ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr<1>
    SLICE_X21Y105.CLK    Tah         (-Th)     0.057   ftop/ctop/inf/cp/timeServ_setRefF_dEMPTY_N
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg_PWR_47_o_MUX_2436_o1
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (0.058ns logic, 0.046ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.497 - 0.461)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_2 to ftop/ctop/inf/cp/timeServ_refFreeSamp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y92.CQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_2
    SLICE_X5Y92.CX       net (fanout=4)        0.112   ftop/ctop/inf/cp/timeServ_refFreeCount<2>
    SLICE_X5Y92.CLK      Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_2
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.022ns logic, 0.112ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_27 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.489 - 0.455)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_27 to ftop/ctop/inf/cp/timeServ_refFreeSamp_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y98.DQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_27
    SLICE_X5Y98.DX       net (fanout=3)        0.110   ftop/ctop/inf/cp/timeServ_refFreeCount<27>
    SLICE_X5Y98.CLK      Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_27
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.022ns logic, 0.110ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_37 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.056 - 0.044)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_37 to ftop/ctop/inf/itc1/now/sDataSyncIn_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y97.BQ      Tcko                  0.098   ftop/ctop/cpNow<39>
                                                       ftop/ctop/inf/cp/timeServ_now_37
    SLICE_X42Y95.BX      net (fanout=2)        0.101   ftop/ctop/cpNow<37>
    SLICE_X42Y95.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/itc1/now/sDataSyncIn<39>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_37
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.009ns logic, 0.101ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_39 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.056 - 0.044)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_39 to ftop/ctop/inf/itc1/now/sDataSyncIn_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y97.DQ      Tcko                  0.098   ftop/ctop/cpNow<39>
                                                       ftop/ctop/inf/cp/timeServ_now_39
    SLICE_X42Y95.DX      net (fanout=2)        0.101   ftop/ctop/cpNow<39>
    SLICE_X42Y95.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/itc1/now/sDataSyncIn<39>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_39
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.009ns logic, 0.101ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_6 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.495 - 0.460)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_6 to ftop/ctop/inf/cp/timeServ_refFreeSamp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y93.CQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_6
    SLICE_X5Y93.CX       net (fanout=4)        0.112   ftop/ctop/inf/cp/timeServ_refFreeCount<6>
    SLICE_X5Y93.CLK      Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_6
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.022ns logic, 0.112ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_36 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_36 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.056 - 0.044)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_36 to ftop/ctop/inf/itc1/now/sDataSyncIn_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y97.AQ      Tcko                  0.098   ftop/ctop/cpNow<39>
                                                       ftop/ctop/inf/cp/timeServ_now_36
    SLICE_X42Y95.AX      net (fanout=2)        0.102   ftop/ctop/cpNow<36>
    SLICE_X42Y95.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/itc1/now/sDataSyncIn<39>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_36
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.009ns logic, 0.102ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.494 - 0.459)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_10 to ftop/ctop/inf/cp/timeServ_refFreeSamp_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y94.CQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_10
    SLICE_X5Y94.CX       net (fanout=4)        0.112   ftop/ctop/inf/cp/timeServ_refFreeCount<10>
    SLICE_X5Y94.CLK      Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_10
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.022ns logic, 0.112ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_8 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.494 - 0.459)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_8 to ftop/ctop/inf/cp/timeServ_refFreeSamp_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y94.AQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_8
    SLICE_X5Y94.AX       net (fanout=4)        0.112   ftop/ctop/inf/cp/timeServ_refFreeCount<8>
    SLICE_X5Y94.CLK      Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_8
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.022ns logic, 0.112ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.497 - 0.461)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_1 to ftop/ctop/inf/cp/timeServ_refFreeSamp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y92.BQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_1
    SLICE_X5Y92.BX       net (fanout=4)        0.113   ftop/ctop/inf/cp/timeServ_refFreeCount<1>
    SLICE_X5Y92.CLK      Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_1
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (0.022ns logic, 0.113ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_4 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.495 - 0.460)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_4 to ftop/ctop/inf/cp/timeServ_refFreeSamp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y93.AQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_4
    SLICE_X5Y93.AX       net (fanout=4)        0.112   ftop/ctop/inf/cp/timeServ_refFreeCount<4>
    SLICE_X5Y93.CLK      Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_4
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.022ns logic, 0.112ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_3 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.497 - 0.461)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_3 to ftop/ctop/inf/cp/timeServ_refFreeSamp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y92.DQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_3
    SLICE_X5Y92.DX       net (fanout=4)        0.113   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
    SLICE_X5Y92.CLK      Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_3
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (0.022ns logic, 0.113ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_38 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.056 - 0.044)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_38 to ftop/ctop/inf/itc1/now/sDataSyncIn_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y97.CQ      Tcko                  0.098   ftop/ctop/cpNow<39>
                                                       ftop/ctop/inf/cp/timeServ_now_38
    SLICE_X42Y95.CX      net (fanout=2)        0.102   ftop/ctop/cpNow<38>
    SLICE_X42Y95.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/itc1/now/sDataSyncIn<39>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_38
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.009ns logic, 0.102ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_5 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.495 - 0.460)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_5 to ftop/ctop/inf/cp/timeServ_refFreeSamp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y93.BQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_5
    SLICE_X5Y93.BX       net (fanout=4)        0.113   ftop/ctop/inf/cp/timeServ_refFreeCount<5>
    SLICE_X5Y93.CLK      Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_5
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (0.022ns logic, 0.113ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X1Y3.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Location pin: IDELAYCTRL_X2Y1.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Location pin: IDELAYCTRL_X2Y3.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Location pin: MMCM_ADV_X0Y6.CLKOUT0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Location pin: MMCM_ADV_X0Y6.CLKOUT2
  Clock network: ftop/dram0/memc_memc/clk_wr_i
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys0_clk_O_BUFG/I0
  Logical resource: ftop/sys0_clk_O_BUFG/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: ftop/sys0_clk_O
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Location pin: MMCM_ADV_X0Y6.CLKFBOUT
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clkfbout_pll
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Location pin: MMCM_ADV_X0Y6.CLKOUT1
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_pll
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dLastState/SR
  Location pin: SLICE_X0Y113.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg1/SR
  Location pin: SLICE_X0Y113.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Location pin: SLICE_X0Y113.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dLastState/SR
  Location pin: SLICE_X1Y89.SR
  Clock network: ftop/ctop/inf/cp/timeServ_disableServo/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg1/SR
  Location pin: SLICE_X1Y89.SR
  Clock network: ftop/ctop/inf/cp/timeServ_disableServo/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg2/SR
  Location pin: SLICE_X1Y89.SR
  Clock network: ftop/ctop/inf/cp/timeServ_disableServo/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg1/SR
  Location pin: SLICE_X1Y104.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Location pin: SLICE_X1Y104.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% 
PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11104609 paths analyzed, 145861 endpoints analyzed, 38 failing endpoints
 38 timing errors detected. (37 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is   8.251ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.982ns (Levels of Logic = 10)
  Clock Path Skew:      -0.200ns (1.551 - 1.751)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpRespF/data1_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y65.AQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X87Y61.B3      net (fanout=37)       0.628   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X87Y61.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqF_cntr_r
                                                       ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d24372111
    SLICE_X85Y67.D6      net (fanout=6)        0.528   ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d2437211
    SLICE_X85Y67.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573941
    SLICE_X85Y65.BX      net (fanout=31)       0.507   ftop/ctop/inf/cp/_theResult_____1__h75739<3>
    SLICE_X85Y65.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X70Y63.D6      net (fanout=9)        0.779   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X70Y63.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13601<34>2
                                                       ftop/ctop/inf/cp/_n13601<34>21
    SLICE_X71Y64.D6      net (fanout=75)       0.450   ftop/ctop/inf/cp/_n13601<34>2
    SLICE_X71Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T1
    SLICE_X72Y64.D2      net (fanout=14)       0.615   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T
    SLICE_X72Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C5      net (fanout=1)        0.430   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A3      net (fanout=1)        0.461   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X87Y83.A6      net (fanout=20)       1.298   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y83.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X86Y84.C6      net (fanout=7)        0.261   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X86Y84.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X87Y82.CE      net (fanout=12)       0.522   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X87Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<15>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      7.982ns (1.503ns logic, 6.479ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.956ns (Levels of Logic = 10)
  Clock Path Skew:      -0.200ns (1.551 - 1.751)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpRespF/data1_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y65.AQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X87Y61.B3      net (fanout=37)       0.628   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X87Y61.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqF_cntr_r
                                                       ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d24372111
    SLICE_X85Y67.D6      net (fanout=6)        0.528   ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d2437211
    SLICE_X85Y67.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573941
    SLICE_X85Y65.BX      net (fanout=31)       0.507   ftop/ctop/inf/cp/_theResult_____1__h75739<3>
    SLICE_X85Y65.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X70Y63.D6      net (fanout=9)        0.779   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X70Y63.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13601<34>2
                                                       ftop/ctop/inf/cp/_n13601<34>21
    SLICE_X75Y64.A6      net (fanout=75)       0.477   ftop/ctop/inf/cp/_n13601<34>2
    SLICE_X75Y64.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E12_F_F_T_F_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E4_F_F_F_F_T1
    SLICE_X75Y64.B2      net (fanout=25)       0.592   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E4_F_F_F_F_T
    SLICE_X75Y64.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E12_F_F_T_F_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X77Y65.C4      net (fanout=1)        0.400   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X77Y65.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A3      net (fanout=1)        0.461   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X87Y83.A6      net (fanout=20)       1.298   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y83.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X86Y84.C6      net (fanout=7)        0.261   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X86Y84.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X87Y82.CE      net (fanout=12)       0.522   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X87Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<15>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      7.956ns (1.503ns logic, 6.453ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.945ns (Levels of Logic = 10)
  Clock Path Skew:      -0.200ns (1.551 - 1.751)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpRespF/data1_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y65.AQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X87Y61.B3      net (fanout=37)       0.628   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X87Y61.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqF_cntr_r
                                                       ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d24372111
    SLICE_X85Y67.D6      net (fanout=6)        0.528   ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d2437211
    SLICE_X85Y67.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573941
    SLICE_X85Y65.BX      net (fanout=31)       0.507   ftop/ctop/inf/cp/_theResult_____1__h75739<3>
    SLICE_X85Y65.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X70Y63.D6      net (fanout=9)        0.779   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X70Y63.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13601<34>2
                                                       ftop/ctop/inf/cp/_n13601<34>21
    SLICE_X68Y62.B6      net (fanout=75)       0.340   ftop/ctop/inf/cp/_n13601<34>2
    SLICE_X68Y62.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_D_OUT<25>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_T1
    SLICE_X77Y63.D6      net (fanout=14)       0.536   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_T
    SLICE_X77Y63.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead10
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead10
    SLICE_X77Y65.C3      net (fanout=1)        0.582   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead10
    SLICE_X77Y65.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A3      net (fanout=1)        0.461   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X87Y83.A6      net (fanout=20)       1.298   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y83.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X86Y84.C6      net (fanout=7)        0.261   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X86Y84.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X87Y82.CE      net (fanout=12)       0.522   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X87Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<15>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      7.945ns (1.503ns logic, 6.442ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.908ns (Levels of Logic = 10)
  Clock Path Skew:      -0.200ns (1.551 - 1.751)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpRespF/data1_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y65.AQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X87Y61.B3      net (fanout=37)       0.628   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X87Y61.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqF_cntr_r
                                                       ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d24372111
    SLICE_X85Y67.D6      net (fanout=6)        0.528   ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d2437211
    SLICE_X85Y67.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573941
    SLICE_X85Y65.BX      net (fanout=31)       0.507   ftop/ctop/inf/cp/_theResult_____1__h75739<3>
    SLICE_X85Y65.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X70Y63.D6      net (fanout=9)        0.779   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X70Y63.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13601<34>2
                                                       ftop/ctop/inf/cp/_n13601<34>21
    SLICE_X71Y68.C6      net (fanout=75)       0.482   ftop/ctop/inf/cp/_n13601<34>2
    SLICE_X71Y68.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_respF_D_OUT<19>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_F_F_T1
    SLICE_X72Y64.D6      net (fanout=27)       0.509   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_F_F_T
    SLICE_X72Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C5      net (fanout=1)        0.430   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A3      net (fanout=1)        0.461   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X87Y83.A6      net (fanout=20)       1.298   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y83.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X86Y84.C6      net (fanout=7)        0.261   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X86Y84.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X87Y82.CE      net (fanout=12)       0.522   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X87Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<15>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      7.908ns (1.503ns logic, 6.405ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_4_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.910ns (Levels of Logic = 9)
  Clock Path Skew:      -0.193ns (1.551 - 1.744)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_4_respF/empty_reg to ftop/ctop/inf/cp/cpRespF/data1_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y62.BQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_4_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_4_respF/empty_reg
    SLICE_X83Y59.D6      net (fanout=24)       0.549   ftop/ctop/inf/cp/wci_4_respF_EMPTY_N
    SLICE_X83Y59.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_busy
                                                       ftop/ctop/inf/cp/wci_4_busy_wci_4_respF_FULL_N_AND_4368_o1
    SLICE_X85Y65.C2      net (fanout=2)        0.934   ftop/ctop/inf/cp/wci_4_busy_wci_4_respF_FULL_N_AND_4368_o
    SLICE_X85Y65.BMUX    Topcb                 0.412   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_51
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X70Y63.D6      net (fanout=9)        0.779   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X70Y63.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13601<34>2
                                                       ftop/ctop/inf/cp/_n13601<34>21
    SLICE_X71Y64.D6      net (fanout=75)       0.450   ftop/ctop/inf/cp/_n13601<34>2
    SLICE_X71Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T1
    SLICE_X72Y64.D2      net (fanout=14)       0.615   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T
    SLICE_X72Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C5      net (fanout=1)        0.430   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A3      net (fanout=1)        0.461   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X87Y83.A6      net (fanout=20)       1.298   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y83.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X86Y84.C6      net (fanout=7)        0.261   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X86Y84.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X87Y82.CE      net (fanout=12)       0.522   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X87Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<15>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      7.910ns (1.611ns logic, 6.299ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.900ns (Levels of Logic = 10)
  Clock Path Skew:      -0.200ns (1.551 - 1.751)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpRespF/data1_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y65.AQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X87Y61.B3      net (fanout=37)       0.628   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X87Y61.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqF_cntr_r
                                                       ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d24372111
    SLICE_X85Y67.D6      net (fanout=6)        0.528   ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d2437211
    SLICE_X85Y67.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573941
    SLICE_X85Y65.BX      net (fanout=31)       0.507   ftop/ctop/inf/cp/_theResult_____1__h75739<3>
    SLICE_X85Y65.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X70Y63.D6      net (fanout=9)        0.779   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X70Y63.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13601<34>2
                                                       ftop/ctop/inf/cp/_n13601<34>21
    SLICE_X73Y64.A6      net (fanout=75)       0.318   ftop/ctop/inf/cp/_n13601<34>2
    SLICE_X73Y64.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_T1
    SLICE_X73Y65.D2      net (fanout=6)        0.736   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_T
    SLICE_X73Y65.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead29
    SLICE_X73Y65.C6      net (fanout=1)        0.110   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead29
    SLICE_X73Y65.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead30
    SLICE_X77Y66.A2      net (fanout=1)        0.710   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead30
    SLICE_X77Y66.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X87Y83.A6      net (fanout=20)       1.298   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y83.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X86Y84.C6      net (fanout=7)        0.261   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X86Y84.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X87Y82.CE      net (fanout=12)       0.522   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X87Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<15>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      7.900ns (1.503ns logic, 6.397ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.893ns (Levels of Logic = 9)
  Clock Path Skew:      -0.200ns (1.551 - 1.751)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpRespF/data1_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y65.AQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X87Y61.B3      net (fanout=37)       0.628   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X87Y61.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqF_cntr_r
                                                       ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d24372111
    SLICE_X85Y67.D6      net (fanout=6)        0.528   ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d2437211
    SLICE_X85Y67.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573941
    SLICE_X85Y65.BX      net (fanout=31)       0.507   ftop/ctop/inf/cp/_theResult_____1__h75739<3>
    SLICE_X85Y65.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X79Y60.C6      net (fanout=9)        0.717   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X79Y60.C       Tilo                  0.068   ftop/ctop/inf/cp/dispatched_EN1112
                                                       ftop/ctop/inf/cp/_n13601<34>2_REPLICA_52
    SLICE_X77Y58.C6      net (fanout=5)        0.394   ftop/ctop/inf/cp/_n13601<34>2_REPLICA_52
    SLICE_X77Y58.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_D_OUT<19>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_F_F_T1
    SLICE_X73Y65.C3      net (fanout=25)       0.893   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_F_F_T
    SLICE_X73Y65.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead29
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead30
    SLICE_X77Y66.A2      net (fanout=1)        0.710   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead30
    SLICE_X77Y66.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X87Y83.A6      net (fanout=20)       1.298   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y83.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X86Y84.C6      net (fanout=7)        0.261   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X86Y84.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X87Y82.CE      net (fanout=12)       0.522   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X87Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<15>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      7.893ns (1.435ns logic, 6.458ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.882ns (Levels of Logic = 10)
  Clock Path Skew:      -0.200ns (1.551 - 1.751)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpRespF/data1_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y65.AQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X87Y61.B3      net (fanout=37)       0.628   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X87Y61.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqF_cntr_r
                                                       ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d24372111
    SLICE_X85Y67.D6      net (fanout=6)        0.528   ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d2437211
    SLICE_X85Y67.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573941
    SLICE_X85Y65.BX      net (fanout=31)       0.507   ftop/ctop/inf/cp/_theResult_____1__h75739<3>
    SLICE_X85Y65.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X70Y63.D6      net (fanout=9)        0.779   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X70Y63.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13601<34>2
                                                       ftop/ctop/inf/cp/_n13601<34>21
    SLICE_X71Y64.D6      net (fanout=75)       0.450   ftop/ctop/inf/cp/_n13601<34>2
    SLICE_X71Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T1
    SLICE_X72Y64.D2      net (fanout=14)       0.615   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T
    SLICE_X72Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C5      net (fanout=1)        0.430   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A3      net (fanout=1)        0.461   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X87Y83.A6      net (fanout=20)       1.298   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y83.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X86Y84.C6      net (fanout=7)        0.261   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X86Y84.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X87Y83.CE      net (fanout=12)       0.422   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X87Y83.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      7.882ns (1.503ns logic, 6.379ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.882ns (Levels of Logic = 10)
  Clock Path Skew:      -0.200ns (1.551 - 1.751)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpRespF/data1_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y65.AQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X87Y61.B3      net (fanout=37)       0.628   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X87Y61.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqF_cntr_r
                                                       ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d24372111
    SLICE_X85Y67.D6      net (fanout=6)        0.528   ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d2437211
    SLICE_X85Y67.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573941
    SLICE_X85Y65.BX      net (fanout=31)       0.507   ftop/ctop/inf/cp/_theResult_____1__h75739<3>
    SLICE_X85Y65.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X70Y63.D6      net (fanout=9)        0.779   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X70Y63.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13601<34>2
                                                       ftop/ctop/inf/cp/_n13601<34>21
    SLICE_X71Y64.D6      net (fanout=75)       0.450   ftop/ctop/inf/cp/_n13601<34>2
    SLICE_X71Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T1
    SLICE_X72Y64.D2      net (fanout=14)       0.615   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T
    SLICE_X72Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C5      net (fanout=1)        0.430   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A3      net (fanout=1)        0.461   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X87Y83.A6      net (fanout=20)       1.298   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y83.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X86Y84.C6      net (fanout=7)        0.261   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X86Y84.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X87Y83.CE      net (fanout=12)       0.422   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X87Y83.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      7.882ns (1.503ns logic, 6.379ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.879ns (Levels of Logic = 10)
  Clock Path Skew:      -0.202ns (1.549 - 1.751)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpRespF/data1_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y65.AQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X87Y61.B3      net (fanout=37)       0.628   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X87Y61.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqF_cntr_r
                                                       ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d24372111
    SLICE_X85Y67.D6      net (fanout=6)        0.528   ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d2437211
    SLICE_X85Y67.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573941
    SLICE_X85Y65.BX      net (fanout=31)       0.507   ftop/ctop/inf/cp/_theResult_____1__h75739<3>
    SLICE_X85Y65.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X70Y63.D6      net (fanout=9)        0.779   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X70Y63.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13601<34>2
                                                       ftop/ctop/inf/cp/_n13601<34>21
    SLICE_X71Y64.D6      net (fanout=75)       0.450   ftop/ctop/inf/cp/_n13601<34>2
    SLICE_X71Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T1
    SLICE_X72Y64.D2      net (fanout=14)       0.615   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T
    SLICE_X72Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C5      net (fanout=1)        0.430   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A3      net (fanout=1)        0.461   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X87Y83.A6      net (fanout=20)       1.298   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y83.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X86Y84.C6      net (fanout=7)        0.261   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X86Y84.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X85Y86.CE      net (fanout=12)       0.419   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X85Y86.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<19>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      7.879ns (1.503ns logic, 6.376ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.879ns (Levels of Logic = 10)
  Clock Path Skew:      -0.202ns (1.549 - 1.751)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpRespF/data1_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y65.AQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X87Y61.B3      net (fanout=37)       0.628   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X87Y61.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqF_cntr_r
                                                       ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d24372111
    SLICE_X85Y67.D6      net (fanout=6)        0.528   ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d2437211
    SLICE_X85Y67.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573941
    SLICE_X85Y65.BX      net (fanout=31)       0.507   ftop/ctop/inf/cp/_theResult_____1__h75739<3>
    SLICE_X85Y65.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X70Y63.D6      net (fanout=9)        0.779   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X70Y63.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13601<34>2
                                                       ftop/ctop/inf/cp/_n13601<34>21
    SLICE_X71Y64.D6      net (fanout=75)       0.450   ftop/ctop/inf/cp/_n13601<34>2
    SLICE_X71Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T1
    SLICE_X72Y64.D2      net (fanout=14)       0.615   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T
    SLICE_X72Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C5      net (fanout=1)        0.430   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A3      net (fanout=1)        0.461   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X87Y83.A6      net (fanout=20)       1.298   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y83.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X86Y84.C6      net (fanout=7)        0.261   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X86Y84.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X85Y86.CE      net (fanout=12)       0.419   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X85Y86.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<19>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      7.879ns (1.503ns logic, 6.376ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.879ns (Levels of Logic = 10)
  Clock Path Skew:      -0.202ns (1.549 - 1.751)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpRespF/data1_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y65.AQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X87Y61.B3      net (fanout=37)       0.628   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X87Y61.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqF_cntr_r
                                                       ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d24372111
    SLICE_X85Y67.D6      net (fanout=6)        0.528   ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d2437211
    SLICE_X85Y67.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573941
    SLICE_X85Y65.BX      net (fanout=31)       0.507   ftop/ctop/inf/cp/_theResult_____1__h75739<3>
    SLICE_X85Y65.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X70Y63.D6      net (fanout=9)        0.779   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X70Y63.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13601<34>2
                                                       ftop/ctop/inf/cp/_n13601<34>21
    SLICE_X71Y64.D6      net (fanout=75)       0.450   ftop/ctop/inf/cp/_n13601<34>2
    SLICE_X71Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T1
    SLICE_X72Y64.D2      net (fanout=14)       0.615   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T
    SLICE_X72Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C5      net (fanout=1)        0.430   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A3      net (fanout=1)        0.461   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X87Y83.A6      net (fanout=20)       1.298   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y83.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X86Y84.C6      net (fanout=7)        0.261   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X86Y84.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X85Y86.CE      net (fanout=12)       0.419   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X85Y86.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<19>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_18
    -------------------------------------------------  ---------------------------
    Total                                      7.879ns (1.503ns logic, 6.376ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.879ns (Levels of Logic = 10)
  Clock Path Skew:      -0.202ns (1.549 - 1.751)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpRespF/data1_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y65.AQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X87Y61.B3      net (fanout=37)       0.628   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X87Y61.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqF_cntr_r
                                                       ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d24372111
    SLICE_X85Y67.D6      net (fanout=6)        0.528   ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d2437211
    SLICE_X85Y67.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573941
    SLICE_X85Y65.BX      net (fanout=31)       0.507   ftop/ctop/inf/cp/_theResult_____1__h75739<3>
    SLICE_X85Y65.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X70Y63.D6      net (fanout=9)        0.779   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X70Y63.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13601<34>2
                                                       ftop/ctop/inf/cp/_n13601<34>21
    SLICE_X71Y64.D6      net (fanout=75)       0.450   ftop/ctop/inf/cp/_n13601<34>2
    SLICE_X71Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T1
    SLICE_X72Y64.D2      net (fanout=14)       0.615   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T
    SLICE_X72Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C5      net (fanout=1)        0.430   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A3      net (fanout=1)        0.461   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X87Y83.A6      net (fanout=20)       1.298   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y83.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X86Y84.C6      net (fanout=7)        0.261   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X86Y84.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X85Y86.CE      net (fanout=12)       0.419   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X85Y86.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<19>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      7.879ns (1.503ns logic, 6.376ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_4_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.884ns (Levels of Logic = 9)
  Clock Path Skew:      -0.193ns (1.551 - 1.744)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_4_respF/empty_reg to ftop/ctop/inf/cp/cpRespF/data1_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y62.BQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_4_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_4_respF/empty_reg
    SLICE_X83Y59.D6      net (fanout=24)       0.549   ftop/ctop/inf/cp/wci_4_respF_EMPTY_N
    SLICE_X83Y59.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_busy
                                                       ftop/ctop/inf/cp/wci_4_busy_wci_4_respF_FULL_N_AND_4368_o1
    SLICE_X85Y65.C2      net (fanout=2)        0.934   ftop/ctop/inf/cp/wci_4_busy_wci_4_respF_FULL_N_AND_4368_o
    SLICE_X85Y65.BMUX    Topcb                 0.412   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_51
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X70Y63.D6      net (fanout=9)        0.779   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X70Y63.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13601<34>2
                                                       ftop/ctop/inf/cp/_n13601<34>21
    SLICE_X75Y64.A6      net (fanout=75)       0.477   ftop/ctop/inf/cp/_n13601<34>2
    SLICE_X75Y64.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E12_F_F_T_F_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E4_F_F_F_F_T1
    SLICE_X75Y64.B2      net (fanout=25)       0.592   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E4_F_F_F_F_T
    SLICE_X75Y64.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E12_F_F_T_F_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X77Y65.C4      net (fanout=1)        0.400   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead8
    SLICE_X77Y65.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A3      net (fanout=1)        0.461   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X87Y83.A6      net (fanout=20)       1.298   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y83.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X86Y84.C6      net (fanout=7)        0.261   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X86Y84.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X87Y82.CE      net (fanout=12)       0.522   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X87Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<15>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      7.884ns (1.611ns logic, 6.273ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.868ns (Levels of Logic = 10)
  Clock Path Skew:      -0.201ns (1.550 - 1.751)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpRespF/data1_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y65.AQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X87Y61.B3      net (fanout=37)       0.628   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X87Y61.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqF_cntr_r
                                                       ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d24372111
    SLICE_X85Y67.D6      net (fanout=6)        0.528   ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d2437211
    SLICE_X85Y67.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573941
    SLICE_X85Y65.BX      net (fanout=31)       0.507   ftop/ctop/inf/cp/_theResult_____1__h75739<3>
    SLICE_X85Y65.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X70Y63.D6      net (fanout=9)        0.779   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X70Y63.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13601<34>2
                                                       ftop/ctop/inf/cp/_n13601<34>21
    SLICE_X71Y64.D6      net (fanout=75)       0.450   ftop/ctop/inf/cp/_n13601<34>2
    SLICE_X71Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T1
    SLICE_X72Y64.D2      net (fanout=14)       0.615   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T
    SLICE_X72Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C5      net (fanout=1)        0.430   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A3      net (fanout=1)        0.461   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X87Y83.A6      net (fanout=20)       1.298   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y83.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X86Y84.C6      net (fanout=7)        0.261   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X86Y84.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X85Y85.CE      net (fanout=12)       0.408   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X85Y85.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<7>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.868ns (1.503ns logic, 6.365ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.868ns (Levels of Logic = 10)
  Clock Path Skew:      -0.201ns (1.550 - 1.751)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpRespF/data1_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y65.AQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X87Y61.B3      net (fanout=37)       0.628   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X87Y61.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqF_cntr_r
                                                       ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d24372111
    SLICE_X85Y67.D6      net (fanout=6)        0.528   ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d2437211
    SLICE_X85Y67.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573941
    SLICE_X85Y65.BX      net (fanout=31)       0.507   ftop/ctop/inf/cp/_theResult_____1__h75739<3>
    SLICE_X85Y65.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X70Y63.D6      net (fanout=9)        0.779   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X70Y63.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13601<34>2
                                                       ftop/ctop/inf/cp/_n13601<34>21
    SLICE_X71Y64.D6      net (fanout=75)       0.450   ftop/ctop/inf/cp/_n13601<34>2
    SLICE_X71Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T1
    SLICE_X72Y64.D2      net (fanout=14)       0.615   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T
    SLICE_X72Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C5      net (fanout=1)        0.430   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A3      net (fanout=1)        0.461   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X87Y83.A6      net (fanout=20)       1.298   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y83.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X86Y84.C6      net (fanout=7)        0.261   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X86Y84.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X85Y85.CE      net (fanout=12)       0.408   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X85Y85.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<7>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.868ns (1.503ns logic, 6.365ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.868ns (Levels of Logic = 10)
  Clock Path Skew:      -0.201ns (1.550 - 1.751)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpRespF/data1_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y65.AQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X87Y61.B3      net (fanout=37)       0.628   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X87Y61.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqF_cntr_r
                                                       ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d24372111
    SLICE_X85Y67.D6      net (fanout=6)        0.528   ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d2437211
    SLICE_X85Y67.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573941
    SLICE_X85Y65.BX      net (fanout=31)       0.507   ftop/ctop/inf/cp/_theResult_____1__h75739<3>
    SLICE_X85Y65.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X70Y63.D6      net (fanout=9)        0.779   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X70Y63.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13601<34>2
                                                       ftop/ctop/inf/cp/_n13601<34>21
    SLICE_X71Y64.D6      net (fanout=75)       0.450   ftop/ctop/inf/cp/_n13601<34>2
    SLICE_X71Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T1
    SLICE_X72Y64.D2      net (fanout=14)       0.615   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T
    SLICE_X72Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C5      net (fanout=1)        0.430   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A3      net (fanout=1)        0.461   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X87Y83.A6      net (fanout=20)       1.298   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y83.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X86Y84.C6      net (fanout=7)        0.261   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X86Y84.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X85Y85.CE      net (fanout=12)       0.408   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X85Y85.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<7>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.868ns (1.503ns logic, 6.365ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.868ns (Levels of Logic = 10)
  Clock Path Skew:      -0.201ns (1.550 - 1.751)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpRespF/data1_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y65.AQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X87Y61.B3      net (fanout=37)       0.628   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X87Y61.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqF_cntr_r
                                                       ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d24372111
    SLICE_X85Y67.D6      net (fanout=6)        0.528   ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d2437211
    SLICE_X85Y67.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573941
    SLICE_X85Y65.BX      net (fanout=31)       0.507   ftop/ctop/inf/cp/_theResult_____1__h75739<3>
    SLICE_X85Y65.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X70Y63.D6      net (fanout=9)        0.779   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X70Y63.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13601<34>2
                                                       ftop/ctop/inf/cp/_n13601<34>21
    SLICE_X71Y64.D6      net (fanout=75)       0.450   ftop/ctop/inf/cp/_n13601<34>2
    SLICE_X71Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T1
    SLICE_X72Y64.D2      net (fanout=14)       0.615   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E1_F_F_F_F_F_T
    SLICE_X72Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C5      net (fanout=1)        0.430   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A3      net (fanout=1)        0.461   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X87Y83.A6      net (fanout=20)       1.298   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y83.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X86Y84.C6      net (fanout=7)        0.261   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X86Y84.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X85Y85.CE      net (fanout=12)       0.408   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X85Y85.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<7>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.868ns (1.503ns logic, 6.365ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_24 (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.866ns (Levels of Logic = 10)
  Clock Path Skew:      -0.200ns (1.551 - 1.751)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_24 to ftop/ctop/inf/cp/cpRespF/data1_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y65.AQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_24
    SLICE_X87Y61.B3      net (fanout=37)       0.628   ftop/ctop/inf/cp/cpReq<24>
    SLICE_X87Y61.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_reqF_cntr_r
                                                       ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d24372111
    SLICE_X85Y67.D6      net (fanout=6)        0.528   ftop/ctop/inf/cp/cpReq_363_BITS_27_TO_4_436_ULT_0x100___d2437211
    SLICE_X85Y67.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573941
    SLICE_X85Y65.BX      net (fanout=31)       0.507   ftop/ctop/inf/cp/_theResult_____1__h75739<3>
    SLICE_X85Y65.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X70Y63.D6      net (fanout=9)        0.779   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X70Y63.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13601<34>2
                                                       ftop/ctop/inf/cp/_n13601<34>21
    SLICE_X70Y63.B6      net (fanout=75)       0.208   ftop/ctop/inf/cp/_n13601<34>2
    SLICE_X70Y63.B       Tilo                  0.068   ftop/ctop/inf/cp/_n13601<34>2
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_F_T1
    SLICE_X72Y64.D1      net (fanout=12)       0.741   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_F_F_F_T
    SLICE_X72Y64.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_respF_D_OUT<31>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C5      net (fanout=1)        0.430   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X77Y65.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A3      net (fanout=1)        0.461   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X87Y83.A6      net (fanout=20)       1.298   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y83.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X86Y84.C6      net (fanout=7)        0.261   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X86Y84.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X87Y82.CE      net (fanout=12)       0.522   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X87Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<15>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      7.866ns (1.503ns logic, 6.363ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_4_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpRespF/data1_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.873ns (Levels of Logic = 9)
  Clock Path Skew:      -0.193ns (1.551 - 1.744)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_4_respF/empty_reg to ftop/ctop/inf/cp/cpRespF/data1_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y62.BQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_4_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_4_respF/empty_reg
    SLICE_X83Y59.D6      net (fanout=24)       0.549   ftop/ctop/inf/cp/wci_4_respF_EMPTY_N
    SLICE_X83Y59.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_busy
                                                       ftop/ctop/inf/cp/wci_4_busy_wci_4_respF_FULL_N_AND_4368_o1
    SLICE_X85Y65.C2      net (fanout=2)        0.934   ftop/ctop/inf/cp/wci_4_busy_wci_4_respF_FULL_N_AND_4368_o
    SLICE_X85Y65.BMUX    Topcb                 0.412   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_51
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X70Y63.D6      net (fanout=9)        0.779   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X70Y63.D       Tilo                  0.068   ftop/ctop/inf/cp/_n13601<34>2
                                                       ftop/ctop/inf/cp/_n13601<34>21
    SLICE_X68Y62.B6      net (fanout=75)       0.340   ftop/ctop/inf/cp/_n13601<34>2
    SLICE_X68Y62.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_D_OUT<25>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_T1
    SLICE_X77Y63.D6      net (fanout=14)       0.536   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_T
    SLICE_X77Y63.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead10
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead10
    SLICE_X77Y65.C3      net (fanout=1)        0.582   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead10
    SLICE_X77Y65.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A3      net (fanout=1)        0.461   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X77Y66.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X87Y83.A6      net (fanout=20)       1.298   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y83.A       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/data1_reg<14>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1
    SLICE_X86Y84.C6      net (fanout=7)        0.261   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X86Y84.C       Tilo                  0.068   ftop/ctop/inf/cp_server_response_get<39>
                                                       ftop/ctop/inf/cp/cpRespF/d1di1
    SLICE_X87Y82.CE      net (fanout=12)       0.522   ftop/ctop/inf/cp/cpRespF/d1di
    SLICE_X87Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpRespF/data1_reg<15>
                                                       ftop/ctop/inf/cp/cpRespF/data1_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      7.873ns (1.611ns logic, 6.262ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack (hold path):      -0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/pciw_i2pAF_tail_wrapped (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (1.154 - 1.082)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/pciw_i2pAF_tail_wrapped
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y159.AQ    Tcko                  0.098   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X135Y159.A6    net (fanout=7)        0.118   ftop/pciw_i2pAF_head_wrapped
    SLICE_X135Y159.CLK   Tah         (-Th)     0.055   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
                                                       ftop/pciw_i2pAF_tail_wrapped
    -------------------------------------------------  ---------------------------
    Total                                      0.161ns (0.043ns logic, 0.118ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_6 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_6_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (1.192 - 1.122)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_6 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_6_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y185.CQ    Tcko                  0.115   ftop/pciw_p2iS<7>
                                                       ftop/pciw_p2iS_6
    SLICE_X128Y185.CX    net (fanout=1)        0.184   ftop/pciw_p2iS<6>
    SLICE_X128Y185.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<7>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_6_0
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.085ns logic, 0.184ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_5 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_5_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (1.192 - 1.122)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_5 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_5_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y185.BQ    Tcko                  0.115   ftop/pciw_p2iS<7>
                                                       ftop/pciw_p2iS_5
    SLICE_X128Y185.BX    net (fanout=1)        0.183   ftop/pciw_p2iS<5>
    SLICE_X128Y185.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<7>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_5_0
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.088ns logic, 0.183ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/wci_9_pageWindow_8 (FF)
  Destination:          ftop/ctop/inf/cp/wci_9_respF/D_OUT_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.786 - 0.674)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/wci_9_pageWindow_8 to ftop/ctop/inf/cp/wci_9_respF/D_OUT_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y80.AQ      Tcko                  0.098   ftop/ctop/inf/cp/wci_9_pageWindow<11>
                                                       ftop/ctop/inf/cp/wci_9_pageWindow_8
    SLICE_X63Y79.B6      net (fanout=1)        0.088   ftop/ctop/inf/cp/wci_9_pageWindow<8>
    SLICE_X63Y79.CLK     Tah         (-Th)     0.057   ftop/ctop/inf/cp/wci_9_respF_D_OUT<9>
                                                       ftop/ctop/inf/cp/_n13698<26>
                                                       ftop/ctop/inf/cp/wci_9_respF/D_OUT_8
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.041ns logic, 0.088ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.478 - 0.445)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0 to ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y101.CQ    Tcko                  0.098   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
                                                       ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
    SLICE_X158Y101.D1    net (fanout=10)       0.236   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
    SLICE_X158Y101.CLK   Tah         (-Th)     0.279   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/_n0101<5>
                                                       ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.055ns (-0.181ns logic, 0.236ns route)
                                                       (-329.1% logic, 429.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.478 - 0.445)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0 to ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y101.CQ    Tcko                  0.098   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
                                                       ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
    SLICE_X158Y101.D1    net (fanout=10)       0.236   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
    SLICE_X158Y101.CLK   Tah         (-Th)     0.279   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/_n0101<5>
                                                       ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.055ns (-0.181ns logic, 0.236ns route)
                                                       (-329.1% logic, 429.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.478 - 0.445)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0 to ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y101.CQ    Tcko                  0.098   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
                                                       ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
    SLICE_X158Y101.D1    net (fanout=10)       0.236   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
    SLICE_X158Y101.CLK   Tah         (-Th)     0.279   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/_n0101<5>
                                                       ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.055ns (-0.181ns logic, 0.236ns route)
                                                       (-329.1% logic, 429.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_13 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (1.150 - 1.077)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_13 to ftop/pciw_pciDevice/dD_OUT_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y115.BQ    Tcko                  0.098   ftop/pciw_pciDevice/sDataSyncIn<15>
                                                       ftop/pciw_pciDevice/sDataSyncIn_13
    SLICE_X120Y115.BX    net (fanout=1)        0.275   ftop/pciw_pciDevice/sDataSyncIn<13>
    SLICE_X120Y115.CLK   Tckdi       (-Th)     0.089   ftop/pciw_pciDevice_dD_OUT<15>
                                                       ftop/pciw_pciDevice/dD_OUT_13
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.009ns logic, 0.275ns route)
                                                       (3.2% logic, 96.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.478 - 0.445)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0 to ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y101.CQ    Tcko                  0.098   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
                                                       ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
    SLICE_X158Y101.D1    net (fanout=10)       0.236   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
    SLICE_X158Y101.CLK   Tah         (-Th)     0.279   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/_n0101<5>
                                                       ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.055ns (-0.181ns logic, 0.236ns route)
                                                       (-329.1% logic, 429.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.478 - 0.445)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0 to ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y101.CQ    Tcko                  0.098   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
                                                       ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
    SLICE_X158Y101.D1    net (fanout=10)       0.236   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
    SLICE_X158Y101.CLK   Tah         (-Th)     0.279   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/_n0101<5>
                                                       ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.055ns (-0.181ns logic, 0.236ns route)
                                                       (-329.1% logic, 429.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.478 - 0.445)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0 to ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y101.CQ    Tcko                  0.098   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
                                                       ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
    SLICE_X158Y101.D1    net (fanout=10)       0.236   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
    SLICE_X158Y101.CLK   Tah         (-Th)     0.279   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/_n0101<5>
                                                       ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.055ns (-0.181ns logic, 0.236ns route)
                                                       (-329.1% logic, 429.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.478 - 0.445)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0 to ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y101.CQ    Tcko                  0.098   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
                                                       ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
    SLICE_X158Y101.D1    net (fanout=10)       0.236   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
    SLICE_X158Y101.CLK   Tah         (-Th)     0.279   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/_n0101<5>
                                                       ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.055ns (-0.181ns logic, 0.236ns route)
                                                       (-329.1% logic, 429.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.478 - 0.445)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0 to ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y101.CQ    Tcko                  0.098   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
                                                       ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
    SLICE_X158Y101.D1    net (fanout=10)       0.236   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/tail_0_0
    SLICE_X158Y101.CLK   Tah         (-Th)     0.279   ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/_n0101<5>
                                                       ftop/ctop/inf/dp0/bram_3_serverAdapterA_outDataCore/Mram_arr1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.055ns (-0.181ns logic, 0.236ns route)
                                                       (-329.1% logic, 429.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_71 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_71_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (1.203 - 1.136)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_71 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_71_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y188.DQ    Tcko                  0.098   ftop/pciw_p2iS<71>
                                                       ftop/pciw_p2iS_71
    SLICE_X138Y181.DX    net (fanout=1)        0.218   ftop/pciw_p2iS<71>
    SLICE_X138Y181.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<71>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_71_0
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.060ns logic, 0.218ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_68 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_68_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (1.203 - 1.136)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_68 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_68_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y188.AQ    Tcko                  0.098   ftop/pciw_p2iS<71>
                                                       ftop/pciw_p2iS_68
    SLICE_X138Y181.AX    net (fanout=1)        0.217   ftop/pciw_p2iS<68>
    SLICE_X138Y181.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<71>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_68_0
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.062ns logic, 0.217ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_15 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (1.150 - 1.077)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_15 to ftop/pciw_pciDevice/dD_OUT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y115.DQ    Tcko                  0.098   ftop/pciw_pciDevice/sDataSyncIn<15>
                                                       ftop/pciw_pciDevice/sDataSyncIn_15
    SLICE_X120Y115.DX    net (fanout=1)        0.276   ftop/pciw_pciDevice/sDataSyncIn<15>
    SLICE_X120Y115.CLK   Tckdi       (-Th)     0.089   ftop/pciw_pciDevice_dD_OUT<15>
                                                       ftop/pciw_pciDevice/dD_OUT_15
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.009ns logic, 0.276ns route)
                                                       (3.2% logic, 96.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_96 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_96_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.283ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (1.201 - 1.132)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_96 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_96_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y189.AQ    Tcko                  0.098   ftop/pciw_p2iS<99>
                                                       ftop/pciw_p2iS_96
    SLICE_X138Y180.AX    net (fanout=1)        0.221   ftop/pciw_p2iS<96>
    SLICE_X138Y180.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<99>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_96_0
    -------------------------------------------------  ---------------------------
    Total                                      0.283ns (0.062ns logic, 0.221ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_70 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_70_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.283ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (1.203 - 1.136)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_70 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_70_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y188.CQ    Tcko                  0.098   ftop/pciw_p2iS<71>
                                                       ftop/pciw_p2iS_70
    SLICE_X138Y181.CX    net (fanout=1)        0.215   ftop/pciw_p2iS<70>
    SLICE_X138Y181.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<71>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_59_o_dat[15][152]_wide_mux_5_OUT_70_0
    -------------------------------------------------  ---------------------------
    Total                                      0.283ns (0.068ns logic, 0.215ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/wci_9_wStatus_20 (FF)
  Destination:          ftop/ctop/inf/cp/wci_9_respF/D_OUT_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (0.786 - 0.676)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/wci_9_wStatus_20 to ftop/ctop/inf/cp/wci_9_respF/D_OUT_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y80.DQ      Tcko                  0.098   ftop/ctop/inf/cp/wci_9_wStatus<20>
                                                       ftop/ctop/inf/cp/wci_9_wStatus_20
    SLICE_X62Y78.C6      net (fanout=1)        0.095   ftop/ctop/inf/cp/wci_9_wStatus<20>
    SLICE_X62Y78.CLK     Tah         (-Th)     0.056   ftop/ctop/inf/cp/wci_9_respF_D_OUT<21>
                                                       ftop/ctop/inf/cp/_n13698<14>1
                                                       ftop/ctop/inf/cp/wci_9_respF/D_OUT_20
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.042ns logic, 0.095ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/wmemiTap/wmemiM_dhF_q_0_137 (FF)
  Destination:          ftop/dram0/wmemi_dhF/data1_reg_137 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.752 - 0.645)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/wmemiTap/wmemiM_dhF_q_0_137 to ftop/dram0/wmemi_dhF/data1_reg_137
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y199.BQ     Tcko                  0.115   ftop/wmemiTap_wmemiM0_MData<123>
                                                       ftop/wmemiTap/wmemiM_dhF_q_0_137
    SLICE_X21Y200.AX     net (fanout=2)        0.096   ftop/wmemiTap_wmemiM0_MData<121>
    SLICE_X21Y200.CLK    Tckdi       (-Th)     0.076   ftop/dram0/wmemi_dhF/data1_reg<140>
                                                       ftop/dram0/wmemi_dhF/data1_reg_137
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (0.039ns logic, 0.096ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Location pin: GTXE1_X0Y15.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Location pin: GTXE1_X0Y14.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Location pin: GTXE1_X0Y13.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Location pin: GTXE1_X0Y12.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19297 paths analyzed, 6214 endpoints analyzed, 94 failing endpoints
 94 timing errors detected. (94 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.204ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr5_RAMD_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 2)
  Clock Path Skew:      -0.126ns (0.964 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr5_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X146Y152.A6    net (fanout=73)       1.792   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X146Y152.A     Tilo                  0.068   ftop/pciw_fI2P/_n0181_inv
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X143Y156.A6    net (fanout=60)       0.542   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X143Y156.A     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_60
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X138Y151.CE    net (fanout=13)       0.573   ftop/pciw_fI2P/BUS_0003
    SLICE_X138Y151.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<29>
                                                       ftop/pciw_fI2P/Mram_arr5_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (1.108ns logic, 2.907ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr5_RAMD (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 2)
  Clock Path Skew:      -0.126ns (0.964 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr5_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X146Y152.A6    net (fanout=73)       1.792   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X146Y152.A     Tilo                  0.068   ftop/pciw_fI2P/_n0181_inv
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X143Y156.A6    net (fanout=60)       0.542   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X143Y156.A     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_60
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X138Y151.CE    net (fanout=13)       0.573   ftop/pciw_fI2P/BUS_0003
    SLICE_X138Y151.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<29>
                                                       ftop/pciw_fI2P/Mram_arr5_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (1.108ns logic, 2.907ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr5_RAMC_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 2)
  Clock Path Skew:      -0.126ns (0.964 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X146Y152.A6    net (fanout=73)       1.792   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X146Y152.A     Tilo                  0.068   ftop/pciw_fI2P/_n0181_inv
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X143Y156.A6    net (fanout=60)       0.542   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X143Y156.A     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_60
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X138Y151.CE    net (fanout=13)       0.573   ftop/pciw_fI2P/BUS_0003
    SLICE_X138Y151.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<29>
                                                       ftop/pciw_fI2P/Mram_arr5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (1.108ns logic, 2.907ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr5_RAMC (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 2)
  Clock Path Skew:      -0.126ns (0.964 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X146Y152.A6    net (fanout=73)       1.792   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X146Y152.A     Tilo                  0.068   ftop/pciw_fI2P/_n0181_inv
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X143Y156.A6    net (fanout=60)       0.542   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X143Y156.A     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_60
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X138Y151.CE    net (fanout=13)       0.573   ftop/pciw_fI2P/BUS_0003
    SLICE_X138Y151.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<29>
                                                       ftop/pciw_fI2P/Mram_arr5_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (1.108ns logic, 2.907ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr5_RAMB_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 2)
  Clock Path Skew:      -0.126ns (0.964 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr5_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X146Y152.A6    net (fanout=73)       1.792   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X146Y152.A     Tilo                  0.068   ftop/pciw_fI2P/_n0181_inv
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X143Y156.A6    net (fanout=60)       0.542   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X143Y156.A     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_60
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X138Y151.CE    net (fanout=13)       0.573   ftop/pciw_fI2P/BUS_0003
    SLICE_X138Y151.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<29>
                                                       ftop/pciw_fI2P/Mram_arr5_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (1.108ns logic, 2.907ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr5_RAMB (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 2)
  Clock Path Skew:      -0.126ns (0.964 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X146Y152.A6    net (fanout=73)       1.792   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X146Y152.A     Tilo                  0.068   ftop/pciw_fI2P/_n0181_inv
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X143Y156.A6    net (fanout=60)       0.542   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X143Y156.A     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_60
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X138Y151.CE    net (fanout=13)       0.573   ftop/pciw_fI2P/BUS_0003
    SLICE_X138Y151.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<29>
                                                       ftop/pciw_fI2P/Mram_arr5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (1.108ns logic, 2.907ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr5_RAMA_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 2)
  Clock Path Skew:      -0.126ns (0.964 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X146Y152.A6    net (fanout=73)       1.792   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X146Y152.A     Tilo                  0.068   ftop/pciw_fI2P/_n0181_inv
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X143Y156.A6    net (fanout=60)       0.542   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X143Y156.A     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_60
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X138Y151.CE    net (fanout=13)       0.573   ftop/pciw_fI2P/BUS_0003
    SLICE_X138Y151.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<29>
                                                       ftop/pciw_fI2P/Mram_arr5_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (1.108ns logic, 2.907ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr5_RAMA (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 2)
  Clock Path Skew:      -0.126ns (0.964 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X146Y152.A6    net (fanout=73)       1.792   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X146Y152.A     Tilo                  0.068   ftop/pciw_fI2P/_n0181_inv
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X143Y156.A6    net (fanout=60)       0.542   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X143Y156.A     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_60
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X138Y151.CE    net (fanout=13)       0.573   ftop/pciw_fI2P/BUS_0003
    SLICE_X138Y151.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<29>
                                                       ftop/pciw_fI2P/Mram_arr5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (1.108ns logic, 2.907ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMA_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 2)
  Clock Path Skew:      -0.123ns (0.967 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X146Y152.A6    net (fanout=73)       1.792   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X146Y152.A     Tilo                  0.068   ftop/pciw_fI2P/_n0181_inv
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X143Y156.A6    net (fanout=60)       0.542   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X143Y156.A     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_60
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X142Y149.CE    net (fanout=13)       0.571   ftop/pciw_fI2P/BUS_0003
    SLICE_X142Y149.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (1.108ns logic, 2.905ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMA (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 2)
  Clock Path Skew:      -0.123ns (0.967 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X146Y152.A6    net (fanout=73)       1.792   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X146Y152.A     Tilo                  0.068   ftop/pciw_fI2P/_n0181_inv
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X143Y156.A6    net (fanout=60)       0.542   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X143Y156.A     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_60
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X142Y149.CE    net (fanout=13)       0.571   ftop/pciw_fI2P/BUS_0003
    SLICE_X142Y149.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (1.108ns logic, 2.905ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMC_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 2)
  Clock Path Skew:      -0.123ns (0.967 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X146Y152.A6    net (fanout=73)       1.792   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X146Y152.A     Tilo                  0.068   ftop/pciw_fI2P/_n0181_inv
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X143Y156.A6    net (fanout=60)       0.542   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X143Y156.A     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_60
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X142Y149.CE    net (fanout=13)       0.571   ftop/pciw_fI2P/BUS_0003
    SLICE_X142Y149.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (1.108ns logic, 2.905ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMD_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 2)
  Clock Path Skew:      -0.123ns (0.967 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X146Y152.A6    net (fanout=73)       1.792   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X146Y152.A     Tilo                  0.068   ftop/pciw_fI2P/_n0181_inv
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X143Y156.A6    net (fanout=60)       0.542   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X143Y156.A     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_60
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X142Y149.CE    net (fanout=13)       0.571   ftop/pciw_fI2P/BUS_0003
    SLICE_X142Y149.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (1.108ns logic, 2.905ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMB_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 2)
  Clock Path Skew:      -0.123ns (0.967 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X146Y152.A6    net (fanout=73)       1.792   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X146Y152.A     Tilo                  0.068   ftop/pciw_fI2P/_n0181_inv
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X143Y156.A6    net (fanout=60)       0.542   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X143Y156.A     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_60
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X142Y149.CE    net (fanout=13)       0.571   ftop/pciw_fI2P/BUS_0003
    SLICE_X142Y149.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (1.108ns logic, 2.905ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMB (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 2)
  Clock Path Skew:      -0.123ns (0.967 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X146Y152.A6    net (fanout=73)       1.792   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X146Y152.A     Tilo                  0.068   ftop/pciw_fI2P/_n0181_inv
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X143Y156.A6    net (fanout=60)       0.542   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X143Y156.A     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_60
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X142Y149.CE    net (fanout=13)       0.571   ftop/pciw_fI2P/BUS_0003
    SLICE_X142Y149.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (1.108ns logic, 2.905ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMC (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 2)
  Clock Path Skew:      -0.123ns (0.967 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X146Y152.A6    net (fanout=73)       1.792   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X146Y152.A     Tilo                  0.068   ftop/pciw_fI2P/_n0181_inv
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X143Y156.A6    net (fanout=60)       0.542   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X143Y156.A     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_60
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X142Y149.CE    net (fanout=13)       0.571   ftop/pciw_fI2P/BUS_0003
    SLICE_X142Y149.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (1.108ns logic, 2.905ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr4_RAMD (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 2)
  Clock Path Skew:      -0.123ns (0.967 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr4_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X146Y152.A6    net (fanout=73)       1.792   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X146Y152.A     Tilo                  0.068   ftop/pciw_fI2P/_n0181_inv
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X143Y156.A6    net (fanout=60)       0.542   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X143Y156.A     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_60
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X142Y149.CE    net (fanout=13)       0.571   ftop/pciw_fI2P/BUS_0003
    SLICE_X142Y149.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<23>
                                                       ftop/pciw_fI2P/Mram_arr4_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (1.108ns logic, 2.905ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr143/SP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.961ns (Levels of Logic = 2)
  Clock Path Skew:      -0.123ns (0.967 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr143/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X146Y152.A6    net (fanout=73)       1.792   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X146Y152.A     Tilo                  0.068   ftop/pciw_fI2P/_n0181_inv
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X143Y156.A6    net (fanout=60)       0.542   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X143Y156.A     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_60
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X140Y157.CE    net (fanout=13)       0.519   ftop/pciw_fI2P/BUS_0003
    SLICE_X140Y157.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<79>
                                                       ftop/pciw_fI2P/Mram_arr143/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (1.108ns logic, 2.853ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr142/SP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.961ns (Levels of Logic = 2)
  Clock Path Skew:      -0.123ns (0.967 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr142/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X146Y152.A6    net (fanout=73)       1.792   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X146Y152.A     Tilo                  0.068   ftop/pciw_fI2P/_n0181_inv
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X143Y156.A6    net (fanout=60)       0.542   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X143Y156.A     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_60
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X140Y157.CE    net (fanout=13)       0.519   ftop/pciw_fI2P/BUS_0003
    SLICE_X140Y157.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<79>
                                                       ftop/pciw_fI2P/Mram_arr142/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (1.108ns logic, 2.853ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr143/DP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.961ns (Levels of Logic = 2)
  Clock Path Skew:      -0.123ns (0.967 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr143/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X146Y152.A6    net (fanout=73)       1.792   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X146Y152.A     Tilo                  0.068   ftop/pciw_fI2P/_n0181_inv
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X143Y156.A6    net (fanout=60)       0.542   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X143Y156.A     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_60
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X140Y157.CE    net (fanout=13)       0.519   ftop/pciw_fI2P/BUS_0003
    SLICE_X140Y157.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<79>
                                                       ftop/pciw_fI2P/Mram_arr143/DP
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (1.108ns logic, 2.853ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr142/DP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.961ns (Levels of Logic = 2)
  Clock Path Skew:      -0.123ns (0.967 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr142/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X146Y152.A6    net (fanout=73)       1.792   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X146Y152.A     Tilo                  0.068   ftop/pciw_fI2P/_n0181_inv
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X143Y156.A6    net (fanout=60)       0.542   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X143Y156.A     Tilo                  0.068   ftop/pciw_pci0_pwTrnTx_whas_REPLICA_60
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X140Y157.CE    net (fanout=13)       0.519   ftop/pciw_fI2P/BUS_0003
    SLICE_X140Y157.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<79>
                                                       ftop/pciw_fI2P/Mram_arr142/DP
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (1.108ns logic, 2.853ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_58 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_58 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.154 - 1.076)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_58 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y156.CQ    Tcko                  0.115   ftop/pciw_i2pS<59>
                                                       ftop/pciw_i2pS_58
    SLICE_X135Y157.C1    net (fanout=1)        0.208   ftop/pciw_i2pS<58>
    SLICE_X135Y157.CLK   Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<59>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN541
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_58
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.059ns logic, 0.208ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.150 - 1.074)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y148.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X134Y149.B2    net (fanout=75)       0.227   ftop/pciw_i2pS<135>
    SLICE_X134Y149.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<19>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN91
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_17
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.038ns logic, 0.227ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.152 - 1.074)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y148.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X135Y151.D4    net (fanout=75)       0.210   ftop/pciw_i2pS<135>
    SLICE_X135Y151.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<7>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN781
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.058ns logic, 0.210ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.150 - 1.074)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y148.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X134Y149.A2    net (fanout=75)       0.227   ftop/pciw_i2pS<135>
    SLICE_X134Y149.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<19>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN82
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_16
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.039ns logic, 0.227ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.152 - 1.074)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y148.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X134Y152.D4    net (fanout=75)       0.234   ftop/pciw_i2pS<135>
    SLICE_X134Y152.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<55>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN511
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_55
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.038ns logic, 0.234ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.150 - 1.074)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y148.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X134Y149.D2    net (fanout=75)       0.232   ftop/pciw_i2pS<135>
    SLICE_X134Y149.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<19>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN111
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_19
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.038ns logic, 0.232ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.152 - 1.074)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y148.CQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X134Y152.D3    net (fanout=76)       0.235   ftop/pciw_i2pS<134>
    SLICE_X134Y152.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<55>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN511
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_55
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.038ns logic, 0.235ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.152 - 1.074)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y148.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X135Y151.A4    net (fanout=75)       0.216   ftop/pciw_i2pS<135>
    SLICE_X135Y151.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<7>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN451
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.060ns logic, 0.216ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.152 - 1.074)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y148.CQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X135Y151.B3    net (fanout=76)       0.219   ftop/pciw_i2pS<134>
    SLICE_X135Y151.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<7>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN561
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.058ns logic, 0.219ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_52 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.152 - 1.074)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y148.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X134Y152.A4    net (fanout=75)       0.238   ftop/pciw_i2pS<135>
    SLICE_X134Y152.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<55>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN481
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_52
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.039ns logic, 0.238ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_46 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (1.215 - 1.135)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_46 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y160.CQ    Tcko                  0.098   ftop/pciw_i2pS<47>
                                                       ftop/pciw_i2pS_46
    SLICE_X136Y160.C2    net (fanout=1)        0.257   ftop/pciw_i2pS<46>
    SLICE_X136Y160.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<47>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN411
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_46
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.022ns logic, 0.257ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_52 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.152 - 1.074)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y148.CQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X134Y152.A3    net (fanout=76)       0.239   ftop/pciw_i2pS<134>
    SLICE_X134Y152.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<55>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN481
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_52
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.039ns logic, 0.239ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.292ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (1.156 - 1.074)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y148.CQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X136Y152.B5    net (fanout=76)       0.254   ftop/pciw_i2pS<134>
    SLICE_X136Y152.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg_write_1__SEL_13
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    -------------------------------------------------  ---------------------------
    Total                                      0.292ns (0.038ns logic, 0.254ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_15 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (1.158 - 1.079)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_15 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y149.DQ    Tcko                  0.098   ftop/pciw_i2pS<15>
                                                       ftop/pciw_i2pS_15
    SLICE_X136Y156.D3    net (fanout=1)        0.270   ftop/pciw_i2pS<15>
    SLICE_X136Y156.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<15>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN71
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_15
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.021ns logic, 0.270ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr7_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.482 - 0.444)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr7_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y171.BQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X146Y170.D2    net (fanout=18)       0.244   ftop/pciw_fP2I/tail<1>
    SLICE_X146Y170.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<41>
                                                       ftop/pciw_fP2I/Mram_arr7_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.063ns (-0.181ns logic, 0.244ns route)
                                                       (-287.3% logic, 387.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_12 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (1.158 - 1.079)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_12 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y149.AQ    Tcko                  0.098   ftop/pciw_i2pS<15>
                                                       ftop/pciw_i2pS_12
    SLICE_X136Y156.A5    net (fanout=1)        0.271   ftop/pciw_i2pS<12>
    SLICE_X136Y156.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<15>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN410
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_12
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.022ns logic, 0.271ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr7_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.482 - 0.444)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr7_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y171.BQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X146Y170.D2    net (fanout=18)       0.244   ftop/pciw_fP2I/tail<1>
    SLICE_X146Y170.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<41>
                                                       ftop/pciw_fP2I/Mram_arr7_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.063ns (-0.181ns logic, 0.244ns route)
                                                       (-287.3% logic, 387.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr7_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.482 - 0.444)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr7_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y171.BQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X146Y170.D2    net (fanout=18)       0.244   ftop/pciw_fP2I/tail<1>
    SLICE_X146Y170.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<41>
                                                       ftop/pciw_fP2I/Mram_arr7_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.063ns (-0.181ns logic, 0.244ns route)
                                                       (-287.3% logic, 387.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr7_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.482 - 0.444)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr7_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y171.BQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X146Y170.D2    net (fanout=18)       0.244   ftop/pciw_fP2I/tail<1>
    SLICE_X146Y170.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<41>
                                                       ftop/pciw_fP2I/Mram_arr7_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.063ns (-0.181ns logic, 0.244ns route)
                                                       (-287.3% logic, 387.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr7_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.482 - 0.444)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr7_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y171.BQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X146Y170.D2    net (fanout=18)       0.244   ftop/pciw_fP2I/tail<1>
    SLICE_X146Y170.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<41>
                                                       ftop/pciw_fP2I/Mram_arr7_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.063ns (-0.181ns logic, 0.244ns route)
                                                       (-287.3% logic, 387.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y1.PIPECLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X6Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Location pin: RAMB36_X6Y26.CLKBWRCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X7Y28.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2442 paths analyzed, 535 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.951ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.732ns (Levels of Logic = 4)
  Clock Path Skew:      -0.184ns (0.650 - 0.834)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y9.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y20.D5     net (fanout=18)       1.372   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y20.D      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X110Y20.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N2
    SLICE_X110Y20.C      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A5      net (fanout=13)       1.383   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y18.B1     net (fanout=33)       1.362   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X94Y0.CE       net (fanout=9)        1.565   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X94Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      6.732ns (0.927ns logic, 5.805ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.732ns (Levels of Logic = 4)
  Clock Path Skew:      -0.184ns (0.650 - 0.834)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y9.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y20.D5     net (fanout=18)       1.372   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y20.D      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X110Y20.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N2
    SLICE_X110Y20.C      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A5      net (fanout=13)       1.383   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y18.B1     net (fanout=33)       1.362   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X94Y0.CE       net (fanout=9)        1.565   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X94Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      6.732ns (0.927ns logic, 5.805ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.732ns (Levels of Logic = 4)
  Clock Path Skew:      -0.184ns (0.650 - 0.834)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y9.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y20.D5     net (fanout=18)       1.372   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y20.D      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X110Y20.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N2
    SLICE_X110Y20.C      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A5      net (fanout=13)       1.383   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y18.B1     net (fanout=33)       1.362   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X94Y0.CE       net (fanout=9)        1.565   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X94Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      6.732ns (0.927ns logic, 5.805ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.732ns (Levels of Logic = 4)
  Clock Path Skew:      -0.184ns (0.650 - 0.834)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y9.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y20.D5     net (fanout=18)       1.372   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y20.D      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X110Y20.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N2
    SLICE_X110Y20.C      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A5      net (fanout=13)       1.383   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y18.B1     net (fanout=33)       1.362   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X94Y0.CE       net (fanout=9)        1.565   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X94Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      6.732ns (0.927ns logic, 5.805ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.611ns (Levels of Logic = 4)
  Clock Path Skew:      -0.181ns (0.653 - 0.834)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y9.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y20.D5     net (fanout=18)       1.372   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y20.D      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X110Y20.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N2
    SLICE_X110Y20.C      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A5      net (fanout=13)       1.383   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y18.B1     net (fanout=33)       1.362   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X97Y0.CE       net (fanout=9)        1.444   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X97Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      6.611ns (0.927ns logic, 5.684ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.611ns (Levels of Logic = 4)
  Clock Path Skew:      -0.181ns (0.653 - 0.834)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y9.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y20.D5     net (fanout=18)       1.372   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y20.D      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X110Y20.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N2
    SLICE_X110Y20.C      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A5      net (fanout=13)       1.383   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y18.B1     net (fanout=33)       1.362   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X97Y0.CE       net (fanout=9)        1.444   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X97Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.611ns (0.927ns logic, 5.684ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.611ns (Levels of Logic = 4)
  Clock Path Skew:      -0.181ns (0.653 - 0.834)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y9.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y20.D5     net (fanout=18)       1.372   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y20.D      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X110Y20.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N2
    SLICE_X110Y20.C      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A5      net (fanout=13)       1.383   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y18.B1     net (fanout=33)       1.362   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X97Y0.CE       net (fanout=9)        1.444   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X97Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      6.611ns (0.927ns logic, 5.684ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.611ns (Levels of Logic = 4)
  Clock Path Skew:      -0.181ns (0.653 - 0.834)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y9.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y20.D5     net (fanout=18)       1.372   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y20.D      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X110Y20.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N2
    SLICE_X110Y20.C      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A5      net (fanout=13)       1.383   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y18.B1     net (fanout=33)       1.362   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X97Y0.CE       net (fanout=9)        1.444   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X97Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.611ns (0.927ns logic, 5.684ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.593ns (Levels of Logic = 4)
  Clock Path Skew:      -0.181ns (0.653 - 0.834)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y9.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y20.D5     net (fanout=18)       1.372   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y20.D      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X110Y20.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N2
    SLICE_X110Y20.C      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A5      net (fanout=13)       1.383   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y18.B1     net (fanout=33)       1.362   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X97Y1.CE       net (fanout=9)        1.426   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X97Y1.CLK      Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      6.593ns (0.927ns logic, 5.666ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.593ns (Levels of Logic = 4)
  Clock Path Skew:      -0.181ns (0.653 - 0.834)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y9.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y20.D5     net (fanout=18)       1.372   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y20.D      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X110Y20.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N2
    SLICE_X110Y20.C      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A5      net (fanout=13)       1.383   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y18.B1     net (fanout=33)       1.362   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X97Y1.CE       net (fanout=9)        1.426   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X97Y1.CLK      Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      6.593ns (0.927ns logic, 5.666ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.593ns (Levels of Logic = 4)
  Clock Path Skew:      -0.181ns (0.653 - 0.834)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y9.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y20.D5     net (fanout=18)       1.372   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y20.D      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X110Y20.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N2
    SLICE_X110Y20.C      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A5      net (fanout=13)       1.383   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y18.B1     net (fanout=33)       1.362   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X97Y1.CE       net (fanout=9)        1.426   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X97Y1.CLK      Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      6.593ns (0.927ns logic, 5.666ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.593ns (Levels of Logic = 4)
  Clock Path Skew:      -0.181ns (0.653 - 0.834)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y9.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y20.D5     net (fanout=18)       1.372   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y20.D      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X110Y20.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N2
    SLICE_X110Y20.C      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A5      net (fanout=13)       1.383   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y18.B1     net (fanout=33)       1.362   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X97Y1.CE       net (fanout=9)        1.426   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X97Y1.CLK      Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      6.593ns (0.927ns logic, 5.666ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.599ns (Levels of Logic = 4)
  Clock Path Skew:      -0.173ns (0.661 - 0.834)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y9.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y20.D5     net (fanout=18)       1.372   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y20.D      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X110Y20.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N2
    SLICE_X110Y20.C      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A5      net (fanout=13)       1.383   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y18.B1     net (fanout=33)       1.362   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X98Y0.CE       net (fanout=9)        1.432   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X98Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      6.599ns (0.927ns logic, 5.672ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.599ns (Levels of Logic = 4)
  Clock Path Skew:      -0.173ns (0.661 - 0.834)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y9.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y20.D5     net (fanout=18)       1.372   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y20.D      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X110Y20.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N2
    SLICE_X110Y20.C      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A5      net (fanout=13)       1.383   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y18.B1     net (fanout=33)       1.362   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X98Y0.CE       net (fanout=9)        1.432   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X98Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      6.599ns (0.927ns logic, 5.672ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.599ns (Levels of Logic = 4)
  Clock Path Skew:      -0.173ns (0.661 - 0.834)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y9.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y20.D5     net (fanout=18)       1.372   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y20.D      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X110Y20.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N2
    SLICE_X110Y20.C      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A5      net (fanout=13)       1.383   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y18.B1     net (fanout=33)       1.362   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X98Y0.CE       net (fanout=9)        1.432   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X98Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      6.599ns (0.927ns logic, 5.672ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.599ns (Levels of Logic = 4)
  Clock Path Skew:      -0.173ns (0.661 - 0.834)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y9.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y20.D5     net (fanout=18)       1.372   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y20.D      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X110Y20.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N2
    SLICE_X110Y20.C      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A5      net (fanout=13)       1.383   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y18.B1     net (fanout=33)       1.362   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X98Y0.CE       net (fanout=9)        1.432   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X98Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      6.599ns (0.927ns logic, 5.672ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.481ns (Levels of Logic = 4)
  Clock Path Skew:      -0.173ns (0.661 - 0.834)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y9.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y20.D5     net (fanout=18)       1.372   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y20.D      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X110Y20.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N2
    SLICE_X110Y20.C      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A5      net (fanout=13)       1.383   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y18.B1     net (fanout=33)       1.362   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X99Y1.CE       net (fanout=9)        1.314   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X99Y1.CLK      Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.481ns (0.927ns logic, 5.554ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.481ns (Levels of Logic = 4)
  Clock Path Skew:      -0.173ns (0.661 - 0.834)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y9.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y20.D5     net (fanout=18)       1.372   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y20.D      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X110Y20.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N2
    SLICE_X110Y20.C      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A5      net (fanout=13)       1.383   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y18.B1     net (fanout=33)       1.362   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X99Y1.CE       net (fanout=9)        1.314   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X99Y1.CLK      Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.481ns (0.927ns logic, 5.554ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.481ns (Levels of Logic = 4)
  Clock Path Skew:      -0.173ns (0.661 - 0.834)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y9.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y20.D5     net (fanout=18)       1.372   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y20.D      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X110Y20.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N2
    SLICE_X110Y20.C      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A5      net (fanout=13)       1.383   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y18.B1     net (fanout=33)       1.362   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X99Y1.CE       net (fanout=9)        1.314   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X99Y1.CLK      Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      6.481ns (0.927ns logic, 5.554ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.481ns (Levels of Logic = 4)
  Clock Path Skew:      -0.173ns (0.661 - 0.834)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y9.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y20.D5     net (fanout=18)       1.372   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y20.D      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1_SW0
    SLICE_X110Y20.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N2
    SLICE_X110Y20.C      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A5      net (fanout=13)       1.383   ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X100Y3.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y18.B1     net (fanout=33)       1.362   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X99Y1.CE       net (fanout=9)        1.314   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X99Y1.CLK      Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.481ns (0.927ns logic, 5.554ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.395 - 0.358)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y21.BMUX   Tshcko                0.148   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X134Y21.D2     net (fanout=5)        0.236   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X134Y21.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (-0.131ns logic, 0.236ns route)
                                                       (-124.8% logic, 224.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.395 - 0.358)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y21.BMUX   Tshcko                0.148   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X134Y21.D2     net (fanout=5)        0.236   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X134Y21.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (-0.131ns logic, 0.236ns route)
                                                       (-124.8% logic, 224.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.395 - 0.358)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y21.BMUX   Tshcko                0.148   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X134Y21.D2     net (fanout=5)        0.236   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X134Y21.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (-0.131ns logic, 0.236ns route)
                                                       (-124.8% logic, 224.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.395 - 0.358)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y21.BMUX   Tshcko                0.148   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X134Y21.D2     net (fanout=5)        0.236   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X134Y21.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (-0.131ns logic, 0.236ns route)
                                                       (-124.8% logic, 224.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.395 - 0.358)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y21.BMUX   Tshcko                0.148   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X134Y21.D2     net (fanout=5)        0.236   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X134Y21.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (-0.131ns logic, 0.236ns route)
                                                       (-124.8% logic, 224.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.395 - 0.358)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y21.BMUX   Tshcko                0.148   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X134Y21.D2     net (fanout=5)        0.236   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X134Y21.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (-0.131ns logic, 0.236ns route)
                                                       (-124.8% logic, 224.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.395 - 0.358)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y21.BMUX   Tshcko                0.148   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X134Y21.D2     net (fanout=5)        0.236   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X134Y21.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (-0.131ns logic, 0.236ns route)
                                                       (-124.8% logic, 224.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.395 - 0.358)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y21.BMUX   Tshcko                0.148   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X134Y21.D2     net (fanout=5)        0.236   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X134Y21.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (-0.131ns logic, 0.236ns route)
                                                       (-124.8% logic, 224.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.394 - 0.362)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y22.DQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X133Y22.DX     net (fanout=1)        0.096   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X133Y22.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.394 - 0.362)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y22.BQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X133Y22.BX     net (fanout=1)        0.096   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X133Y22.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.395 - 0.358)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y21.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X134Y21.D3     net (fanout=5)        0.228   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X134Y21.CLK    Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (-0.099ns logic, 0.228ns route)
                                                       (-76.7% logic, 176.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.395 - 0.358)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y21.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X134Y21.D3     net (fanout=5)        0.228   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X134Y21.CLK    Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (-0.099ns logic, 0.228ns route)
                                                       (-76.7% logic, 176.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.395 - 0.358)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y21.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X134Y21.D3     net (fanout=5)        0.228   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X134Y21.CLK    Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (-0.099ns logic, 0.228ns route)
                                                       (-76.7% logic, 176.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.395 - 0.358)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y21.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X134Y21.D3     net (fanout=5)        0.228   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X134Y21.CLK    Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (-0.099ns logic, 0.228ns route)
                                                       (-76.7% logic, 176.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.395 - 0.358)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y21.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X134Y21.D3     net (fanout=5)        0.228   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X134Y21.CLK    Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (-0.099ns logic, 0.228ns route)
                                                       (-76.7% logic, 176.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.395 - 0.358)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y21.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X134Y21.D3     net (fanout=5)        0.228   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X134Y21.CLK    Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (-0.099ns logic, 0.228ns route)
                                                       (-76.7% logic, 176.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.395 - 0.358)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y21.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X134Y21.D3     net (fanout=5)        0.228   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X134Y21.CLK    Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (-0.099ns logic, 0.228ns route)
                                                       (-76.7% logic, 176.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.395 - 0.358)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y21.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X134Y21.D3     net (fanout=5)        0.228   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X134Y21.CLK    Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (-0.099ns logic, 0.228ns route)
                                                       (-76.7% logic, 176.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.320 - 0.281)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_11 to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y0.DQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    SLICE_X97Y1.D6       net (fanout=2)        0.096   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
    SLICE_X97Y1.CLK      Tah         (-Th)     0.057   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<19>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.396 - 0.358)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y21.BMUX   Tshcko                0.148   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X134Y22.D2     net (fanout=5)        0.273   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X134Y22.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (-0.131ns logic, 0.273ns route)
                                                       (-92.3% logic, 192.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Logical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Location pin: BUFR_X2Y3.I
  Clock network: ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X134Y21.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X134Y21.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X134Y21.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X134Y21.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X134Y21.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X134Y21.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X134Y21.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X134Y21.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X134Y21.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X134Y21.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X134Y21.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X134Y21.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X134Y21.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X134Y21.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X134Y21.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X134Y21.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X134Y22.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X134Y22.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X134Y22.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6107 paths analyzed, 683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.007ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_iobTxData_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.039ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (1.097 - 1.030)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/txRS_iobTxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y50.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txRst_OUT_RST
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    SLICE_X140Y51.A5     net (fanout=4)        0.437   ftop/gbe0/gmac/txRS_txRst_OUT_RST
    SLICE_X140Y51.A      Tilo                  0.068   ftop/ctop/app/appW2/wmi_sFlagReg<11>
                                                       ftop/gbe0/gmac/txRS_iobTxClk_reset/RESET_OUT1_INV_0
    OLOGIC_X2Y71.SR      net (fanout=11)       3.504   ftop/gbe0/gmac/txRS_iobTxClk_reset_RESET_OUT
    OLOGIC_X2Y71.CLK     Tosrck                0.693   gmii_txd_7_OBUF
                                                       ftop/gbe0/gmac/txRS_iobTxData_7
    -------------------------------------------------  ---------------------------
    Total                                      5.039ns (1.098ns logic, 3.941ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.664ns (Levels of Logic = 5)
  Clock Path Skew:      -0.207ns (1.493 - 1.700)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y36.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X152Y43.D6     net (fanout=13)       0.780   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X152Y43.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF31
    SLICE_X145Y45.C1     net (fanout=12)       0.917   ftop/gbe0/gmac/Mmux_txRS_txData_D_IN122
    SLICE_X145Y45.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y45.D3     net (fanout=8)        0.339   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y45.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data12
    SLICE_X154Y53.B1     net (fanout=14)       1.428   ftop/gbe0/gmac/txRS_crc_add_data<0>
    SLICE_X154Y53.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<7>_SW0
    SLICE_X154Y53.A2     net (fanout=1)        0.474   ftop/gbe0/gmac/txRS_crc/N0
    SLICE_X154Y53.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (0.726ns logic, 3.938ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_iobTxData_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.920ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (1.097 - 1.030)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/txRS_iobTxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y50.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txRst_OUT_RST
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    SLICE_X140Y51.A5     net (fanout=4)        0.437   ftop/gbe0/gmac/txRS_txRst_OUT_RST
    SLICE_X140Y51.A      Tilo                  0.068   ftop/ctop/app/appW2/wmi_sFlagReg<11>
                                                       ftop/gbe0/gmac/txRS_iobTxClk_reset/RESET_OUT1_INV_0
    OLOGIC_X2Y70.SR      net (fanout=11)       3.385   ftop/gbe0/gmac/txRS_iobTxClk_reset_RESET_OUT
    OLOGIC_X2Y70.CLK     Tosrck                0.693   gmii_txd_6_OBUF
                                                       ftop/gbe0/gmac/txRS_iobTxData_6
    -------------------------------------------------  ---------------------------
    Total                                      4.920ns (1.098ns logic, 3.822ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.754ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.980 - 1.041)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y43.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X146Y39.D2     net (fanout=44)       1.291   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X146Y39.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X145Y45.C6     net (fanout=13)       0.540   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X145Y45.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y45.D3     net (fanout=8)        0.339   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y45.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data12
    SLICE_X154Y53.B1     net (fanout=14)       1.428   ftop/gbe0/gmac/txRS_crc_add_data<0>
    SLICE_X154Y53.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<7>_SW0
    SLICE_X154Y53.A2     net (fanout=1)        0.474   ftop/gbe0/gmac/txRS_crc/N0
    SLICE_X154Y53.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      4.754ns (0.682ns logic, 4.072ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.556ns (Levels of Logic = 5)
  Clock Path Skew:      -0.208ns (1.492 - 1.700)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y36.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X152Y43.D6     net (fanout=13)       0.780   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X152Y43.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF31
    SLICE_X145Y45.C1     net (fanout=12)       0.917   ftop/gbe0/gmac/Mmux_txRS_txData_D_IN122
    SLICE_X145Y45.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y45.D3     net (fanout=8)        0.339   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y45.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data12
    SLICE_X154Y54.B1     net (fanout=14)       1.545   ftop/gbe0/gmac/txRS_crc_add_data<0>
    SLICE_X154Y54.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>41
    SLICE_X154Y54.C6     net (fanout=2)        0.249   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>_bdd2
    SLICE_X154Y54.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>21
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      4.556ns (0.726ns logic, 3.830ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_iobTxData_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (1.097 - 1.030)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/txRS_iobTxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y50.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txRst_OUT_RST
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    SLICE_X140Y51.A5     net (fanout=4)        0.437   ftop/gbe0/gmac/txRS_txRst_OUT_RST
    SLICE_X140Y51.A      Tilo                  0.068   ftop/ctop/app/appW2/wmi_sFlagReg<11>
                                                       ftop/gbe0/gmac/txRS_iobTxClk_reset/RESET_OUT1_INV_0
    OLOGIC_X2Y69.SR      net (fanout=11)       3.264   ftop/gbe0/gmac/txRS_iobTxClk_reset_RESET_OUT
    OLOGIC_X2Y69.CLK     Tosrck                0.693   gmii_txd_5_OBUF
                                                       ftop/gbe0/gmac/txRS_iobTxData_5
    -------------------------------------------------  ---------------------------
    Total                                      4.799ns (1.098ns logic, 3.701ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.646ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.979 - 1.041)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y43.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X146Y39.D2     net (fanout=44)       1.291   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X146Y39.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X145Y45.C6     net (fanout=13)       0.540   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X145Y45.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y45.D3     net (fanout=8)        0.339   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y45.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data12
    SLICE_X154Y54.B1     net (fanout=14)       1.545   ftop/gbe0/gmac/txRS_crc_add_data<0>
    SLICE_X154Y54.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>41
    SLICE_X154Y54.C6     net (fanout=2)        0.249   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>_bdd2
    SLICE_X154Y54.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>21
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      4.646ns (0.682ns logic, 3.964ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.449ns (Levels of Logic = 5)
  Clock Path Skew:      -0.196ns (1.493 - 1.689)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y26.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X146Y39.D4     net (fanout=38)       0.986   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X146Y39.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X145Y45.C6     net (fanout=13)       0.540   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X145Y45.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y45.D3     net (fanout=8)        0.339   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y45.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data12
    SLICE_X154Y53.B1     net (fanout=14)       1.428   ftop/gbe0/gmac/txRS_crc_add_data<0>
    SLICE_X154Y53.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<7>_SW0
    SLICE_X154Y53.A2     net (fanout=1)        0.474   ftop/gbe0/gmac/txRS_crc/N0
    SLICE_X154Y53.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      4.449ns (0.682ns logic, 3.767ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.428ns (Levels of Logic = 5)
  Clock Path Skew:      -0.208ns (1.492 - 1.700)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y36.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X152Y43.D6     net (fanout=13)       0.780   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X152Y43.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF31
    SLICE_X145Y45.C1     net (fanout=12)       0.917   ftop/gbe0/gmac/Mmux_txRS_txData_D_IN122
    SLICE_X145Y45.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X147Y51.A3     net (fanout=8)        0.766   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X147Y51.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data31
    SLICE_X152Y51.B1     net (fanout=14)       0.804   ftop/gbe0/gmac/txRS_crc_add_data<2>
    SLICE_X152Y51.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>1
    SLICE_X152Y51.A2     net (fanout=1)        0.478   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>1
    SLICE_X152Y51.CLK    Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      4.428ns (0.683ns logic, 3.745ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.427ns (Levels of Logic = 5)
  Clock Path Skew:      -0.208ns (1.492 - 1.700)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y36.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X152Y43.D6     net (fanout=13)       0.780   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X152Y43.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF31
    SLICE_X145Y45.C1     net (fanout=12)       0.917   ftop/gbe0/gmac/Mmux_txRS_txData_D_IN122
    SLICE_X145Y45.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y45.D3     net (fanout=8)        0.339   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y45.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data12
    SLICE_X154Y54.B1     net (fanout=14)       1.545   ftop/gbe0/gmac/txRS_crc_add_data<0>
    SLICE_X154Y54.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>41
    SLICE_X154Y54.D6     net (fanout=2)        0.123   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>_bdd2
    SLICE_X154Y54.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<2>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      4.427ns (0.723ns logic, 3.704ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_iobTxData_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.678ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (1.097 - 1.030)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/txRS_iobTxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y50.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txRst_OUT_RST
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    SLICE_X140Y51.A5     net (fanout=4)        0.437   ftop/gbe0/gmac/txRS_txRst_OUT_RST
    SLICE_X140Y51.A      Tilo                  0.068   ftop/ctop/app/appW2/wmi_sFlagReg<11>
                                                       ftop/gbe0/gmac/txRS_iobTxClk_reset/RESET_OUT1_INV_0
    OLOGIC_X2Y68.SR      net (fanout=11)       3.143   ftop/gbe0/gmac/txRS_iobTxClk_reset_RESET_OUT
    OLOGIC_X2Y68.CLK     Tosrck                0.693   gmii_txd_4_OBUF
                                                       ftop/gbe0/gmac/txRS_iobTxData_4
    -------------------------------------------------  ---------------------------
    Total                                      4.678ns (1.098ns logic, 3.580ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.391ns (Levels of Logic = 5)
  Clock Path Skew:      -0.207ns (1.493 - 1.700)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y36.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X152Y43.D6     net (fanout=13)       0.780   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X152Y43.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF31
    SLICE_X145Y45.C1     net (fanout=12)       0.917   ftop/gbe0/gmac/Mmux_txRS_txData_D_IN122
    SLICE_X145Y45.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y51.A3     net (fanout=8)        0.634   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y51.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data21
    SLICE_X154Y52.C4     net (fanout=15)       0.866   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X154Y52.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X154Y52.B3     net (fanout=1)        0.471   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X154Y52.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      4.391ns (0.723ns logic, 3.668ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.518ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.979 - 1.041)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y43.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X146Y39.D2     net (fanout=44)       1.291   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X146Y39.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X145Y45.C6     net (fanout=13)       0.540   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X145Y45.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X147Y51.A3     net (fanout=8)        0.766   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X147Y51.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data31
    SLICE_X152Y51.B1     net (fanout=14)       0.804   ftop/gbe0/gmac/txRS_crc_add_data<2>
    SLICE_X152Y51.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>1
    SLICE_X152Y51.A2     net (fanout=1)        0.478   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>1
    SLICE_X152Y51.CLK    Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      4.518ns (0.639ns logic, 3.879ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.517ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.979 - 1.041)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y43.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X146Y39.D2     net (fanout=44)       1.291   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X146Y39.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X145Y45.C6     net (fanout=13)       0.540   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X145Y45.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y45.D3     net (fanout=8)        0.339   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y45.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data12
    SLICE_X154Y54.B1     net (fanout=14)       1.545   ftop/gbe0/gmac/txRS_crc_add_data<0>
    SLICE_X154Y54.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>41
    SLICE_X154Y54.D6     net (fanout=2)        0.123   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>_bdd2
    SLICE_X154Y54.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<2>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (0.679ns logic, 3.838ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.481ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.980 - 1.041)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y43.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X146Y39.D2     net (fanout=44)       1.291   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X146Y39.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X145Y45.C6     net (fanout=13)       0.540   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X145Y45.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y51.A3     net (fanout=8)        0.634   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y51.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data21
    SLICE_X154Y52.C4     net (fanout=15)       0.866   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X154Y52.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X154Y52.B3     net (fanout=1)        0.471   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X154Y52.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      4.481ns (0.679ns logic, 3.802ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.335ns (Levels of Logic = 5)
  Clock Path Skew:      -0.206ns (1.494 - 1.700)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y36.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X152Y43.D6     net (fanout=13)       0.780   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X152Y43.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF31
    SLICE_X145Y45.C1     net (fanout=12)       0.917   ftop/gbe0/gmac/Mmux_txRS_txData_D_IN122
    SLICE_X145Y45.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y50.A6     net (fanout=8)        0.392   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y50.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txData<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data71
    SLICE_X154Y51.D1     net (fanout=14)       1.399   ftop/gbe0/gmac/txRS_crc_add_data<6>
    SLICE_X154Y51.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X154Y51.C6     net (fanout=1)        0.121   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X154Y51.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      4.335ns (0.726ns logic, 3.609ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.332ns (Levels of Logic = 5)
  Clock Path Skew:      -0.207ns (1.493 - 1.700)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y36.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X145Y45.B3     net (fanout=13)       0.784   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X145Y45.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11_SW0
    SLICE_X145Y45.C2     net (fanout=1)        0.581   ftop/gbe0/gmac/N6
    SLICE_X145Y45.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y45.D3     net (fanout=8)        0.339   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y45.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data12
    SLICE_X154Y53.B1     net (fanout=14)       1.428   ftop/gbe0/gmac/txRS_crc_add_data<0>
    SLICE_X154Y53.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<7>_SW0
    SLICE_X154Y53.A2     net (fanout=1)        0.474   ftop/gbe0/gmac/txRS_crc/N0
    SLICE_X154Y53.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (0.726ns logic, 3.606ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.341ns (Levels of Logic = 5)
  Clock Path Skew:      -0.197ns (1.492 - 1.689)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y26.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X146Y39.D4     net (fanout=38)       0.986   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X146Y39.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X145Y45.C6     net (fanout=13)       0.540   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X145Y45.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y45.D3     net (fanout=8)        0.339   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X145Y45.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data12
    SLICE_X154Y54.B1     net (fanout=14)       1.545   ftop/gbe0/gmac/txRS_crc_add_data<0>
    SLICE_X154Y54.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>41
    SLICE_X154Y54.C6     net (fanout=2)        0.249   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>_bdd2
    SLICE_X154Y54.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>21
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      4.341ns (0.682ns logic, 3.659ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.322ns (Levels of Logic = 5)
  Clock Path Skew:      -0.208ns (1.492 - 1.700)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y36.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X152Y43.D6     net (fanout=13)       0.780   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X152Y43.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF31
    SLICE_X145Y45.C1     net (fanout=12)       0.917   ftop/gbe0/gmac/Mmux_txRS_txData_D_IN122
    SLICE_X145Y45.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X144Y50.D5     net (fanout=8)        0.484   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X144Y50.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txData<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data51
    SLICE_X152Y51.B2     net (fanout=14)       0.980   ftop/gbe0/gmac/txRS_crc_add_data<4>
    SLICE_X152Y51.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>1
    SLICE_X152Y51.A2     net (fanout=1)        0.478   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>1
    SLICE_X152Y51.CLK    Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      4.322ns (0.683ns logic, 3.639ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.282ns (Levels of Logic = 5)
  Clock Path Skew:      -0.209ns (1.491 - 1.700)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y36.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X152Y43.D6     net (fanout=13)       0.780   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X152Y43.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF31
    SLICE_X145Y45.C1     net (fanout=12)       0.917   ftop/gbe0/gmac/Mmux_txRS_txData_D_IN122
    SLICE_X145Y45.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X147Y50.B5     net (fanout=8)        0.484   ftop/gbe0/gmac/Mmux_txRS_crc_add_data11
    SLICE_X147Y50.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data61
    SLICE_X150Y52.D3     net (fanout=14)       0.905   ftop/gbe0/gmac/txRS_crc_add_data<5>
    SLICE_X150Y52.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X150Y52.C2     net (fanout=1)        0.470   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X150Y52.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      4.282ns (0.726ns logic, 3.556ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_31 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.061 - 0.050)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_31 to ftop/gbe0/gmac/txRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y51.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_31
    SLICE_X146Y51.A6     net (fanout=15)       0.049   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
    SLICE_X146Y51.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<19>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      0.071ns (0.022ns logic, 0.049ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y36.DQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X149Y36.B6     net (fanout=4)        0.051   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X149Y36.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<4>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.058ns logic, 0.051ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.065 - 0.054)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y36.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X148Y35.DX     net (fanout=2)        0.103   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X148Y35.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.009ns logic, 0.103ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_0 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.066 - 0.053)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/phyRst/rstSync/reset_hold_0 to ftop/gbe0/phyRst/rstSync/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y35.AQ      Tcko                  0.098   ftop/gbe0/phyRst/rstSync/reset_hold<0>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_0
    SLICE_X93Y36.AX      net (fanout=1)        0.093   ftop/gbe0/phyRst/rstSync/reset_hold<0>
    SLICE_X93Y36.CLK     Tckdi       (-Th)     0.076   gmii_rstn_OBUF
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.022ns logic, 0.093ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_doPad (FF)
  Destination:          ftop/gbe0/gmac/txRS_unfBit/sSyncReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.490 - 0.453)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_doPad to ftop/gbe0/gmac/txRS_unfBit/sSyncReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y38.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/txRS_doPad
    SLICE_X148Y38.A5     net (fanout=5)        0.119   ftop/gbe0/gmac/txRS_doPad
    SLICE_X148Y38.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_unfBit/sSyncReg
                                                       ftop/gbe0/gmac/txRS_unfBit_sD_IN21
                                                       ftop/gbe0/gmac/txRS_unfBit/sSyncReg
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.022ns logic, 0.119ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.058 - 0.049)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1 to ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y27.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
    SLICE_X145Y26.AX     net (fanout=1)        0.093   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
    SLICE_X145Y26.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.022ns logic, 0.093ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_28 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.485 - 0.449)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_28 to ftop/gbe0/gmac/txRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y51.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<28>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_28
    SLICE_X148Y51.D6     net (fanout=15)       0.122   ftop/gbe0/gmac/txRS_crc/rRemainder<28>
    SLICE_X148Y51.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<30>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.021ns logic, 0.122ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y36.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X149Y36.A5     net (fanout=2)        0.067   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X149Y36.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.043ns logic, 0.067ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_2 to ftop/gbe0/gmac/txRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y44.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    SLICE_X148Y44.C5     net (fanout=5)        0.077   ftop/gbe0/gmac/txRS_preambleCnt_value<2>
    SLICE_X148Y44.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_ifgCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y43.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X153Y43.C5     net (fanout=4)        0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X153Y43.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.042ns logic, 0.076ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y36.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    SLICE_X148Y36.C5     net (fanout=5)        0.087   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<2>
    SLICE_X148Y36.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_1_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.039ns logic, 0.087ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y36.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X148Y36.A5     net (fanout=6)        0.092   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X148Y36.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_INV_4074_o1_INV_0
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.039ns logic, 0.092ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y36.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X148Y36.D5     net (fanout=6)        0.096   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X148Y36.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_2_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.038ns logic, 0.096ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y36.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X149Y36.B4     net (fanout=2)        0.096   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X149Y36.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<4>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_emitFCS_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y43.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X147Y43.C5     net (fanout=44)       0.095   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X147Y43.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/Mmux_txRS_emitFCS_D_IN22
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.042ns logic, 0.095ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_emitFCS_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y43.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X147Y43.B5     net (fanout=44)       0.097   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X147Y43.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/Mmux_txRS_emitFCS_D_IN11
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.041ns logic, 0.097ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txActive (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_txActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y43.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X147Y42.D6     net (fanout=35)       0.112   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X147Y42.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/_n0425
                                                       ftop/gbe0/gmac/txRS_txActive
    -------------------------------------------------  ---------------------------
    Total                                      0.153ns (0.041ns logic, 0.112ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.485 - 0.448)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_26 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y53.DQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    SLICE_X150Y52.C6     net (fanout=15)       0.121   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
    SLICE_X150Y52.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      0.180ns (0.059ns logic, 0.121ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/txRS_ifgCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y43.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    SLICE_X153Y43.B6     net (fanout=6)        0.103   ftop/gbe0/gmac/txRS_ifgCnt_value<0>
    SLICE_X153Y43.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<1>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (0.041ns logic, 0.103ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y36.DQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X148Y36.D4     net (fanout=4)        0.107   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X148Y36.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_2_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.145ns (0.038ns logic, 0.107ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.571ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys1_clk/I0
  Logical resource: ftop/sys1_clk/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: ftop/sys1_clki_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_en_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxEna/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_er_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxErr/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_0_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData/CK
  Location pin: OLOGIC_X2Y64.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_1_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_1/CK
  Location pin: OLOGIC_X2Y65.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_2_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_2/CK
  Location pin: OLOGIC_X2Y66.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_3_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_3/CK
  Location pin: OLOGIC_X2Y67.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_4_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_4/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_5_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_5/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_6_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_6/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_7_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_7/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_gtx_clk_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxClk/CK
  Location pin: OLOGIC_X2Y46.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<0>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_0/SR
  Location pin: SLICE_X93Y35.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: gmii_rstn_OBUF/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_1/SR
  Location pin: SLICE_X93Y36.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_0/SR
  Location pin: SLICE_X142Y50.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst_OUT_RST/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X143Y50.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2/SR
  Location pin: SLICE_X145Y26.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X145Y27.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_0/SR
  Location pin: SLICE_X148Y34.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_0/SR
  Location pin: SLICE_X148Y34.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD 
TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 75774 paths analyzed, 22660 endpoints analyzed, 23 failing endpoints
 23 timing errors detected. (23 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.120ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/new_cnt_cpt_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.967ns (Levels of Logic = 3)
  Clock Path Skew:      -0.095ns (1.537 - 1.632)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/new_cnt_cpt_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y184.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X43Y195.C6     net (fanout=270)      1.631   ftop/dram0/memc_memc/rst
    SLICE_X43Y195.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B6     net (fanout=11)       1.282   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X35Y212.C6     net (fanout=7)        0.515   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X35Y212.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/new_cnt_cpt_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_2
    SLICE_X35Y212.SR     net (fanout=7)        0.485   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_2
    SLICE_X35Y212.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/new_cnt_cpt_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/new_cnt_cpt_r
    -------------------------------------------------  ---------------------------
    Total                                      4.967ns (1.054ns logic, 3.913ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pol_min_rsync_marg_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.955ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (1.570 - 1.632)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pol_min_rsync_marg_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y184.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X43Y195.C6     net (fanout=270)      1.631   ftop/dram0/memc_memc/rst
    SLICE_X43Y195.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B6     net (fanout=11)       1.282   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X35Y212.C6     net (fanout=7)        0.515   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X35Y212.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/new_cnt_cpt_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_2
    SLICE_X43Y213.SR     net (fanout=7)        0.473   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_2
    SLICE_X43Y213.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<107>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pol_min_rsync_marg_r
    -------------------------------------------------  ---------------------------
    Total                                      4.955ns (1.054ns logic, 3.901ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rden_wait_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.935ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (1.566 - 1.632)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rden_wait_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y184.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X43Y195.C6     net (fanout=270)      1.631   ftop/dram0/memc_memc/rst
    SLICE_X43Y195.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B6     net (fanout=11)       1.282   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X38Y214.B6     net (fanout=7)        0.422   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X38Y214.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_1
    SLICE_X41Y211.SR     net (fanout=6)        0.546   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_1
    SLICE_X41Y211.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rden_wait_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rden_wait_r
    -------------------------------------------------  ---------------------------
    Total                                      4.935ns (1.054ns logic, 3.881ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.095ns (1.537 - 1.632)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y184.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X43Y195.C6     net (fanout=270)      1.631   ftop/dram0/memc_memc/rst
    SLICE_X43Y195.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B6     net (fanout=11)       1.282   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X30Y213.D6     net (fanout=7)        0.517   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X30Y213.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<84>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val1
    SLICE_X29Y216.SR     net (fanout=6)        0.397   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val
    SLICE_X29Y216.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r<11>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_9
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (1.054ns logic, 3.827ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.095ns (1.537 - 1.632)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y184.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X43Y195.C6     net (fanout=270)      1.631   ftop/dram0/memc_memc/rst
    SLICE_X43Y195.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B6     net (fanout=11)       1.282   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X30Y213.D6     net (fanout=7)        0.517   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X30Y213.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<84>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val1
    SLICE_X29Y216.SR     net (fanout=6)        0.397   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val
    SLICE_X29Y216.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r<11>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_8
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (1.054ns logic, 3.827ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.095ns (1.537 - 1.632)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y184.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X43Y195.C6     net (fanout=270)      1.631   ftop/dram0/memc_memc/rst
    SLICE_X43Y195.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B6     net (fanout=11)       1.282   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X30Y213.D6     net (fanout=7)        0.517   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X30Y213.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<84>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val1
    SLICE_X29Y216.SR     net (fanout=6)        0.397   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val
    SLICE_X29Y216.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r<11>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_11
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (1.054ns logic, 3.827ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.095ns (1.537 - 1.632)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y184.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X43Y195.C6     net (fanout=270)      1.631   ftop/dram0/memc_memc/rst
    SLICE_X43Y195.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B6     net (fanout=11)       1.282   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X30Y213.D6     net (fanout=7)        0.517   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X30Y213.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<84>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val1
    SLICE_X29Y216.SR     net (fanout=6)        0.397   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val
    SLICE_X29Y216.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r<11>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_10
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (1.054ns logic, 3.827ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_valid_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.869ns (Levels of Logic = 3)
  Clock Path Skew:      -0.102ns (1.530 - 1.632)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_valid_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y184.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X43Y195.C6     net (fanout=270)      1.631   ftop/dram0/memc_memc/rst
    SLICE_X43Y195.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B6     net (fanout=11)       1.282   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X35Y212.C6     net (fanout=7)        0.515   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X35Y212.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/new_cnt_cpt_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_2
    SLICE_X33Y215.SR     net (fanout=7)        0.387   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_2
    SLICE_X33Y215.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<23>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_valid_r
    -------------------------------------------------  ---------------------------
    Total                                      4.869ns (1.054ns logic, 3.815ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.866ns (Levels of Logic = 3)
  Clock Path Skew:      -0.092ns (1.540 - 1.632)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y184.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X43Y195.C6     net (fanout=270)      1.631   ftop/dram0/memc_memc/rst
    SLICE_X43Y195.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B6     net (fanout=11)       1.282   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X30Y213.D6     net (fanout=7)        0.517   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X30Y213.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<84>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val1
    SLICE_X29Y214.SR     net (fanout=6)        0.382   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val
    SLICE_X29Y214.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_2
    -------------------------------------------------  ---------------------------
    Total                                      4.866ns (1.054ns logic, 3.812ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.866ns (Levels of Logic = 3)
  Clock Path Skew:      -0.092ns (1.540 - 1.632)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y184.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X43Y195.C6     net (fanout=270)      1.631   ftop/dram0/memc_memc/rst
    SLICE_X43Y195.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B6     net (fanout=11)       1.282   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X30Y213.D6     net (fanout=7)        0.517   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X30Y213.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<84>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val1
    SLICE_X29Y214.SR     net (fanout=6)        0.382   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val
    SLICE_X29Y214.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_3
    -------------------------------------------------  ---------------------------
    Total                                      4.866ns (1.054ns logic, 3.812ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.866ns (Levels of Logic = 3)
  Clock Path Skew:      -0.092ns (1.540 - 1.632)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y184.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X43Y195.C6     net (fanout=270)      1.631   ftop/dram0/memc_memc/rst
    SLICE_X43Y195.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B6     net (fanout=11)       1.282   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X30Y213.D6     net (fanout=7)        0.517   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X30Y213.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<84>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val1
    SLICE_X29Y214.SR     net (fanout=6)        0.382   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val
    SLICE_X29Y214.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_0
    -------------------------------------------------  ---------------------------
    Total                                      4.866ns (1.054ns logic, 3.812ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.866ns (Levels of Logic = 3)
  Clock Path Skew:      -0.092ns (1.540 - 1.632)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y184.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X43Y195.C6     net (fanout=270)      1.631   ftop/dram0/memc_memc/rst
    SLICE_X43Y195.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B6     net (fanout=11)       1.282   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X30Y213.D6     net (fanout=7)        0.517   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X30Y213.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<84>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val1
    SLICE_X29Y214.SR     net (fanout=6)        0.382   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val
    SLICE_X29Y214.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_1
    -------------------------------------------------  ---------------------------
    Total                                      4.866ns (1.054ns logic, 3.812ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/new_cnt_clkdiv_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.872ns (Levels of Logic = 3)
  Clock Path Skew:      -0.085ns (1.547 - 1.632)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/new_cnt_clkdiv_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y184.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X43Y195.C6     net (fanout=270)      1.631   ftop/dram0/memc_memc/rst
    SLICE_X43Y195.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B6     net (fanout=11)       1.282   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X35Y212.C6     net (fanout=7)        0.515   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X35Y212.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/new_cnt_cpt_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_2
    SLICE_X39Y210.SR     net (fanout=7)        0.390   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_2
    SLICE_X39Y210.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/new_cnt_clkdiv_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/new_cnt_clkdiv_r
    -------------------------------------------------  ---------------------------
    Total                                      4.872ns (1.054ns logic, 3.818ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_valid_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.853ns (Levels of Logic = 3)
  Clock Path Skew:      -0.098ns (1.534 - 1.632)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_valid_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y184.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X43Y195.C6     net (fanout=270)      1.631   ftop/dram0/memc_memc/rst
    SLICE_X43Y195.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B6     net (fanout=11)       1.282   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X35Y212.C6     net (fanout=7)        0.515   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X35Y212.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/new_cnt_cpt_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_2
    SLICE_X35Y215.SR     net (fanout=7)        0.371   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_2
    SLICE_X35Y215.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_valid_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_valid_r
    -------------------------------------------------  ---------------------------
    Total                                      4.853ns (1.054ns logic, 3.799ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.848ns (Levels of Logic = 3)
  Clock Path Skew:      -0.103ns (1.018 - 1.121)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y184.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X43Y195.C6     net (fanout=270)      1.631   ftop/dram0/memc_memc/rst
    SLICE_X43Y195.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X46Y190.A6     net (fanout=11)       0.600   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X46Y190.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<243>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_20
    SLICE_X53Y182.D6     net (fanout=9)        0.722   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_20
    SLICE_X53Y182.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_6
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_6
    SLICE_X55Y171.SR     net (fanout=5)        0.841   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_6
    SLICE_X55Y171.CLK    Tsrck                 0.513   ftop/dram0/memc_memc_dbg_cpt_second_edge_cnt<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_4
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (1.054ns logic, 3.794ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.848ns (Levels of Logic = 3)
  Clock Path Skew:      -0.103ns (1.018 - 1.121)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y184.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X43Y195.C6     net (fanout=270)      1.631   ftop/dram0/memc_memc/rst
    SLICE_X43Y195.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X46Y190.A6     net (fanout=11)       0.600   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X46Y190.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<243>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_20
    SLICE_X53Y182.D6     net (fanout=9)        0.722   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_20
    SLICE_X53Y182.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_6
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_6
    SLICE_X55Y171.SR     net (fanout=5)        0.841   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_6
    SLICE_X55Y171.CLK    Tsrck                 0.513   ftop/dram0/memc_memc_dbg_cpt_second_edge_cnt<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_1
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (1.054ns logic, 3.794ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.848ns (Levels of Logic = 3)
  Clock Path Skew:      -0.103ns (1.018 - 1.121)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y184.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X43Y195.C6     net (fanout=270)      1.631   ftop/dram0/memc_memc/rst
    SLICE_X43Y195.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X46Y190.A6     net (fanout=11)       0.600   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X46Y190.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<243>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_20
    SLICE_X53Y182.D6     net (fanout=9)        0.722   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_20
    SLICE_X53Y182.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_6
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_6
    SLICE_X55Y171.SR     net (fanout=5)        0.841   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_6
    SLICE_X55Y171.CLK    Tsrck                 0.513   ftop/dram0/memc_memc_dbg_cpt_second_edge_cnt<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_2
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (1.054ns logic, 3.794ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.848ns (Levels of Logic = 3)
  Clock Path Skew:      -0.103ns (1.018 - 1.121)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y184.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X43Y195.C6     net (fanout=270)      1.631   ftop/dram0/memc_memc/rst
    SLICE_X43Y195.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X46Y190.A6     net (fanout=11)       0.600   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X46Y190.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<243>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_20
    SLICE_X53Y182.D6     net (fanout=9)        0.722   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_20
    SLICE_X53Y182.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_6
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_6
    SLICE_X55Y171.SR     net (fanout=5)        0.841   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_6
    SLICE_X55Y171.CLK    Tsrck                 0.513   ftop/dram0/memc_memc_dbg_cpt_second_edge_cnt<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_3
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (1.054ns logic, 3.794ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_cnt_cpt_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.852ns (Levels of Logic = 3)
  Clock Path Skew:      -0.098ns (1.534 - 1.632)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_cnt_cpt_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y184.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X43Y195.C6     net (fanout=270)      1.631   ftop/dram0/memc_memc/rst
    SLICE_X43Y195.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B6     net (fanout=11)       1.282   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X35Y211.A6     net (fanout=7)        0.524   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X35Y211.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_idel_tap_cnt_cpt_r_val
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_idel_tap_cnt_cpt_r_val1
    SLICE_X33Y211.SR     net (fanout=3)        0.361   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_idel_tap_cnt_cpt_r_val
    SLICE_X33Y211.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<47>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_cnt_cpt_r_4
    -------------------------------------------------  ---------------------------
    Total                                      4.852ns (1.054ns logic, 3.798ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.851ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (1.538 - 1.632)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y184.DQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X43Y195.C6     net (fanout=270)      1.631   ftop/dram0/memc_memc/rst
    SLICE_X43Y195.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B6     net (fanout=11)       1.282   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X33Y217.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X30Y213.D6     net (fanout=7)        0.517   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X30Y213.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<84>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val1
    SLICE_X29Y215.SR     net (fanout=6)        0.367   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val
    SLICE_X29Y215.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt0_r_4
    -------------------------------------------------  ---------------------------
    Total                                      4.851ns (1.054ns logic, 3.797ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_02 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.066ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.055 - 0.046)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_02 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y216.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_02
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_02
    SLICE_X18Y216.C6     net (fanout=1)        0.044   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_02
    SLICE_X18Y216.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r[2][1]_prev_sr_rise0_r[2][1]_equal_278_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.066ns (0.022ns logic, 0.044ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_12 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.098ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.478 - 0.443)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_12 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y217.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_12
    SLICE_X18Y216.CX     net (fanout=5)        0.113   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_12
    SLICE_X18Y216.CLK    Tckdi       (-Th)     0.113   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.098ns (-0.015ns logic, 0.113ns route)
                                                       (-15.3% logic, 115.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[4].u_phy_dm_iob/mask_data_fall1_r1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[4].u_phy_dm_iob/mask_data_fall1_r2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.173ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.800 - 0.692)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[4].u_phy_dm_iob/mask_data_fall1_r1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[4].u_phy_dm_iob/mask_data_fall1_r2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y198.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[4].u_phy_dm_iob/mask_data_fall1_r1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[4].u_phy_dm_iob/mask_data_fall1_r1
    SLICE_X66Y200.AX     net (fanout=3)        0.151   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[4].u_phy_dm_iob/mask_data_fall1_r1
    SLICE_X66Y200.CLK    Tckdi       (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[4].u_phy_dm_iob/out_d1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[4].u_phy_dm_iob/mask_data_fall1_r2
    -------------------------------------------------  ---------------------------
    Total                                      0.173ns (0.022ns logic, 0.151ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_eye_size_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/found_stable_eye_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.055 - 0.046)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_eye_size_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/found_stable_eye_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y223.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<66>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_eye_size_r_1
    SLICE_X18Y223.A6     net (fanout=3)        0.054   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<66>
    SLICE_X18Y223.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<42>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/GND_168_o_GND_168_o_equal_360_o<2>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/found_stable_eye_r
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.022ns logic, 0.054ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_17 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise0_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.053 - 0.044)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_17 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise0_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y217.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_17
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_17
    SLICE_X14Y217.D6     net (fanout=5)        0.055   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_17
    SLICE_X14Y217.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise0_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r[7][1]_pat_rise0[3][1]_equal_572_o<1>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise0_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.021ns logic, 0.055ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0>_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.077ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.050 - 0.041)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0>_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y219.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_1
    SLICE_X28Y219.A6     net (fanout=5)        0.055   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r<1>
    SLICE_X28Y219.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0><4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[4]_sub_787_OUT<2>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0>_2
    -------------------------------------------------  ---------------------------
    Total                                      0.077ns (0.022ns logic, 0.055ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_15 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.080ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.053 - 0.044)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_15 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y217.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_15
    SLICE_X16Y217.B6     net (fanout=5)        0.059   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_15
    SLICE_X16Y217.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r[5][1]_prev_sr_rise0_r[5][1]_equal_305_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.080ns (0.021ns logic, 0.059ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_52 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.513 - 0.477)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_52 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y191.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<55>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_52
    SLICE_X60Y190.AI     net (fanout=1)        0.100   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<52>
    SLICE_X60Y190.CLK    Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<49>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.011ns logic, 0.100ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem20_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.494 - 0.453)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem20_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y154.AQ     Tcko                  0.115   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X50Y152.D1     net (fanout=23)       0.282   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X50Y152.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<119>
                                                       ftop/dram0/lrespF/Mram_fifoMem20_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (-0.164ns logic, 0.282ns route)
                                                       (-139.0% logic, 239.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem20_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.494 - 0.453)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem20_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y154.AQ     Tcko                  0.115   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X50Y152.D1     net (fanout=23)       0.282   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X50Y152.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<119>
                                                       ftop/dram0/lrespF/Mram_fifoMem20_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (-0.164ns logic, 0.282ns route)
                                                       (-139.0% logic, 239.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem20_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.494 - 0.453)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem20_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y154.AQ     Tcko                  0.115   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X50Y152.D1     net (fanout=23)       0.282   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X50Y152.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<119>
                                                       ftop/dram0/lrespF/Mram_fifoMem20_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (-0.164ns logic, 0.282ns route)
                                                       (-139.0% logic, 239.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem20_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.494 - 0.453)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem20_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y154.AQ     Tcko                  0.115   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X50Y152.D1     net (fanout=23)       0.282   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X50Y152.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<119>
                                                       ftop/dram0/lrespF/Mram_fifoMem20_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (-0.164ns logic, 0.282ns route)
                                                       (-139.0% logic, 239.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem20_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.494 - 0.453)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem20_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y154.AQ     Tcko                  0.115   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X50Y152.D1     net (fanout=23)       0.282   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X50Y152.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<119>
                                                       ftop/dram0/lrespF/Mram_fifoMem20_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (-0.164ns logic, 0.282ns route)
                                                       (-139.0% logic, 239.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem20_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.494 - 0.453)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem20_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y154.AQ     Tcko                  0.115   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X50Y152.D1     net (fanout=23)       0.282   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X50Y152.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<119>
                                                       ftop/dram0/lrespF/Mram_fifoMem20_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (-0.164ns logic, 0.282ns route)
                                                       (-139.0% logic, 239.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem20_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.494 - 0.453)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem20_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y154.AQ     Tcko                  0.115   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X50Y152.D1     net (fanout=23)       0.282   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X50Y152.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<119>
                                                       ftop/dram0/lrespF/Mram_fifoMem20_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (-0.164ns logic, 0.282ns route)
                                                       (-139.0% logic, 239.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem20_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.494 - 0.453)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem20_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y154.AQ     Tcko                  0.115   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X50Y152.D1     net (fanout=23)       0.282   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X50Y152.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<119>
                                                       ftop/dram0/lrespF/Mram_fifoMem20_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (-0.164ns logic, 0.282ns route)
                                                       (-139.0% logic, 239.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_fall0_r_02 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_fall0_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.484 - 0.449)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_fall0_r_02 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_fall0_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y221.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_fall0_r_02
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_fall0_r_02
    SLICE_X8Y221.C6      net (fanout=1)        0.091   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_fall0_r_02
    SLICE_X8Y221.CLK     Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_fall0_r_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r[2][1]_prev_sr_fall0_r[2][1]_equal_279_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_fall0_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.022ns logic, 0.091ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.092ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y206.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_1
    SLICE_X95Y206.A6     net (fanout=3)        0.049   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<1>
    SLICE_X95Y206.CLK    Tah         (-Th)     0.055   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/wr_data_end_GND_176_o_select_33_OUT<2>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.092ns (0.043ns logic, 0.049ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise1_r_17 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise1_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.482 - 0.449)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise1_r_17 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise1_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y213.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise1_r_17
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise1_r_17
    SLICE_X16Y213.D6     net (fanout=1)        0.093   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise1_r_17
    SLICE_X16Y213.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise1_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r[7][1]_prev_sr_rise1_r[7][1]_equal_325_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise1_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.021ns logic, 0.093ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise1_r_16 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise1_r_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.482 - 0.449)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise1_r_16 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise1_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y213.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise1_r_17
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise1_r_16
    SLICE_X16Y213.C6     net (fanout=1)        0.092   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise1_r_16
    SLICE_X16Y213.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise1_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r[6][1]_prev_sr_rise1_r[6][1]_equal_316_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise1_r_6
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.022ns logic, 0.092ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMA/CLK
  Location pin: SLICE_X44Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMA/CLK
  Location pin: SLICE_X44Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMA_D1/CLK
  Location pin: SLICE_X44Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMA_D1/CLK
  Location pin: SLICE_X44Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMB/CLK
  Location pin: SLICE_X44Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMB/CLK
  Location pin: SLICE_X44Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMB_D1/CLK
  Location pin: SLICE_X44Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMB_D1/CLK
  Location pin: SLICE_X44Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMC/CLK
  Location pin: SLICE_X44Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMC/CLK
  Location pin: SLICE_X44Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMC_D1/CLK
  Location pin: SLICE_X44Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMC_D1/CLK
  Location pin: SLICE_X44Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMD/CLK
  Location pin: SLICE_X44Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMD/CLK
  Location pin: SLICE_X44Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMD_D1/CLK
  Location pin: SLICE_X44Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMD_D1/CLK
  Location pin: SLICE_X44Y152.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<29>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem5_RAMA/CLK
  Location pin: SLICE_X44Y158.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<29>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem5_RAMA/CLK
  Location pin: SLICE_X44Y158.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<29>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem5_RAMA_D1/CLK
  Location pin: SLICE_X44Y158.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<29>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem5_RAMA_D1/CLK
  Location pin: SLICE_X44Y158.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = 
PERIOD TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" 
TS_SYS0CLK * 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" TS_SYS0CLK * 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.071ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 997.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_clk_wr_i = PERIOD TIMEGRP         
"ftop_dram0_memc_memc_clk_wr_i" TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.110ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.610ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.131ns (Levels of Logic = 1)
  Clock Path Delay:     1.266ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.369   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X92Y43.DX      net (fanout=1)        0.767   gmii_rxd_7_IBUF
    SLICE_X92Y43.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.131ns (0.364ns logic, 0.767ns route)
                                                       (32.2% logic, 67.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y43.CLK     net (fanout=42)       0.351   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.774ns logic, 0.492ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.671ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.702ns (Levels of Logic = 1)
  Clock Path Delay:     2.506ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.669   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X92Y43.DX      net (fanout=1)        1.201   gmii_rxd_7_IBUF
    SLICE_X92Y43.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.702ns (0.501ns logic, 1.201ns route)
                                                       (29.4% logic, 70.6% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y43.CLK     net (fanout=42)       0.895   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.506ns (1.227ns logic, 1.279ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.143ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.643ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.098ns (Levels of Logic = 1)
  Clock Path Delay:     1.266ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.374   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X92Y43.CX      net (fanout=1)        0.729   gmii_rxd_6_IBUF
    SLICE_X92Y43.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.098ns (0.369ns logic, 0.729ns route)
                                                       (33.6% logic, 66.4% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y43.CLK     net (fanout=42)       0.351   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.774ns logic, 0.492ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.602ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.633ns (Levels of Logic = 1)
  Clock Path Delay:     2.506ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.672   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X92Y43.CX      net (fanout=1)        1.129   gmii_rxd_6_IBUF
    SLICE_X92Y43.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.633ns (0.504ns logic, 1.129ns route)
                                                       (30.9% logic, 69.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y43.CLK     net (fanout=42)       0.895   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.506ns (1.227ns logic, 1.279ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.166ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.666ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.075ns (Levels of Logic = 1)
  Clock Path Delay:     1.266ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.390   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X92Y43.BX      net (fanout=1)        0.690   gmii_rxd_5_IBUF
    SLICE_X92Y43.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.075ns (0.385ns logic, 0.690ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y43.CLK     net (fanout=42)       0.351   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.774ns logic, 0.492ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.574ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.605ns (Levels of Logic = 1)
  Clock Path Delay:     2.506ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.686   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X92Y43.BX      net (fanout=1)        1.087   gmii_rxd_5_IBUF
    SLICE_X92Y43.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.605ns (0.518ns logic, 1.087ns route)
                                                       (32.3% logic, 67.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y43.CLK     net (fanout=42)       0.895   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.506ns (1.227ns logic, 1.279ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.207ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.707ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.034ns (Levels of Logic = 1)
  Clock Path Delay:     1.266ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.433   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X92Y43.AX      net (fanout=1)        0.606   gmii_rxd_4_IBUF
    SLICE_X92Y43.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.034ns (0.428ns logic, 0.606ns route)
                                                       (41.4% logic, 58.6% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y43.CLK     net (fanout=42)       0.351   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.774ns logic, 0.492ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.482ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.513ns (Levels of Logic = 1)
  Clock Path Delay:     2.506ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.723   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X92Y43.AX      net (fanout=1)        0.958   gmii_rxd_4_IBUF
    SLICE_X92Y43.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.513ns (0.555ns logic, 0.958ns route)
                                                       (36.7% logic, 63.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y43.CLK     net (fanout=42)       0.895   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.506ns (1.227ns logic, 1.279ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.147ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.647ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.140ns (Levels of Logic = 1)
  Clock Path Delay:     1.312ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.435   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X92Y37.DX      net (fanout=1)        0.710   gmii_rxd_3_IBUF
    SLICE_X92Y37.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (0.430ns logic, 0.710ns route)
                                                       (37.7% logic, 62.3% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y37.CLK     net (fanout=42)       0.397   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.312ns (0.774ns logic, 0.538ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.547ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.632ns (Levels of Logic = 1)
  Clock Path Delay:     2.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.725   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X92Y37.DX      net (fanout=1)        1.075   gmii_rxd_3_IBUF
    SLICE_X92Y37.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.632ns (0.557ns logic, 1.075ns route)
                                                       (34.1% logic, 65.9% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y37.CLK     net (fanout=42)       0.949   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.560ns (1.227ns logic, 1.333ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.229ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.729ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.058ns (Levels of Logic = 1)
  Clock Path Delay:     1.312ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.375   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X92Y37.CX      net (fanout=1)        0.688   gmii_rxd_2_IBUF
    SLICE_X92Y37.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.058ns (0.370ns logic, 0.688ns route)
                                                       (35.0% logic, 65.0% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y37.CLK     net (fanout=42)       0.397   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.312ns (0.774ns logic, 0.538ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.500ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.585ns (Levels of Logic = 1)
  Clock Path Delay:     2.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.673   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X92Y37.CX      net (fanout=1)        1.080   gmii_rxd_2_IBUF
    SLICE_X92Y37.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.585ns (0.505ns logic, 1.080ns route)
                                                       (31.9% logic, 68.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y37.CLK     net (fanout=42)       0.949   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.560ns (1.227ns logic, 1.333ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.278ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.778ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.009ns (Levels of Logic = 1)
  Clock Path Delay:     1.312ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.381   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X92Y37.BX      net (fanout=1)        0.633   gmii_rxd_1_IBUF
    SLICE_X92Y37.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.009ns (0.376ns logic, 0.633ns route)
                                                       (37.3% logic, 62.7% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y37.CLK     net (fanout=42)       0.397   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.312ns (0.774ns logic, 0.538ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.414ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.499ns (Levels of Logic = 1)
  Clock Path Delay:     2.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.678   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X92Y37.BX      net (fanout=1)        0.989   gmii_rxd_1_IBUF
    SLICE_X92Y37.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.499ns (0.510ns logic, 0.989ns route)
                                                       (34.0% logic, 66.0% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y37.CLK     net (fanout=42)       0.949   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.560ns (1.227ns logic, 1.333ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.236ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.736ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.312ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.435   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X92Y37.AX      net (fanout=1)        0.621   gmii_rxd_0_IBUF
    SLICE_X92Y37.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.051ns (0.430ns logic, 0.621ns route)
                                                       (40.9% logic, 59.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y37.CLK     net (fanout=42)       0.397   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.312ns (0.774ns logic, 0.538ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.449ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.534ns (Levels of Logic = 1)
  Clock Path Delay:     2.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.725   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X92Y37.AX      net (fanout=1)        0.977   gmii_rxd_0_IBUF
    SLICE_X92Y37.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.534ns (0.557ns logic, 0.977ns route)
                                                       (36.3% logic, 63.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y37.CLK     net (fanout=42)       0.949   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.560ns (1.227ns logic, 1.333ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.243ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.743ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.048ns (Levels of Logic = 1)
  Clock Path Delay:     1.316ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.425   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X95Y38.CX      net (fanout=1)        0.619   gmii_rx_dv_IBUF
    SLICE_X95Y38.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.048ns (0.429ns logic, 0.619ns route)
                                                       (40.9% logic, 59.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X95Y38.CLK     net (fanout=42)       0.401   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.774ns logic, 0.542ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.457ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.549ns (Levels of Logic = 1)
  Clock Path Delay:     2.567ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.716   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X95Y38.CX      net (fanout=1)        0.972   gmii_rx_dv_IBUF
    SLICE_X95Y38.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.549ns (0.577ns logic, 0.972ns route)
                                                       (37.2% logic, 62.8% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X95Y38.CLK     net (fanout=42)       0.956   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.567ns (1.227ns logic, 1.340ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.479ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.979ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.761ns (Levels of Logic = 1)
  Clock Path Delay:     1.265ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.393   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X93Y46.AX      net (fanout=1)        0.364   gmii_rx_er_IBUF
    SLICE_X93Y46.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      0.761ns (0.397ns logic, 0.364ns route)
                                                       (52.2% logic, 47.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X93Y46.CLK     net (fanout=42)       0.350   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.774ns logic, 0.491ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.076ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.106ns (Levels of Logic = 1)
  Clock Path Delay:     2.505ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.689   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X93Y46.AX      net (fanout=1)        0.556   gmii_rx_er_IBUF
    SLICE_X93Y46.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.550ns logic, 0.556ns route)
                                                       (49.7% logic, 50.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X93Y46.CLK     net (fanout=42)       0.894   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.505ns (1.227ns logic, 1.278ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<7>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<6>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<5>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<4>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<3>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<2>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<1>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<0>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_en" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_er" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.108ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.450ns
  Arrival 1:            2.658ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Arrival 2:            2.505ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.189ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |      5.000ns|      4.761ns|      5.120ns|            0|           23|        91995|        75774|
| TS_ftop_dram0_memc_memc_u_infr|      5.000ns|      5.120ns|          N/A|           23|            0|        75774|            0|
| astructure_clk_pll            |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_u_infr|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| astructure_clk_mem_pll        |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_clk_wr|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| _i                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCICLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCICLK                      |      4.000ns|      1.538ns|      4.204ns|            0|          132|            0|     11123906|
| TS_CLK_125                    |      8.000ns|      8.251ns|          N/A|           38|            0|     11104609|            0|
| TS_CLK_250                    |      4.000ns|      4.204ns|          N/A|           94|            0|        19297|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |   -0.243(R)|      FAST  |    1.043(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rx_er  |   -0.479(R)|      FAST  |    1.424(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<0> |   -0.236(R)|      FAST  |    1.051(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<1> |   -0.278(R)|      FAST  |    1.086(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<2> |   -0.229(R)|      FAST  |    1.000(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<3> |   -0.147(R)|      FAST  |    0.953(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<4> |   -0.207(R)|      FAST  |    1.018(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<5> |   -0.166(R)|      FAST  |    0.926(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<6> |   -0.143(R)|      FAST  |    0.898(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<7> |   -0.110(R)|      FAST  |    0.829(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.951|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    5.120|         |         |         |
sys0_clkp      |    5.120|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    5.120|         |         |         |
sys0_clkp      |    5.120|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.007|         |         |         |
sys1_clkp      |    5.007|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.007|         |         |         |
sys1_clkp      |    5.007|         |         |         |
---------------+---------+---------+---------+---------+

COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.719; Ideal Clock Offset To Actual Clock 0.531; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<7>       |   -0.110(R)|      FAST  |    0.829(R)|      SLOW  |    0.610|    1.671|       -0.531|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.110|         -  |       0.829|         -  |    0.610|    1.671|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.755; Ideal Clock Offset To Actual Clock 0.480; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<6>       |   -0.143(R)|      FAST  |    0.898(R)|      SLOW  |    0.643|    1.602|       -0.480|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.143|         -  |       0.898|         -  |    0.643|    1.602|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.760; Ideal Clock Offset To Actual Clock 0.454; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<5>       |   -0.166(R)|      FAST  |    0.926(R)|      SLOW  |    0.666|    1.574|       -0.454|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.166|         -  |       0.926|         -  |    0.666|    1.574|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.811; Ideal Clock Offset To Actual Clock 0.388; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<4>       |   -0.207(R)|      FAST  |    1.018(R)|      SLOW  |    0.707|    1.482|       -0.388|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.207|         -  |       1.018|         -  |    0.707|    1.482|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.806; Ideal Clock Offset To Actual Clock 0.450; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<3>       |   -0.147(R)|      FAST  |    0.953(R)|      SLOW  |    0.647|    1.547|       -0.450|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.147|         -  |       0.953|         -  |    0.647|    1.547|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.771; Ideal Clock Offset To Actual Clock 0.386; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<2>       |   -0.229(R)|      FAST  |    1.000(R)|      SLOW  |    0.729|    1.500|       -0.386|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.229|         -  |       1.000|         -  |    0.729|    1.500|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.808; Ideal Clock Offset To Actual Clock 0.318; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<1>       |   -0.278(R)|      FAST  |    1.086(R)|      SLOW  |    0.778|    1.414|       -0.318|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.278|         -  |       1.086|         -  |    0.778|    1.414|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.815; Ideal Clock Offset To Actual Clock 0.357; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<0>       |   -0.236(R)|      FAST  |    1.051(R)|      SLOW  |    0.736|    1.449|       -0.357|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.236|         -  |       1.051|         -  |    0.736|    1.449|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.800; Ideal Clock Offset To Actual Clock 0.357; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |   -0.243(R)|      FAST  |    1.043(R)|      SLOW  |    0.743|    1.457|       -0.357|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.243|         -  |       1.043|         -  |    0.743|    1.457|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.945; Ideal Clock Offset To Actual Clock 0.049; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_er        |   -0.479(R)|      FAST  |    1.424(R)|      SLOW  |    0.979|    1.076|       -0.049|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.479|         -  |       1.424|         -  |    0.979|    1.076|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 155  Score: 12189  (Setup/Max: 12089, Hold: 100)

Constraints cover 11300234 paths, 0 nets, and 221646 connections

Design statistics:
   Minimum period:   8.251ns{1}   (Maximum frequency: 121.197MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb  4 15:14:27 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1684 MB



