Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May  5 20:15:26 2022
| Host         : Laptop-HarmonyOs running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.558      -18.379                     41                  955        0.092        0.000                      0                  955        3.750        0.000                       0                   381  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.558      -18.379                     41                  955        0.092        0.000                      0                  955        3.750        0.000                       0                   381  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           41  Failing Endpoints,  Worst Slack       -0.558ns,  Total Violation      -18.379ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.558ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.275ns  (logic 2.776ns (52.630%)  route 2.499ns (47.370%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.707    10.309    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y108         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.323    11.632 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.555    12.187    mips/dp/rf/rd10[3]
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.124    12.311 r  mips/dp/rf/eq0_carry_i_19/O
                         net (fo=1, routed)           0.986    13.297    mips/dp/rf/eq0_carry_i_19_n_0
    SLICE_X7Y112         LUT6 (Prop_lut6_I2_O)        0.124    13.421 r  mips/dp/rf/eq0_carry_i_3/O
                         net (fo=1, routed)           0.000    13.421    mips/dp/comp/S[1]
    SLICE_X7Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.971 r  mips/dp/comp/eq0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.971    mips/dp/comp/eq0_carry_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.085 r  mips/dp/comp/eq0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.085    mips/dp/comp/eq0_carry__0_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.313 r  mips/dp/comp/eq0_carry__1/CO[2]
                         net (fo=3, routed)           0.432    14.745    mips/dp/r2D/CO[0]
    SLICE_X5Y113         LUT6 (Prop_lut6_I0_O)        0.313    15.058 r  mips/dp/r2D/q[29]_i_1/O
                         net (fo=18, routed)          0.526    15.584    mips/dp/r2D/q[29]_i_1_n_0
    SLICE_X3Y112         FDCE                                         r  mips/dp/r2D/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.585    15.007    mips/dp/r2D/CLK
    SLICE_X3Y112         FDCE                                         r  mips/dp/r2D/q_reg[1]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X3Y112         FDCE (Setup_fdce_C_CE)      -0.205    15.026    mips/dp/r2D/q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -15.584    
  -------------------------------------------------------------------
                         slack                                 -0.558    

Slack (VIOLATED) :        -0.558ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.275ns  (logic 2.776ns (52.630%)  route 2.499ns (47.370%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.707    10.309    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y108         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.323    11.632 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.555    12.187    mips/dp/rf/rd10[3]
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.124    12.311 r  mips/dp/rf/eq0_carry_i_19/O
                         net (fo=1, routed)           0.986    13.297    mips/dp/rf/eq0_carry_i_19_n_0
    SLICE_X7Y112         LUT6 (Prop_lut6_I2_O)        0.124    13.421 r  mips/dp/rf/eq0_carry_i_3/O
                         net (fo=1, routed)           0.000    13.421    mips/dp/comp/S[1]
    SLICE_X7Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.971 r  mips/dp/comp/eq0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.971    mips/dp/comp/eq0_carry_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.085 r  mips/dp/comp/eq0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.085    mips/dp/comp/eq0_carry__0_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.313 r  mips/dp/comp/eq0_carry__1/CO[2]
                         net (fo=3, routed)           0.432    14.745    mips/dp/r2D/CO[0]
    SLICE_X5Y113         LUT6 (Prop_lut6_I0_O)        0.313    15.058 r  mips/dp/r2D/q[29]_i_1/O
                         net (fo=18, routed)          0.526    15.584    mips/dp/r2D/q[29]_i_1_n_0
    SLICE_X3Y112         FDCE                                         r  mips/dp/r2D/q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.585    15.007    mips/dp/r2D/CLK
    SLICE_X3Y112         FDCE                                         r  mips/dp/r2D/q_reg[21]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X3Y112         FDCE (Setup_fdce_C_CE)      -0.205    15.026    mips/dp/r2D/q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -15.584    
  -------------------------------------------------------------------
                         slack                                 -0.558    

Slack (VIOLATED) :        -0.558ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.275ns  (logic 2.776ns (52.630%)  route 2.499ns (47.370%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.707    10.309    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y108         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.323    11.632 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.555    12.187    mips/dp/rf/rd10[3]
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.124    12.311 r  mips/dp/rf/eq0_carry_i_19/O
                         net (fo=1, routed)           0.986    13.297    mips/dp/rf/eq0_carry_i_19_n_0
    SLICE_X7Y112         LUT6 (Prop_lut6_I2_O)        0.124    13.421 r  mips/dp/rf/eq0_carry_i_3/O
                         net (fo=1, routed)           0.000    13.421    mips/dp/comp/S[1]
    SLICE_X7Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.971 r  mips/dp/comp/eq0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.971    mips/dp/comp/eq0_carry_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.085 r  mips/dp/comp/eq0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.085    mips/dp/comp/eq0_carry__0_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.313 r  mips/dp/comp/eq0_carry__1/CO[2]
                         net (fo=3, routed)           0.432    14.745    mips/dp/r2D/CO[0]
    SLICE_X5Y113         LUT6 (Prop_lut6_I0_O)        0.313    15.058 r  mips/dp/r2D/q[29]_i_1/O
                         net (fo=18, routed)          0.526    15.584    mips/dp/r2D/q[29]_i_1_n_0
    SLICE_X3Y112         FDCE                                         r  mips/dp/r2D/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.585    15.007    mips/dp/r2D/CLK
    SLICE_X3Y112         FDCE                                         r  mips/dp/r2D/q_reg[7]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X3Y112         FDCE (Setup_fdce_C_CE)      -0.205    15.026    mips/dp/r2D/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -15.584    
  -------------------------------------------------------------------
                         slack                                 -0.558    

Slack (VIOLATED) :        -0.547ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.341ns  (logic 2.874ns (53.811%)  route 2.467ns (46.189%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns = ( 10.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.629    10.231    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y110        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.349    11.580 r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/O
                         net (fo=2, routed)           0.571    12.152    mips/dp/rf/rd20[8]
    SLICE_X7Y111         LUT4 (Prop_lut4_I0_O)        0.348    12.500 r  mips/dp/rf/eq0_carry_i_11/O
                         net (fo=1, routed)           0.949    13.449    mips/dp/rf/eq0_carry_i_11_n_0
    SLICE_X7Y112         LUT6 (Prop_lut6_I0_O)        0.124    13.573 r  mips/dp/rf/eq0_carry_i_2/O
                         net (fo=1, routed)           0.000    13.573    mips/dp/comp/S[2]
    SLICE_X7Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.971 r  mips/dp/comp/eq0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.971    mips/dp/comp/eq0_carry_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.085 r  mips/dp/comp/eq0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.085    mips/dp/comp/eq0_carry__0_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.313 r  mips/dp/comp/eq0_carry__1/CO[2]
                         net (fo=3, routed)           0.432    14.745    mips/dp/r2D/CO[0]
    SLICE_X5Y113         LUT6 (Prop_lut6_I0_O)        0.313    15.058 r  mips/dp/r2D/q[29]_i_1/O
                         net (fo=18, routed)          0.514    15.572    mips/dp/r2D/q[29]_i_1_n_0
    SLICE_X7Y111         FDCE                                         r  mips/dp/r2D/q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.584    15.006    mips/dp/r2D/CLK
    SLICE_X7Y111         FDCE                                         r  mips/dp/r2D/q_reg[16]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X7Y111         FDCE (Setup_fdce_C_CE)      -0.205    15.025    mips/dp/r2D/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -15.572    
  -------------------------------------------------------------------
                         slack                                 -0.547    

Slack (VIOLATED) :        -0.538ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.567ns  (logic 2.998ns (53.855%)  route 2.569ns (46.145%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns = ( 10.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.629    10.231    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y110        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.349    11.580 r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/O
                         net (fo=2, routed)           0.571    12.152    mips/dp/rf/rd20[8]
    SLICE_X7Y111         LUT4 (Prop_lut4_I0_O)        0.348    12.500 r  mips/dp/rf/eq0_carry_i_11/O
                         net (fo=1, routed)           0.949    13.449    mips/dp/rf/eq0_carry_i_11_n_0
    SLICE_X7Y112         LUT6 (Prop_lut6_I0_O)        0.124    13.573 r  mips/dp/rf/eq0_carry_i_2/O
                         net (fo=1, routed)           0.000    13.573    mips/dp/comp/S[2]
    SLICE_X7Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.971 r  mips/dp/comp/eq0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.971    mips/dp/comp/eq0_carry_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.085 r  mips/dp/comp/eq0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.085    mips/dp/comp/eq0_carry__0_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.313 r  mips/dp/comp/eq0_carry__1/CO[2]
                         net (fo=3, routed)           0.584    14.897    mips/dp/r2D/CO[0]
    SLICE_X5Y112         LUT5 (Prop_lut5_I4_O)        0.313    15.210 f  mips/dp/r2D/q[5]_i_3/O
                         net (fo=5, routed)           0.464    15.674    mips/dp/r2D/q[5]_i_3_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.124    15.798 r  mips/dp/r2D/q[3]_i_1__0/O
                         net (fo=1, routed)           0.000    15.798    mips/dp/pcreg/q_reg[5]_0[2]
    SLICE_X5Y113         FDCE                                         r  mips/dp/pcreg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.582    15.004    mips/dp/pcreg/CLK
    SLICE_X5Y113         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X5Y113         FDCE (Setup_fdce_C_D)        0.032    15.260    mips/dp/pcreg/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                         -15.798    
  -------------------------------------------------------------------
                         slack                                 -0.538    

Slack (VIOLATED) :        -0.522ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.275ns  (logic 2.776ns (52.630%)  route 2.499ns (47.370%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.707    10.309    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y108         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.323    11.632 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.555    12.187    mips/dp/rf/rd10[3]
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.124    12.311 r  mips/dp/rf/eq0_carry_i_19/O
                         net (fo=1, routed)           0.986    13.297    mips/dp/rf/eq0_carry_i_19_n_0
    SLICE_X7Y112         LUT6 (Prop_lut6_I2_O)        0.124    13.421 r  mips/dp/rf/eq0_carry_i_3/O
                         net (fo=1, routed)           0.000    13.421    mips/dp/comp/S[1]
    SLICE_X7Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.971 r  mips/dp/comp/eq0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.971    mips/dp/comp/eq0_carry_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.085 r  mips/dp/comp/eq0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.085    mips/dp/comp/eq0_carry__0_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.313 r  mips/dp/comp/eq0_carry__1/CO[2]
                         net (fo=3, routed)           0.432    14.745    mips/dp/r2D/CO[0]
    SLICE_X5Y113         LUT6 (Prop_lut6_I0_O)        0.313    15.058 r  mips/dp/r2D/q[29]_i_1/O
                         net (fo=18, routed)          0.526    15.584    mips/dp/r2D/q[29]_i_1_n_0
    SLICE_X2Y112         FDCE                                         r  mips/dp/r2D/q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.585    15.007    mips/dp/r2D/CLK
    SLICE_X2Y112         FDCE                                         r  mips/dp/r2D/q_reg[26]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X2Y112         FDCE (Setup_fdce_C_CE)      -0.169    15.062    mips/dp/r2D/q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -15.584    
  -------------------------------------------------------------------
                         slack                                 -0.522    

Slack (VIOLATED) :        -0.522ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.275ns  (logic 2.776ns (52.630%)  route 2.499ns (47.370%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.707    10.309    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y108         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.323    11.632 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.555    12.187    mips/dp/rf/rd10[3]
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.124    12.311 r  mips/dp/rf/eq0_carry_i_19/O
                         net (fo=1, routed)           0.986    13.297    mips/dp/rf/eq0_carry_i_19_n_0
    SLICE_X7Y112         LUT6 (Prop_lut6_I2_O)        0.124    13.421 r  mips/dp/rf/eq0_carry_i_3/O
                         net (fo=1, routed)           0.000    13.421    mips/dp/comp/S[1]
    SLICE_X7Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.971 r  mips/dp/comp/eq0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.971    mips/dp/comp/eq0_carry_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.085 r  mips/dp/comp/eq0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.085    mips/dp/comp/eq0_carry__0_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.313 r  mips/dp/comp/eq0_carry__1/CO[2]
                         net (fo=3, routed)           0.432    14.745    mips/dp/r2D/CO[0]
    SLICE_X5Y113         LUT6 (Prop_lut6_I0_O)        0.313    15.058 r  mips/dp/r2D/q[29]_i_1/O
                         net (fo=18, routed)          0.526    15.584    mips/dp/r2D/q[29]_i_1_n_0
    SLICE_X2Y112         FDCE                                         r  mips/dp/r2D/q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.585    15.007    mips/dp/r2D/CLK
    SLICE_X2Y112         FDCE                                         r  mips/dp/r2D/q_reg[27]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X2Y112         FDCE (Setup_fdce_C_CE)      -0.169    15.062    mips/dp/r2D/q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -15.584    
  -------------------------------------------------------------------
                         slack                                 -0.522    

Slack (VIOLATED) :        -0.522ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.275ns  (logic 2.776ns (52.630%)  route 2.499ns (47.370%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.707    10.309    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y108         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.323    11.632 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.555    12.187    mips/dp/rf/rd10[3]
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.124    12.311 r  mips/dp/rf/eq0_carry_i_19/O
                         net (fo=1, routed)           0.986    13.297    mips/dp/rf/eq0_carry_i_19_n_0
    SLICE_X7Y112         LUT6 (Prop_lut6_I2_O)        0.124    13.421 r  mips/dp/rf/eq0_carry_i_3/O
                         net (fo=1, routed)           0.000    13.421    mips/dp/comp/S[1]
    SLICE_X7Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.971 r  mips/dp/comp/eq0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.971    mips/dp/comp/eq0_carry_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.085 r  mips/dp/comp/eq0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.085    mips/dp/comp/eq0_carry__0_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.313 r  mips/dp/comp/eq0_carry__1/CO[2]
                         net (fo=3, routed)           0.432    14.745    mips/dp/r2D/CO[0]
    SLICE_X5Y113         LUT6 (Prop_lut6_I0_O)        0.313    15.058 r  mips/dp/r2D/q[29]_i_1/O
                         net (fo=18, routed)          0.526    15.584    mips/dp/r2D/q[29]_i_1_n_0
    SLICE_X2Y112         FDCE                                         r  mips/dp/r2D/q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.585    15.007    mips/dp/r2D/CLK
    SLICE_X2Y112         FDCE                                         r  mips/dp/r2D/q_reg[28]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X2Y112         FDCE (Setup_fdce_C_CE)      -0.169    15.062    mips/dp/r2D/q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -15.584    
  -------------------------------------------------------------------
                         slack                                 -0.522    

Slack (VIOLATED) :        -0.522ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.275ns  (logic 2.776ns (52.630%)  route 2.499ns (47.370%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.707    10.309    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y108         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.323    11.632 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.555    12.187    mips/dp/rf/rd10[3]
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.124    12.311 r  mips/dp/rf/eq0_carry_i_19/O
                         net (fo=1, routed)           0.986    13.297    mips/dp/rf/eq0_carry_i_19_n_0
    SLICE_X7Y112         LUT6 (Prop_lut6_I2_O)        0.124    13.421 r  mips/dp/rf/eq0_carry_i_3/O
                         net (fo=1, routed)           0.000    13.421    mips/dp/comp/S[1]
    SLICE_X7Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.971 r  mips/dp/comp/eq0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.971    mips/dp/comp/eq0_carry_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.085 r  mips/dp/comp/eq0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.085    mips/dp/comp/eq0_carry__0_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.313 r  mips/dp/comp/eq0_carry__1/CO[2]
                         net (fo=3, routed)           0.432    14.745    mips/dp/r2D/CO[0]
    SLICE_X5Y113         LUT6 (Prop_lut6_I0_O)        0.313    15.058 r  mips/dp/r2D/q[29]_i_1/O
                         net (fo=18, routed)          0.526    15.584    mips/dp/r2D/q[29]_i_1_n_0
    SLICE_X2Y112         FDCE                                         r  mips/dp/r2D/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.585    15.007    mips/dp/r2D/CLK
    SLICE_X2Y112         FDCE                                         r  mips/dp/r2D/q_reg[3]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X2Y112         FDCE (Setup_fdce_C_CE)      -0.169    15.062    mips/dp/r2D/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -15.584    
  -------------------------------------------------------------------
                         slack                                 -0.522    

Slack (VIOLATED) :        -0.519ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.548ns  (logic 2.998ns (54.040%)  route 2.550ns (45.960%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns = ( 10.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.629    10.231    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y110        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.349    11.580 r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/O
                         net (fo=2, routed)           0.571    12.152    mips/dp/rf/rd20[8]
    SLICE_X7Y111         LUT4 (Prop_lut4_I0_O)        0.348    12.500 r  mips/dp/rf/eq0_carry_i_11/O
                         net (fo=1, routed)           0.949    13.449    mips/dp/rf/eq0_carry_i_11_n_0
    SLICE_X7Y112         LUT6 (Prop_lut6_I0_O)        0.124    13.573 r  mips/dp/rf/eq0_carry_i_2/O
                         net (fo=1, routed)           0.000    13.573    mips/dp/comp/S[2]
    SLICE_X7Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.971 r  mips/dp/comp/eq0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.971    mips/dp/comp/eq0_carry_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.085 r  mips/dp/comp/eq0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.085    mips/dp/comp/eq0_carry__0_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.313 r  mips/dp/comp/eq0_carry__1/CO[2]
                         net (fo=3, routed)           0.584    14.897    mips/dp/r2D/CO[0]
    SLICE_X5Y112         LUT5 (Prop_lut5_I4_O)        0.313    15.210 f  mips/dp/r2D/q[5]_i_3/O
                         net (fo=5, routed)           0.445    15.655    mips/dp/r2D/q[5]_i_3_n_0
    SLICE_X5Y112         LUT6 (Prop_lut6_I5_O)        0.124    15.779 r  mips/dp/r2D/q[5]_i_1__1/O
                         net (fo=1, routed)           0.000    15.779    mips/dp/pcreg/q_reg[5]_0[4]
    SLICE_X5Y112         FDCE                                         r  mips/dp/pcreg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.583    15.005    mips/dp/pcreg/CLK
    SLICE_X5Y112         FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X5Y112         FDCE (Setup_fdce_C_D)        0.031    15.260    mips/dp/pcreg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                         -15.779    
  -------------------------------------------------------------------
                         slack                                 -0.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dmemDecoder/x7/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/x7/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.605     1.524    dmemDecoder/x7/CLK
    SLICE_X1Y99          FDRE                                         r  dmemDecoder/x7/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  dmemDecoder/x7/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    dmemDecoder/x7/clkdiv_reg_n_0_[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  dmemDecoder/x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    dmemDecoder/x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.988 r  dmemDecoder/x7/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.988    dmemDecoder/x7/clkdiv_reg[4]_i_1_n_7
    SLICE_X1Y100         FDRE                                         r  dmemDecoder/x7/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.872     2.037    dmemDecoder/x7/CLK
    SLICE_X1Y100         FDRE                                         r  dmemDecoder/x7/clkdiv_reg[4]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    dmemDecoder/x7/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dmemDecoder/x7/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/x7/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.605     1.524    dmemDecoder/x7/CLK
    SLICE_X1Y99          FDRE                                         r  dmemDecoder/x7/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  dmemDecoder/x7/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    dmemDecoder/x7/clkdiv_reg_n_0_[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  dmemDecoder/x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    dmemDecoder/x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.999 r  dmemDecoder/x7/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    dmemDecoder/x7/clkdiv_reg[4]_i_1_n_5
    SLICE_X1Y100         FDRE                                         r  dmemDecoder/x7/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.872     2.037    dmemDecoder/x7/CLK
    SLICE_X1Y100         FDRE                                         r  dmemDecoder/x7/clkdiv_reg[6]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    dmemDecoder/x7/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dmemDecoder/x7/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/x7/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.605     1.524    dmemDecoder/x7/CLK
    SLICE_X1Y99          FDRE                                         r  dmemDecoder/x7/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  dmemDecoder/x7/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    dmemDecoder/x7/clkdiv_reg_n_0_[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  dmemDecoder/x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    dmemDecoder/x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.024 r  dmemDecoder/x7/clkdiv_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.024    dmemDecoder/x7/clkdiv_reg[4]_i_1_n_6
    SLICE_X1Y100         FDRE                                         r  dmemDecoder/x7/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.872     2.037    dmemDecoder/x7/CLK
    SLICE_X1Y100         FDRE                                         r  dmemDecoder/x7/clkdiv_reg[5]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    dmemDecoder/x7/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dmemDecoder/x7/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/x7/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.605     1.524    dmemDecoder/x7/CLK
    SLICE_X1Y99          FDRE                                         r  dmemDecoder/x7/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  dmemDecoder/x7/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    dmemDecoder/x7/clkdiv_reg_n_0_[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  dmemDecoder/x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    dmemDecoder/x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.024 r  dmemDecoder/x7/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.024    dmemDecoder/x7/clkdiv_reg[4]_i_1_n_4
    SLICE_X1Y100         FDRE                                         r  dmemDecoder/x7/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.872     2.037    dmemDecoder/x7/CLK
    SLICE_X1Y100         FDRE                                         r  dmemDecoder/x7/clkdiv_reg[7]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    dmemDecoder/x7/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dmemDecoder/x7/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/x7/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.605     1.524    dmemDecoder/x7/CLK
    SLICE_X1Y99          FDRE                                         r  dmemDecoder/x7/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  dmemDecoder/x7/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    dmemDecoder/x7/clkdiv_reg_n_0_[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  dmemDecoder/x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    dmemDecoder/x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  dmemDecoder/x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    dmemDecoder/x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.027 r  dmemDecoder/x7/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.027    dmemDecoder/x7/clkdiv_reg[8]_i_1_n_7
    SLICE_X1Y101         FDRE                                         r  dmemDecoder/x7/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.872     2.037    dmemDecoder/x7/CLK
    SLICE_X1Y101         FDRE                                         r  dmemDecoder/x7/clkdiv_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    dmemDecoder/x7/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dmemDecoder/x7/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/x7/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.605     1.524    dmemDecoder/x7/CLK
    SLICE_X1Y99          FDRE                                         r  dmemDecoder/x7/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  dmemDecoder/x7/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    dmemDecoder/x7/clkdiv_reg_n_0_[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  dmemDecoder/x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    dmemDecoder/x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  dmemDecoder/x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    dmemDecoder/x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.038 r  dmemDecoder/x7/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.038    dmemDecoder/x7/clkdiv_reg[8]_i_1_n_5
    SLICE_X1Y101         FDRE                                         r  dmemDecoder/x7/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.872     2.037    dmemDecoder/x7/CLK
    SLICE_X1Y101         FDRE                                         r  dmemDecoder/x7/clkdiv_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    dmemDecoder/x7/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r1W/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.748%)  route 0.126ns (47.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.592     1.511    mips/dp/r2M/CLK
    SLICE_X3Y117         FDCE                                         r  mips/dp/r2M/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  mips/dp/r2M/q_reg[21]/Q
                         net (fo=6, routed)           0.126     1.779    mips/dp/r1W/q_reg[31]_0[21]
    SLICE_X5Y118         FDCE                                         r  mips/dp/r1W/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.859     2.024    mips/dp/r1W/CLK
    SLICE_X5Y118         FDCE                                         r  mips/dp/r1W/q_reg[21]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X5Y118         FDCE (Hold_fdce_C_D)         0.075     1.619    mips/dp/r1W/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dmemDecoder/x7/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/x7/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.605     1.524    dmemDecoder/x7/CLK
    SLICE_X1Y99          FDRE                                         r  dmemDecoder/x7/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  dmemDecoder/x7/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    dmemDecoder/x7/clkdiv_reg_n_0_[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  dmemDecoder/x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    dmemDecoder/x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  dmemDecoder/x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    dmemDecoder/x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.063 r  dmemDecoder/x7/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.063    dmemDecoder/x7/clkdiv_reg[8]_i_1_n_4
    SLICE_X1Y101         FDRE                                         r  dmemDecoder/x7/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.872     2.037    dmemDecoder/x7/CLK
    SLICE_X1Y101         FDRE                                         r  dmemDecoder/x7/clkdiv_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    dmemDecoder/x7/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dmemDecoder/x7/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/x7/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.605     1.524    dmemDecoder/x7/CLK
    SLICE_X1Y99          FDRE                                         r  dmemDecoder/x7/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  dmemDecoder/x7/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    dmemDecoder/x7/clkdiv_reg_n_0_[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  dmemDecoder/x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    dmemDecoder/x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  dmemDecoder/x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    dmemDecoder/x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.063 r  dmemDecoder/x7/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.063    dmemDecoder/x7/clkdiv_reg[8]_i_1_n_6
    SLICE_X1Y101         FDRE                                         r  dmemDecoder/x7/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.872     2.037    dmemDecoder/x7/CLK
    SLICE_X1Y101         FDRE                                         r  dmemDecoder/x7/clkdiv_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    dmemDecoder/x7/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dmemDecoder/x7/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemDecoder/x7/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.433ns (79.909%)  route 0.109ns (20.091%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.605     1.524    dmemDecoder/x7/CLK
    SLICE_X1Y99          FDRE                                         r  dmemDecoder/x7/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  dmemDecoder/x7/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    dmemDecoder/x7/clkdiv_reg_n_0_[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  dmemDecoder/x7/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    dmemDecoder/x7/clkdiv_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  dmemDecoder/x7/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    dmemDecoder/x7/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.012 r  dmemDecoder/x7/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.012    dmemDecoder/x7/clkdiv_reg[8]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.066 r  dmemDecoder/x7/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.066    dmemDecoder/x7/clkdiv_reg[12]_i_1_n_7
    SLICE_X1Y102         FDRE                                         r  dmemDecoder/x7/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.872     2.037    dmemDecoder/x7/CLK
    SLICE_X1Y102         FDRE                                         r  dmemDecoder/x7/clkdiv_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.105     1.896    dmemDecoder/x7/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y101    dmemDecoder/x7/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y101    dmemDecoder/x7/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y102    dmemDecoder/x7/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y102    dmemDecoder/x7/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y102    dmemDecoder/x7/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y102    dmemDecoder/x7/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y103    dmemDecoder/x7/clkdiv_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y103    dmemDecoder/x7/clkdiv_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y103    dmemDecoder/x7/clkdiv_reg[18]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y108    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y108    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y108    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y108    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y108    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y108    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y108    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y108    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y112   mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y112   mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y116   mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y116   mips/dp/rf/rf_reg_r1_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y116   mips/dp/rf/rf_reg_r1_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y116   mips/dp/rf/rf_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y116   mips/dp/rf/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y116   mips/dp/rf/rf_reg_r1_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y116   mips/dp/rf/rf_reg_r1_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y116   mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y108    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y108    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK



