
ARD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000652c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00040068  080066b4  080066b4  000076b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0804671c  0804671c  0004800c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0804671c  0804671c  0004771c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08046724  08046724  0004800c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08046724  08046724  00047724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08046728  08046728  00047728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0804672c  00048000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005700  2000000c  08046738  0004800c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000570c  08046738  0004870c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0004800c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001331e  00000000  00000000  0004803c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000285f  00000000  00000000  0005b35a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b0  00000000  00000000  0005dbc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d06  00000000  00000000  0005ec70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000272ab  00000000  00000000  0005f976  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001452c  00000000  00000000  00086c21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000efb52  00000000  00000000  0009b14d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018ac9f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004630  00000000  00000000  0018ace4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0018f314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800669c 	.word	0x0800669c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	0800669c 	.word	0x0800669c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <createWavHeader>:
int16_t audioChunk[AUDIO_BUF/2];
uint8_t wavHeader[44];


void createWavHeader(uint8_t *header, uint32_t sampleRate, uint32_t dataSize)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b08a      	sub	sp, #40	@ 0x28
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	60f8      	str	r0, [r7, #12]
 80004fc:	60b9      	str	r1, [r7, #8]
 80004fe:	607a      	str	r2, [r7, #4]
	memset(header, 0, 44);
 8000500:	222c      	movs	r2, #44	@ 0x2c
 8000502:	2100      	movs	r1, #0
 8000504:	68f8      	ldr	r0, [r7, #12]
 8000506:	f006 f88e 	bl	8006626 <memset>
	uint32_t chunkSize= 36 + dataSize;
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	3324      	adds	r3, #36	@ 0x24
 800050e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t subchunk1Size= 16;
 8000510:	2310      	movs	r3, #16
 8000512:	623b      	str	r3, [r7, #32]
	uint16_t audioFormat= 1;
 8000514:	2301      	movs	r3, #1
 8000516:	83fb      	strh	r3, [r7, #30]
	uint16_t numChannels= 1;
 8000518:	2301      	movs	r3, #1
 800051a:	83bb      	strh	r3, [r7, #28]
	uint16_t bitsPerSample= 16;
 800051c:	2310      	movs	r3, #16
 800051e:	837b      	strh	r3, [r7, #26]
	uint32_t byteRate= sampleRate * numChannels * bitsPerSample / 8;
 8000520:	8bbb      	ldrh	r3, [r7, #28]
 8000522:	461a      	mov	r2, r3
 8000524:	68bb      	ldr	r3, [r7, #8]
 8000526:	fb02 f303 	mul.w	r3, r2, r3
 800052a:	8b7a      	ldrh	r2, [r7, #26]
 800052c:	fb02 f303 	mul.w	r3, r2, r3
 8000530:	08db      	lsrs	r3, r3, #3
 8000532:	617b      	str	r3, [r7, #20]
	uint16_t blockAlign= numChannels * bitsPerSample / 8;
 8000534:	8bbb      	ldrh	r3, [r7, #28]
 8000536:	8b7a      	ldrh	r2, [r7, #26]
 8000538:	fb02 f303 	mul.w	r3, r2, r3
 800053c:	2b00      	cmp	r3, #0
 800053e:	da00      	bge.n	8000542 <createWavHeader+0x4e>
 8000540:	3307      	adds	r3, #7
 8000542:	10db      	asrs	r3, r3, #3
 8000544:	b29b      	uxth	r3, r3
 8000546:	827b      	strh	r3, [r7, #18]

	memcpy(header + 0,"RIFF", 4);
 8000548:	2204      	movs	r2, #4
 800054a:	4920      	ldr	r1, [pc, #128]	@ (80005cc <createWavHeader+0xd8>)
 800054c:	68f8      	ldr	r0, [r7, #12]
 800054e:	f006 f897 	bl	8006680 <memcpy>
	memcpy(header + 4,&chunkSize, 4);
 8000552:	68fb      	ldr	r3, [r7, #12]
 8000554:	3304      	adds	r3, #4
 8000556:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000558:	601a      	str	r2, [r3, #0]
	memcpy(header + 8,"WAVE", 4);
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	3308      	adds	r3, #8
 800055e:	2204      	movs	r2, #4
 8000560:	491b      	ldr	r1, [pc, #108]	@ (80005d0 <createWavHeader+0xdc>)
 8000562:	4618      	mov	r0, r3
 8000564:	f006 f88c 	bl	8006680 <memcpy>

	memcpy(header + 12,"fmt ", 4);
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	330c      	adds	r3, #12
 800056c:	2204      	movs	r2, #4
 800056e:	4919      	ldr	r1, [pc, #100]	@ (80005d4 <createWavHeader+0xe0>)
 8000570:	4618      	mov	r0, r3
 8000572:	f006 f885 	bl	8006680 <memcpy>
	memcpy(header + 16,&subchunk1Size, 4);
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	3310      	adds	r3, #16
 800057a:	6a3a      	ldr	r2, [r7, #32]
 800057c:	601a      	str	r2, [r3, #0]
	memcpy(header + 20,&audioFormat, 2);
 800057e:	68fb      	ldr	r3, [r7, #12]
 8000580:	3314      	adds	r3, #20
 8000582:	8bfa      	ldrh	r2, [r7, #30]
 8000584:	801a      	strh	r2, [r3, #0]
	memcpy(header + 22,&numChannels, 2);
 8000586:	68fb      	ldr	r3, [r7, #12]
 8000588:	3316      	adds	r3, #22
 800058a:	8bba      	ldrh	r2, [r7, #28]
 800058c:	801a      	strh	r2, [r3, #0]
	memcpy(header + 24,&sampleRate, 4);
 800058e:	68fb      	ldr	r3, [r7, #12]
 8000590:	3318      	adds	r3, #24
 8000592:	68ba      	ldr	r2, [r7, #8]
 8000594:	601a      	str	r2, [r3, #0]
	memcpy(header + 28,&byteRate, 4);
 8000596:	68fb      	ldr	r3, [r7, #12]
 8000598:	331c      	adds	r3, #28
 800059a:	697a      	ldr	r2, [r7, #20]
 800059c:	601a      	str	r2, [r3, #0]
	memcpy(header + 32,&blockAlign, 2);
 800059e:	68fb      	ldr	r3, [r7, #12]
 80005a0:	3320      	adds	r3, #32
 80005a2:	8a7a      	ldrh	r2, [r7, #18]
 80005a4:	801a      	strh	r2, [r3, #0]
	memcpy(header + 34,&bitsPerSample, 2);
 80005a6:	68fb      	ldr	r3, [r7, #12]
 80005a8:	3322      	adds	r3, #34	@ 0x22
 80005aa:	8b7a      	ldrh	r2, [r7, #26]
 80005ac:	801a      	strh	r2, [r3, #0]

	memcpy(header + 36,"data", 4);
 80005ae:	68fb      	ldr	r3, [r7, #12]
 80005b0:	3324      	adds	r3, #36	@ 0x24
 80005b2:	2204      	movs	r2, #4
 80005b4:	4908      	ldr	r1, [pc, #32]	@ (80005d8 <createWavHeader+0xe4>)
 80005b6:	4618      	mov	r0, r3
 80005b8:	f006 f862 	bl	8006680 <memcpy>
	memcpy(header + 40,&dataSize, 4);
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	3328      	adds	r3, #40	@ 0x28
 80005c0:	687a      	ldr	r2, [r7, #4]
 80005c2:	601a      	str	r2, [r3, #0]
}
 80005c4:	bf00      	nop
 80005c6:	3728      	adds	r7, #40	@ 0x28
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	080066b4 	.word	0x080066b4
 80005d0:	080066bc 	.word	0x080066bc
 80005d4:	080066c4 	.word	0x080066c4
 80005d8:	080066cc 	.word	0x080066cc

080005dc <HAL_DFSDM_FilterRegConvHalfCpltCallback>:

void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *h)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < AUDIO_BUF/2; i++)
 80005e4:	2300      	movs	r3, #0
 80005e6:	60fb      	str	r3, [r7, #12]
 80005e8:	e00b      	b.n	8000602 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26>
    	audioChunk[i] = (int16_t)(recBuff[i]);
 80005ea:	4a15      	ldr	r2, [pc, #84]	@ (8000640 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x64>)
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005f2:	b219      	sxth	r1, r3
 80005f4:	4a13      	ldr	r2, [pc, #76]	@ (8000644 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x68>)
 80005f6:	68fb      	ldr	r3, [r7, #12]
 80005f8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < AUDIO_BUF/2; i++)
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	3301      	adds	r3, #1
 8000600:	60fb      	str	r3, [r7, #12]
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000608:	dbef      	blt.n	80005ea <HAL_DFSDM_FilterRegConvHalfCpltCallback+0xe>

    HAL_UART_Transmit(&huart2, (uint8_t*)audioChunk, AUDIO_BUF, HAL_MAX_DELAY);
 800060a:	f04f 33ff 	mov.w	r3, #4294967295
 800060e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000612:	490c      	ldr	r1, [pc, #48]	@ (8000644 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x68>)
 8000614:	480c      	ldr	r0, [pc, #48]	@ (8000648 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x6c>)
 8000616:	f005 faa9 	bl	8005b6c <HAL_UART_Transmit>
    samplesSent += (AUDIO_BUF/2);
 800061a:	4b0c      	ldr	r3, [pc, #48]	@ (800064c <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x70>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000622:	4a0a      	ldr	r2, [pc, #40]	@ (800064c <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x70>)
 8000624:	6013      	str	r3, [r2, #0]

    if (samplesSent >= SAMPLE_RATE * TOTAL_SECONDS)
 8000626:	4b09      	ldr	r3, [pc, #36]	@ (800064c <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x70>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4a09      	ldr	r2, [pc, #36]	@ (8000650 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x74>)
 800062c:	4293      	cmp	r3, r2
 800062e:	d902      	bls.n	8000636 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x5a>
    	HAL_DFSDM_FilterRegularStop_DMA(&hdfsdm1_filter0);
 8000630:	4808      	ldr	r0, [pc, #32]	@ (8000654 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x78>)
 8000632:	f001 fa6f 	bl	8001b14 <HAL_DFSDM_FilterRegularStop_DMA>
}
 8000636:	bf00      	nop
 8000638:	3710      	adds	r7, #16
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	20000028 	.word	0x20000028
 8000644:	2000102c 	.word	0x2000102c
 8000648:	20005650 	.word	0x20005650
 800064c:	20001028 	.word	0x20001028
 8000650:	00035d53 	.word	0x00035d53
 8000654:	2000545c 	.word	0x2000545c

08000658 <HAL_DFSDM_FilterRegConvCpltCallback>:

void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *h)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b084      	sub	sp, #16
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
    for (int i = AUDIO_BUF/2; i < AUDIO_BUF; i++)
 8000660:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000664:	60fb      	str	r3, [r7, #12]
 8000666:	e00d      	b.n	8000684 <HAL_DFSDM_FilterRegConvCpltCallback+0x2c>
    	audioChunk[i - AUDIO_BUF/2] = (int16_t)(recBuff[i]);
 8000668:	4a15      	ldr	r2, [pc, #84]	@ (80006c0 <HAL_DFSDM_FilterRegConvCpltCallback+0x68>)
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8000676:	b211      	sxth	r1, r2
 8000678:	4a12      	ldr	r2, [pc, #72]	@ (80006c4 <HAL_DFSDM_FilterRegConvCpltCallback+0x6c>)
 800067a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = AUDIO_BUF/2; i < AUDIO_BUF; i++)
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	3301      	adds	r3, #1
 8000682:	60fb      	str	r3, [r7, #12]
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800068a:	dbed      	blt.n	8000668 <HAL_DFSDM_FilterRegConvCpltCallback+0x10>

    HAL_UART_Transmit(&huart2, (uint8_t*)audioChunk, AUDIO_BUF, HAL_MAX_DELAY);
 800068c:	f04f 33ff 	mov.w	r3, #4294967295
 8000690:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000694:	490b      	ldr	r1, [pc, #44]	@ (80006c4 <HAL_DFSDM_FilterRegConvCpltCallback+0x6c>)
 8000696:	480c      	ldr	r0, [pc, #48]	@ (80006c8 <HAL_DFSDM_FilterRegConvCpltCallback+0x70>)
 8000698:	f005 fa68 	bl	8005b6c <HAL_UART_Transmit>
    samplesSent += (AUDIO_BUF/2);
 800069c:	4b0b      	ldr	r3, [pc, #44]	@ (80006cc <HAL_DFSDM_FilterRegConvCpltCallback+0x74>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80006a4:	4a09      	ldr	r2, [pc, #36]	@ (80006cc <HAL_DFSDM_FilterRegConvCpltCallback+0x74>)
 80006a6:	6013      	str	r3, [r2, #0]

    if (samplesSent >= SAMPLE_RATE * TOTAL_SECONDS)
 80006a8:	4b08      	ldr	r3, [pc, #32]	@ (80006cc <HAL_DFSDM_FilterRegConvCpltCallback+0x74>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a08      	ldr	r2, [pc, #32]	@ (80006d0 <HAL_DFSDM_FilterRegConvCpltCallback+0x78>)
 80006ae:	4293      	cmp	r3, r2
 80006b0:	d902      	bls.n	80006b8 <HAL_DFSDM_FilterRegConvCpltCallback+0x60>
    	HAL_DFSDM_FilterRegularStop_DMA(&hdfsdm1_filter0);
 80006b2:	4808      	ldr	r0, [pc, #32]	@ (80006d4 <HAL_DFSDM_FilterRegConvCpltCallback+0x7c>)
 80006b4:	f001 fa2e 	bl	8001b14 <HAL_DFSDM_FilterRegularStop_DMA>
}
 80006b8:	bf00      	nop
 80006ba:	3710      	adds	r7, #16
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	20000028 	.word	0x20000028
 80006c4:	2000102c 	.word	0x2000102c
 80006c8:	20005650 	.word	0x20005650
 80006cc:	20001028 	.word	0x20001028
 80006d0:	00035d53 	.word	0x00035d53
 80006d4:	2000545c 	.word	0x2000545c

080006d8 <cs43l22_write>:
#include"c22.h"
void cs43l22_write(I2C_HandleTypeDef *hi2c,uint8_t reg, uint8_t value)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b086      	sub	sp, #24
 80006dc:	af04      	add	r7, sp, #16
 80006de:	6078      	str	r0, [r7, #4]
 80006e0:	460b      	mov	r3, r1
 80006e2:	70fb      	strb	r3, [r7, #3]
 80006e4:	4613      	mov	r3, r2
 80006e6:	70bb      	strb	r3, [r7, #2]
	HAL_I2C_Mem_Write(hi2c, AUDIO_I2C_ADDR, reg, 1, &value, sizeof(value), HAL_MAX_DELAY);
 80006e8:	78fb      	ldrb	r3, [r7, #3]
 80006ea:	b29a      	uxth	r2, r3
 80006ec:	f04f 33ff 	mov.w	r3, #4294967295
 80006f0:	9302      	str	r3, [sp, #8]
 80006f2:	2301      	movs	r3, #1
 80006f4:	9301      	str	r3, [sp, #4]
 80006f6:	1cbb      	adds	r3, r7, #2
 80006f8:	9300      	str	r3, [sp, #0]
 80006fa:	2301      	movs	r3, #1
 80006fc:	2194      	movs	r1, #148	@ 0x94
 80006fe:	6878      	ldr	r0, [r7, #4]
 8000700:	f001 ffe4 	bl	80026cc <HAL_I2C_Mem_Write>
}
 8000704:	bf00      	nop
 8000706:	3708      	adds	r7, #8
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}

0800070c <cs43l22_init>:
void cs43l22_init(I2C_HandleTypeDef *hi2c)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(AUDIO_RST_GPIO_Port, AUDIO_RST_Pin, GPIO_PIN_SET);
 8000714:	2201      	movs	r2, #1
 8000716:	2108      	movs	r1, #8
 8000718:	480a      	ldr	r0, [pc, #40]	@ (8000744 <cs43l22_init+0x38>)
 800071a:	f001 ff23 	bl	8002564 <HAL_GPIO_WritePin>

	cs43l22_write(hi2c,0x04, 0xaf);
 800071e:	22af      	movs	r2, #175	@ 0xaf
 8000720:	2104      	movs	r1, #4
 8000722:	6878      	ldr	r0, [r7, #4]
 8000724:	f7ff ffd8 	bl	80006d8 <cs43l22_write>
	cs43l22_write(hi2c,0x06, 0x07);
 8000728:	2207      	movs	r2, #7
 800072a:	2106      	movs	r1, #6
 800072c:	6878      	ldr	r0, [r7, #4]
 800072e:	f7ff ffd3 	bl	80006d8 <cs43l22_write>
	cs43l22_write(hi2c,0x02, 0x9e);
 8000732:	229e      	movs	r2, #158	@ 0x9e
 8000734:	2102      	movs	r1, #2
 8000736:	6878      	ldr	r0, [r7, #4]
 8000738:	f7ff ffce 	bl	80006d8 <cs43l22_write>
}
 800073c:	bf00      	nop
 800073e:	3708      	adds	r7, #8
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	48001000 	.word	0x48001000

08000748 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800074e:	f000 fdd4 	bl	80012fa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000752:	f000 f855 	bl	8000800 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000756:	f000 f9e3 	bl	8000b20 <MX_GPIO_Init>
  MX_DMA_Init();
 800075a:	f000 f9af 	bl	8000abc <MX_DMA_Init>
  MX_DFSDM1_Init();
 800075e:	f000 f8a1 	bl	80008a4 <MX_DFSDM1_Init>
  MX_USART2_UART_Init();
 8000762:	f000 f97b 	bl	8000a5c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000766:	f000 f903 	bl	8000970 <MX_I2C1_Init>
  MX_SAI1_Init();
 800076a:	f000 f941 	bl	80009f0 <MX_SAI1_Init>
  /* USER CODE BEGIN 2 */
  uint8_t prezentacja=2;
 800076e:	2302      	movs	r3, #2
 8000770:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  if (prezentacja==1){
 8000772:	79fb      	ldrb	r3, [r7, #7]
 8000774:	2b01      	cmp	r3, #1
 8000776:	d114      	bne.n	80007a2 <main+0x5a>
	  memset(audio_data, 0, sizeof(audio_data));
 8000778:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800077c:	2100      	movs	r1, #0
 800077e:	4817      	ldr	r0, [pc, #92]	@ (80007dc <main+0x94>)
 8000780:	f005 ff51 	bl	8006626 <memset>
	  cs43l22_init(&hi2c1);
 8000784:	4816      	ldr	r0, [pc, #88]	@ (80007e0 <main+0x98>)
 8000786:	f7ff ffc1 	bl	800070c <cs43l22_init>
	  HAL_SAI_Transmit_DMA(&hsai_BlockA1, (uint8_t*)audio_data, 2 * BUFFER_SIZE);
 800078a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800078e:	4913      	ldr	r1, [pc, #76]	@ (80007dc <main+0x94>)
 8000790:	4814      	ldr	r0, [pc, #80]	@ (80007e4 <main+0x9c>)
 8000792:	f004 fed7 	bl	8005544 <HAL_SAI_Transmit_DMA>
	  HAL_Delay(50);
 8000796:	2032      	movs	r0, #50	@ 0x32
 8000798:	f000 fe24 	bl	80013e4 <HAL_Delay>
	  g_wav_data_index = 0;
 800079c:	4b12      	ldr	r3, [pc, #72]	@ (80007e8 <main+0xa0>)
 800079e:	2200      	movs	r2, #0
 80007a0:	601a      	str	r2, [r3, #0]
  }
  if (prezentacja==2){
 80007a2:	79fb      	ldrb	r3, [r7, #7]
 80007a4:	2b02      	cmp	r3, #2
 80007a6:	d117      	bne.n	80007d8 <main+0x90>
	  HAL_Delay(500);
 80007a8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007ac:	f000 fe1a 	bl	80013e4 <HAL_Delay>
	  createWavHeader(wavHeader,SAMPLE_RATE, SAMPLE_RATE * TOTAL_SECONDS * BYTES_PER_SAMPLE);
 80007b0:	4a0e      	ldr	r2, [pc, #56]	@ (80007ec <main+0xa4>)
 80007b2:	f245 6122 	movw	r1, #22050	@ 0x5622
 80007b6:	480e      	ldr	r0, [pc, #56]	@ (80007f0 <main+0xa8>)
 80007b8:	f7ff fe9c 	bl	80004f4 <createWavHeader>
	  HAL_UART_Transmit(&huart2, wavHeader, 44, HAL_MAX_DELAY);
 80007bc:	f04f 33ff 	mov.w	r3, #4294967295
 80007c0:	222c      	movs	r2, #44	@ 0x2c
 80007c2:	490b      	ldr	r1, [pc, #44]	@ (80007f0 <main+0xa8>)
 80007c4:	480b      	ldr	r0, [pc, #44]	@ (80007f4 <main+0xac>)
 80007c6:	f005 f9d1 	bl	8005b6c <HAL_UART_Transmit>
	  HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, (int32_t *)recBuff, AUDIO_BUF);
 80007ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007ce:	490a      	ldr	r1, [pc, #40]	@ (80007f8 <main+0xb0>)
 80007d0:	480a      	ldr	r0, [pc, #40]	@ (80007fc <main+0xb4>)
 80007d2:	f001 f91d 	bl	8001a10 <HAL_DFSDM_FilterRegularStart_DMA>

  }
  while (1)
 80007d6:	bf00      	nop
 80007d8:	bf00      	nop
 80007da:	e7fd      	b.n	80007d8 <main+0x90>
 80007dc:	20001458 	.word	0x20001458
 80007e0:	20005530 	.word	0x20005530
 80007e4:	20005584 	.word	0x20005584
 80007e8:	20005458 	.word	0x20005458
 80007ec:	0006baa8 	.word	0x0006baa8
 80007f0:	2000142c 	.word	0x2000142c
 80007f4:	20005650 	.word	0x20005650
 80007f8:	20000028 	.word	0x20000028
 80007fc:	2000545c 	.word	0x2000545c

08000800 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b096      	sub	sp, #88	@ 0x58
 8000804:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000806:	f107 0314 	add.w	r3, r7, #20
 800080a:	2244      	movs	r2, #68	@ 0x44
 800080c:	2100      	movs	r1, #0
 800080e:	4618      	mov	r0, r3
 8000810:	f005 ff09 	bl	8006626 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000814:	463b      	mov	r3, r7
 8000816:	2200      	movs	r2, #0
 8000818:	601a      	str	r2, [r3, #0]
 800081a:	605a      	str	r2, [r3, #4]
 800081c:	609a      	str	r2, [r3, #8]
 800081e:	60da      	str	r2, [r3, #12]
 8000820:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000822:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000826:	f002 fb79 	bl	8002f1c <HAL_PWREx_ControlVoltageScaling>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000830:	f000 fa4a 	bl	8000cc8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000834:	2310      	movs	r3, #16
 8000836:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000838:	2301      	movs	r3, #1
 800083a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800083c:	2300      	movs	r3, #0
 800083e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000840:	2360      	movs	r3, #96	@ 0x60
 8000842:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000844:	2302      	movs	r3, #2
 8000846:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000848:	2301      	movs	r3, #1
 800084a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800084c:	2301      	movs	r3, #1
 800084e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000850:	2328      	movs	r3, #40	@ 0x28
 8000852:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000854:	2307      	movs	r3, #7
 8000856:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000858:	2302      	movs	r3, #2
 800085a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 800085c:	2304      	movs	r3, #4
 800085e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000860:	f107 0314 	add.w	r3, r7, #20
 8000864:	4618      	mov	r0, r3
 8000866:	f002 fbaf 	bl	8002fc8 <HAL_RCC_OscConfig>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000870:	f000 fa2a 	bl	8000cc8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000874:	230f      	movs	r3, #15
 8000876:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000878:	2303      	movs	r3, #3
 800087a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800087c:	2300      	movs	r3, #0
 800087e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000880:	2300      	movs	r3, #0
 8000882:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000884:	2300      	movs	r3, #0
 8000886:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000888:	463b      	mov	r3, r7
 800088a:	2102      	movs	r1, #2
 800088c:	4618      	mov	r0, r3
 800088e:	f002 ff77 	bl	8003780 <HAL_RCC_ClockConfig>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000898:	f000 fa16 	bl	8000cc8 <Error_Handler>
  }
}
 800089c:	bf00      	nop
 800089e:	3758      	adds	r7, #88	@ 0x58
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}

080008a4 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 80008a8:	4b2c      	ldr	r3, [pc, #176]	@ (800095c <MX_DFSDM1_Init+0xb8>)
 80008aa:	4a2d      	ldr	r2, [pc, #180]	@ (8000960 <MX_DFSDM1_Init+0xbc>)
 80008ac:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 80008ae:	4b2b      	ldr	r3, [pc, #172]	@ (800095c <MX_DFSDM1_Init+0xb8>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 80008b4:	4b29      	ldr	r3, [pc, #164]	@ (800095c <MX_DFSDM1_Init+0xb8>)
 80008b6:	2201      	movs	r2, #1
 80008b8:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 80008ba:	4b28      	ldr	r3, [pc, #160]	@ (800095c <MX_DFSDM1_Init+0xb8>)
 80008bc:	2201      	movs	r2, #1
 80008be:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 80008c0:	4b26      	ldr	r3, [pc, #152]	@ (800095c <MX_DFSDM1_Init+0xb8>)
 80008c2:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 80008c6:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 90;
 80008c8:	4b24      	ldr	r3, [pc, #144]	@ (800095c <MX_DFSDM1_Init+0xb8>)
 80008ca:	225a      	movs	r2, #90	@ 0x5a
 80008cc:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 80008ce:	4b23      	ldr	r3, [pc, #140]	@ (800095c <MX_DFSDM1_Init+0xb8>)
 80008d0:	2201      	movs	r2, #1
 80008d2:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 80008d4:	4821      	ldr	r0, [pc, #132]	@ (800095c <MX_DFSDM1_Init+0xb8>)
 80008d6:	f000 ff7b 	bl	80017d0 <HAL_DFSDM_FilterInit>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <MX_DFSDM1_Init+0x40>
  {
    Error_Handler();
 80008e0:	f000 f9f2 	bl	8000cc8 <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 80008e4:	4b1f      	ldr	r3, [pc, #124]	@ (8000964 <MX_DFSDM1_Init+0xc0>)
 80008e6:	4a20      	ldr	r2, [pc, #128]	@ (8000968 <MX_DFSDM1_Init+0xc4>)
 80008e8:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 80008ea:	4b1e      	ldr	r3, [pc, #120]	@ (8000964 <MX_DFSDM1_Init+0xc0>)
 80008ec:	2201      	movs	r2, #1
 80008ee:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80008f0:	4b1c      	ldr	r3, [pc, #112]	@ (8000964 <MX_DFSDM1_Init+0xc0>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 20;
 80008f6:	4b1b      	ldr	r3, [pc, #108]	@ (8000964 <MX_DFSDM1_Init+0xc0>)
 80008f8:	2214      	movs	r2, #20
 80008fa:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80008fc:	4b19      	ldr	r3, [pc, #100]	@ (8000964 <MX_DFSDM1_Init+0xc0>)
 80008fe:	2200      	movs	r2, #0
 8000900:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000902:	4b18      	ldr	r3, [pc, #96]	@ (8000964 <MX_DFSDM1_Init+0xc0>)
 8000904:	2200      	movs	r2, #0
 8000906:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000908:	4b16      	ldr	r3, [pc, #88]	@ (8000964 <MX_DFSDM1_Init+0xc0>)
 800090a:	2200      	movs	r2, #0
 800090c:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800090e:	4b15      	ldr	r3, [pc, #84]	@ (8000964 <MX_DFSDM1_Init+0xc0>)
 8000910:	2200      	movs	r2, #0
 8000912:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000914:	4b13      	ldr	r3, [pc, #76]	@ (8000964 <MX_DFSDM1_Init+0xc0>)
 8000916:	2204      	movs	r2, #4
 8000918:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 800091a:	4b12      	ldr	r3, [pc, #72]	@ (8000964 <MX_DFSDM1_Init+0xc0>)
 800091c:	2200      	movs	r2, #0
 800091e:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8000920:	4b10      	ldr	r3, [pc, #64]	@ (8000964 <MX_DFSDM1_Init+0xc0>)
 8000922:	2201      	movs	r2, #1
 8000924:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 8000926:	4b0f      	ldr	r3, [pc, #60]	@ (8000964 <MX_DFSDM1_Init+0xc0>)
 8000928:	2200      	movs	r2, #0
 800092a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x08;
 800092c:	4b0d      	ldr	r3, [pc, #52]	@ (8000964 <MX_DFSDM1_Init+0xc0>)
 800092e:	2208      	movs	r2, #8
 8000930:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 8000932:	480c      	ldr	r0, [pc, #48]	@ (8000964 <MX_DFSDM1_Init+0xc0>)
 8000934:	f000 fe8c 	bl	8001650 <HAL_DFSDM_ChannelInit>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_DFSDM1_Init+0x9e>
  {
    Error_Handler();
 800093e:	f000 f9c3 	bl	8000cc8 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 8000942:	2201      	movs	r2, #1
 8000944:	4909      	ldr	r1, [pc, #36]	@ (800096c <MX_DFSDM1_Init+0xc8>)
 8000946:	4805      	ldr	r0, [pc, #20]	@ (800095c <MX_DFSDM1_Init+0xb8>)
 8000948:	f001 f81c 	bl	8001984 <HAL_DFSDM_FilterConfigRegChannel>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <MX_DFSDM1_Init+0xb2>
  {
    Error_Handler();
 8000952:	f000 f9b9 	bl	8000cc8 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000956:	bf00      	nop
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	2000545c 	.word	0x2000545c
 8000960:	40016100 	.word	0x40016100
 8000964:	200054b0 	.word	0x200054b0
 8000968:	40016040 	.word	0x40016040
 800096c:	00020004 	.word	0x00020004

08000970 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000974:	4b1b      	ldr	r3, [pc, #108]	@ (80009e4 <MX_I2C1_Init+0x74>)
 8000976:	4a1c      	ldr	r2, [pc, #112]	@ (80009e8 <MX_I2C1_Init+0x78>)
 8000978:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00D09BE3;
 800097a:	4b1a      	ldr	r3, [pc, #104]	@ (80009e4 <MX_I2C1_Init+0x74>)
 800097c:	4a1b      	ldr	r2, [pc, #108]	@ (80009ec <MX_I2C1_Init+0x7c>)
 800097e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000980:	4b18      	ldr	r3, [pc, #96]	@ (80009e4 <MX_I2C1_Init+0x74>)
 8000982:	2200      	movs	r2, #0
 8000984:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000986:	4b17      	ldr	r3, [pc, #92]	@ (80009e4 <MX_I2C1_Init+0x74>)
 8000988:	2201      	movs	r2, #1
 800098a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800098c:	4b15      	ldr	r3, [pc, #84]	@ (80009e4 <MX_I2C1_Init+0x74>)
 800098e:	2200      	movs	r2, #0
 8000990:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000992:	4b14      	ldr	r3, [pc, #80]	@ (80009e4 <MX_I2C1_Init+0x74>)
 8000994:	2200      	movs	r2, #0
 8000996:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000998:	4b12      	ldr	r3, [pc, #72]	@ (80009e4 <MX_I2C1_Init+0x74>)
 800099a:	2200      	movs	r2, #0
 800099c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800099e:	4b11      	ldr	r3, [pc, #68]	@ (80009e4 <MX_I2C1_Init+0x74>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009a4:	4b0f      	ldr	r3, [pc, #60]	@ (80009e4 <MX_I2C1_Init+0x74>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009aa:	480e      	ldr	r0, [pc, #56]	@ (80009e4 <MX_I2C1_Init+0x74>)
 80009ac:	f001 fdf2 	bl	8002594 <HAL_I2C_Init>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80009b6:	f000 f987 	bl	8000cc8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009ba:	2100      	movs	r1, #0
 80009bc:	4809      	ldr	r0, [pc, #36]	@ (80009e4 <MX_I2C1_Init+0x74>)
 80009be:	f002 fa07 	bl	8002dd0 <HAL_I2CEx_ConfigAnalogFilter>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80009c8:	f000 f97e 	bl	8000cc8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80009cc:	2100      	movs	r1, #0
 80009ce:	4805      	ldr	r0, [pc, #20]	@ (80009e4 <MX_I2C1_Init+0x74>)
 80009d0:	f002 fa49 	bl	8002e66 <HAL_I2CEx_ConfigDigitalFilter>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80009da:	f000 f975 	bl	8000cc8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009de:	bf00      	nop
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	20005530 	.word	0x20005530
 80009e8:	40005400 	.word	0x40005400
 80009ec:	00d09be3 	.word	0x00d09be3

080009f0 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 80009f4:	4b17      	ldr	r3, [pc, #92]	@ (8000a54 <MX_SAI1_Init+0x64>)
 80009f6:	4a18      	ldr	r2, [pc, #96]	@ (8000a58 <MX_SAI1_Init+0x68>)
 80009f8:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 80009fa:	4b16      	ldr	r3, [pc, #88]	@ (8000a54 <MX_SAI1_Init+0x64>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000a00:	4b14      	ldr	r3, [pc, #80]	@ (8000a54 <MX_SAI1_Init+0x64>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000a06:	4b13      	ldr	r3, [pc, #76]	@ (8000a54 <MX_SAI1_Init+0x64>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000a0c:	4b11      	ldr	r3, [pc, #68]	@ (8000a54 <MX_SAI1_Init+0x64>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000a12:	4b10      	ldr	r3, [pc, #64]	@ (8000a54 <MX_SAI1_Init+0x64>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_22K;
 8000a18:	4b0e      	ldr	r3, [pc, #56]	@ (8000a54 <MX_SAI1_Init+0x64>)
 8000a1a:	f245 6222 	movw	r2, #22050	@ 0x5622
 8000a1e:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000a20:	4b0c      	ldr	r3, [pc, #48]	@ (8000a54 <MX_SAI1_Init+0x64>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000a26:	4b0b      	ldr	r3, [pc, #44]	@ (8000a54 <MX_SAI1_Init+0x64>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000a2c:	4b09      	ldr	r3, [pc, #36]	@ (8000a54 <MX_SAI1_Init+0x64>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000a32:	4b08      	ldr	r3, [pc, #32]	@ (8000a54 <MX_SAI1_Init+0x64>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000a38:	2302      	movs	r3, #2
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	4805      	ldr	r0, [pc, #20]	@ (8000a54 <MX_SAI1_Init+0x64>)
 8000a40:	f004 fbdc 	bl	80051fc <HAL_SAI_InitProtocol>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <MX_SAI1_Init+0x5e>
  {
    Error_Handler();
 8000a4a:	f000 f93d 	bl	8000cc8 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8000a4e:	bf00      	nop
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	20005584 	.word	0x20005584
 8000a58:	40015404 	.word	0x40015404

08000a5c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a60:	4b14      	ldr	r3, [pc, #80]	@ (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000a62:	4a15      	ldr	r2, [pc, #84]	@ (8000ab8 <MX_USART2_UART_Init+0x5c>)
 8000a64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 8000a66:	4b13      	ldr	r3, [pc, #76]	@ (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000a68:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8000a6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a6e:	4b11      	ldr	r3, [pc, #68]	@ (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a74:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a80:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000a82:	220c      	movs	r2, #12
 8000a84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a86:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a8c:	4b09      	ldr	r3, [pc, #36]	@ (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a92:	4b08      	ldr	r3, [pc, #32]	@ (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a98:	4b06      	ldr	r3, [pc, #24]	@ (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a9e:	4805      	ldr	r0, [pc, #20]	@ (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000aa0:	f005 f816 	bl	8005ad0 <HAL_UART_Init>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000aaa:	f000 f90d 	bl	8000cc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000aae:	bf00      	nop
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	20005650 	.word	0x20005650
 8000ab8:	40004400 	.word	0x40004400

08000abc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ac2:	4b16      	ldr	r3, [pc, #88]	@ (8000b1c <MX_DMA_Init+0x60>)
 8000ac4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ac6:	4a15      	ldr	r2, [pc, #84]	@ (8000b1c <MX_DMA_Init+0x60>)
 8000ac8:	f043 0301 	orr.w	r3, r3, #1
 8000acc:	6493      	str	r3, [r2, #72]	@ 0x48
 8000ace:	4b13      	ldr	r3, [pc, #76]	@ (8000b1c <MX_DMA_Init+0x60>)
 8000ad0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ad2:	f003 0301 	and.w	r3, r3, #1
 8000ad6:	607b      	str	r3, [r7, #4]
 8000ad8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ada:	4b10      	ldr	r3, [pc, #64]	@ (8000b1c <MX_DMA_Init+0x60>)
 8000adc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ade:	4a0f      	ldr	r2, [pc, #60]	@ (8000b1c <MX_DMA_Init+0x60>)
 8000ae0:	f043 0302 	orr.w	r3, r3, #2
 8000ae4:	6493      	str	r3, [r2, #72]	@ 0x48
 8000ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8000b1c <MX_DMA_Init+0x60>)
 8000ae8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000aea:	f003 0302 	and.w	r3, r3, #2
 8000aee:	603b      	str	r3, [r7, #0]
 8000af0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000af2:	2200      	movs	r2, #0
 8000af4:	2100      	movs	r1, #0
 8000af6:	200e      	movs	r0, #14
 8000af8:	f000 fd73 	bl	80015e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000afc:	200e      	movs	r0, #14
 8000afe:	f000 fd8c 	bl	800161a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8000b02:	2200      	movs	r2, #0
 8000b04:	2100      	movs	r1, #0
 8000b06:	2038      	movs	r0, #56	@ 0x38
 8000b08:	f000 fd6b 	bl	80015e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8000b0c:	2038      	movs	r0, #56	@ 0x38
 8000b0e:	f000 fd84 	bl	800161a <HAL_NVIC_EnableIRQ>

}
 8000b12:	bf00      	nop
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40021000 	.word	0x40021000

08000b20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b08a      	sub	sp, #40	@ 0x28
 8000b24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b26:	f107 0314 	add.w	r3, r7, #20
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	601a      	str	r2, [r3, #0]
 8000b2e:	605a      	str	r2, [r3, #4]
 8000b30:	609a      	str	r2, [r3, #8]
 8000b32:	60da      	str	r2, [r3, #12]
 8000b34:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b36:	4b2d      	ldr	r3, [pc, #180]	@ (8000bec <MX_GPIO_Init+0xcc>)
 8000b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b3a:	4a2c      	ldr	r2, [pc, #176]	@ (8000bec <MX_GPIO_Init+0xcc>)
 8000b3c:	f043 0310 	orr.w	r3, r3, #16
 8000b40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b42:	4b2a      	ldr	r3, [pc, #168]	@ (8000bec <MX_GPIO_Init+0xcc>)
 8000b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b46:	f003 0310 	and.w	r3, r3, #16
 8000b4a:	613b      	str	r3, [r7, #16]
 8000b4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b4e:	4b27      	ldr	r3, [pc, #156]	@ (8000bec <MX_GPIO_Init+0xcc>)
 8000b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b52:	4a26      	ldr	r2, [pc, #152]	@ (8000bec <MX_GPIO_Init+0xcc>)
 8000b54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b5a:	4b24      	ldr	r3, [pc, #144]	@ (8000bec <MX_GPIO_Init+0xcc>)
 8000b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b62:	60fb      	str	r3, [r7, #12]
 8000b64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b66:	4b21      	ldr	r3, [pc, #132]	@ (8000bec <MX_GPIO_Init+0xcc>)
 8000b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b6a:	4a20      	ldr	r2, [pc, #128]	@ (8000bec <MX_GPIO_Init+0xcc>)
 8000b6c:	f043 0308 	orr.w	r3, r3, #8
 8000b70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b72:	4b1e      	ldr	r3, [pc, #120]	@ (8000bec <MX_GPIO_Init+0xcc>)
 8000b74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b76:	f003 0308 	and.w	r3, r3, #8
 8000b7a:	60bb      	str	r3, [r7, #8]
 8000b7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b7e:	4b1b      	ldr	r3, [pc, #108]	@ (8000bec <MX_GPIO_Init+0xcc>)
 8000b80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b82:	4a1a      	ldr	r2, [pc, #104]	@ (8000bec <MX_GPIO_Init+0xcc>)
 8000b84:	f043 0302 	orr.w	r3, r3, #2
 8000b88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b8a:	4b18      	ldr	r3, [pc, #96]	@ (8000bec <MX_GPIO_Init+0xcc>)
 8000b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b8e:	f003 0302 	and.w	r3, r3, #2
 8000b92:	607b      	str	r3, [r7, #4]
 8000b94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AUDIO_RST_GPIO_Port, AUDIO_RST_Pin, GPIO_PIN_RESET);
 8000b96:	2200      	movs	r2, #0
 8000b98:	2108      	movs	r1, #8
 8000b9a:	4815      	ldr	r0, [pc, #84]	@ (8000bf0 <MX_GPIO_Init+0xd0>)
 8000b9c:	f001 fce2 	bl	8002564 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_Output_GPIO_Port, GPIO_Output_Pin, GPIO_PIN_RESET);
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2110      	movs	r1, #16
 8000ba4:	4813      	ldr	r0, [pc, #76]	@ (8000bf4 <MX_GPIO_Init+0xd4>)
 8000ba6:	f001 fcdd 	bl	8002564 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : AUDIO_RST_Pin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 8000baa:	2308      	movs	r3, #8
 8000bac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 8000bba:	f107 0314 	add.w	r3, r7, #20
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	480b      	ldr	r0, [pc, #44]	@ (8000bf0 <MX_GPIO_Init+0xd0>)
 8000bc2:	f001 fb25 	bl	8002210 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_Output_Pin */
  GPIO_InitStruct.Pin = GPIO_Output_Pin;
 8000bc6:	2310      	movs	r3, #16
 8000bc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIO_Output_GPIO_Port, &GPIO_InitStruct);
 8000bd6:	f107 0314 	add.w	r3, r7, #20
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4805      	ldr	r0, [pc, #20]	@ (8000bf4 <MX_GPIO_Init+0xd4>)
 8000bde:	f001 fb17 	bl	8002210 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000be2:	bf00      	nop
 8000be4:	3728      	adds	r7, #40	@ 0x28
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	40021000 	.word	0x40021000
 8000bf0:	48001000 	.word	0x48001000
 8000bf4:	48000c00 	.word	0x48000c00

08000bf8 <Fill_Audio_Buffer>:

/* USER CODE BEGIN 4 */
static void Fill_Audio_Buffer(int16_t* buf, uint32_t n)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b085      	sub	sp, #20
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	6039      	str	r1, [r7, #0]
  for (uint32_t i = 0; i < n; i += 2)
 8000c02:	2300      	movs	r3, #0
 8000c04:	60fb      	str	r3, [r7, #12]
 8000c06:	e021      	b.n	8000c4c <Fill_Audio_Buffer+0x54>
  {
    if (g_wav_data_index >= wav_audio_data_16bit_size_samples)
 8000c08:	4b16      	ldr	r3, [pc, #88]	@ (8000c64 <Fill_Audio_Buffer+0x6c>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d302      	bcc.n	8000c1a <Fill_Audio_Buffer+0x22>
      g_wav_data_index = 0;
 8000c14:	4b13      	ldr	r3, [pc, #76]	@ (8000c64 <Fill_Audio_Buffer+0x6c>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	601a      	str	r2, [r3, #0]

    int16_t s = wav_audio_data_16bit[g_wav_data_index++];
 8000c1a:	4b12      	ldr	r3, [pc, #72]	@ (8000c64 <Fill_Audio_Buffer+0x6c>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	1c5a      	adds	r2, r3, #1
 8000c20:	4910      	ldr	r1, [pc, #64]	@ (8000c64 <Fill_Audio_Buffer+0x6c>)
 8000c22:	600a      	str	r2, [r1, #0]
 8000c24:	4a10      	ldr	r2, [pc, #64]	@ (8000c68 <Fill_Audio_Buffer+0x70>)
 8000c26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c2a:	817b      	strh	r3, [r7, #10]

    buf[i]   = s;
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	005b      	lsls	r3, r3, #1
 8000c30:	687a      	ldr	r2, [r7, #4]
 8000c32:	4413      	add	r3, r2
 8000c34:	897a      	ldrh	r2, [r7, #10]
 8000c36:	801a      	strh	r2, [r3, #0]
    buf[i+1] = s;
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	005b      	lsls	r3, r3, #1
 8000c3e:	687a      	ldr	r2, [r7, #4]
 8000c40:	4413      	add	r3, r2
 8000c42:	897a      	ldrh	r2, [r7, #10]
 8000c44:	801a      	strh	r2, [r3, #0]
  for (uint32_t i = 0; i < n; i += 2)
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	3302      	adds	r3, #2
 8000c4a:	60fb      	str	r3, [r7, #12]
 8000c4c:	68fa      	ldr	r2, [r7, #12]
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	429a      	cmp	r2, r3
 8000c52:	d3d9      	bcc.n	8000c08 <Fill_Audio_Buffer+0x10>
  }
}
 8000c54:	bf00      	nop
 8000c56:	bf00      	nop
 8000c58:	3714      	adds	r7, #20
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	20005458 	.word	0x20005458
 8000c68:	080066d4 	.word	0x080066d4

08000c6c <HAL_SAI_TxHalfCpltCallback>:

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a05      	ldr	r2, [pc, #20]	@ (8000c90 <HAL_SAI_TxHalfCpltCallback+0x24>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d104      	bne.n	8000c88 <HAL_SAI_TxHalfCpltCallback+0x1c>
  {
    Fill_Audio_Buffer(audio_data, BUFFER_SIZE);
 8000c7e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c82:	4804      	ldr	r0, [pc, #16]	@ (8000c94 <HAL_SAI_TxHalfCpltCallback+0x28>)
 8000c84:	f7ff ffb8 	bl	8000bf8 <Fill_Audio_Buffer>
  }
}
 8000c88:	bf00      	nop
 8000c8a:	3708      	adds	r7, #8
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	40015404 	.word	0x40015404
 8000c94:	20001458 	.word	0x20001458

08000c98 <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4a06      	ldr	r2, [pc, #24]	@ (8000cc0 <HAL_SAI_TxCpltCallback+0x28>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d105      	bne.n	8000cb6 <HAL_SAI_TxCpltCallback+0x1e>
  {
    Fill_Audio_Buffer(audio_data + BUFFER_SIZE, BUFFER_SIZE);
 8000caa:	4b06      	ldr	r3, [pc, #24]	@ (8000cc4 <HAL_SAI_TxCpltCallback+0x2c>)
 8000cac:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f7ff ffa1 	bl	8000bf8 <Fill_Audio_Buffer>
  }
}
 8000cb6:	bf00      	nop
 8000cb8:	3708      	adds	r7, #8
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	40015404 	.word	0x40015404
 8000cc4:	20003458 	.word	0x20003458

08000cc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ccc:	b672      	cpsid	i
}
 8000cce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cd0:	bf00      	nop
 8000cd2:	e7fd      	b.n	8000cd0 <Error_Handler+0x8>

08000cd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b083      	sub	sp, #12
 8000cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cda:	4b0f      	ldr	r3, [pc, #60]	@ (8000d18 <HAL_MspInit+0x44>)
 8000cdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cde:	4a0e      	ldr	r2, [pc, #56]	@ (8000d18 <HAL_MspInit+0x44>)
 8000ce0:	f043 0301 	orr.w	r3, r3, #1
 8000ce4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ce6:	4b0c      	ldr	r3, [pc, #48]	@ (8000d18 <HAL_MspInit+0x44>)
 8000ce8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cea:	f003 0301 	and.w	r3, r3, #1
 8000cee:	607b      	str	r3, [r7, #4]
 8000cf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cf2:	4b09      	ldr	r3, [pc, #36]	@ (8000d18 <HAL_MspInit+0x44>)
 8000cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cf6:	4a08      	ldr	r2, [pc, #32]	@ (8000d18 <HAL_MspInit+0x44>)
 8000cf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cfc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cfe:	4b06      	ldr	r3, [pc, #24]	@ (8000d18 <HAL_MspInit+0x44>)
 8000d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d06:	603b      	str	r3, [r7, #0]
 8000d08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d0a:	bf00      	nop
 8000d0c:	370c      	adds	r7, #12
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	40021000 	.word	0x40021000

08000d1c <HAL_DFSDM_FilterMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_filter: DFSDM_Filter handle pointer
  * @retval None
  */
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b0ac      	sub	sp, #176	@ 0xb0
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d24:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000d28:	2200      	movs	r2, #0
 8000d2a:	601a      	str	r2, [r3, #0]
 8000d2c:	605a      	str	r2, [r3, #4]
 8000d2e:	609a      	str	r2, [r3, #8]
 8000d30:	60da      	str	r2, [r3, #12]
 8000d32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d34:	f107 0314 	add.w	r3, r7, #20
 8000d38:	2288      	movs	r2, #136	@ 0x88
 8000d3a:	2100      	movs	r1, #0
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f005 fc72 	bl	8006626 <memset>
  if(DFSDM1_Init == 0)
 8000d42:	4b45      	ldr	r3, [pc, #276]	@ (8000e58 <HAL_DFSDM_FilterMspInit+0x13c>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d14b      	bne.n	8000de2 <HAL_DFSDM_FilterMspInit+0xc6>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000d4a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d4e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000d50:	2300      	movs	r3, #0
 8000d52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d56:	f107 0314 	add.w	r3, r7, #20
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f002 ff34 	bl	8003bc8 <HAL_RCCEx_PeriphCLKConfig>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <HAL_DFSDM_FilterMspInit+0x4e>
    {
      Error_Handler();
 8000d66:	f7ff ffaf 	bl	8000cc8 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000d6a:	4b3c      	ldr	r3, [pc, #240]	@ (8000e5c <HAL_DFSDM_FilterMspInit+0x140>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	3301      	adds	r3, #1
 8000d70:	4a3a      	ldr	r2, [pc, #232]	@ (8000e5c <HAL_DFSDM_FilterMspInit+0x140>)
 8000d72:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8000d74:	4b39      	ldr	r3, [pc, #228]	@ (8000e5c <HAL_DFSDM_FilterMspInit+0x140>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d10b      	bne.n	8000d94 <HAL_DFSDM_FilterMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000d7c:	4b38      	ldr	r3, [pc, #224]	@ (8000e60 <HAL_DFSDM_FilterMspInit+0x144>)
 8000d7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d80:	4a37      	ldr	r2, [pc, #220]	@ (8000e60 <HAL_DFSDM_FilterMspInit+0x144>)
 8000d82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000d86:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d88:	4b35      	ldr	r3, [pc, #212]	@ (8000e60 <HAL_DFSDM_FilterMspInit+0x144>)
 8000d8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000d90:	613b      	str	r3, [r7, #16]
 8000d92:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d94:	4b32      	ldr	r3, [pc, #200]	@ (8000e60 <HAL_DFSDM_FilterMspInit+0x144>)
 8000d96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d98:	4a31      	ldr	r2, [pc, #196]	@ (8000e60 <HAL_DFSDM_FilterMspInit+0x144>)
 8000d9a:	f043 0310 	orr.w	r3, r3, #16
 8000d9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000da0:	4b2f      	ldr	r3, [pc, #188]	@ (8000e60 <HAL_DFSDM_FilterMspInit+0x144>)
 8000da2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000da4:	f003 0310 	and.w	r3, r3, #16
 8000da8:	60fb      	str	r3, [r7, #12]
 8000daa:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = MIC_DATA_Pin|MIC_CLKOUT_Pin;
 8000dac:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000db0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db4:	2302      	movs	r3, #2
 8000db6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000dc6:	2306      	movs	r3, #6
 8000dc8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dcc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4824      	ldr	r0, [pc, #144]	@ (8000e64 <HAL_DFSDM_FilterMspInit+0x148>)
 8000dd4:	f001 fa1c 	bl	8002210 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8000dd8:	4b1f      	ldr	r3, [pc, #124]	@ (8000e58 <HAL_DFSDM_FilterMspInit+0x13c>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	3301      	adds	r3, #1
 8000dde:	4a1e      	ldr	r2, [pc, #120]	@ (8000e58 <HAL_DFSDM_FilterMspInit+0x13c>)
 8000de0:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4a20      	ldr	r2, [pc, #128]	@ (8000e68 <HAL_DFSDM_FilterMspInit+0x14c>)
 8000de8:	4293      	cmp	r3, r2
 8000dea:	d130      	bne.n	8000e4e <HAL_DFSDM_FilterMspInit+0x132>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 8000dec:	4b1f      	ldr	r3, [pc, #124]	@ (8000e6c <HAL_DFSDM_FilterMspInit+0x150>)
 8000dee:	4a20      	ldr	r2, [pc, #128]	@ (8000e70 <HAL_DFSDM_FilterMspInit+0x154>)
 8000df0:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_0;
 8000df2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e6c <HAL_DFSDM_FilterMspInit+0x150>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000df8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e6c <HAL_DFSDM_FilterMspInit+0x150>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dfe:	4b1b      	ldr	r3, [pc, #108]	@ (8000e6c <HAL_DFSDM_FilterMspInit+0x150>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8000e04:	4b19      	ldr	r3, [pc, #100]	@ (8000e6c <HAL_DFSDM_FilterMspInit+0x150>)
 8000e06:	2280      	movs	r2, #128	@ 0x80
 8000e08:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000e0a:	4b18      	ldr	r3, [pc, #96]	@ (8000e6c <HAL_DFSDM_FilterMspInit+0x150>)
 8000e0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e10:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000e12:	4b16      	ldr	r3, [pc, #88]	@ (8000e6c <HAL_DFSDM_FilterMspInit+0x150>)
 8000e14:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000e18:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 8000e1a:	4b14      	ldr	r3, [pc, #80]	@ (8000e6c <HAL_DFSDM_FilterMspInit+0x150>)
 8000e1c:	2220      	movs	r2, #32
 8000e1e:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 8000e20:	4b12      	ldr	r3, [pc, #72]	@ (8000e6c <HAL_DFSDM_FilterMspInit+0x150>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8000e26:	4811      	ldr	r0, [pc, #68]	@ (8000e6c <HAL_DFSDM_FilterMspInit+0x150>)
 8000e28:	f000 ffbc 	bl	8001da4 <HAL_DMA_Init>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <HAL_DFSDM_FilterMspInit+0x11a>
    {
      Error_Handler();
 8000e32:	f7ff ff49 	bl	8000cc8 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4a0c      	ldr	r2, [pc, #48]	@ (8000e6c <HAL_DFSDM_FilterMspInit+0x150>)
 8000e3a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000e3c:	4a0b      	ldr	r2, [pc, #44]	@ (8000e6c <HAL_DFSDM_FilterMspInit+0x150>)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	4a09      	ldr	r2, [pc, #36]	@ (8000e6c <HAL_DFSDM_FilterMspInit+0x150>)
 8000e46:	629a      	str	r2, [r3, #40]	@ 0x28
 8000e48:	4a08      	ldr	r2, [pc, #32]	@ (8000e6c <HAL_DFSDM_FilterMspInit+0x150>)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6293      	str	r3, [r2, #40]	@ 0x28
  }

}
 8000e4e:	bf00      	nop
 8000e50:	37b0      	adds	r7, #176	@ 0xb0
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	200056dc 	.word	0x200056dc
 8000e5c:	200056d8 	.word	0x200056d8
 8000e60:	40021000 	.word	0x40021000
 8000e64:	48001000 	.word	0x48001000
 8000e68:	40016100 	.word	0x40016100
 8000e6c:	200054e8 	.word	0x200054e8
 8000e70:	40020044 	.word	0x40020044

08000e74 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b0ac      	sub	sp, #176	@ 0xb0
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	605a      	str	r2, [r3, #4]
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	60da      	str	r2, [r3, #12]
 8000e8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e8c:	f107 0314 	add.w	r3, r7, #20
 8000e90:	2288      	movs	r2, #136	@ 0x88
 8000e92:	2100      	movs	r1, #0
 8000e94:	4618      	mov	r0, r3
 8000e96:	f005 fbc6 	bl	8006626 <memset>
  if(DFSDM1_Init == 0)
 8000e9a:	4b2a      	ldr	r3, [pc, #168]	@ (8000f44 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d14b      	bne.n	8000f3a <HAL_DFSDM_ChannelMspInit+0xc6>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000ea2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ea6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000eae:	f107 0314 	add.w	r3, r7, #20
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f002 fe88 	bl	8003bc8 <HAL_RCCEx_PeriphCLKConfig>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8000ebe:	f7ff ff03 	bl	8000cc8 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000ec2:	4b21      	ldr	r3, [pc, #132]	@ (8000f48 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	3301      	adds	r3, #1
 8000ec8:	4a1f      	ldr	r2, [pc, #124]	@ (8000f48 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8000eca:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8000ecc:	4b1e      	ldr	r3, [pc, #120]	@ (8000f48 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d10b      	bne.n	8000eec <HAL_DFSDM_ChannelMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000ed4:	4b1d      	ldr	r3, [pc, #116]	@ (8000f4c <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000ed6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ed8:	4a1c      	ldr	r2, [pc, #112]	@ (8000f4c <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000eda:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000ede:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ee0:	4b1a      	ldr	r3, [pc, #104]	@ (8000f4c <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000ee2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ee4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000ee8:	613b      	str	r3, [r7, #16]
 8000eea:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000eec:	4b17      	ldr	r3, [pc, #92]	@ (8000f4c <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000eee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef0:	4a16      	ldr	r2, [pc, #88]	@ (8000f4c <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000ef2:	f043 0310 	orr.w	r3, r3, #16
 8000ef6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ef8:	4b14      	ldr	r3, [pc, #80]	@ (8000f4c <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000efa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000efc:	f003 0310 	and.w	r3, r3, #16
 8000f00:	60fb      	str	r3, [r7, #12]
 8000f02:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = MIC_DATA_Pin|MIC_CLKOUT_Pin;
 8000f04:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000f08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f12:	2300      	movs	r3, #0
 8000f14:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000f1e:	2306      	movs	r3, #6
 8000f20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f24:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000f28:	4619      	mov	r1, r3
 8000f2a:	4809      	ldr	r0, [pc, #36]	@ (8000f50 <HAL_DFSDM_ChannelMspInit+0xdc>)
 8000f2c:	f001 f970 	bl	8002210 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8000f30:	4b04      	ldr	r3, [pc, #16]	@ (8000f44 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	3301      	adds	r3, #1
 8000f36:	4a03      	ldr	r2, [pc, #12]	@ (8000f44 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8000f38:	6013      	str	r3, [r2, #0]
  }

}
 8000f3a:	bf00      	nop
 8000f3c:	37b0      	adds	r7, #176	@ 0xb0
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	200056dc 	.word	0x200056dc
 8000f48:	200056d8 	.word	0x200056d8
 8000f4c:	40021000 	.word	0x40021000
 8000f50:	48001000 	.word	0x48001000

08000f54 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b0ac      	sub	sp, #176	@ 0xb0
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f5c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]
 8000f64:	605a      	str	r2, [r3, #4]
 8000f66:	609a      	str	r2, [r3, #8]
 8000f68:	60da      	str	r2, [r3, #12]
 8000f6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f6c:	f107 0314 	add.w	r3, r7, #20
 8000f70:	2288      	movs	r2, #136	@ 0x88
 8000f72:	2100      	movs	r1, #0
 8000f74:	4618      	mov	r0, r3
 8000f76:	f005 fb56 	bl	8006626 <memset>
  if(hi2c->Instance==I2C1)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4a21      	ldr	r2, [pc, #132]	@ (8001004 <HAL_I2C_MspInit+0xb0>)
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d13a      	bne.n	8000ffa <HAL_I2C_MspInit+0xa6>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000f84:	2340      	movs	r3, #64	@ 0x40
 8000f86:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f8c:	f107 0314 	add.w	r3, r7, #20
 8000f90:	4618      	mov	r0, r3
 8000f92:	f002 fe19 	bl	8003bc8 <HAL_RCCEx_PeriphCLKConfig>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000f9c:	f7ff fe94 	bl	8000cc8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa0:	4b19      	ldr	r3, [pc, #100]	@ (8001008 <HAL_I2C_MspInit+0xb4>)
 8000fa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa4:	4a18      	ldr	r2, [pc, #96]	@ (8001008 <HAL_I2C_MspInit+0xb4>)
 8000fa6:	f043 0302 	orr.w	r3, r3, #2
 8000faa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fac:	4b16      	ldr	r3, [pc, #88]	@ (8001008 <HAL_I2C_MspInit+0xb4>)
 8000fae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb0:	f003 0302 	and.w	r3, r3, #2
 8000fb4:	613b      	str	r3, [r7, #16]
 8000fb6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000fb8:	23c0      	movs	r3, #192	@ 0xc0
 8000fba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fbe:	2312      	movs	r3, #18
 8000fc0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fca:	2303      	movs	r3, #3
 8000fcc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000fd0:	2304      	movs	r3, #4
 8000fd2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fd6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000fda:	4619      	mov	r1, r3
 8000fdc:	480b      	ldr	r0, [pc, #44]	@ (800100c <HAL_I2C_MspInit+0xb8>)
 8000fde:	f001 f917 	bl	8002210 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000fe2:	4b09      	ldr	r3, [pc, #36]	@ (8001008 <HAL_I2C_MspInit+0xb4>)
 8000fe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fe6:	4a08      	ldr	r2, [pc, #32]	@ (8001008 <HAL_I2C_MspInit+0xb4>)
 8000fe8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fec:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fee:	4b06      	ldr	r3, [pc, #24]	@ (8001008 <HAL_I2C_MspInit+0xb4>)
 8000ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ff2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000ffa:	bf00      	nop
 8000ffc:	37b0      	adds	r7, #176	@ 0xb0
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	40005400 	.word	0x40005400
 8001008:	40021000 	.word	0x40021000
 800100c:	48000400 	.word	0x48000400

08001010 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b0ac      	sub	sp, #176	@ 0xb0
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001018:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	605a      	str	r2, [r3, #4]
 8001022:	609a      	str	r2, [r3, #8]
 8001024:	60da      	str	r2, [r3, #12]
 8001026:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001028:	f107 0314 	add.w	r3, r7, #20
 800102c:	2288      	movs	r2, #136	@ 0x88
 800102e:	2100      	movs	r1, #0
 8001030:	4618      	mov	r0, r3
 8001032:	f005 faf8 	bl	8006626 <memset>
  if(huart->Instance==USART2)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4a21      	ldr	r2, [pc, #132]	@ (80010c0 <HAL_UART_MspInit+0xb0>)
 800103c:	4293      	cmp	r3, r2
 800103e:	d13a      	bne.n	80010b6 <HAL_UART_MspInit+0xa6>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001040:	2302      	movs	r3, #2
 8001042:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001044:	2300      	movs	r3, #0
 8001046:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001048:	f107 0314 	add.w	r3, r7, #20
 800104c:	4618      	mov	r0, r3
 800104e:	f002 fdbb 	bl	8003bc8 <HAL_RCCEx_PeriphCLKConfig>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001058:	f7ff fe36 	bl	8000cc8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800105c:	4b19      	ldr	r3, [pc, #100]	@ (80010c4 <HAL_UART_MspInit+0xb4>)
 800105e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001060:	4a18      	ldr	r2, [pc, #96]	@ (80010c4 <HAL_UART_MspInit+0xb4>)
 8001062:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001066:	6593      	str	r3, [r2, #88]	@ 0x58
 8001068:	4b16      	ldr	r3, [pc, #88]	@ (80010c4 <HAL_UART_MspInit+0xb4>)
 800106a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800106c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001070:	613b      	str	r3, [r7, #16]
 8001072:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001074:	4b13      	ldr	r3, [pc, #76]	@ (80010c4 <HAL_UART_MspInit+0xb4>)
 8001076:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001078:	4a12      	ldr	r2, [pc, #72]	@ (80010c4 <HAL_UART_MspInit+0xb4>)
 800107a:	f043 0308 	orr.w	r3, r3, #8
 800107e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001080:	4b10      	ldr	r3, [pc, #64]	@ (80010c4 <HAL_UART_MspInit+0xb4>)
 8001082:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001084:	f003 0308 	and.w	r3, r3, #8
 8001088:	60fb      	str	r3, [r7, #12]
 800108a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800108c:	2360      	movs	r3, #96	@ 0x60
 800108e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001092:	2302      	movs	r3, #2
 8001094:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001098:	2300      	movs	r3, #0
 800109a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800109e:	2303      	movs	r3, #3
 80010a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010a4:	2307      	movs	r3, #7
 80010a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010aa:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80010ae:	4619      	mov	r1, r3
 80010b0:	4805      	ldr	r0, [pc, #20]	@ (80010c8 <HAL_UART_MspInit+0xb8>)
 80010b2:	f001 f8ad 	bl	8002210 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80010b6:	bf00      	nop
 80010b8:	37b0      	adds	r7, #176	@ 0xb0
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40004400 	.word	0x40004400
 80010c4:	40021000 	.word	0x40021000
 80010c8:	48000c00 	.word	0x48000c00

080010cc <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai1_a;

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b0aa      	sub	sp, #168	@ 0xa8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010d4:	f107 030c 	add.w	r3, r7, #12
 80010d8:	2288      	movs	r2, #136	@ 0x88
 80010da:	2100      	movs	r1, #0
 80010dc:	4618      	mov	r0, r3
 80010de:	f005 faa2 	bl	8006626 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a3f      	ldr	r2, [pc, #252]	@ (80011e4 <HAL_SAI_MspInit+0x118>)
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d177      	bne.n	80011dc <HAL_SAI_MspInit+0x110>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 80010ec:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80010f0:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI2;
 80010f2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80010f6:	673b      	str	r3, [r7, #112]	@ 0x70
    PeriphClkInit.PLLSAI2.PLLSAI2Source = RCC_PLLSOURCE_MSI;
 80010f8:	2301      	movs	r3, #1
 80010fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI2.PLLSAI2M = 1;
 80010fc:	2301      	movs	r3, #1
 80010fe:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI2.PLLSAI2N = 24;
 8001100:	2318      	movs	r3, #24
 8001102:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInit.PLLSAI2.PLLSAI2P = RCC_PLLP_DIV17;
 8001104:	2311      	movs	r3, #17
 8001106:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInit.PLLSAI2.PLLSAI2R = RCC_PLLR_DIV2;
 8001108:	2302      	movs	r3, #2
 800110a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInit.PLLSAI2.PLLSAI2ClockOut = RCC_PLLSAI2_SAI2CLK;
 800110c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001110:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001112:	f107 030c 	add.w	r3, r7, #12
 8001116:	4618      	mov	r0, r3
 8001118:	f002 fd56 	bl	8003bc8 <HAL_RCCEx_PeriphCLKConfig>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <HAL_SAI_MspInit+0x5a>
    {
      Error_Handler();
 8001122:	f7ff fdd1 	bl	8000cc8 <Error_Handler>
    }

    if (SAI1_client == 0)
 8001126:	4b30      	ldr	r3, [pc, #192]	@ (80011e8 <HAL_SAI_MspInit+0x11c>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d10b      	bne.n	8001146 <HAL_SAI_MspInit+0x7a>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800112e:	4b2f      	ldr	r3, [pc, #188]	@ (80011ec <HAL_SAI_MspInit+0x120>)
 8001130:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001132:	4a2e      	ldr	r2, [pc, #184]	@ (80011ec <HAL_SAI_MspInit+0x120>)
 8001134:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001138:	6613      	str	r3, [r2, #96]	@ 0x60
 800113a:	4b2c      	ldr	r3, [pc, #176]	@ (80011ec <HAL_SAI_MspInit+0x120>)
 800113c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800113e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001142:	60bb      	str	r3, [r7, #8]
 8001144:	68bb      	ldr	r3, [r7, #8]
    }
    SAI1_client ++;
 8001146:	4b28      	ldr	r3, [pc, #160]	@ (80011e8 <HAL_SAI_MspInit+0x11c>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	3301      	adds	r3, #1
 800114c:	4a26      	ldr	r2, [pc, #152]	@ (80011e8 <HAL_SAI_MspInit+0x11c>)
 800114e:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001150:	2374      	movs	r3, #116	@ 0x74
 8001152:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001156:	2302      	movs	r3, #2
 8001158:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115c:	2300      	movs	r3, #0
 800115e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001162:	2300      	movs	r3, #0
 8001164:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001168:	230d      	movs	r3, #13
 800116a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800116e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001172:	4619      	mov	r1, r3
 8001174:	481e      	ldr	r0, [pc, #120]	@ (80011f0 <HAL_SAI_MspInit+0x124>)
 8001176:	f001 f84b 	bl	8002210 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA2_Channel1;
 800117a:	4b1e      	ldr	r3, [pc, #120]	@ (80011f4 <HAL_SAI_MspInit+0x128>)
 800117c:	4a1e      	ldr	r2, [pc, #120]	@ (80011f8 <HAL_SAI_MspInit+0x12c>)
 800117e:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_1;
 8001180:	4b1c      	ldr	r3, [pc, #112]	@ (80011f4 <HAL_SAI_MspInit+0x128>)
 8001182:	2201      	movs	r2, #1
 8001184:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001186:	4b1b      	ldr	r3, [pc, #108]	@ (80011f4 <HAL_SAI_MspInit+0x128>)
 8001188:	2210      	movs	r2, #16
 800118a:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 800118c:	4b19      	ldr	r3, [pc, #100]	@ (80011f4 <HAL_SAI_MspInit+0x128>)
 800118e:	2200      	movs	r2, #0
 8001190:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8001192:	4b18      	ldr	r3, [pc, #96]	@ (80011f4 <HAL_SAI_MspInit+0x128>)
 8001194:	2280      	movs	r2, #128	@ 0x80
 8001196:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001198:	4b16      	ldr	r3, [pc, #88]	@ (80011f4 <HAL_SAI_MspInit+0x128>)
 800119a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800119e:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011a0:	4b14      	ldr	r3, [pc, #80]	@ (80011f4 <HAL_SAI_MspInit+0x128>)
 80011a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011a6:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 80011a8:	4b12      	ldr	r3, [pc, #72]	@ (80011f4 <HAL_SAI_MspInit+0x128>)
 80011aa:	2220      	movs	r2, #32
 80011ac:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_LOW;
 80011ae:	4b11      	ldr	r3, [pc, #68]	@ (80011f4 <HAL_SAI_MspInit+0x128>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 80011b4:	480f      	ldr	r0, [pc, #60]	@ (80011f4 <HAL_SAI_MspInit+0x128>)
 80011b6:	f000 fdf5 	bl	8001da4 <HAL_DMA_Init>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <HAL_SAI_MspInit+0xf8>
    {
      Error_Handler();
 80011c0:	f7ff fd82 	bl	8000cc8 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	4a0b      	ldr	r2, [pc, #44]	@ (80011f4 <HAL_SAI_MspInit+0x128>)
 80011c8:	671a      	str	r2, [r3, #112]	@ 0x70
 80011ca:	4a0a      	ldr	r2, [pc, #40]	@ (80011f4 <HAL_SAI_MspInit+0x128>)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6293      	str	r3, [r2, #40]	@ 0x28

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	4a08      	ldr	r2, [pc, #32]	@ (80011f4 <HAL_SAI_MspInit+0x128>)
 80011d4:	66da      	str	r2, [r3, #108]	@ 0x6c
 80011d6:	4a07      	ldr	r2, [pc, #28]	@ (80011f4 <HAL_SAI_MspInit+0x128>)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6293      	str	r3, [r2, #40]	@ 0x28

    }
}
 80011dc:	bf00      	nop
 80011de:	37a8      	adds	r7, #168	@ 0xa8
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	40015404 	.word	0x40015404
 80011e8:	200056e0 	.word	0x200056e0
 80011ec:	40021000 	.word	0x40021000
 80011f0:	48001000 	.word	0x48001000
 80011f4:	20005608 	.word	0x20005608
 80011f8:	40020408 	.word	0x40020408

080011fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001200:	bf00      	nop
 8001202:	e7fd      	b.n	8001200 <NMI_Handler+0x4>

08001204 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001208:	bf00      	nop
 800120a:	e7fd      	b.n	8001208 <HardFault_Handler+0x4>

0800120c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001210:	bf00      	nop
 8001212:	e7fd      	b.n	8001210 <MemManage_Handler+0x4>

08001214 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001218:	bf00      	nop
 800121a:	e7fd      	b.n	8001218 <BusFault_Handler+0x4>

0800121c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001220:	bf00      	nop
 8001222:	e7fd      	b.n	8001220 <UsageFault_Handler+0x4>

08001224 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr

08001232 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001232:	b480      	push	{r7}
 8001234:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001236:	bf00      	nop
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001244:	bf00      	nop
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr

0800124e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800124e:	b580      	push	{r7, lr}
 8001250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001252:	f000 f8a7 	bl	80013a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
	...

0800125c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8001260:	4802      	ldr	r0, [pc, #8]	@ (800126c <DMA1_Channel4_IRQHandler+0x10>)
 8001262:	f000 fef5 	bl	8002050 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001266:	bf00      	nop
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	200054e8 	.word	0x200054e8

08001270 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8001274:	4802      	ldr	r0, [pc, #8]	@ (8001280 <DMA2_Channel1_IRQHandler+0x10>)
 8001276:	f000 feeb 	bl	8002050 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 800127a:	bf00      	nop
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	20005608 	.word	0x20005608

08001284 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001288:	4b06      	ldr	r3, [pc, #24]	@ (80012a4 <SystemInit+0x20>)
 800128a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800128e:	4a05      	ldr	r2, [pc, #20]	@ (80012a4 <SystemInit+0x20>)
 8001290:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001294:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001298:	bf00      	nop
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	e000ed00 	.word	0xe000ed00

080012a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80012a8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012e0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80012ac:	f7ff ffea 	bl	8001284 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012b0:	480c      	ldr	r0, [pc, #48]	@ (80012e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80012b2:	490d      	ldr	r1, [pc, #52]	@ (80012e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80012b4:	4a0d      	ldr	r2, [pc, #52]	@ (80012ec <LoopForever+0xe>)
  movs r3, #0
 80012b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012b8:	e002      	b.n	80012c0 <LoopCopyDataInit>

080012ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012be:	3304      	adds	r3, #4

080012c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012c4:	d3f9      	bcc.n	80012ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012c6:	4a0a      	ldr	r2, [pc, #40]	@ (80012f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80012c8:	4c0a      	ldr	r4, [pc, #40]	@ (80012f4 <LoopForever+0x16>)
  movs r3, #0
 80012ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012cc:	e001      	b.n	80012d2 <LoopFillZerobss>

080012ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012d0:	3204      	adds	r2, #4

080012d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012d4:	d3fb      	bcc.n	80012ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012d6:	f005 f9af 	bl	8006638 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012da:	f7ff fa35 	bl	8000748 <main>

080012de <LoopForever>:

LoopForever:
    b LoopForever
 80012de:	e7fe      	b.n	80012de <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80012e0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80012e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012e8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80012ec:	0804672c 	.word	0x0804672c
  ldr r2, =_sbss
 80012f0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80012f4:	2000570c 	.word	0x2000570c

080012f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80012f8:	e7fe      	b.n	80012f8 <ADC1_2_IRQHandler>

080012fa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012fa:	b580      	push	{r7, lr}
 80012fc:	b082      	sub	sp, #8
 80012fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001300:	2300      	movs	r3, #0
 8001302:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001304:	2003      	movs	r0, #3
 8001306:	f000 f961 	bl	80015cc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800130a:	200f      	movs	r0, #15
 800130c:	f000 f80e 	bl	800132c <HAL_InitTick>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d002      	beq.n	800131c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001316:	2301      	movs	r3, #1
 8001318:	71fb      	strb	r3, [r7, #7]
 800131a:	e001      	b.n	8001320 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800131c:	f7ff fcda 	bl	8000cd4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001320:	79fb      	ldrb	r3, [r7, #7]
}
 8001322:	4618      	mov	r0, r3
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
	...

0800132c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001334:	2300      	movs	r3, #0
 8001336:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001338:	4b17      	ldr	r3, [pc, #92]	@ (8001398 <HAL_InitTick+0x6c>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d023      	beq.n	8001388 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001340:	4b16      	ldr	r3, [pc, #88]	@ (800139c <HAL_InitTick+0x70>)
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	4b14      	ldr	r3, [pc, #80]	@ (8001398 <HAL_InitTick+0x6c>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	4619      	mov	r1, r3
 800134a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800134e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001352:	fbb2 f3f3 	udiv	r3, r2, r3
 8001356:	4618      	mov	r0, r3
 8001358:	f000 f96d 	bl	8001636 <HAL_SYSTICK_Config>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d10f      	bne.n	8001382 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2b0f      	cmp	r3, #15
 8001366:	d809      	bhi.n	800137c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001368:	2200      	movs	r2, #0
 800136a:	6879      	ldr	r1, [r7, #4]
 800136c:	f04f 30ff 	mov.w	r0, #4294967295
 8001370:	f000 f937 	bl	80015e2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001374:	4a0a      	ldr	r2, [pc, #40]	@ (80013a0 <HAL_InitTick+0x74>)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6013      	str	r3, [r2, #0]
 800137a:	e007      	b.n	800138c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800137c:	2301      	movs	r3, #1
 800137e:	73fb      	strb	r3, [r7, #15]
 8001380:	e004      	b.n	800138c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	73fb      	strb	r3, [r7, #15]
 8001386:	e001      	b.n	800138c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001388:	2301      	movs	r3, #1
 800138a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800138c:	7bfb      	ldrb	r3, [r7, #15]
}
 800138e:	4618      	mov	r0, r3
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000008 	.word	0x20000008
 800139c:	20000000 	.word	0x20000000
 80013a0:	20000004 	.word	0x20000004

080013a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013a8:	4b06      	ldr	r3, [pc, #24]	@ (80013c4 <HAL_IncTick+0x20>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	461a      	mov	r2, r3
 80013ae:	4b06      	ldr	r3, [pc, #24]	@ (80013c8 <HAL_IncTick+0x24>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4413      	add	r3, r2
 80013b4:	4a04      	ldr	r2, [pc, #16]	@ (80013c8 <HAL_IncTick+0x24>)
 80013b6:	6013      	str	r3, [r2, #0]
}
 80013b8:	bf00      	nop
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	20000008 	.word	0x20000008
 80013c8:	200056e4 	.word	0x200056e4

080013cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  return uwTick;
 80013d0:	4b03      	ldr	r3, [pc, #12]	@ (80013e0 <HAL_GetTick+0x14>)
 80013d2:	681b      	ldr	r3, [r3, #0]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	200056e4 	.word	0x200056e4

080013e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013ec:	f7ff ffee 	bl	80013cc <HAL_GetTick>
 80013f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013fc:	d005      	beq.n	800140a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80013fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001428 <HAL_Delay+0x44>)
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	461a      	mov	r2, r3
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	4413      	add	r3, r2
 8001408:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800140a:	bf00      	nop
 800140c:	f7ff ffde 	bl	80013cc <HAL_GetTick>
 8001410:	4602      	mov	r2, r0
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	68fa      	ldr	r2, [r7, #12]
 8001418:	429a      	cmp	r2, r3
 800141a:	d8f7      	bhi.n	800140c <HAL_Delay+0x28>
  {
  }
}
 800141c:	bf00      	nop
 800141e:	bf00      	nop
 8001420:	3710      	adds	r7, #16
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20000008 	.word	0x20000008

0800142c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800142c:	b480      	push	{r7}
 800142e:	b085      	sub	sp, #20
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	f003 0307 	and.w	r3, r3, #7
 800143a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800143c:	4b0c      	ldr	r3, [pc, #48]	@ (8001470 <__NVIC_SetPriorityGrouping+0x44>)
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001442:	68ba      	ldr	r2, [r7, #8]
 8001444:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001448:	4013      	ands	r3, r2
 800144a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001454:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001458:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800145c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800145e:	4a04      	ldr	r2, [pc, #16]	@ (8001470 <__NVIC_SetPriorityGrouping+0x44>)
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	60d3      	str	r3, [r2, #12]
}
 8001464:	bf00      	nop
 8001466:	3714      	adds	r7, #20
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr
 8001470:	e000ed00 	.word	0xe000ed00

08001474 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001478:	4b04      	ldr	r3, [pc, #16]	@ (800148c <__NVIC_GetPriorityGrouping+0x18>)
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	0a1b      	lsrs	r3, r3, #8
 800147e:	f003 0307 	and.w	r3, r3, #7
}
 8001482:	4618      	mov	r0, r3
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr
 800148c:	e000ed00 	.word	0xe000ed00

08001490 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800149a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	db0b      	blt.n	80014ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014a2:	79fb      	ldrb	r3, [r7, #7]
 80014a4:	f003 021f 	and.w	r2, r3, #31
 80014a8:	4907      	ldr	r1, [pc, #28]	@ (80014c8 <__NVIC_EnableIRQ+0x38>)
 80014aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ae:	095b      	lsrs	r3, r3, #5
 80014b0:	2001      	movs	r0, #1
 80014b2:	fa00 f202 	lsl.w	r2, r0, r2
 80014b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80014ba:	bf00      	nop
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	e000e100 	.word	0xe000e100

080014cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	4603      	mov	r3, r0
 80014d4:	6039      	str	r1, [r7, #0]
 80014d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	db0a      	blt.n	80014f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	b2da      	uxtb	r2, r3
 80014e4:	490c      	ldr	r1, [pc, #48]	@ (8001518 <__NVIC_SetPriority+0x4c>)
 80014e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ea:	0112      	lsls	r2, r2, #4
 80014ec:	b2d2      	uxtb	r2, r2
 80014ee:	440b      	add	r3, r1
 80014f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014f4:	e00a      	b.n	800150c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	b2da      	uxtb	r2, r3
 80014fa:	4908      	ldr	r1, [pc, #32]	@ (800151c <__NVIC_SetPriority+0x50>)
 80014fc:	79fb      	ldrb	r3, [r7, #7]
 80014fe:	f003 030f 	and.w	r3, r3, #15
 8001502:	3b04      	subs	r3, #4
 8001504:	0112      	lsls	r2, r2, #4
 8001506:	b2d2      	uxtb	r2, r2
 8001508:	440b      	add	r3, r1
 800150a:	761a      	strb	r2, [r3, #24]
}
 800150c:	bf00      	nop
 800150e:	370c      	adds	r7, #12
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr
 8001518:	e000e100 	.word	0xe000e100
 800151c:	e000ed00 	.word	0xe000ed00

08001520 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001520:	b480      	push	{r7}
 8001522:	b089      	sub	sp, #36	@ 0x24
 8001524:	af00      	add	r7, sp, #0
 8001526:	60f8      	str	r0, [r7, #12]
 8001528:	60b9      	str	r1, [r7, #8]
 800152a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	f003 0307 	and.w	r3, r3, #7
 8001532:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	f1c3 0307 	rsb	r3, r3, #7
 800153a:	2b04      	cmp	r3, #4
 800153c:	bf28      	it	cs
 800153e:	2304      	movcs	r3, #4
 8001540:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001542:	69fb      	ldr	r3, [r7, #28]
 8001544:	3304      	adds	r3, #4
 8001546:	2b06      	cmp	r3, #6
 8001548:	d902      	bls.n	8001550 <NVIC_EncodePriority+0x30>
 800154a:	69fb      	ldr	r3, [r7, #28]
 800154c:	3b03      	subs	r3, #3
 800154e:	e000      	b.n	8001552 <NVIC_EncodePriority+0x32>
 8001550:	2300      	movs	r3, #0
 8001552:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001554:	f04f 32ff 	mov.w	r2, #4294967295
 8001558:	69bb      	ldr	r3, [r7, #24]
 800155a:	fa02 f303 	lsl.w	r3, r2, r3
 800155e:	43da      	mvns	r2, r3
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	401a      	ands	r2, r3
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001568:	f04f 31ff 	mov.w	r1, #4294967295
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	fa01 f303 	lsl.w	r3, r1, r3
 8001572:	43d9      	mvns	r1, r3
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001578:	4313      	orrs	r3, r2
         );
}
 800157a:	4618      	mov	r0, r3
 800157c:	3724      	adds	r7, #36	@ 0x24
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
	...

08001588 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	3b01      	subs	r3, #1
 8001594:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001598:	d301      	bcc.n	800159e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800159a:	2301      	movs	r3, #1
 800159c:	e00f      	b.n	80015be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800159e:	4a0a      	ldr	r2, [pc, #40]	@ (80015c8 <SysTick_Config+0x40>)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	3b01      	subs	r3, #1
 80015a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015a6:	210f      	movs	r1, #15
 80015a8:	f04f 30ff 	mov.w	r0, #4294967295
 80015ac:	f7ff ff8e 	bl	80014cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015b0:	4b05      	ldr	r3, [pc, #20]	@ (80015c8 <SysTick_Config+0x40>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015b6:	4b04      	ldr	r3, [pc, #16]	@ (80015c8 <SysTick_Config+0x40>)
 80015b8:	2207      	movs	r2, #7
 80015ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015bc:	2300      	movs	r3, #0
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	e000e010 	.word	0xe000e010

080015cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	f7ff ff29 	bl	800142c <__NVIC_SetPriorityGrouping>
}
 80015da:	bf00      	nop
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b086      	sub	sp, #24
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	4603      	mov	r3, r0
 80015ea:	60b9      	str	r1, [r7, #8]
 80015ec:	607a      	str	r2, [r7, #4]
 80015ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015f4:	f7ff ff3e 	bl	8001474 <__NVIC_GetPriorityGrouping>
 80015f8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015fa:	687a      	ldr	r2, [r7, #4]
 80015fc:	68b9      	ldr	r1, [r7, #8]
 80015fe:	6978      	ldr	r0, [r7, #20]
 8001600:	f7ff ff8e 	bl	8001520 <NVIC_EncodePriority>
 8001604:	4602      	mov	r2, r0
 8001606:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800160a:	4611      	mov	r1, r2
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff ff5d 	bl	80014cc <__NVIC_SetPriority>
}
 8001612:	bf00      	nop
 8001614:	3718      	adds	r7, #24
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}

0800161a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800161a:	b580      	push	{r7, lr}
 800161c:	b082      	sub	sp, #8
 800161e:	af00      	add	r7, sp, #0
 8001620:	4603      	mov	r3, r0
 8001622:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001624:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001628:	4618      	mov	r0, r3
 800162a:	f7ff ff31 	bl	8001490 <__NVIC_EnableIRQ>
}
 800162e:	bf00      	nop
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001636:	b580      	push	{r7, lr}
 8001638:	b082      	sub	sp, #8
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f7ff ffa2 	bl	8001588 <SysTick_Config>
 8001644:	4603      	mov	r3, r0
}
 8001646:	4618      	mov	r0, r3
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
	...

08001650 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d101      	bne.n	8001662 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e0ac      	b.n	80017bc <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4618      	mov	r0, r3
 8001668:	f000 faac 	bl	8001bc4 <DFSDM_GetChannelFromInstance>
 800166c:	4603      	mov	r3, r0
 800166e:	4a55      	ldr	r2, [pc, #340]	@ (80017c4 <HAL_DFSDM_ChannelInit+0x174>)
 8001670:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8001678:	2301      	movs	r3, #1
 800167a:	e09f      	b.n	80017bc <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 800167c:	6878      	ldr	r0, [r7, #4]
 800167e:	f7ff fbf9 	bl	8000e74 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8001682:	4b51      	ldr	r3, [pc, #324]	@ (80017c8 <HAL_DFSDM_ChannelInit+0x178>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	3301      	adds	r3, #1
 8001688:	4a4f      	ldr	r2, [pc, #316]	@ (80017c8 <HAL_DFSDM_ChannelInit+0x178>)
 800168a:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 800168c:	4b4e      	ldr	r3, [pc, #312]	@ (80017c8 <HAL_DFSDM_ChannelInit+0x178>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	2b01      	cmp	r3, #1
 8001692:	d125      	bne.n	80016e0 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001694:	4b4d      	ldr	r3, [pc, #308]	@ (80017cc <HAL_DFSDM_ChannelInit+0x17c>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a4c      	ldr	r2, [pc, #304]	@ (80017cc <HAL_DFSDM_ChannelInit+0x17c>)
 800169a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800169e:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80016a0:	4b4a      	ldr	r3, [pc, #296]	@ (80017cc <HAL_DFSDM_ChannelInit+0x17c>)
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	4948      	ldr	r1, [pc, #288]	@ (80017cc <HAL_DFSDM_ChannelInit+0x17c>)
 80016aa:	4313      	orrs	r3, r2
 80016ac:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80016ae:	4b47      	ldr	r3, [pc, #284]	@ (80017cc <HAL_DFSDM_ChannelInit+0x17c>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a46      	ldr	r2, [pc, #280]	@ (80017cc <HAL_DFSDM_ChannelInit+0x17c>)
 80016b4:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80016b8:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	791b      	ldrb	r3, [r3, #4]
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d108      	bne.n	80016d4 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80016c2:	4b42      	ldr	r3, [pc, #264]	@ (80017cc <HAL_DFSDM_ChannelInit+0x17c>)
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	68db      	ldr	r3, [r3, #12]
 80016ca:	3b01      	subs	r3, #1
 80016cc:	041b      	lsls	r3, r3, #16
 80016ce:	493f      	ldr	r1, [pc, #252]	@ (80017cc <HAL_DFSDM_ChannelInit+0x17c>)
 80016d0:	4313      	orrs	r3, r2
 80016d2:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80016d4:	4b3d      	ldr	r3, [pc, #244]	@ (80017cc <HAL_DFSDM_ChannelInit+0x17c>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a3c      	ldr	r2, [pc, #240]	@ (80017cc <HAL_DFSDM_ChannelInit+0x17c>)
 80016da:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80016de:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 80016ee:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	6819      	ldr	r1, [r3, #0]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80016fe:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001704:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	430a      	orrs	r2, r1
 800170c:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f022 020f 	bic.w	r2, r2, #15
 800171c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	6819      	ldr	r1, [r3, #0]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800172c:	431a      	orrs	r2, r3
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	430a      	orrs	r2, r1
 8001734:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	689a      	ldr	r2, [r3, #8]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8001744:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	6899      	ldr	r1, [r3, #8]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001754:	3b01      	subs	r3, #1
 8001756:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001758:	431a      	orrs	r2, r3
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	430a      	orrs	r2, r1
 8001760:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	685a      	ldr	r2, [r3, #4]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f002 0207 	and.w	r2, r2, #7
 8001770:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	6859      	ldr	r1, [r3, #4]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800177c:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001782:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001784:	431a      	orrs	r2, r3
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	430a      	orrs	r2, r1
 800178c:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800179c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2201      	movs	r2, #1
 80017a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4618      	mov	r0, r3
 80017ac:	f000 fa0a 	bl	8001bc4 <DFSDM_GetChannelFromInstance>
 80017b0:	4602      	mov	r2, r0
 80017b2:	4904      	ldr	r1, [pc, #16]	@ (80017c4 <HAL_DFSDM_ChannelInit+0x174>)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80017ba:	2300      	movs	r3, #0
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3708      	adds	r7, #8
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	200056ec 	.word	0x200056ec
 80017c8:	200056e8 	.word	0x200056e8
 80017cc:	40016000 	.word	0x40016000

080017d0 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d101      	bne.n	80017e2 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e0ca      	b.n	8001978 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a66      	ldr	r2, [pc, #408]	@ (8001980 <HAL_DFSDM_FilterInit+0x1b0>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d109      	bne.n	8001800 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d003      	beq.n	80017fc <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d101      	bne.n	8001800 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e0bb      	b.n	8001978 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2200      	movs	r2, #0
 8001804:	631a      	str	r2, [r3, #48]	@ 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2201      	movs	r2, #1
 800180a:	645a      	str	r2, [r3, #68]	@ 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2201      	movs	r2, #1
 8001810:	649a      	str	r2, [r3, #72]	@ 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2200      	movs	r2, #0
 8001816:	651a      	str	r2, [r3, #80]	@ 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8001818:	6878      	ldr	r0, [r7, #4]
 800181a:	f7ff fa7f 	bl	8000d1c <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 800182c:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	7a1b      	ldrb	r3, [r3, #8]
 8001832:	2b01      	cmp	r3, #1
 8001834:	d108      	bne.n	8001848 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8001844:	601a      	str	r2, [r3, #0]
 8001846:	e007      	b.n	8001858 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8001856:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	7a5b      	ldrb	r3, [r3, #9]
 800185c:	2b01      	cmp	r3, #1
 800185e:	d108      	bne.n	8001872 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 800186e:	601a      	str	r2, [r3, #0]
 8001870:	e007      	b.n	8001882 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8001880:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	687a      	ldr	r2, [r7, #4]
 800188a:	6812      	ldr	r2, [r2, #0]
 800188c:	f423 43ce 	bic.w	r3, r3, #26368	@ 0x6700
 8001890:	f023 0308 	bic.w	r3, r3, #8
 8001894:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	68db      	ldr	r3, [r3, #12]
 800189a:	2b02      	cmp	r3, #2
 800189c:	d108      	bne.n	80018b0 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	6819      	ldr	r1, [r3, #0]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	695a      	ldr	r2, [r3, #20]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	430a      	orrs	r2, r1
 80018ae:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	7c1b      	ldrb	r3, [r3, #16]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d108      	bne.n	80018ca <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f042 0210 	orr.w	r2, r2, #16
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	e007      	b.n	80018da <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f022 0210 	bic.w	r2, r2, #16
 80018d8:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	7c5b      	ldrb	r3, [r3, #17]
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d108      	bne.n	80018f4 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f042 0220 	orr.w	r2, r2, #32
 80018f0:	601a      	str	r2, [r3, #0]
 80018f2:	e007      	b.n	8001904 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f022 0220 	bic.w	r2, r2, #32
 8001902:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	695b      	ldr	r3, [r3, #20]
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	6812      	ldr	r2, [r2, #0]
 800190e:	f023 4363 	bic.w	r3, r3, #3808428032	@ 0xe3000000
 8001912:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 8001916:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	6959      	ldr	r1, [r3, #20]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6a1b      	ldr	r3, [r3, #32]
 8001926:	3b01      	subs	r3, #1
 8001928:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800192a:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001930:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8001932:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	430a      	orrs	r2, r1
 800193a:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	685a      	ldr	r2, [r3, #4]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	635a      	str	r2, [r3, #52]	@ 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	68da      	ldr	r2, [r3, #12]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	639a      	str	r2, [r3, #56]	@ 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	699a      	ldr	r2, [r3, #24]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	7c1a      	ldrb	r2, [r3, #16]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f042 0201 	orr.w	r2, r2, #1
 800196c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2201      	movs	r2, #1
 8001972:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
 8001976:	2300      	movs	r3, #0
}
 8001978:	4618      	mov	r0, r3
 800197a:	3708      	adds	r7, #8
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	40016100 	.word	0x40016100

08001984 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8001984:	b480      	push	{r7}
 8001986:	b087      	sub	sp, #28
 8001988:	af00      	add	r7, sp, #0
 800198a:	60f8      	str	r0, [r7, #12]
 800198c:	60b9      	str	r1, [r7, #8]
 800198e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001990:	2300      	movs	r3, #0
 8001992:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800199a:	2b00      	cmp	r3, #0
 800199c:	d02e      	beq.n	80019fc <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80019a4:	2bff      	cmp	r3, #255	@ 0xff
 80019a6:	d029      	beq.n	80019fc <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	68fa      	ldr	r2, [r7, #12]
 80019b0:	6812      	ldr	r2, [r2, #0]
 80019b2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80019b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019ba:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d10d      	bne.n	80019de <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	021b      	lsls	r3, r3, #8
 80019cc:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80019d0:	431a      	orrs	r2, r3
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	e00a      	b.n	80019f4 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	6819      	ldr	r1, [r3, #0]
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	021b      	lsls	r3, r3, #8
 80019e8:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	430a      	orrs	r2, r1
 80019f2:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	631a      	str	r2, [r3, #48]	@ 0x30
 80019fa:	e001      	b.n	8001a00 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8001a00:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	371c      	adds	r7, #28
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
	...

08001a10 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b086      	sub	sp, #24
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	60f8      	str	r0, [r7, #12]
 8001a18:	60b9      	str	r1, [r7, #8]
 8001a1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d002      	beq.n	8001a2c <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d102      	bne.n	8001a32 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	75fb      	strb	r3, [r7, #23]
 8001a30:	e064      	b.n	8001afc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a3c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001a40:	d002      	beq.n	8001a48 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	75fb      	strb	r3, [r7, #23]
 8001a46:	e059      	b.n	8001afc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d10e      	bne.n	8001a6e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d10a      	bne.n	8001a6e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a5c:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d105      	bne.n	8001a6e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2b01      	cmp	r3, #1
 8001a66:	d002      	beq.n	8001a6e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	75fb      	strb	r3, [r7, #23]
 8001a6c:	e046      	b.n	8001afc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d10b      	bne.n	8001a8e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d107      	bne.n	8001a8e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a82:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001a84:	2b20      	cmp	r3, #32
 8001a86:	d102      	bne.n	8001a8e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	75fb      	strb	r3, [r7, #23]
 8001a8c:	e036      	b.n	8001afc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d004      	beq.n	8001aa2 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8001a9e:	2b03      	cmp	r3, #3
 8001aa0:	d12a      	bne.n	8001af8 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aa6:	4a18      	ldr	r2, [pc, #96]	@ (8001b08 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 8001aa8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aae:	4a17      	ldr	r2, [pc, #92]	@ (8001b0c <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 8001ab0:	635a      	str	r2, [r3, #52]	@ 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab6:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 8001ab8:	2b20      	cmp	r3, #32
 8001aba:	d101      	bne.n	8001ac0 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 8001abc:	4a14      	ldr	r2, [pc, #80]	@ (8001b10 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 8001abe:	e000      	b.n	8001ac2 <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 8001ac0:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ac6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	331c      	adds	r3, #28
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	68ba      	ldr	r2, [r7, #8]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	f000 fa1c 	bl	8001f14 <HAL_DMA_Start_IT>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d006      	beq.n	8001af0 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	22ff      	movs	r2, #255	@ 0xff
 8001ae6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      status = HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8001aee:	e005      	b.n	8001afc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8001af0:	68f8      	ldr	r0, [r7, #12]
 8001af2:	f000 f8b3 	bl	8001c5c <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8001af6:	e001      	b.n	8001afc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001af8:	2301      	movs	r3, #1
 8001afa:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 8001afc:	7dfb      	ldrb	r3, [r7, #23]
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3718      	adds	r7, #24
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	08001b85 	.word	0x08001b85
 8001b0c:	08001ba1 	.word	0x08001ba1
 8001b10:	08001b69 	.word	0x08001b69

08001b14 <HAL_DFSDM_FilterRegularStop_DMA>:
  * @note   This function should be called only if regular conversion is ongoing.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStop_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b084      	sub	sp, #16
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	73fb      	strb	r3, [r7, #15]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d007      	beq.n	8001b3a <HAL_DFSDM_FilterRegularStop_DMA+0x26>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG_INJ))
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8001b30:	2b04      	cmp	r3, #4
 8001b32:	d002      	beq.n	8001b3a <HAL_DFSDM_FilterRegularStop_DMA+0x26>
  {
    /* Return error status */
    status = HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	73fb      	strb	r3, [r7, #15]
 8001b38:	e007      	b.n	8001b4a <HAL_DFSDM_FilterRegularStop_DMA+0x36>
  else
  {
    /* Stop current DMA transfer */
    /* No need to check the returned value of HAL_DMA_Abort. */
    /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for DFSDM. */
    (void) HAL_DMA_Abort(hdfsdm_filter->hdmaReg);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f000 fa48 	bl	8001fd4 <HAL_DMA_Abort>

    /* Stop regular conversion */
    DFSDM_RegConvStop(hdfsdm_filter);
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	f000 f8df 	bl	8001d08 <DFSDM_RegConvStop>
  }
  /* Return function status */
  return status;
 8001b4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3710      	adds	r7, #16
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 8001b5c:	bf00      	nop
 8001b5e:	370c      	adds	r7, #12
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr

08001b68 <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b74:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 8001b76:	68f8      	ldr	r0, [r7, #12]
 8001b78:	f7fe fd30 	bl	80005dc <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 8001b7c:	bf00      	nop
 8001b7e:	3710      	adds	r7, #16
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}

08001b84 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b90:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 8001b92:	68f8      	ldr	r0, [r7, #12]
 8001b94:	f7fe fd60 	bl	8000658 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 8001b98:	bf00      	nop
 8001b9a:	3710      	adds	r7, #16
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bac:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	2203      	movs	r2, #3
 8001bb2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8001bb4:	68f8      	ldr	r0, [r7, #12]
 8001bb6:	f7ff ffcd 	bl	8001b54 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 8001bba:	bf00      	nop
 8001bbc:	3710      	adds	r7, #16
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
	...

08001bc4 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b085      	sub	sp, #20
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	4a1c      	ldr	r2, [pc, #112]	@ (8001c40 <DFSDM_GetChannelFromInstance+0x7c>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d102      	bne.n	8001bda <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	60fb      	str	r3, [r7, #12]
 8001bd8:	e02b      	b.n	8001c32 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4a19      	ldr	r2, [pc, #100]	@ (8001c44 <DFSDM_GetChannelFromInstance+0x80>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d102      	bne.n	8001be8 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8001be2:	2301      	movs	r3, #1
 8001be4:	60fb      	str	r3, [r7, #12]
 8001be6:	e024      	b.n	8001c32 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	4a17      	ldr	r2, [pc, #92]	@ (8001c48 <DFSDM_GetChannelFromInstance+0x84>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d102      	bne.n	8001bf6 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8001bf0:	2302      	movs	r3, #2
 8001bf2:	60fb      	str	r3, [r7, #12]
 8001bf4:	e01d      	b.n	8001c32 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	4a14      	ldr	r2, [pc, #80]	@ (8001c4c <DFSDM_GetChannelFromInstance+0x88>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d102      	bne.n	8001c04 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8001bfe:	2304      	movs	r3, #4
 8001c00:	60fb      	str	r3, [r7, #12]
 8001c02:	e016      	b.n	8001c32 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	4a12      	ldr	r2, [pc, #72]	@ (8001c50 <DFSDM_GetChannelFromInstance+0x8c>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d102      	bne.n	8001c12 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8001c0c:	2305      	movs	r3, #5
 8001c0e:	60fb      	str	r3, [r7, #12]
 8001c10:	e00f      	b.n	8001c32 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4a0f      	ldr	r2, [pc, #60]	@ (8001c54 <DFSDM_GetChannelFromInstance+0x90>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d102      	bne.n	8001c20 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8001c1a:	2306      	movs	r3, #6
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	e008      	b.n	8001c32 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	4a0d      	ldr	r2, [pc, #52]	@ (8001c58 <DFSDM_GetChannelFromInstance+0x94>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d102      	bne.n	8001c2e <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8001c28:	2307      	movs	r3, #7
 8001c2a:	60fb      	str	r3, [r7, #12]
 8001c2c:	e001      	b.n	8001c32 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8001c32:	68fb      	ldr	r3, [r7, #12]
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	3714      	adds	r7, #20
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr
 8001c40:	40016000 	.word	0x40016000
 8001c44:	40016020 	.word	0x40016020
 8001c48:	40016040 	.word	0x40016040
 8001c4c:	40016080 	.word	0x40016080
 8001c50:	400160a0 	.word	0x400160a0
 8001c54:	400160c0 	.word	0x400160c0
 8001c58:	400160e0 	.word	0x400160e0

08001c5c <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d108      	bne.n	8001c7e <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	e033      	b.n	8001ce6 <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f022 0201 	bic.w	r2, r2, #1
 8001c8c:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8001c9c:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f042 0201 	orr.w	r2, r2, #1
 8001cac:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001cb4:	2b03      	cmp	r3, #3
 8001cb6:	d116      	bne.n	8001ce6 <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d107      	bne.n	8001cd0 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f042 0202 	orr.w	r2, r2, #2
 8001cce:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d102      	bne.n	8001ce0 <DFSDM_RegConvStart+0x84>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cde:	e000      	b.n	8001ce2 <DFSDM_RegConvStart+0x86>
 8001ce0:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8001ce2:	687a      	ldr	r2, [r7, #4]
 8001ce4:	6493      	str	r3, [r2, #72]	@ 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d101      	bne.n	8001cf4 <DFSDM_RegConvStart+0x98>
 8001cf0:	2202      	movs	r2, #2
 8001cf2:	e000      	b.n	8001cf6 <DFSDM_RegConvStart+0x9a>
 8001cf4:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 8001cfc:	bf00      	nop
 8001cfe:	370c      	adds	r7, #12
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <DFSDM_RegConvStop>:
  * @brief  This function allows to really stop regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStop(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  /* Disable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f022 0201 	bic.w	r2, r2, #1
 8001d1e:	601a      	str	r2, [r3, #0]

  /* If regular trigger was synchronous, reset RSYNC bit in DFSDM_FLTCR1 register */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SYNC_TRIGGER)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d107      	bne.n	8001d38 <DFSDM_RegConvStop+0x30>
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 8001d36:	601a      	str	r2, [r3, #0]
  }

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f042 0201 	orr.w	r2, r2, #1
 8001d46:	601a      	str	r2, [r3, #0]

  /* If injected conversion was in progress, restart it */
  if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG_INJ)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001d4e:	2b04      	cmp	r3, #4
 8001d50:	d116      	bne.n	8001d80 <DFSDM_RegConvStop+0x78>
  {
    if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d107      	bne.n	8001d6a <DFSDM_RegConvStop+0x62>
    {
      hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f042 0202 	orr.w	r2, r2, #2
 8001d68:	601a      	str	r2, [r3, #0]
    }
    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                      hdfsdm_filter->InjectedChannelsNbr : 1U;
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d102      	bne.n	8001d7a <DFSDM_RegConvStop+0x72>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d78:	e000      	b.n	8001d7c <DFSDM_RegConvStop+0x74>
 8001d7a:	2301      	movs	r3, #1
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8001d7c:	687a      	ldr	r2, [r7, #4]
 8001d7e:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                         HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d101      	bne.n	8001d8e <DFSDM_RegConvStop+0x86>
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	e000      	b.n	8001d90 <DFSDM_RegConvStop+0x88>
 8001d8e:	2203      	movs	r2, #3
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 8001d96:	bf00      	nop
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
	...

08001da4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d101      	bne.n	8001db6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e098      	b.n	8001ee8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	461a      	mov	r2, r3
 8001dbc:	4b4d      	ldr	r3, [pc, #308]	@ (8001ef4 <HAL_DMA_Init+0x150>)
 8001dbe:	429a      	cmp	r2, r3
 8001dc0:	d80f      	bhi.n	8001de2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	4b4b      	ldr	r3, [pc, #300]	@ (8001ef8 <HAL_DMA_Init+0x154>)
 8001dca:	4413      	add	r3, r2
 8001dcc:	4a4b      	ldr	r2, [pc, #300]	@ (8001efc <HAL_DMA_Init+0x158>)
 8001dce:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd2:	091b      	lsrs	r3, r3, #4
 8001dd4:	009a      	lsls	r2, r3, #2
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4a48      	ldr	r2, [pc, #288]	@ (8001f00 <HAL_DMA_Init+0x15c>)
 8001dde:	641a      	str	r2, [r3, #64]	@ 0x40
 8001de0:	e00e      	b.n	8001e00 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	461a      	mov	r2, r3
 8001de8:	4b46      	ldr	r3, [pc, #280]	@ (8001f04 <HAL_DMA_Init+0x160>)
 8001dea:	4413      	add	r3, r2
 8001dec:	4a43      	ldr	r2, [pc, #268]	@ (8001efc <HAL_DMA_Init+0x158>)
 8001dee:	fba2 2303 	umull	r2, r3, r2, r3
 8001df2:	091b      	lsrs	r3, r3, #4
 8001df4:	009a      	lsls	r2, r3, #2
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4a42      	ldr	r2, [pc, #264]	@ (8001f08 <HAL_DMA_Init+0x164>)
 8001dfe:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2202      	movs	r2, #2
 8001e04:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001e16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e1a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001e24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	691b      	ldr	r3, [r3, #16]
 8001e2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	699b      	ldr	r3, [r3, #24]
 8001e36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6a1b      	ldr	r3, [r3, #32]
 8001e42:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001e44:	68fa      	ldr	r2, [r7, #12]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	68fa      	ldr	r2, [r7, #12]
 8001e50:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001e5a:	d039      	beq.n	8001ed0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e60:	4a27      	ldr	r2, [pc, #156]	@ (8001f00 <HAL_DMA_Init+0x15c>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d11a      	bne.n	8001e9c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001e66:	4b29      	ldr	r3, [pc, #164]	@ (8001f0c <HAL_DMA_Init+0x168>)
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e6e:	f003 031c 	and.w	r3, r3, #28
 8001e72:	210f      	movs	r1, #15
 8001e74:	fa01 f303 	lsl.w	r3, r1, r3
 8001e78:	43db      	mvns	r3, r3
 8001e7a:	4924      	ldr	r1, [pc, #144]	@ (8001f0c <HAL_DMA_Init+0x168>)
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001e80:	4b22      	ldr	r3, [pc, #136]	@ (8001f0c <HAL_DMA_Init+0x168>)
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6859      	ldr	r1, [r3, #4]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e8c:	f003 031c 	and.w	r3, r3, #28
 8001e90:	fa01 f303 	lsl.w	r3, r1, r3
 8001e94:	491d      	ldr	r1, [pc, #116]	@ (8001f0c <HAL_DMA_Init+0x168>)
 8001e96:	4313      	orrs	r3, r2
 8001e98:	600b      	str	r3, [r1, #0]
 8001e9a:	e019      	b.n	8001ed0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001e9c:	4b1c      	ldr	r3, [pc, #112]	@ (8001f10 <HAL_DMA_Init+0x16c>)
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea4:	f003 031c 	and.w	r3, r3, #28
 8001ea8:	210f      	movs	r1, #15
 8001eaa:	fa01 f303 	lsl.w	r3, r1, r3
 8001eae:	43db      	mvns	r3, r3
 8001eb0:	4917      	ldr	r1, [pc, #92]	@ (8001f10 <HAL_DMA_Init+0x16c>)
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001eb6:	4b16      	ldr	r3, [pc, #88]	@ (8001f10 <HAL_DMA_Init+0x16c>)
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6859      	ldr	r1, [r3, #4]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec2:	f003 031c 	and.w	r3, r3, #28
 8001ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eca:	4911      	ldr	r1, [pc, #68]	@ (8001f10 <HAL_DMA_Init+0x16c>)
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2201      	movs	r2, #1
 8001eda:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001ee6:	2300      	movs	r3, #0
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3714      	adds	r7, #20
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr
 8001ef4:	40020407 	.word	0x40020407
 8001ef8:	bffdfff8 	.word	0xbffdfff8
 8001efc:	cccccccd 	.word	0xcccccccd
 8001f00:	40020000 	.word	0x40020000
 8001f04:	bffdfbf8 	.word	0xbffdfbf8
 8001f08:	40020400 	.word	0x40020400
 8001f0c:	400200a8 	.word	0x400200a8
 8001f10:	400204a8 	.word	0x400204a8

08001f14 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	60f8      	str	r0, [r7, #12]
 8001f1c:	60b9      	str	r1, [r7, #8]
 8001f1e:	607a      	str	r2, [r7, #4]
 8001f20:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f22:	2300      	movs	r3, #0
 8001f24:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f2c:	2b01      	cmp	r3, #1
 8001f2e:	d101      	bne.n	8001f34 <HAL_DMA_Start_IT+0x20>
 8001f30:	2302      	movs	r3, #2
 8001f32:	e04b      	b.n	8001fcc <HAL_DMA_Start_IT+0xb8>
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	2201      	movs	r2, #1
 8001f38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d13a      	bne.n	8001fbe <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	2202      	movs	r2, #2
 8001f4c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	2200      	movs	r2, #0
 8001f54:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f022 0201 	bic.w	r2, r2, #1
 8001f64:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	687a      	ldr	r2, [r7, #4]
 8001f6a:	68b9      	ldr	r1, [r7, #8]
 8001f6c:	68f8      	ldr	r0, [r7, #12]
 8001f6e:	f000 f91e 	bl	80021ae <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d008      	beq.n	8001f8c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f042 020e 	orr.w	r2, r2, #14
 8001f88:	601a      	str	r2, [r3, #0]
 8001f8a:	e00f      	b.n	8001fac <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f022 0204 	bic.w	r2, r2, #4
 8001f9a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f042 020a 	orr.w	r2, r2, #10
 8001faa:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f042 0201 	orr.w	r2, r2, #1
 8001fba:	601a      	str	r2, [r3, #0]
 8001fbc:	e005      	b.n	8001fca <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001fca:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3718      	adds	r7, #24
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b085      	sub	sp, #20
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001fe6:	b2db      	uxtb	r3, r3
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d008      	beq.n	8001ffe <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2204      	movs	r2, #4
 8001ff0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e022      	b.n	8002044 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f022 020e 	bic.w	r2, r2, #14
 800200c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f022 0201 	bic.w	r2, r2, #1
 800201c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002022:	f003 021c 	and.w	r2, r3, #28
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202a:	2101      	movs	r1, #1
 800202c:	fa01 f202 	lsl.w	r2, r1, r2
 8002030:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2201      	movs	r2, #1
 8002036:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2200      	movs	r2, #0
 800203e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002042:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002044:	4618      	mov	r0, r3
 8002046:	3714      	adds	r7, #20
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800206c:	f003 031c 	and.w	r3, r3, #28
 8002070:	2204      	movs	r2, #4
 8002072:	409a      	lsls	r2, r3
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	4013      	ands	r3, r2
 8002078:	2b00      	cmp	r3, #0
 800207a:	d026      	beq.n	80020ca <HAL_DMA_IRQHandler+0x7a>
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	f003 0304 	and.w	r3, r3, #4
 8002082:	2b00      	cmp	r3, #0
 8002084:	d021      	beq.n	80020ca <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 0320 	and.w	r3, r3, #32
 8002090:	2b00      	cmp	r3, #0
 8002092:	d107      	bne.n	80020a4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f022 0204 	bic.w	r2, r2, #4
 80020a2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020a8:	f003 021c 	and.w	r2, r3, #28
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b0:	2104      	movs	r1, #4
 80020b2:	fa01 f202 	lsl.w	r2, r1, r2
 80020b6:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d071      	beq.n	80021a4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80020c8:	e06c      	b.n	80021a4 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ce:	f003 031c 	and.w	r3, r3, #28
 80020d2:	2202      	movs	r2, #2
 80020d4:	409a      	lsls	r2, r3
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	4013      	ands	r3, r2
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d02e      	beq.n	800213c <HAL_DMA_IRQHandler+0xec>
 80020de:	68bb      	ldr	r3, [r7, #8]
 80020e0:	f003 0302 	and.w	r3, r3, #2
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d029      	beq.n	800213c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f003 0320 	and.w	r3, r3, #32
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d10b      	bne.n	800210e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f022 020a 	bic.w	r2, r2, #10
 8002104:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2201      	movs	r2, #1
 800210a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002112:	f003 021c 	and.w	r2, r3, #28
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211a:	2102      	movs	r1, #2
 800211c:	fa01 f202 	lsl.w	r2, r1, r2
 8002120:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800212e:	2b00      	cmp	r3, #0
 8002130:	d038      	beq.n	80021a4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800213a:	e033      	b.n	80021a4 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002140:	f003 031c 	and.w	r3, r3, #28
 8002144:	2208      	movs	r2, #8
 8002146:	409a      	lsls	r2, r3
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	4013      	ands	r3, r2
 800214c:	2b00      	cmp	r3, #0
 800214e:	d02a      	beq.n	80021a6 <HAL_DMA_IRQHandler+0x156>
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	f003 0308 	and.w	r3, r3, #8
 8002156:	2b00      	cmp	r3, #0
 8002158:	d025      	beq.n	80021a6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f022 020e 	bic.w	r2, r2, #14
 8002168:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800216e:	f003 021c 	and.w	r2, r3, #28
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002176:	2101      	movs	r1, #1
 8002178:	fa01 f202 	lsl.w	r2, r1, r2
 800217c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2201      	movs	r2, #1
 8002182:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2201      	movs	r2, #1
 8002188:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2200      	movs	r2, #0
 8002190:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002198:	2b00      	cmp	r3, #0
 800219a:	d004      	beq.n	80021a6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80021a4:	bf00      	nop
 80021a6:	bf00      	nop
}
 80021a8:	3710      	adds	r7, #16
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}

080021ae <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80021ae:	b480      	push	{r7}
 80021b0:	b085      	sub	sp, #20
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	60f8      	str	r0, [r7, #12]
 80021b6:	60b9      	str	r1, [r7, #8]
 80021b8:	607a      	str	r2, [r7, #4]
 80021ba:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c0:	f003 021c 	and.w	r2, r3, #28
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c8:	2101      	movs	r1, #1
 80021ca:	fa01 f202 	lsl.w	r2, r1, r2
 80021ce:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	683a      	ldr	r2, [r7, #0]
 80021d6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	2b10      	cmp	r3, #16
 80021de:	d108      	bne.n	80021f2 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	68ba      	ldr	r2, [r7, #8]
 80021ee:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80021f0:	e007      	b.n	8002202 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	68ba      	ldr	r2, [r7, #8]
 80021f8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	60da      	str	r2, [r3, #12]
}
 8002202:	bf00      	nop
 8002204:	3714      	adds	r7, #20
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
	...

08002210 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002210:	b480      	push	{r7}
 8002212:	b087      	sub	sp, #28
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800221a:	2300      	movs	r3, #0
 800221c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800221e:	e17f      	b.n	8002520 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	2101      	movs	r1, #1
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	fa01 f303 	lsl.w	r3, r1, r3
 800222c:	4013      	ands	r3, r2
 800222e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	2b00      	cmp	r3, #0
 8002234:	f000 8171 	beq.w	800251a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	f003 0303 	and.w	r3, r3, #3
 8002240:	2b01      	cmp	r3, #1
 8002242:	d005      	beq.n	8002250 <HAL_GPIO_Init+0x40>
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f003 0303 	and.w	r3, r3, #3
 800224c:	2b02      	cmp	r3, #2
 800224e:	d130      	bne.n	80022b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	005b      	lsls	r3, r3, #1
 800225a:	2203      	movs	r2, #3
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	43db      	mvns	r3, r3
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4013      	ands	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	68da      	ldr	r2, [r3, #12]
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	005b      	lsls	r3, r3, #1
 8002270:	fa02 f303 	lsl.w	r3, r2, r3
 8002274:	693a      	ldr	r2, [r7, #16]
 8002276:	4313      	orrs	r3, r2
 8002278:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	693a      	ldr	r2, [r7, #16]
 800227e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002286:	2201      	movs	r2, #1
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	fa02 f303 	lsl.w	r3, r2, r3
 800228e:	43db      	mvns	r3, r3
 8002290:	693a      	ldr	r2, [r7, #16]
 8002292:	4013      	ands	r3, r2
 8002294:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	091b      	lsrs	r3, r3, #4
 800229c:	f003 0201 	and.w	r2, r3, #1
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	fa02 f303 	lsl.w	r3, r2, r3
 80022a6:	693a      	ldr	r2, [r7, #16]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f003 0303 	and.w	r3, r3, #3
 80022ba:	2b03      	cmp	r3, #3
 80022bc:	d118      	bne.n	80022f0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80022c4:	2201      	movs	r2, #1
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	fa02 f303 	lsl.w	r3, r2, r3
 80022cc:	43db      	mvns	r3, r3
 80022ce:	693a      	ldr	r2, [r7, #16]
 80022d0:	4013      	ands	r3, r2
 80022d2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	08db      	lsrs	r3, r3, #3
 80022da:	f003 0201 	and.w	r2, r3, #1
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	fa02 f303 	lsl.w	r3, r2, r3
 80022e4:	693a      	ldr	r2, [r7, #16]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f003 0303 	and.w	r3, r3, #3
 80022f8:	2b03      	cmp	r3, #3
 80022fa:	d017      	beq.n	800232c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	005b      	lsls	r3, r3, #1
 8002306:	2203      	movs	r2, #3
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	43db      	mvns	r3, r3
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	4013      	ands	r3, r2
 8002312:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	689a      	ldr	r2, [r3, #8]
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	fa02 f303 	lsl.w	r3, r2, r3
 8002320:	693a      	ldr	r2, [r7, #16]
 8002322:	4313      	orrs	r3, r2
 8002324:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	693a      	ldr	r2, [r7, #16]
 800232a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f003 0303 	and.w	r3, r3, #3
 8002334:	2b02      	cmp	r3, #2
 8002336:	d123      	bne.n	8002380 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	08da      	lsrs	r2, r3, #3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	3208      	adds	r2, #8
 8002340:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002344:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	f003 0307 	and.w	r3, r3, #7
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	220f      	movs	r2, #15
 8002350:	fa02 f303 	lsl.w	r3, r2, r3
 8002354:	43db      	mvns	r3, r3
 8002356:	693a      	ldr	r2, [r7, #16]
 8002358:	4013      	ands	r3, r2
 800235a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	691a      	ldr	r2, [r3, #16]
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	f003 0307 	and.w	r3, r3, #7
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	693a      	ldr	r2, [r7, #16]
 800236e:	4313      	orrs	r3, r2
 8002370:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	08da      	lsrs	r2, r3, #3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	3208      	adds	r2, #8
 800237a:	6939      	ldr	r1, [r7, #16]
 800237c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	005b      	lsls	r3, r3, #1
 800238a:	2203      	movs	r2, #3
 800238c:	fa02 f303 	lsl.w	r3, r2, r3
 8002390:	43db      	mvns	r3, r3
 8002392:	693a      	ldr	r2, [r7, #16]
 8002394:	4013      	ands	r3, r2
 8002396:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	f003 0203 	and.w	r2, r3, #3
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	fa02 f303 	lsl.w	r3, r2, r3
 80023a8:	693a      	ldr	r2, [r7, #16]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	693a      	ldr	r2, [r7, #16]
 80023b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	f000 80ac 	beq.w	800251a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023c2:	4b5f      	ldr	r3, [pc, #380]	@ (8002540 <HAL_GPIO_Init+0x330>)
 80023c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023c6:	4a5e      	ldr	r2, [pc, #376]	@ (8002540 <HAL_GPIO_Init+0x330>)
 80023c8:	f043 0301 	orr.w	r3, r3, #1
 80023cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80023ce:	4b5c      	ldr	r3, [pc, #368]	@ (8002540 <HAL_GPIO_Init+0x330>)
 80023d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023d2:	f003 0301 	and.w	r3, r3, #1
 80023d6:	60bb      	str	r3, [r7, #8]
 80023d8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80023da:	4a5a      	ldr	r2, [pc, #360]	@ (8002544 <HAL_GPIO_Init+0x334>)
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	089b      	lsrs	r3, r3, #2
 80023e0:	3302      	adds	r3, #2
 80023e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	f003 0303 	and.w	r3, r3, #3
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	220f      	movs	r2, #15
 80023f2:	fa02 f303 	lsl.w	r3, r2, r3
 80023f6:	43db      	mvns	r3, r3
 80023f8:	693a      	ldr	r2, [r7, #16]
 80023fa:	4013      	ands	r3, r2
 80023fc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002404:	d025      	beq.n	8002452 <HAL_GPIO_Init+0x242>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4a4f      	ldr	r2, [pc, #316]	@ (8002548 <HAL_GPIO_Init+0x338>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d01f      	beq.n	800244e <HAL_GPIO_Init+0x23e>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4a4e      	ldr	r2, [pc, #312]	@ (800254c <HAL_GPIO_Init+0x33c>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d019      	beq.n	800244a <HAL_GPIO_Init+0x23a>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4a4d      	ldr	r2, [pc, #308]	@ (8002550 <HAL_GPIO_Init+0x340>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d013      	beq.n	8002446 <HAL_GPIO_Init+0x236>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a4c      	ldr	r2, [pc, #304]	@ (8002554 <HAL_GPIO_Init+0x344>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d00d      	beq.n	8002442 <HAL_GPIO_Init+0x232>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a4b      	ldr	r2, [pc, #300]	@ (8002558 <HAL_GPIO_Init+0x348>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d007      	beq.n	800243e <HAL_GPIO_Init+0x22e>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a4a      	ldr	r2, [pc, #296]	@ (800255c <HAL_GPIO_Init+0x34c>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d101      	bne.n	800243a <HAL_GPIO_Init+0x22a>
 8002436:	2306      	movs	r3, #6
 8002438:	e00c      	b.n	8002454 <HAL_GPIO_Init+0x244>
 800243a:	2307      	movs	r3, #7
 800243c:	e00a      	b.n	8002454 <HAL_GPIO_Init+0x244>
 800243e:	2305      	movs	r3, #5
 8002440:	e008      	b.n	8002454 <HAL_GPIO_Init+0x244>
 8002442:	2304      	movs	r3, #4
 8002444:	e006      	b.n	8002454 <HAL_GPIO_Init+0x244>
 8002446:	2303      	movs	r3, #3
 8002448:	e004      	b.n	8002454 <HAL_GPIO_Init+0x244>
 800244a:	2302      	movs	r3, #2
 800244c:	e002      	b.n	8002454 <HAL_GPIO_Init+0x244>
 800244e:	2301      	movs	r3, #1
 8002450:	e000      	b.n	8002454 <HAL_GPIO_Init+0x244>
 8002452:	2300      	movs	r3, #0
 8002454:	697a      	ldr	r2, [r7, #20]
 8002456:	f002 0203 	and.w	r2, r2, #3
 800245a:	0092      	lsls	r2, r2, #2
 800245c:	4093      	lsls	r3, r2
 800245e:	693a      	ldr	r2, [r7, #16]
 8002460:	4313      	orrs	r3, r2
 8002462:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002464:	4937      	ldr	r1, [pc, #220]	@ (8002544 <HAL_GPIO_Init+0x334>)
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	089b      	lsrs	r3, r3, #2
 800246a:	3302      	adds	r3, #2
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002472:	4b3b      	ldr	r3, [pc, #236]	@ (8002560 <HAL_GPIO_Init+0x350>)
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	43db      	mvns	r3, r3
 800247c:	693a      	ldr	r2, [r7, #16]
 800247e:	4013      	ands	r3, r2
 8002480:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d003      	beq.n	8002496 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800248e:	693a      	ldr	r2, [r7, #16]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	4313      	orrs	r3, r2
 8002494:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002496:	4a32      	ldr	r2, [pc, #200]	@ (8002560 <HAL_GPIO_Init+0x350>)
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800249c:	4b30      	ldr	r3, [pc, #192]	@ (8002560 <HAL_GPIO_Init+0x350>)
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	43db      	mvns	r3, r3
 80024a6:	693a      	ldr	r2, [r7, #16]
 80024a8:	4013      	ands	r3, r2
 80024aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d003      	beq.n	80024c0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80024b8:	693a      	ldr	r2, [r7, #16]
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	4313      	orrs	r3, r2
 80024be:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80024c0:	4a27      	ldr	r2, [pc, #156]	@ (8002560 <HAL_GPIO_Init+0x350>)
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80024c6:	4b26      	ldr	r3, [pc, #152]	@ (8002560 <HAL_GPIO_Init+0x350>)
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	43db      	mvns	r3, r3
 80024d0:	693a      	ldr	r2, [r7, #16]
 80024d2:	4013      	ands	r3, r2
 80024d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d003      	beq.n	80024ea <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80024e2:	693a      	ldr	r2, [r7, #16]
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80024ea:	4a1d      	ldr	r2, [pc, #116]	@ (8002560 <HAL_GPIO_Init+0x350>)
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80024f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002560 <HAL_GPIO_Init+0x350>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	43db      	mvns	r3, r3
 80024fa:	693a      	ldr	r2, [r7, #16]
 80024fc:	4013      	ands	r3, r2
 80024fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002508:	2b00      	cmp	r3, #0
 800250a:	d003      	beq.n	8002514 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800250c:	693a      	ldr	r2, [r7, #16]
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	4313      	orrs	r3, r2
 8002512:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002514:	4a12      	ldr	r2, [pc, #72]	@ (8002560 <HAL_GPIO_Init+0x350>)
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	3301      	adds	r3, #1
 800251e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	fa22 f303 	lsr.w	r3, r2, r3
 800252a:	2b00      	cmp	r3, #0
 800252c:	f47f ae78 	bne.w	8002220 <HAL_GPIO_Init+0x10>
  }
}
 8002530:	bf00      	nop
 8002532:	bf00      	nop
 8002534:	371c      	adds	r7, #28
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	40021000 	.word	0x40021000
 8002544:	40010000 	.word	0x40010000
 8002548:	48000400 	.word	0x48000400
 800254c:	48000800 	.word	0x48000800
 8002550:	48000c00 	.word	0x48000c00
 8002554:	48001000 	.word	0x48001000
 8002558:	48001400 	.word	0x48001400
 800255c:	48001800 	.word	0x48001800
 8002560:	40010400 	.word	0x40010400

08002564 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	460b      	mov	r3, r1
 800256e:	807b      	strh	r3, [r7, #2]
 8002570:	4613      	mov	r3, r2
 8002572:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002574:	787b      	ldrb	r3, [r7, #1]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d003      	beq.n	8002582 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800257a:	887a      	ldrh	r2, [r7, #2]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002580:	e002      	b.n	8002588 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002582:	887a      	ldrh	r2, [r7, #2]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002588:	bf00      	nop
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d101      	bne.n	80025a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e08d      	b.n	80026c2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d106      	bne.n	80025c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2200      	movs	r2, #0
 80025b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f7fe fcca 	bl	8000f54 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2224      	movs	r2, #36	@ 0x24
 80025c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f022 0201 	bic.w	r2, r2, #1
 80025d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	685a      	ldr	r2, [r3, #4]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80025e4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	689a      	ldr	r2, [r3, #8]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80025f4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	68db      	ldr	r3, [r3, #12]
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d107      	bne.n	800260e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	689a      	ldr	r2, [r3, #8]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800260a:	609a      	str	r2, [r3, #8]
 800260c:	e006      	b.n	800261c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	689a      	ldr	r2, [r3, #8]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800261a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	2b02      	cmp	r3, #2
 8002622:	d108      	bne.n	8002636 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	685a      	ldr	r2, [r3, #4]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002632:	605a      	str	r2, [r3, #4]
 8002634:	e007      	b.n	8002646 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	685a      	ldr	r2, [r3, #4]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002644:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	6812      	ldr	r2, [r2, #0]
 8002650:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002654:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002658:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	68da      	ldr	r2, [r3, #12]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002668:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	691a      	ldr	r2, [r3, #16]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	695b      	ldr	r3, [r3, #20]
 8002672:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	699b      	ldr	r3, [r3, #24]
 800267a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	430a      	orrs	r2, r1
 8002682:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	69d9      	ldr	r1, [r3, #28]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6a1a      	ldr	r2, [r3, #32]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	430a      	orrs	r2, r1
 8002692:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f042 0201 	orr.w	r2, r2, #1
 80026a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2200      	movs	r2, #0
 80026a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2220      	movs	r2, #32
 80026ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2200      	movs	r2, #0
 80026b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80026c0:	2300      	movs	r3, #0
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3708      	adds	r7, #8
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
	...

080026cc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b088      	sub	sp, #32
 80026d0:	af02      	add	r7, sp, #8
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	4608      	mov	r0, r1
 80026d6:	4611      	mov	r1, r2
 80026d8:	461a      	mov	r2, r3
 80026da:	4603      	mov	r3, r0
 80026dc:	817b      	strh	r3, [r7, #10]
 80026de:	460b      	mov	r3, r1
 80026e0:	813b      	strh	r3, [r7, #8]
 80026e2:	4613      	mov	r3, r2
 80026e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	2b20      	cmp	r3, #32
 80026f0:	f040 80f9 	bne.w	80028e6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80026f4:	6a3b      	ldr	r3, [r7, #32]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d002      	beq.n	8002700 <HAL_I2C_Mem_Write+0x34>
 80026fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d105      	bne.n	800270c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002706:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e0ed      	b.n	80028e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002712:	2b01      	cmp	r3, #1
 8002714:	d101      	bne.n	800271a <HAL_I2C_Mem_Write+0x4e>
 8002716:	2302      	movs	r3, #2
 8002718:	e0e6      	b.n	80028e8 <HAL_I2C_Mem_Write+0x21c>
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2201      	movs	r2, #1
 800271e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002722:	f7fe fe53 	bl	80013cc <HAL_GetTick>
 8002726:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	9300      	str	r3, [sp, #0]
 800272c:	2319      	movs	r3, #25
 800272e:	2201      	movs	r2, #1
 8002730:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002734:	68f8      	ldr	r0, [r7, #12]
 8002736:	f000 f955 	bl	80029e4 <I2C_WaitOnFlagUntilTimeout>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d001      	beq.n	8002744 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	e0d1      	b.n	80028e8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2221      	movs	r2, #33	@ 0x21
 8002748:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2240      	movs	r2, #64	@ 0x40
 8002750:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2200      	movs	r2, #0
 8002758:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	6a3a      	ldr	r2, [r7, #32]
 800275e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002764:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2200      	movs	r2, #0
 800276a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800276c:	88f8      	ldrh	r0, [r7, #6]
 800276e:	893a      	ldrh	r2, [r7, #8]
 8002770:	8979      	ldrh	r1, [r7, #10]
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	9301      	str	r3, [sp, #4]
 8002776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002778:	9300      	str	r3, [sp, #0]
 800277a:	4603      	mov	r3, r0
 800277c:	68f8      	ldr	r0, [r7, #12]
 800277e:	f000 f8b9 	bl	80028f4 <I2C_RequestMemoryWrite>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d005      	beq.n	8002794 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2200      	movs	r2, #0
 800278c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e0a9      	b.n	80028e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002798:	b29b      	uxth	r3, r3
 800279a:	2bff      	cmp	r3, #255	@ 0xff
 800279c:	d90e      	bls.n	80027bc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	22ff      	movs	r2, #255	@ 0xff
 80027a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027a8:	b2da      	uxtb	r2, r3
 80027aa:	8979      	ldrh	r1, [r7, #10]
 80027ac:	2300      	movs	r3, #0
 80027ae:	9300      	str	r3, [sp, #0]
 80027b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027b4:	68f8      	ldr	r0, [r7, #12]
 80027b6:	f000 fad9 	bl	8002d6c <I2C_TransferConfig>
 80027ba:	e00f      	b.n	80027dc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027c0:	b29a      	uxth	r2, r3
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027ca:	b2da      	uxtb	r2, r3
 80027cc:	8979      	ldrh	r1, [r7, #10]
 80027ce:	2300      	movs	r3, #0
 80027d0:	9300      	str	r3, [sp, #0]
 80027d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027d6:	68f8      	ldr	r0, [r7, #12]
 80027d8:	f000 fac8 	bl	8002d6c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027dc:	697a      	ldr	r2, [r7, #20]
 80027de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80027e0:	68f8      	ldr	r0, [r7, #12]
 80027e2:	f000 f958 	bl	8002a96 <I2C_WaitOnTXISFlagUntilTimeout>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e07b      	b.n	80028e8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f4:	781a      	ldrb	r2, [r3, #0]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002800:	1c5a      	adds	r2, r3, #1
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800280a:	b29b      	uxth	r3, r3
 800280c:	3b01      	subs	r3, #1
 800280e:	b29a      	uxth	r2, r3
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002818:	3b01      	subs	r3, #1
 800281a:	b29a      	uxth	r2, r3
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002824:	b29b      	uxth	r3, r3
 8002826:	2b00      	cmp	r3, #0
 8002828:	d034      	beq.n	8002894 <HAL_I2C_Mem_Write+0x1c8>
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800282e:	2b00      	cmp	r3, #0
 8002830:	d130      	bne.n	8002894 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	9300      	str	r3, [sp, #0]
 8002836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002838:	2200      	movs	r2, #0
 800283a:	2180      	movs	r1, #128	@ 0x80
 800283c:	68f8      	ldr	r0, [r7, #12]
 800283e:	f000 f8d1 	bl	80029e4 <I2C_WaitOnFlagUntilTimeout>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e04d      	b.n	80028e8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002850:	b29b      	uxth	r3, r3
 8002852:	2bff      	cmp	r3, #255	@ 0xff
 8002854:	d90e      	bls.n	8002874 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	22ff      	movs	r2, #255	@ 0xff
 800285a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002860:	b2da      	uxtb	r2, r3
 8002862:	8979      	ldrh	r1, [r7, #10]
 8002864:	2300      	movs	r3, #0
 8002866:	9300      	str	r3, [sp, #0]
 8002868:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800286c:	68f8      	ldr	r0, [r7, #12]
 800286e:	f000 fa7d 	bl	8002d6c <I2C_TransferConfig>
 8002872:	e00f      	b.n	8002894 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002878:	b29a      	uxth	r2, r3
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002882:	b2da      	uxtb	r2, r3
 8002884:	8979      	ldrh	r1, [r7, #10]
 8002886:	2300      	movs	r3, #0
 8002888:	9300      	str	r3, [sp, #0]
 800288a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800288e:	68f8      	ldr	r0, [r7, #12]
 8002890:	f000 fa6c 	bl	8002d6c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002898:	b29b      	uxth	r3, r3
 800289a:	2b00      	cmp	r3, #0
 800289c:	d19e      	bne.n	80027dc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80028a2:	68f8      	ldr	r0, [r7, #12]
 80028a4:	f000 f93e 	bl	8002b24 <I2C_WaitOnSTOPFlagUntilTimeout>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e01a      	b.n	80028e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	2220      	movs	r2, #32
 80028b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	6859      	ldr	r1, [r3, #4]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	4b0a      	ldr	r3, [pc, #40]	@ (80028f0 <HAL_I2C_Mem_Write+0x224>)
 80028c6:	400b      	ands	r3, r1
 80028c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2220      	movs	r2, #32
 80028ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2200      	movs	r2, #0
 80028d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2200      	movs	r2, #0
 80028de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80028e2:	2300      	movs	r3, #0
 80028e4:	e000      	b.n	80028e8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80028e6:	2302      	movs	r3, #2
  }
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3718      	adds	r7, #24
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	fe00e800 	.word	0xfe00e800

080028f4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b086      	sub	sp, #24
 80028f8:	af02      	add	r7, sp, #8
 80028fa:	60f8      	str	r0, [r7, #12]
 80028fc:	4608      	mov	r0, r1
 80028fe:	4611      	mov	r1, r2
 8002900:	461a      	mov	r2, r3
 8002902:	4603      	mov	r3, r0
 8002904:	817b      	strh	r3, [r7, #10]
 8002906:	460b      	mov	r3, r1
 8002908:	813b      	strh	r3, [r7, #8]
 800290a:	4613      	mov	r3, r2
 800290c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800290e:	88fb      	ldrh	r3, [r7, #6]
 8002910:	b2da      	uxtb	r2, r3
 8002912:	8979      	ldrh	r1, [r7, #10]
 8002914:	4b20      	ldr	r3, [pc, #128]	@ (8002998 <I2C_RequestMemoryWrite+0xa4>)
 8002916:	9300      	str	r3, [sp, #0]
 8002918:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800291c:	68f8      	ldr	r0, [r7, #12]
 800291e:	f000 fa25 	bl	8002d6c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002922:	69fa      	ldr	r2, [r7, #28]
 8002924:	69b9      	ldr	r1, [r7, #24]
 8002926:	68f8      	ldr	r0, [r7, #12]
 8002928:	f000 f8b5 	bl	8002a96 <I2C_WaitOnTXISFlagUntilTimeout>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e02c      	b.n	8002990 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002936:	88fb      	ldrh	r3, [r7, #6]
 8002938:	2b01      	cmp	r3, #1
 800293a:	d105      	bne.n	8002948 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800293c:	893b      	ldrh	r3, [r7, #8]
 800293e:	b2da      	uxtb	r2, r3
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	629a      	str	r2, [r3, #40]	@ 0x28
 8002946:	e015      	b.n	8002974 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002948:	893b      	ldrh	r3, [r7, #8]
 800294a:	0a1b      	lsrs	r3, r3, #8
 800294c:	b29b      	uxth	r3, r3
 800294e:	b2da      	uxtb	r2, r3
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002956:	69fa      	ldr	r2, [r7, #28]
 8002958:	69b9      	ldr	r1, [r7, #24]
 800295a:	68f8      	ldr	r0, [r7, #12]
 800295c:	f000 f89b 	bl	8002a96 <I2C_WaitOnTXISFlagUntilTimeout>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d001      	beq.n	800296a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e012      	b.n	8002990 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800296a:	893b      	ldrh	r3, [r7, #8]
 800296c:	b2da      	uxtb	r2, r3
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	9300      	str	r3, [sp, #0]
 8002978:	69bb      	ldr	r3, [r7, #24]
 800297a:	2200      	movs	r2, #0
 800297c:	2180      	movs	r1, #128	@ 0x80
 800297e:	68f8      	ldr	r0, [r7, #12]
 8002980:	f000 f830 	bl	80029e4 <I2C_WaitOnFlagUntilTimeout>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d001      	beq.n	800298e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e000      	b.n	8002990 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800298e:	2300      	movs	r3, #0
}
 8002990:	4618      	mov	r0, r3
 8002992:	3710      	adds	r7, #16
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	80002000 	.word	0x80002000

0800299c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	699b      	ldr	r3, [r3, #24]
 80029aa:	f003 0302 	and.w	r3, r3, #2
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d103      	bne.n	80029ba <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2200      	movs	r2, #0
 80029b8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	699b      	ldr	r3, [r3, #24]
 80029c0:	f003 0301 	and.w	r3, r3, #1
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d007      	beq.n	80029d8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	699a      	ldr	r2, [r3, #24]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f042 0201 	orr.w	r2, r2, #1
 80029d6:	619a      	str	r2, [r3, #24]
  }
}
 80029d8:	bf00      	nop
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	60b9      	str	r1, [r7, #8]
 80029ee:	603b      	str	r3, [r7, #0]
 80029f0:	4613      	mov	r3, r2
 80029f2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80029f4:	e03b      	b.n	8002a6e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80029f6:	69ba      	ldr	r2, [r7, #24]
 80029f8:	6839      	ldr	r1, [r7, #0]
 80029fa:	68f8      	ldr	r0, [r7, #12]
 80029fc:	f000 f8d6 	bl	8002bac <I2C_IsErrorOccurred>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d001      	beq.n	8002a0a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e041      	b.n	8002a8e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a10:	d02d      	beq.n	8002a6e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a12:	f7fe fcdb 	bl	80013cc <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d302      	bcc.n	8002a28 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d122      	bne.n	8002a6e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	699a      	ldr	r2, [r3, #24]
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	4013      	ands	r3, r2
 8002a32:	68ba      	ldr	r2, [r7, #8]
 8002a34:	429a      	cmp	r2, r3
 8002a36:	bf0c      	ite	eq
 8002a38:	2301      	moveq	r3, #1
 8002a3a:	2300      	movne	r3, #0
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	461a      	mov	r2, r3
 8002a40:	79fb      	ldrb	r3, [r7, #7]
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d113      	bne.n	8002a6e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4a:	f043 0220 	orr.w	r2, r3, #32
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2220      	movs	r2, #32
 8002a56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2200      	movs	r2, #0
 8002a66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e00f      	b.n	8002a8e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	699a      	ldr	r2, [r3, #24]
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	4013      	ands	r3, r2
 8002a78:	68ba      	ldr	r2, [r7, #8]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	bf0c      	ite	eq
 8002a7e:	2301      	moveq	r3, #1
 8002a80:	2300      	movne	r3, #0
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	461a      	mov	r2, r3
 8002a86:	79fb      	ldrb	r3, [r7, #7]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d0b4      	beq.n	80029f6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3710      	adds	r7, #16
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b084      	sub	sp, #16
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	60f8      	str	r0, [r7, #12]
 8002a9e:	60b9      	str	r1, [r7, #8]
 8002aa0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002aa2:	e033      	b.n	8002b0c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	68b9      	ldr	r1, [r7, #8]
 8002aa8:	68f8      	ldr	r0, [r7, #12]
 8002aaa:	f000 f87f 	bl	8002bac <I2C_IsErrorOccurred>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d001      	beq.n	8002ab8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e031      	b.n	8002b1c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002abe:	d025      	beq.n	8002b0c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ac0:	f7fe fc84 	bl	80013cc <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	68ba      	ldr	r2, [r7, #8]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d302      	bcc.n	8002ad6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d11a      	bne.n	8002b0c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	699b      	ldr	r3, [r3, #24]
 8002adc:	f003 0302 	and.w	r3, r3, #2
 8002ae0:	2b02      	cmp	r3, #2
 8002ae2:	d013      	beq.n	8002b0c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ae8:	f043 0220 	orr.w	r2, r3, #32
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2220      	movs	r2, #32
 8002af4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2200      	movs	r2, #0
 8002afc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2200      	movs	r2, #0
 8002b04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e007      	b.n	8002b1c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	f003 0302 	and.w	r3, r3, #2
 8002b16:	2b02      	cmp	r3, #2
 8002b18:	d1c4      	bne.n	8002aa4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b1a:	2300      	movs	r3, #0
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3710      	adds	r7, #16
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	60f8      	str	r0, [r7, #12]
 8002b2c:	60b9      	str	r1, [r7, #8]
 8002b2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b30:	e02f      	b.n	8002b92 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b32:	687a      	ldr	r2, [r7, #4]
 8002b34:	68b9      	ldr	r1, [r7, #8]
 8002b36:	68f8      	ldr	r0, [r7, #12]
 8002b38:	f000 f838 	bl	8002bac <I2C_IsErrorOccurred>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d001      	beq.n	8002b46 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e02d      	b.n	8002ba2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b46:	f7fe fc41 	bl	80013cc <HAL_GetTick>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	68ba      	ldr	r2, [r7, #8]
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d302      	bcc.n	8002b5c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d11a      	bne.n	8002b92 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	699b      	ldr	r3, [r3, #24]
 8002b62:	f003 0320 	and.w	r3, r3, #32
 8002b66:	2b20      	cmp	r3, #32
 8002b68:	d013      	beq.n	8002b92 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b6e:	f043 0220 	orr.w	r2, r3, #32
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2220      	movs	r2, #32
 8002b7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2200      	movs	r2, #0
 8002b82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e007      	b.n	8002ba2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	699b      	ldr	r3, [r3, #24]
 8002b98:	f003 0320 	and.w	r3, r3, #32
 8002b9c:	2b20      	cmp	r3, #32
 8002b9e:	d1c8      	bne.n	8002b32 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3710      	adds	r7, #16
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
	...

08002bac <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b08a      	sub	sp, #40	@ 0x28
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	60b9      	str	r1, [r7, #8]
 8002bb6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	699b      	ldr	r3, [r3, #24]
 8002bc4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002bce:	69bb      	ldr	r3, [r7, #24]
 8002bd0:	f003 0310 	and.w	r3, r3, #16
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d068      	beq.n	8002caa <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	2210      	movs	r2, #16
 8002bde:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002be0:	e049      	b.n	8002c76 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be8:	d045      	beq.n	8002c76 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002bea:	f7fe fbef 	bl	80013cc <HAL_GetTick>
 8002bee:	4602      	mov	r2, r0
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	1ad3      	subs	r3, r2, r3
 8002bf4:	68ba      	ldr	r2, [r7, #8]
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d302      	bcc.n	8002c00 <I2C_IsErrorOccurred+0x54>
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d13a      	bne.n	8002c76 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c0a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002c12:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c22:	d121      	bne.n	8002c68 <I2C_IsErrorOccurred+0xbc>
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c2a:	d01d      	beq.n	8002c68 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002c2c:	7cfb      	ldrb	r3, [r7, #19]
 8002c2e:	2b20      	cmp	r3, #32
 8002c30:	d01a      	beq.n	8002c68 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	685a      	ldr	r2, [r3, #4]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c40:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002c42:	f7fe fbc3 	bl	80013cc <HAL_GetTick>
 8002c46:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c48:	e00e      	b.n	8002c68 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002c4a:	f7fe fbbf 	bl	80013cc <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	2b19      	cmp	r3, #25
 8002c56:	d907      	bls.n	8002c68 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002c58:	6a3b      	ldr	r3, [r7, #32]
 8002c5a:	f043 0320 	orr.w	r3, r3, #32
 8002c5e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002c66:	e006      	b.n	8002c76 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	699b      	ldr	r3, [r3, #24]
 8002c6e:	f003 0320 	and.w	r3, r3, #32
 8002c72:	2b20      	cmp	r3, #32
 8002c74:	d1e9      	bne.n	8002c4a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	699b      	ldr	r3, [r3, #24]
 8002c7c:	f003 0320 	and.w	r3, r3, #32
 8002c80:	2b20      	cmp	r3, #32
 8002c82:	d003      	beq.n	8002c8c <I2C_IsErrorOccurred+0xe0>
 8002c84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d0aa      	beq.n	8002be2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002c8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d103      	bne.n	8002c9c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2220      	movs	r2, #32
 8002c9a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002c9c:	6a3b      	ldr	r3, [r7, #32]
 8002c9e:	f043 0304 	orr.w	r3, r3, #4
 8002ca2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	699b      	ldr	r3, [r3, #24]
 8002cb0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d00b      	beq.n	8002cd4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002cbc:	6a3b      	ldr	r3, [r7, #32]
 8002cbe:	f043 0301 	orr.w	r3, r3, #1
 8002cc2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ccc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002cd4:	69bb      	ldr	r3, [r7, #24]
 8002cd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d00b      	beq.n	8002cf6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002cde:	6a3b      	ldr	r3, [r7, #32]
 8002ce0:	f043 0308 	orr.w	r3, r3, #8
 8002ce4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002cee:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002cf6:	69bb      	ldr	r3, [r7, #24]
 8002cf8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d00b      	beq.n	8002d18 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002d00:	6a3b      	ldr	r3, [r7, #32]
 8002d02:	f043 0302 	orr.w	r3, r3, #2
 8002d06:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d10:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002d18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d01c      	beq.n	8002d5a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002d20:	68f8      	ldr	r0, [r7, #12]
 8002d22:	f7ff fe3b 	bl	800299c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	6859      	ldr	r1, [r3, #4]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	4b0d      	ldr	r3, [pc, #52]	@ (8002d68 <I2C_IsErrorOccurred+0x1bc>)
 8002d32:	400b      	ands	r3, r1
 8002d34:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d3a:	6a3b      	ldr	r3, [r7, #32]
 8002d3c:	431a      	orrs	r2, r3
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2220      	movs	r2, #32
 8002d46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2200      	movs	r2, #0
 8002d56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002d5a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3728      	adds	r7, #40	@ 0x28
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	fe00e800 	.word	0xfe00e800

08002d6c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b087      	sub	sp, #28
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	60f8      	str	r0, [r7, #12]
 8002d74:	607b      	str	r3, [r7, #4]
 8002d76:	460b      	mov	r3, r1
 8002d78:	817b      	strh	r3, [r7, #10]
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002d7e:	897b      	ldrh	r3, [r7, #10]
 8002d80:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002d84:	7a7b      	ldrb	r3, [r7, #9]
 8002d86:	041b      	lsls	r3, r3, #16
 8002d88:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002d8c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002d92:	6a3b      	ldr	r3, [r7, #32]
 8002d94:	4313      	orrs	r3, r2
 8002d96:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d9a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	685a      	ldr	r2, [r3, #4]
 8002da2:	6a3b      	ldr	r3, [r7, #32]
 8002da4:	0d5b      	lsrs	r3, r3, #21
 8002da6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002daa:	4b08      	ldr	r3, [pc, #32]	@ (8002dcc <I2C_TransferConfig+0x60>)
 8002dac:	430b      	orrs	r3, r1
 8002dae:	43db      	mvns	r3, r3
 8002db0:	ea02 0103 	and.w	r1, r2, r3
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	697a      	ldr	r2, [r7, #20]
 8002dba:	430a      	orrs	r2, r1
 8002dbc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002dbe:	bf00      	nop
 8002dc0:	371c      	adds	r7, #28
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc8:	4770      	bx	lr
 8002dca:	bf00      	nop
 8002dcc:	03ff63ff 	.word	0x03ff63ff

08002dd0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2b20      	cmp	r3, #32
 8002de4:	d138      	bne.n	8002e58 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d101      	bne.n	8002df4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002df0:	2302      	movs	r3, #2
 8002df2:	e032      	b.n	8002e5a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2201      	movs	r2, #1
 8002df8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2224      	movs	r2, #36	@ 0x24
 8002e00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f022 0201 	bic.w	r2, r2, #1
 8002e12:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002e22:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	6819      	ldr	r1, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	683a      	ldr	r2, [r7, #0]
 8002e30:	430a      	orrs	r2, r1
 8002e32:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f042 0201 	orr.w	r2, r2, #1
 8002e42:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2220      	movs	r2, #32
 8002e48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002e54:	2300      	movs	r3, #0
 8002e56:	e000      	b.n	8002e5a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002e58:	2302      	movs	r3, #2
  }
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	370c      	adds	r7, #12
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr

08002e66 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002e66:	b480      	push	{r7}
 8002e68:	b085      	sub	sp, #20
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
 8002e6e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	2b20      	cmp	r3, #32
 8002e7a:	d139      	bne.n	8002ef0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d101      	bne.n	8002e8a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002e86:	2302      	movs	r3, #2
 8002e88:	e033      	b.n	8002ef2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2224      	movs	r2, #36	@ 0x24
 8002e96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f022 0201 	bic.w	r2, r2, #1
 8002ea8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002eb8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	021b      	lsls	r3, r3, #8
 8002ebe:	68fa      	ldr	r2, [r7, #12]
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	68fa      	ldr	r2, [r7, #12]
 8002eca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f042 0201 	orr.w	r2, r2, #1
 8002eda:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2220      	movs	r2, #32
 8002ee0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002eec:	2300      	movs	r3, #0
 8002eee:	e000      	b.n	8002ef2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002ef0:	2302      	movs	r3, #2
  }
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3714      	adds	r7, #20
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
	...

08002f00 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002f04:	4b04      	ldr	r3, [pc, #16]	@ (8002f18 <HAL_PWREx_GetVoltageRange+0x18>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr
 8002f16:	bf00      	nop
 8002f18:	40007000 	.word	0x40007000

08002f1c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b085      	sub	sp, #20
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f2a:	d130      	bne.n	8002f8e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f2c:	4b23      	ldr	r3, [pc, #140]	@ (8002fbc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f38:	d038      	beq.n	8002fac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f3a:	4b20      	ldr	r3, [pc, #128]	@ (8002fbc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f42:	4a1e      	ldr	r2, [pc, #120]	@ (8002fbc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f44:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f48:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002f4a:	4b1d      	ldr	r3, [pc, #116]	@ (8002fc0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2232      	movs	r2, #50	@ 0x32
 8002f50:	fb02 f303 	mul.w	r3, r2, r3
 8002f54:	4a1b      	ldr	r2, [pc, #108]	@ (8002fc4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002f56:	fba2 2303 	umull	r2, r3, r2, r3
 8002f5a:	0c9b      	lsrs	r3, r3, #18
 8002f5c:	3301      	adds	r3, #1
 8002f5e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f60:	e002      	b.n	8002f68 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	3b01      	subs	r3, #1
 8002f66:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f68:	4b14      	ldr	r3, [pc, #80]	@ (8002fbc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f6a:	695b      	ldr	r3, [r3, #20]
 8002f6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f74:	d102      	bne.n	8002f7c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d1f2      	bne.n	8002f62 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002f7c:	4b0f      	ldr	r3, [pc, #60]	@ (8002fbc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f7e:	695b      	ldr	r3, [r3, #20]
 8002f80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f88:	d110      	bne.n	8002fac <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e00f      	b.n	8002fae <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8002fbc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f9a:	d007      	beq.n	8002fac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002f9c:	4b07      	ldr	r3, [pc, #28]	@ (8002fbc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002fa4:	4a05      	ldr	r2, [pc, #20]	@ (8002fbc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fa6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002faa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3714      	adds	r7, #20
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr
 8002fba:	bf00      	nop
 8002fbc:	40007000 	.word	0x40007000
 8002fc0:	20000000 	.word	0x20000000
 8002fc4:	431bde83 	.word	0x431bde83

08002fc8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b088      	sub	sp, #32
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d101      	bne.n	8002fda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e3ca      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fda:	4b97      	ldr	r3, [pc, #604]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	f003 030c 	and.w	r3, r3, #12
 8002fe2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fe4:	4b94      	ldr	r3, [pc, #592]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	f003 0303 	and.w	r3, r3, #3
 8002fec:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0310 	and.w	r3, r3, #16
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	f000 80e4 	beq.w	80031c4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d007      	beq.n	8003012 <HAL_RCC_OscConfig+0x4a>
 8003002:	69bb      	ldr	r3, [r7, #24]
 8003004:	2b0c      	cmp	r3, #12
 8003006:	f040 808b 	bne.w	8003120 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	2b01      	cmp	r3, #1
 800300e:	f040 8087 	bne.w	8003120 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003012:	4b89      	ldr	r3, [pc, #548]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0302 	and.w	r3, r3, #2
 800301a:	2b00      	cmp	r3, #0
 800301c:	d005      	beq.n	800302a <HAL_RCC_OscConfig+0x62>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	699b      	ldr	r3, [r3, #24]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d101      	bne.n	800302a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e3a2      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6a1a      	ldr	r2, [r3, #32]
 800302e:	4b82      	ldr	r3, [pc, #520]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0308 	and.w	r3, r3, #8
 8003036:	2b00      	cmp	r3, #0
 8003038:	d004      	beq.n	8003044 <HAL_RCC_OscConfig+0x7c>
 800303a:	4b7f      	ldr	r3, [pc, #508]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003042:	e005      	b.n	8003050 <HAL_RCC_OscConfig+0x88>
 8003044:	4b7c      	ldr	r3, [pc, #496]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 8003046:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800304a:	091b      	lsrs	r3, r3, #4
 800304c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003050:	4293      	cmp	r3, r2
 8003052:	d223      	bcs.n	800309c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a1b      	ldr	r3, [r3, #32]
 8003058:	4618      	mov	r0, r3
 800305a:	f000 fd55 	bl	8003b08 <RCC_SetFlashLatencyFromMSIRange>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d001      	beq.n	8003068 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	e383      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003068:	4b73      	ldr	r3, [pc, #460]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a72      	ldr	r2, [pc, #456]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 800306e:	f043 0308 	orr.w	r3, r3, #8
 8003072:	6013      	str	r3, [r2, #0]
 8003074:	4b70      	ldr	r3, [pc, #448]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6a1b      	ldr	r3, [r3, #32]
 8003080:	496d      	ldr	r1, [pc, #436]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 8003082:	4313      	orrs	r3, r2
 8003084:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003086:	4b6c      	ldr	r3, [pc, #432]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	69db      	ldr	r3, [r3, #28]
 8003092:	021b      	lsls	r3, r3, #8
 8003094:	4968      	ldr	r1, [pc, #416]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 8003096:	4313      	orrs	r3, r2
 8003098:	604b      	str	r3, [r1, #4]
 800309a:	e025      	b.n	80030e8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800309c:	4b66      	ldr	r3, [pc, #408]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a65      	ldr	r2, [pc, #404]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 80030a2:	f043 0308 	orr.w	r3, r3, #8
 80030a6:	6013      	str	r3, [r2, #0]
 80030a8:	4b63      	ldr	r3, [pc, #396]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6a1b      	ldr	r3, [r3, #32]
 80030b4:	4960      	ldr	r1, [pc, #384]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 80030b6:	4313      	orrs	r3, r2
 80030b8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030ba:	4b5f      	ldr	r3, [pc, #380]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	69db      	ldr	r3, [r3, #28]
 80030c6:	021b      	lsls	r3, r3, #8
 80030c8:	495b      	ldr	r1, [pc, #364]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 80030ca:	4313      	orrs	r3, r2
 80030cc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80030ce:	69bb      	ldr	r3, [r7, #24]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d109      	bne.n	80030e8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6a1b      	ldr	r3, [r3, #32]
 80030d8:	4618      	mov	r0, r3
 80030da:	f000 fd15 	bl	8003b08 <RCC_SetFlashLatencyFromMSIRange>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d001      	beq.n	80030e8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e343      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80030e8:	f000 fc4a 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 80030ec:	4602      	mov	r2, r0
 80030ee:	4b52      	ldr	r3, [pc, #328]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	091b      	lsrs	r3, r3, #4
 80030f4:	f003 030f 	and.w	r3, r3, #15
 80030f8:	4950      	ldr	r1, [pc, #320]	@ (800323c <HAL_RCC_OscConfig+0x274>)
 80030fa:	5ccb      	ldrb	r3, [r1, r3]
 80030fc:	f003 031f 	and.w	r3, r3, #31
 8003100:	fa22 f303 	lsr.w	r3, r2, r3
 8003104:	4a4e      	ldr	r2, [pc, #312]	@ (8003240 <HAL_RCC_OscConfig+0x278>)
 8003106:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003108:	4b4e      	ldr	r3, [pc, #312]	@ (8003244 <HAL_RCC_OscConfig+0x27c>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4618      	mov	r0, r3
 800310e:	f7fe f90d 	bl	800132c <HAL_InitTick>
 8003112:	4603      	mov	r3, r0
 8003114:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003116:	7bfb      	ldrb	r3, [r7, #15]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d052      	beq.n	80031c2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800311c:	7bfb      	ldrb	r3, [r7, #15]
 800311e:	e327      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	699b      	ldr	r3, [r3, #24]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d032      	beq.n	800318e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003128:	4b43      	ldr	r3, [pc, #268]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a42      	ldr	r2, [pc, #264]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 800312e:	f043 0301 	orr.w	r3, r3, #1
 8003132:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003134:	f7fe f94a 	bl	80013cc <HAL_GetTick>
 8003138:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800313a:	e008      	b.n	800314e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800313c:	f7fe f946 	bl	80013cc <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	2b02      	cmp	r3, #2
 8003148:	d901      	bls.n	800314e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e310      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800314e:	4b3a      	ldr	r3, [pc, #232]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	2b00      	cmp	r3, #0
 8003158:	d0f0      	beq.n	800313c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800315a:	4b37      	ldr	r3, [pc, #220]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a36      	ldr	r2, [pc, #216]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 8003160:	f043 0308 	orr.w	r3, r3, #8
 8003164:	6013      	str	r3, [r2, #0]
 8003166:	4b34      	ldr	r3, [pc, #208]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6a1b      	ldr	r3, [r3, #32]
 8003172:	4931      	ldr	r1, [pc, #196]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 8003174:	4313      	orrs	r3, r2
 8003176:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003178:	4b2f      	ldr	r3, [pc, #188]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	69db      	ldr	r3, [r3, #28]
 8003184:	021b      	lsls	r3, r3, #8
 8003186:	492c      	ldr	r1, [pc, #176]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 8003188:	4313      	orrs	r3, r2
 800318a:	604b      	str	r3, [r1, #4]
 800318c:	e01a      	b.n	80031c4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800318e:	4b2a      	ldr	r3, [pc, #168]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a29      	ldr	r2, [pc, #164]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 8003194:	f023 0301 	bic.w	r3, r3, #1
 8003198:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800319a:	f7fe f917 	bl	80013cc <HAL_GetTick>
 800319e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80031a0:	e008      	b.n	80031b4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80031a2:	f7fe f913 	bl	80013cc <HAL_GetTick>
 80031a6:	4602      	mov	r2, r0
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	1ad3      	subs	r3, r2, r3
 80031ac:	2b02      	cmp	r3, #2
 80031ae:	d901      	bls.n	80031b4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80031b0:	2303      	movs	r3, #3
 80031b2:	e2dd      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80031b4:	4b20      	ldr	r3, [pc, #128]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0302 	and.w	r3, r3, #2
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d1f0      	bne.n	80031a2 <HAL_RCC_OscConfig+0x1da>
 80031c0:	e000      	b.n	80031c4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80031c2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 0301 	and.w	r3, r3, #1
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d074      	beq.n	80032ba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80031d0:	69bb      	ldr	r3, [r7, #24]
 80031d2:	2b08      	cmp	r3, #8
 80031d4:	d005      	beq.n	80031e2 <HAL_RCC_OscConfig+0x21a>
 80031d6:	69bb      	ldr	r3, [r7, #24]
 80031d8:	2b0c      	cmp	r3, #12
 80031da:	d10e      	bne.n	80031fa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	2b03      	cmp	r3, #3
 80031e0:	d10b      	bne.n	80031fa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031e2:	4b15      	ldr	r3, [pc, #84]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d064      	beq.n	80032b8 <HAL_RCC_OscConfig+0x2f0>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d160      	bne.n	80032b8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e2ba      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003202:	d106      	bne.n	8003212 <HAL_RCC_OscConfig+0x24a>
 8003204:	4b0c      	ldr	r3, [pc, #48]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a0b      	ldr	r2, [pc, #44]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 800320a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800320e:	6013      	str	r3, [r2, #0]
 8003210:	e026      	b.n	8003260 <HAL_RCC_OscConfig+0x298>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800321a:	d115      	bne.n	8003248 <HAL_RCC_OscConfig+0x280>
 800321c:	4b06      	ldr	r3, [pc, #24]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a05      	ldr	r2, [pc, #20]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 8003222:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003226:	6013      	str	r3, [r2, #0]
 8003228:	4b03      	ldr	r3, [pc, #12]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a02      	ldr	r2, [pc, #8]	@ (8003238 <HAL_RCC_OscConfig+0x270>)
 800322e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003232:	6013      	str	r3, [r2, #0]
 8003234:	e014      	b.n	8003260 <HAL_RCC_OscConfig+0x298>
 8003236:	bf00      	nop
 8003238:	40021000 	.word	0x40021000
 800323c:	080466d4 	.word	0x080466d4
 8003240:	20000000 	.word	0x20000000
 8003244:	20000004 	.word	0x20000004
 8003248:	4ba0      	ldr	r3, [pc, #640]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a9f      	ldr	r2, [pc, #636]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 800324e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003252:	6013      	str	r3, [r2, #0]
 8003254:	4b9d      	ldr	r3, [pc, #628]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a9c      	ldr	r2, [pc, #624]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 800325a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800325e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d013      	beq.n	8003290 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003268:	f7fe f8b0 	bl	80013cc <HAL_GetTick>
 800326c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800326e:	e008      	b.n	8003282 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003270:	f7fe f8ac 	bl	80013cc <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b64      	cmp	r3, #100	@ 0x64
 800327c:	d901      	bls.n	8003282 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e276      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003282:	4b92      	ldr	r3, [pc, #584]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d0f0      	beq.n	8003270 <HAL_RCC_OscConfig+0x2a8>
 800328e:	e014      	b.n	80032ba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003290:	f7fe f89c 	bl	80013cc <HAL_GetTick>
 8003294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003296:	e008      	b.n	80032aa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003298:	f7fe f898 	bl	80013cc <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	2b64      	cmp	r3, #100	@ 0x64
 80032a4:	d901      	bls.n	80032aa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e262      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032aa:	4b88      	ldr	r3, [pc, #544]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d1f0      	bne.n	8003298 <HAL_RCC_OscConfig+0x2d0>
 80032b6:	e000      	b.n	80032ba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0302 	and.w	r3, r3, #2
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d060      	beq.n	8003388 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	2b04      	cmp	r3, #4
 80032ca:	d005      	beq.n	80032d8 <HAL_RCC_OscConfig+0x310>
 80032cc:	69bb      	ldr	r3, [r7, #24]
 80032ce:	2b0c      	cmp	r3, #12
 80032d0:	d119      	bne.n	8003306 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	2b02      	cmp	r3, #2
 80032d6:	d116      	bne.n	8003306 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032d8:	4b7c      	ldr	r3, [pc, #496]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d005      	beq.n	80032f0 <HAL_RCC_OscConfig+0x328>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d101      	bne.n	80032f0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	e23f      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032f0:	4b76      	ldr	r3, [pc, #472]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	691b      	ldr	r3, [r3, #16]
 80032fc:	061b      	lsls	r3, r3, #24
 80032fe:	4973      	ldr	r1, [pc, #460]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 8003300:	4313      	orrs	r3, r2
 8003302:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003304:	e040      	b.n	8003388 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d023      	beq.n	8003356 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800330e:	4b6f      	ldr	r3, [pc, #444]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a6e      	ldr	r2, [pc, #440]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 8003314:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003318:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800331a:	f7fe f857 	bl	80013cc <HAL_GetTick>
 800331e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003320:	e008      	b.n	8003334 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003322:	f7fe f853 	bl	80013cc <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d901      	bls.n	8003334 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e21d      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003334:	4b65      	ldr	r3, [pc, #404]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800333c:	2b00      	cmp	r3, #0
 800333e:	d0f0      	beq.n	8003322 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003340:	4b62      	ldr	r3, [pc, #392]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	691b      	ldr	r3, [r3, #16]
 800334c:	061b      	lsls	r3, r3, #24
 800334e:	495f      	ldr	r1, [pc, #380]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 8003350:	4313      	orrs	r3, r2
 8003352:	604b      	str	r3, [r1, #4]
 8003354:	e018      	b.n	8003388 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003356:	4b5d      	ldr	r3, [pc, #372]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a5c      	ldr	r2, [pc, #368]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 800335c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003360:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003362:	f7fe f833 	bl	80013cc <HAL_GetTick>
 8003366:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003368:	e008      	b.n	800337c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800336a:	f7fe f82f 	bl	80013cc <HAL_GetTick>
 800336e:	4602      	mov	r2, r0
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	1ad3      	subs	r3, r2, r3
 8003374:	2b02      	cmp	r3, #2
 8003376:	d901      	bls.n	800337c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003378:	2303      	movs	r3, #3
 800337a:	e1f9      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800337c:	4b53      	ldr	r3, [pc, #332]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003384:	2b00      	cmp	r3, #0
 8003386:	d1f0      	bne.n	800336a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0308 	and.w	r3, r3, #8
 8003390:	2b00      	cmp	r3, #0
 8003392:	d03c      	beq.n	800340e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	695b      	ldr	r3, [r3, #20]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d01c      	beq.n	80033d6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800339c:	4b4b      	ldr	r3, [pc, #300]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 800339e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033a2:	4a4a      	ldr	r2, [pc, #296]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 80033a4:	f043 0301 	orr.w	r3, r3, #1
 80033a8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033ac:	f7fe f80e 	bl	80013cc <HAL_GetTick>
 80033b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033b2:	e008      	b.n	80033c6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033b4:	f7fe f80a 	bl	80013cc <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d901      	bls.n	80033c6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e1d4      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033c6:	4b41      	ldr	r3, [pc, #260]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 80033c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033cc:	f003 0302 	and.w	r3, r3, #2
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d0ef      	beq.n	80033b4 <HAL_RCC_OscConfig+0x3ec>
 80033d4:	e01b      	b.n	800340e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033d6:	4b3d      	ldr	r3, [pc, #244]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 80033d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033dc:	4a3b      	ldr	r2, [pc, #236]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 80033de:	f023 0301 	bic.w	r3, r3, #1
 80033e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033e6:	f7fd fff1 	bl	80013cc <HAL_GetTick>
 80033ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80033ec:	e008      	b.n	8003400 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033ee:	f7fd ffed 	bl	80013cc <HAL_GetTick>
 80033f2:	4602      	mov	r2, r0
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	1ad3      	subs	r3, r2, r3
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	d901      	bls.n	8003400 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80033fc:	2303      	movs	r3, #3
 80033fe:	e1b7      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003400:	4b32      	ldr	r3, [pc, #200]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 8003402:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003406:	f003 0302 	and.w	r3, r3, #2
 800340a:	2b00      	cmp	r3, #0
 800340c:	d1ef      	bne.n	80033ee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0304 	and.w	r3, r3, #4
 8003416:	2b00      	cmp	r3, #0
 8003418:	f000 80a6 	beq.w	8003568 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800341c:	2300      	movs	r3, #0
 800341e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003420:	4b2a      	ldr	r3, [pc, #168]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 8003422:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003424:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d10d      	bne.n	8003448 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800342c:	4b27      	ldr	r3, [pc, #156]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 800342e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003430:	4a26      	ldr	r2, [pc, #152]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 8003432:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003436:	6593      	str	r3, [r2, #88]	@ 0x58
 8003438:	4b24      	ldr	r3, [pc, #144]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 800343a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800343c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003440:	60bb      	str	r3, [r7, #8]
 8003442:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003444:	2301      	movs	r3, #1
 8003446:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003448:	4b21      	ldr	r3, [pc, #132]	@ (80034d0 <HAL_RCC_OscConfig+0x508>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003450:	2b00      	cmp	r3, #0
 8003452:	d118      	bne.n	8003486 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003454:	4b1e      	ldr	r3, [pc, #120]	@ (80034d0 <HAL_RCC_OscConfig+0x508>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a1d      	ldr	r2, [pc, #116]	@ (80034d0 <HAL_RCC_OscConfig+0x508>)
 800345a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800345e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003460:	f7fd ffb4 	bl	80013cc <HAL_GetTick>
 8003464:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003466:	e008      	b.n	800347a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003468:	f7fd ffb0 	bl	80013cc <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	2b02      	cmp	r3, #2
 8003474:	d901      	bls.n	800347a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	e17a      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800347a:	4b15      	ldr	r3, [pc, #84]	@ (80034d0 <HAL_RCC_OscConfig+0x508>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003482:	2b00      	cmp	r3, #0
 8003484:	d0f0      	beq.n	8003468 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	2b01      	cmp	r3, #1
 800348c:	d108      	bne.n	80034a0 <HAL_RCC_OscConfig+0x4d8>
 800348e:	4b0f      	ldr	r3, [pc, #60]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 8003490:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003494:	4a0d      	ldr	r2, [pc, #52]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 8003496:	f043 0301 	orr.w	r3, r3, #1
 800349a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800349e:	e029      	b.n	80034f4 <HAL_RCC_OscConfig+0x52c>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	2b05      	cmp	r3, #5
 80034a6:	d115      	bne.n	80034d4 <HAL_RCC_OscConfig+0x50c>
 80034a8:	4b08      	ldr	r3, [pc, #32]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 80034aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ae:	4a07      	ldr	r2, [pc, #28]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 80034b0:	f043 0304 	orr.w	r3, r3, #4
 80034b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034b8:	4b04      	ldr	r3, [pc, #16]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 80034ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034be:	4a03      	ldr	r2, [pc, #12]	@ (80034cc <HAL_RCC_OscConfig+0x504>)
 80034c0:	f043 0301 	orr.w	r3, r3, #1
 80034c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034c8:	e014      	b.n	80034f4 <HAL_RCC_OscConfig+0x52c>
 80034ca:	bf00      	nop
 80034cc:	40021000 	.word	0x40021000
 80034d0:	40007000 	.word	0x40007000
 80034d4:	4b9c      	ldr	r3, [pc, #624]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 80034d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034da:	4a9b      	ldr	r2, [pc, #620]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 80034dc:	f023 0301 	bic.w	r3, r3, #1
 80034e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034e4:	4b98      	ldr	r3, [pc, #608]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 80034e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ea:	4a97      	ldr	r2, [pc, #604]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 80034ec:	f023 0304 	bic.w	r3, r3, #4
 80034f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d016      	beq.n	800352a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034fc:	f7fd ff66 	bl	80013cc <HAL_GetTick>
 8003500:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003502:	e00a      	b.n	800351a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003504:	f7fd ff62 	bl	80013cc <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003512:	4293      	cmp	r3, r2
 8003514:	d901      	bls.n	800351a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e12a      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800351a:	4b8b      	ldr	r3, [pc, #556]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 800351c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003520:	f003 0302 	and.w	r3, r3, #2
 8003524:	2b00      	cmp	r3, #0
 8003526:	d0ed      	beq.n	8003504 <HAL_RCC_OscConfig+0x53c>
 8003528:	e015      	b.n	8003556 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800352a:	f7fd ff4f 	bl	80013cc <HAL_GetTick>
 800352e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003530:	e00a      	b.n	8003548 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003532:	f7fd ff4b 	bl	80013cc <HAL_GetTick>
 8003536:	4602      	mov	r2, r0
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003540:	4293      	cmp	r3, r2
 8003542:	d901      	bls.n	8003548 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003544:	2303      	movs	r3, #3
 8003546:	e113      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003548:	4b7f      	ldr	r3, [pc, #508]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 800354a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800354e:	f003 0302 	and.w	r3, r3, #2
 8003552:	2b00      	cmp	r3, #0
 8003554:	d1ed      	bne.n	8003532 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003556:	7ffb      	ldrb	r3, [r7, #31]
 8003558:	2b01      	cmp	r3, #1
 800355a:	d105      	bne.n	8003568 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800355c:	4b7a      	ldr	r3, [pc, #488]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 800355e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003560:	4a79      	ldr	r2, [pc, #484]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 8003562:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003566:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800356c:	2b00      	cmp	r3, #0
 800356e:	f000 80fe 	beq.w	800376e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003576:	2b02      	cmp	r3, #2
 8003578:	f040 80d0 	bne.w	800371c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800357c:	4b72      	ldr	r3, [pc, #456]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	f003 0203 	and.w	r2, r3, #3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800358c:	429a      	cmp	r2, r3
 800358e:	d130      	bne.n	80035f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800359a:	3b01      	subs	r3, #1
 800359c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800359e:	429a      	cmp	r2, r3
 80035a0:	d127      	bne.n	80035f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035ac:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d11f      	bne.n	80035f2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80035bc:	2a07      	cmp	r2, #7
 80035be:	bf14      	ite	ne
 80035c0:	2201      	movne	r2, #1
 80035c2:	2200      	moveq	r2, #0
 80035c4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d113      	bne.n	80035f2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035d4:	085b      	lsrs	r3, r3, #1
 80035d6:	3b01      	subs	r3, #1
 80035d8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80035da:	429a      	cmp	r2, r3
 80035dc:	d109      	bne.n	80035f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e8:	085b      	lsrs	r3, r3, #1
 80035ea:	3b01      	subs	r3, #1
 80035ec:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d06e      	beq.n	80036d0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80035f2:	69bb      	ldr	r3, [r7, #24]
 80035f4:	2b0c      	cmp	r3, #12
 80035f6:	d069      	beq.n	80036cc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80035f8:	4b53      	ldr	r3, [pc, #332]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d105      	bne.n	8003610 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003604:	4b50      	ldr	r3, [pc, #320]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800360c:	2b00      	cmp	r3, #0
 800360e:	d001      	beq.n	8003614 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e0ad      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003614:	4b4c      	ldr	r3, [pc, #304]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a4b      	ldr	r2, [pc, #300]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 800361a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800361e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003620:	f7fd fed4 	bl	80013cc <HAL_GetTick>
 8003624:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003626:	e008      	b.n	800363a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003628:	f7fd fed0 	bl	80013cc <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	2b02      	cmp	r3, #2
 8003634:	d901      	bls.n	800363a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e09a      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800363a:	4b43      	ldr	r3, [pc, #268]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003642:	2b00      	cmp	r3, #0
 8003644:	d1f0      	bne.n	8003628 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003646:	4b40      	ldr	r3, [pc, #256]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 8003648:	68da      	ldr	r2, [r3, #12]
 800364a:	4b40      	ldr	r3, [pc, #256]	@ (800374c <HAL_RCC_OscConfig+0x784>)
 800364c:	4013      	ands	r3, r2
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003656:	3a01      	subs	r2, #1
 8003658:	0112      	lsls	r2, r2, #4
 800365a:	4311      	orrs	r1, r2
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003660:	0212      	lsls	r2, r2, #8
 8003662:	4311      	orrs	r1, r2
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003668:	0852      	lsrs	r2, r2, #1
 800366a:	3a01      	subs	r2, #1
 800366c:	0552      	lsls	r2, r2, #21
 800366e:	4311      	orrs	r1, r2
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003674:	0852      	lsrs	r2, r2, #1
 8003676:	3a01      	subs	r2, #1
 8003678:	0652      	lsls	r2, r2, #25
 800367a:	4311      	orrs	r1, r2
 800367c:	687a      	ldr	r2, [r7, #4]
 800367e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003680:	0912      	lsrs	r2, r2, #4
 8003682:	0452      	lsls	r2, r2, #17
 8003684:	430a      	orrs	r2, r1
 8003686:	4930      	ldr	r1, [pc, #192]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 8003688:	4313      	orrs	r3, r2
 800368a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800368c:	4b2e      	ldr	r3, [pc, #184]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a2d      	ldr	r2, [pc, #180]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 8003692:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003696:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003698:	4b2b      	ldr	r3, [pc, #172]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	4a2a      	ldr	r2, [pc, #168]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 800369e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036a2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80036a4:	f7fd fe92 	bl	80013cc <HAL_GetTick>
 80036a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036aa:	e008      	b.n	80036be <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036ac:	f7fd fe8e 	bl	80013cc <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	2b02      	cmp	r3, #2
 80036b8:	d901      	bls.n	80036be <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e058      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036be:	4b22      	ldr	r3, [pc, #136]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d0f0      	beq.n	80036ac <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80036ca:	e050      	b.n	800376e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e04f      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036d0:	4b1d      	ldr	r3, [pc, #116]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d148      	bne.n	800376e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80036dc:	4b1a      	ldr	r3, [pc, #104]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a19      	ldr	r2, [pc, #100]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 80036e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036e6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80036e8:	4b17      	ldr	r3, [pc, #92]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	4a16      	ldr	r2, [pc, #88]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 80036ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036f2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80036f4:	f7fd fe6a 	bl	80013cc <HAL_GetTick>
 80036f8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036fa:	e008      	b.n	800370e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036fc:	f7fd fe66 	bl	80013cc <HAL_GetTick>
 8003700:	4602      	mov	r2, r0
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	2b02      	cmp	r3, #2
 8003708:	d901      	bls.n	800370e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800370a:	2303      	movs	r3, #3
 800370c:	e030      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800370e:	4b0e      	ldr	r3, [pc, #56]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d0f0      	beq.n	80036fc <HAL_RCC_OscConfig+0x734>
 800371a:	e028      	b.n	800376e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800371c:	69bb      	ldr	r3, [r7, #24]
 800371e:	2b0c      	cmp	r3, #12
 8003720:	d023      	beq.n	800376a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003722:	4b09      	ldr	r3, [pc, #36]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a08      	ldr	r2, [pc, #32]	@ (8003748 <HAL_RCC_OscConfig+0x780>)
 8003728:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800372c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800372e:	f7fd fe4d 	bl	80013cc <HAL_GetTick>
 8003732:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003734:	e00c      	b.n	8003750 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003736:	f7fd fe49 	bl	80013cc <HAL_GetTick>
 800373a:	4602      	mov	r2, r0
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	1ad3      	subs	r3, r2, r3
 8003740:	2b02      	cmp	r3, #2
 8003742:	d905      	bls.n	8003750 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003744:	2303      	movs	r3, #3
 8003746:	e013      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
 8003748:	40021000 	.word	0x40021000
 800374c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003750:	4b09      	ldr	r3, [pc, #36]	@ (8003778 <HAL_RCC_OscConfig+0x7b0>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003758:	2b00      	cmp	r3, #0
 800375a:	d1ec      	bne.n	8003736 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800375c:	4b06      	ldr	r3, [pc, #24]	@ (8003778 <HAL_RCC_OscConfig+0x7b0>)
 800375e:	68da      	ldr	r2, [r3, #12]
 8003760:	4905      	ldr	r1, [pc, #20]	@ (8003778 <HAL_RCC_OscConfig+0x7b0>)
 8003762:	4b06      	ldr	r3, [pc, #24]	@ (800377c <HAL_RCC_OscConfig+0x7b4>)
 8003764:	4013      	ands	r3, r2
 8003766:	60cb      	str	r3, [r1, #12]
 8003768:	e001      	b.n	800376e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e000      	b.n	8003770 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800376e:	2300      	movs	r3, #0
}
 8003770:	4618      	mov	r0, r3
 8003772:	3720      	adds	r7, #32
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	40021000 	.word	0x40021000
 800377c:	feeefffc 	.word	0xfeeefffc

08003780 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d101      	bne.n	8003794 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e0e7      	b.n	8003964 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003794:	4b75      	ldr	r3, [pc, #468]	@ (800396c <HAL_RCC_ClockConfig+0x1ec>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 0307 	and.w	r3, r3, #7
 800379c:	683a      	ldr	r2, [r7, #0]
 800379e:	429a      	cmp	r2, r3
 80037a0:	d910      	bls.n	80037c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037a2:	4b72      	ldr	r3, [pc, #456]	@ (800396c <HAL_RCC_ClockConfig+0x1ec>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f023 0207 	bic.w	r2, r3, #7
 80037aa:	4970      	ldr	r1, [pc, #448]	@ (800396c <HAL_RCC_ClockConfig+0x1ec>)
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	4313      	orrs	r3, r2
 80037b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037b2:	4b6e      	ldr	r3, [pc, #440]	@ (800396c <HAL_RCC_ClockConfig+0x1ec>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 0307 	and.w	r3, r3, #7
 80037ba:	683a      	ldr	r2, [r7, #0]
 80037bc:	429a      	cmp	r2, r3
 80037be:	d001      	beq.n	80037c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	e0cf      	b.n	8003964 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f003 0302 	and.w	r3, r3, #2
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d010      	beq.n	80037f2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	689a      	ldr	r2, [r3, #8]
 80037d4:	4b66      	ldr	r3, [pc, #408]	@ (8003970 <HAL_RCC_ClockConfig+0x1f0>)
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037dc:	429a      	cmp	r2, r3
 80037de:	d908      	bls.n	80037f2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037e0:	4b63      	ldr	r3, [pc, #396]	@ (8003970 <HAL_RCC_ClockConfig+0x1f0>)
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	4960      	ldr	r1, [pc, #384]	@ (8003970 <HAL_RCC_ClockConfig+0x1f0>)
 80037ee:	4313      	orrs	r3, r2
 80037f0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0301 	and.w	r3, r3, #1
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d04c      	beq.n	8003898 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	2b03      	cmp	r3, #3
 8003804:	d107      	bne.n	8003816 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003806:	4b5a      	ldr	r3, [pc, #360]	@ (8003970 <HAL_RCC_ClockConfig+0x1f0>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d121      	bne.n	8003856 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e0a6      	b.n	8003964 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	2b02      	cmp	r3, #2
 800381c:	d107      	bne.n	800382e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800381e:	4b54      	ldr	r3, [pc, #336]	@ (8003970 <HAL_RCC_ClockConfig+0x1f0>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d115      	bne.n	8003856 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e09a      	b.n	8003964 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d107      	bne.n	8003846 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003836:	4b4e      	ldr	r3, [pc, #312]	@ (8003970 <HAL_RCC_ClockConfig+0x1f0>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 0302 	and.w	r3, r3, #2
 800383e:	2b00      	cmp	r3, #0
 8003840:	d109      	bne.n	8003856 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e08e      	b.n	8003964 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003846:	4b4a      	ldr	r3, [pc, #296]	@ (8003970 <HAL_RCC_ClockConfig+0x1f0>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800384e:	2b00      	cmp	r3, #0
 8003850:	d101      	bne.n	8003856 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e086      	b.n	8003964 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003856:	4b46      	ldr	r3, [pc, #280]	@ (8003970 <HAL_RCC_ClockConfig+0x1f0>)
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	f023 0203 	bic.w	r2, r3, #3
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	4943      	ldr	r1, [pc, #268]	@ (8003970 <HAL_RCC_ClockConfig+0x1f0>)
 8003864:	4313      	orrs	r3, r2
 8003866:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003868:	f7fd fdb0 	bl	80013cc <HAL_GetTick>
 800386c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800386e:	e00a      	b.n	8003886 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003870:	f7fd fdac 	bl	80013cc <HAL_GetTick>
 8003874:	4602      	mov	r2, r0
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	1ad3      	subs	r3, r2, r3
 800387a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800387e:	4293      	cmp	r3, r2
 8003880:	d901      	bls.n	8003886 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e06e      	b.n	8003964 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003886:	4b3a      	ldr	r3, [pc, #232]	@ (8003970 <HAL_RCC_ClockConfig+0x1f0>)
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	f003 020c 	and.w	r2, r3, #12
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	009b      	lsls	r3, r3, #2
 8003894:	429a      	cmp	r2, r3
 8003896:	d1eb      	bne.n	8003870 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0302 	and.w	r3, r3, #2
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d010      	beq.n	80038c6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	689a      	ldr	r2, [r3, #8]
 80038a8:	4b31      	ldr	r3, [pc, #196]	@ (8003970 <HAL_RCC_ClockConfig+0x1f0>)
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d208      	bcs.n	80038c6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038b4:	4b2e      	ldr	r3, [pc, #184]	@ (8003970 <HAL_RCC_ClockConfig+0x1f0>)
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	492b      	ldr	r1, [pc, #172]	@ (8003970 <HAL_RCC_ClockConfig+0x1f0>)
 80038c2:	4313      	orrs	r3, r2
 80038c4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80038c6:	4b29      	ldr	r3, [pc, #164]	@ (800396c <HAL_RCC_ClockConfig+0x1ec>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0307 	and.w	r3, r3, #7
 80038ce:	683a      	ldr	r2, [r7, #0]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d210      	bcs.n	80038f6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038d4:	4b25      	ldr	r3, [pc, #148]	@ (800396c <HAL_RCC_ClockConfig+0x1ec>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f023 0207 	bic.w	r2, r3, #7
 80038dc:	4923      	ldr	r1, [pc, #140]	@ (800396c <HAL_RCC_ClockConfig+0x1ec>)
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038e4:	4b21      	ldr	r3, [pc, #132]	@ (800396c <HAL_RCC_ClockConfig+0x1ec>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0307 	and.w	r3, r3, #7
 80038ec:	683a      	ldr	r2, [r7, #0]
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d001      	beq.n	80038f6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e036      	b.n	8003964 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0304 	and.w	r3, r3, #4
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d008      	beq.n	8003914 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003902:	4b1b      	ldr	r3, [pc, #108]	@ (8003970 <HAL_RCC_ClockConfig+0x1f0>)
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	68db      	ldr	r3, [r3, #12]
 800390e:	4918      	ldr	r1, [pc, #96]	@ (8003970 <HAL_RCC_ClockConfig+0x1f0>)
 8003910:	4313      	orrs	r3, r2
 8003912:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0308 	and.w	r3, r3, #8
 800391c:	2b00      	cmp	r3, #0
 800391e:	d009      	beq.n	8003934 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003920:	4b13      	ldr	r3, [pc, #76]	@ (8003970 <HAL_RCC_ClockConfig+0x1f0>)
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	691b      	ldr	r3, [r3, #16]
 800392c:	00db      	lsls	r3, r3, #3
 800392e:	4910      	ldr	r1, [pc, #64]	@ (8003970 <HAL_RCC_ClockConfig+0x1f0>)
 8003930:	4313      	orrs	r3, r2
 8003932:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003934:	f000 f824 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 8003938:	4602      	mov	r2, r0
 800393a:	4b0d      	ldr	r3, [pc, #52]	@ (8003970 <HAL_RCC_ClockConfig+0x1f0>)
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	091b      	lsrs	r3, r3, #4
 8003940:	f003 030f 	and.w	r3, r3, #15
 8003944:	490b      	ldr	r1, [pc, #44]	@ (8003974 <HAL_RCC_ClockConfig+0x1f4>)
 8003946:	5ccb      	ldrb	r3, [r1, r3]
 8003948:	f003 031f 	and.w	r3, r3, #31
 800394c:	fa22 f303 	lsr.w	r3, r2, r3
 8003950:	4a09      	ldr	r2, [pc, #36]	@ (8003978 <HAL_RCC_ClockConfig+0x1f8>)
 8003952:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003954:	4b09      	ldr	r3, [pc, #36]	@ (800397c <HAL_RCC_ClockConfig+0x1fc>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4618      	mov	r0, r3
 800395a:	f7fd fce7 	bl	800132c <HAL_InitTick>
 800395e:	4603      	mov	r3, r0
 8003960:	72fb      	strb	r3, [r7, #11]

  return status;
 8003962:	7afb      	ldrb	r3, [r7, #11]
}
 8003964:	4618      	mov	r0, r3
 8003966:	3710      	adds	r7, #16
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}
 800396c:	40022000 	.word	0x40022000
 8003970:	40021000 	.word	0x40021000
 8003974:	080466d4 	.word	0x080466d4
 8003978:	20000000 	.word	0x20000000
 800397c:	20000004 	.word	0x20000004

08003980 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003980:	b480      	push	{r7}
 8003982:	b089      	sub	sp, #36	@ 0x24
 8003984:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003986:	2300      	movs	r3, #0
 8003988:	61fb      	str	r3, [r7, #28]
 800398a:	2300      	movs	r3, #0
 800398c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800398e:	4b3e      	ldr	r3, [pc, #248]	@ (8003a88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	f003 030c 	and.w	r3, r3, #12
 8003996:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003998:	4b3b      	ldr	r3, [pc, #236]	@ (8003a88 <HAL_RCC_GetSysClockFreq+0x108>)
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	f003 0303 	and.w	r3, r3, #3
 80039a0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d005      	beq.n	80039b4 <HAL_RCC_GetSysClockFreq+0x34>
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	2b0c      	cmp	r3, #12
 80039ac:	d121      	bne.n	80039f2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d11e      	bne.n	80039f2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80039b4:	4b34      	ldr	r3, [pc, #208]	@ (8003a88 <HAL_RCC_GetSysClockFreq+0x108>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 0308 	and.w	r3, r3, #8
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d107      	bne.n	80039d0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80039c0:	4b31      	ldr	r3, [pc, #196]	@ (8003a88 <HAL_RCC_GetSysClockFreq+0x108>)
 80039c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039c6:	0a1b      	lsrs	r3, r3, #8
 80039c8:	f003 030f 	and.w	r3, r3, #15
 80039cc:	61fb      	str	r3, [r7, #28]
 80039ce:	e005      	b.n	80039dc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80039d0:	4b2d      	ldr	r3, [pc, #180]	@ (8003a88 <HAL_RCC_GetSysClockFreq+0x108>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	091b      	lsrs	r3, r3, #4
 80039d6:	f003 030f 	and.w	r3, r3, #15
 80039da:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80039dc:	4a2b      	ldr	r2, [pc, #172]	@ (8003a8c <HAL_RCC_GetSysClockFreq+0x10c>)
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039e4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d10d      	bne.n	8003a08 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80039f0:	e00a      	b.n	8003a08 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	2b04      	cmp	r3, #4
 80039f6:	d102      	bne.n	80039fe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80039f8:	4b25      	ldr	r3, [pc, #148]	@ (8003a90 <HAL_RCC_GetSysClockFreq+0x110>)
 80039fa:	61bb      	str	r3, [r7, #24]
 80039fc:	e004      	b.n	8003a08 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	2b08      	cmp	r3, #8
 8003a02:	d101      	bne.n	8003a08 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a04:	4b23      	ldr	r3, [pc, #140]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x114>)
 8003a06:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	2b0c      	cmp	r3, #12
 8003a0c:	d134      	bne.n	8003a78 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a0e:	4b1e      	ldr	r3, [pc, #120]	@ (8003a88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	f003 0303 	and.w	r3, r3, #3
 8003a16:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d003      	beq.n	8003a26 <HAL_RCC_GetSysClockFreq+0xa6>
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	2b03      	cmp	r3, #3
 8003a22:	d003      	beq.n	8003a2c <HAL_RCC_GetSysClockFreq+0xac>
 8003a24:	e005      	b.n	8003a32 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003a26:	4b1a      	ldr	r3, [pc, #104]	@ (8003a90 <HAL_RCC_GetSysClockFreq+0x110>)
 8003a28:	617b      	str	r3, [r7, #20]
      break;
 8003a2a:	e005      	b.n	8003a38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003a2c:	4b19      	ldr	r3, [pc, #100]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x114>)
 8003a2e:	617b      	str	r3, [r7, #20]
      break;
 8003a30:	e002      	b.n	8003a38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	617b      	str	r3, [r7, #20]
      break;
 8003a36:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a38:	4b13      	ldr	r3, [pc, #76]	@ (8003a88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a3a:	68db      	ldr	r3, [r3, #12]
 8003a3c:	091b      	lsrs	r3, r3, #4
 8003a3e:	f003 0307 	and.w	r3, r3, #7
 8003a42:	3301      	adds	r3, #1
 8003a44:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003a46:	4b10      	ldr	r3, [pc, #64]	@ (8003a88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	0a1b      	lsrs	r3, r3, #8
 8003a4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a50:	697a      	ldr	r2, [r7, #20]
 8003a52:	fb03 f202 	mul.w	r2, r3, r2
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a5c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8003a88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	0e5b      	lsrs	r3, r3, #25
 8003a64:	f003 0303 	and.w	r3, r3, #3
 8003a68:	3301      	adds	r3, #1
 8003a6a:	005b      	lsls	r3, r3, #1
 8003a6c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003a6e:	697a      	ldr	r2, [r7, #20]
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a76:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003a78:	69bb      	ldr	r3, [r7, #24]
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3724      	adds	r7, #36	@ 0x24
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr
 8003a86:	bf00      	nop
 8003a88:	40021000 	.word	0x40021000
 8003a8c:	080466ec 	.word	0x080466ec
 8003a90:	00f42400 	.word	0x00f42400
 8003a94:	007a1200 	.word	0x007a1200

08003a98 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a9c:	4b03      	ldr	r3, [pc, #12]	@ (8003aac <HAL_RCC_GetHCLKFreq+0x14>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr
 8003aaa:	bf00      	nop
 8003aac:	20000000 	.word	0x20000000

08003ab0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003ab4:	f7ff fff0 	bl	8003a98 <HAL_RCC_GetHCLKFreq>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	4b06      	ldr	r3, [pc, #24]	@ (8003ad4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	0a1b      	lsrs	r3, r3, #8
 8003ac0:	f003 0307 	and.w	r3, r3, #7
 8003ac4:	4904      	ldr	r1, [pc, #16]	@ (8003ad8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003ac6:	5ccb      	ldrb	r3, [r1, r3]
 8003ac8:	f003 031f 	and.w	r3, r3, #31
 8003acc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	40021000 	.word	0x40021000
 8003ad8:	080466e4 	.word	0x080466e4

08003adc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003ae0:	f7ff ffda 	bl	8003a98 <HAL_RCC_GetHCLKFreq>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	4b06      	ldr	r3, [pc, #24]	@ (8003b00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	0adb      	lsrs	r3, r3, #11
 8003aec:	f003 0307 	and.w	r3, r3, #7
 8003af0:	4904      	ldr	r1, [pc, #16]	@ (8003b04 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003af2:	5ccb      	ldrb	r3, [r1, r3]
 8003af4:	f003 031f 	and.w	r3, r3, #31
 8003af8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	40021000 	.word	0x40021000
 8003b04:	080466e4 	.word	0x080466e4

08003b08 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b086      	sub	sp, #24
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003b10:	2300      	movs	r3, #0
 8003b12:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003b14:	4b2a      	ldr	r3, [pc, #168]	@ (8003bc0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d003      	beq.n	8003b28 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003b20:	f7ff f9ee 	bl	8002f00 <HAL_PWREx_GetVoltageRange>
 8003b24:	6178      	str	r0, [r7, #20]
 8003b26:	e014      	b.n	8003b52 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b28:	4b25      	ldr	r3, [pc, #148]	@ (8003bc0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b2c:	4a24      	ldr	r2, [pc, #144]	@ (8003bc0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b32:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b34:	4b22      	ldr	r3, [pc, #136]	@ (8003bc0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b3c:	60fb      	str	r3, [r7, #12]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003b40:	f7ff f9de 	bl	8002f00 <HAL_PWREx_GetVoltageRange>
 8003b44:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003b46:	4b1e      	ldr	r3, [pc, #120]	@ (8003bc0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b4a:	4a1d      	ldr	r2, [pc, #116]	@ (8003bc0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b50:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b58:	d10b      	bne.n	8003b72 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2b80      	cmp	r3, #128	@ 0x80
 8003b5e:	d919      	bls.n	8003b94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2ba0      	cmp	r3, #160	@ 0xa0
 8003b64:	d902      	bls.n	8003b6c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003b66:	2302      	movs	r3, #2
 8003b68:	613b      	str	r3, [r7, #16]
 8003b6a:	e013      	b.n	8003b94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	613b      	str	r3, [r7, #16]
 8003b70:	e010      	b.n	8003b94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2b80      	cmp	r3, #128	@ 0x80
 8003b76:	d902      	bls.n	8003b7e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003b78:	2303      	movs	r3, #3
 8003b7a:	613b      	str	r3, [r7, #16]
 8003b7c:	e00a      	b.n	8003b94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2b80      	cmp	r3, #128	@ 0x80
 8003b82:	d102      	bne.n	8003b8a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003b84:	2302      	movs	r3, #2
 8003b86:	613b      	str	r3, [r7, #16]
 8003b88:	e004      	b.n	8003b94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2b70      	cmp	r3, #112	@ 0x70
 8003b8e:	d101      	bne.n	8003b94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003b90:	2301      	movs	r3, #1
 8003b92:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003b94:	4b0b      	ldr	r3, [pc, #44]	@ (8003bc4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f023 0207 	bic.w	r2, r3, #7
 8003b9c:	4909      	ldr	r1, [pc, #36]	@ (8003bc4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003ba4:	4b07      	ldr	r3, [pc, #28]	@ (8003bc4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 0307 	and.w	r3, r3, #7
 8003bac:	693a      	ldr	r2, [r7, #16]
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d001      	beq.n	8003bb6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e000      	b.n	8003bb8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003bb6:	2300      	movs	r3, #0
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3718      	adds	r7, #24
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	40021000 	.word	0x40021000
 8003bc4:	40022000 	.word	0x40022000

08003bc8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b086      	sub	sp, #24
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d041      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003be8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003bec:	d02a      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003bee:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003bf2:	d824      	bhi.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003bf4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003bf8:	d008      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003bfa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003bfe:	d81e      	bhi.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d00a      	beq.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003c04:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c08:	d010      	beq.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003c0a:	e018      	b.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003c0c:	4b86      	ldr	r3, [pc, #536]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	4a85      	ldr	r2, [pc, #532]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c16:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c18:	e015      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	3304      	adds	r3, #4
 8003c1e:	2100      	movs	r1, #0
 8003c20:	4618      	mov	r0, r3
 8003c22:	f001 f829 	bl	8004c78 <RCCEx_PLLSAI1_Config>
 8003c26:	4603      	mov	r3, r0
 8003c28:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c2a:	e00c      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	3320      	adds	r3, #32
 8003c30:	2100      	movs	r1, #0
 8003c32:	4618      	mov	r0, r3
 8003c34:	f001 f914 	bl	8004e60 <RCCEx_PLLSAI2_Config>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c3c:	e003      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	74fb      	strb	r3, [r7, #19]
      break;
 8003c42:	e000      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003c44:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c46:	7cfb      	ldrb	r3, [r7, #19]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d10b      	bne.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003c4c:	4b76      	ldr	r3, [pc, #472]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c52:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c5a:	4973      	ldr	r1, [pc, #460]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003c62:	e001      	b.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c64:	7cfb      	ldrb	r3, [r7, #19]
 8003c66:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d041      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c78:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003c7c:	d02a      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003c7e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003c82:	d824      	bhi.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003c84:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003c88:	d008      	beq.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003c8a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003c8e:	d81e      	bhi.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d00a      	beq.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003c94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c98:	d010      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003c9a:	e018      	b.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003c9c:	4b62      	ldr	r3, [pc, #392]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	4a61      	ldr	r2, [pc, #388]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ca2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ca6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003ca8:	e015      	b.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	3304      	adds	r3, #4
 8003cae:	2100      	movs	r1, #0
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f000 ffe1 	bl	8004c78 <RCCEx_PLLSAI1_Config>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003cba:	e00c      	b.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	3320      	adds	r3, #32
 8003cc0:	2100      	movs	r1, #0
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f001 f8cc 	bl	8004e60 <RCCEx_PLLSAI2_Config>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003ccc:	e003      	b.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	74fb      	strb	r3, [r7, #19]
      break;
 8003cd2:	e000      	b.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003cd4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003cd6:	7cfb      	ldrb	r3, [r7, #19]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d10b      	bne.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003cdc:	4b52      	ldr	r3, [pc, #328]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ce2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003cea:	494f      	ldr	r1, [pc, #316]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cec:	4313      	orrs	r3, r2
 8003cee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003cf2:	e001      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cf4:	7cfb      	ldrb	r3, [r7, #19]
 8003cf6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	f000 80a0 	beq.w	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d06:	2300      	movs	r3, #0
 8003d08:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003d0a:	4b47      	ldr	r3, [pc, #284]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d101      	bne.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003d16:	2301      	movs	r3, #1
 8003d18:	e000      	b.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d00d      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d20:	4b41      	ldr	r3, [pc, #260]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d24:	4a40      	ldr	r2, [pc, #256]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d2c:	4b3e      	ldr	r3, [pc, #248]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d34:	60bb      	str	r3, [r7, #8]
 8003d36:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d3c:	4b3b      	ldr	r3, [pc, #236]	@ (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a3a      	ldr	r2, [pc, #232]	@ (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d46:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d48:	f7fd fb40 	bl	80013cc <HAL_GetTick>
 8003d4c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003d4e:	e009      	b.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d50:	f7fd fb3c 	bl	80013cc <HAL_GetTick>
 8003d54:	4602      	mov	r2, r0
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	1ad3      	subs	r3, r2, r3
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	d902      	bls.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	74fb      	strb	r3, [r7, #19]
        break;
 8003d62:	e005      	b.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003d64:	4b31      	ldr	r3, [pc, #196]	@ (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d0ef      	beq.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003d70:	7cfb      	ldrb	r3, [r7, #19]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d15c      	bne.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003d76:	4b2c      	ldr	r3, [pc, #176]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d80:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d01f      	beq.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d8e:	697a      	ldr	r2, [r7, #20]
 8003d90:	429a      	cmp	r2, r3
 8003d92:	d019      	beq.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003d94:	4b24      	ldr	r3, [pc, #144]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d9e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003da0:	4b21      	ldr	r3, [pc, #132]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003da6:	4a20      	ldr	r2, [pc, #128]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003da8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003db0:	4b1d      	ldr	r3, [pc, #116]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003db6:	4a1c      	ldr	r2, [pc, #112]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003db8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003dc0:	4a19      	ldr	r2, [pc, #100]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	f003 0301 	and.w	r3, r3, #1
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d016      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dd2:	f7fd fafb 	bl	80013cc <HAL_GetTick>
 8003dd6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dd8:	e00b      	b.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dda:	f7fd faf7 	bl	80013cc <HAL_GetTick>
 8003dde:	4602      	mov	r2, r0
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	1ad3      	subs	r3, r2, r3
 8003de4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d902      	bls.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003dec:	2303      	movs	r3, #3
 8003dee:	74fb      	strb	r3, [r7, #19]
            break;
 8003df0:	e006      	b.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003df2:	4b0d      	ldr	r3, [pc, #52]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003df4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003df8:	f003 0302 	and.w	r3, r3, #2
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d0ec      	beq.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003e00:	7cfb      	ldrb	r3, [r7, #19]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d10c      	bne.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e06:	4b08      	ldr	r3, [pc, #32]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e0c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e16:	4904      	ldr	r1, [pc, #16]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003e1e:	e009      	b.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e20:	7cfb      	ldrb	r3, [r7, #19]
 8003e22:	74bb      	strb	r3, [r7, #18]
 8003e24:	e006      	b.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003e26:	bf00      	nop
 8003e28:	40021000 	.word	0x40021000
 8003e2c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e30:	7cfb      	ldrb	r3, [r7, #19]
 8003e32:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e34:	7c7b      	ldrb	r3, [r7, #17]
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d105      	bne.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e3a:	4b9e      	ldr	r3, [pc, #632]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e3e:	4a9d      	ldr	r2, [pc, #628]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e40:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e44:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 0301 	and.w	r3, r3, #1
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d00a      	beq.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e52:	4b98      	ldr	r3, [pc, #608]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e58:	f023 0203 	bic.w	r2, r3, #3
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e60:	4994      	ldr	r1, [pc, #592]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e62:	4313      	orrs	r3, r2
 8003e64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00a      	beq.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003e74:	4b8f      	ldr	r3, [pc, #572]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e7a:	f023 020c 	bic.w	r2, r3, #12
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e82:	498c      	ldr	r1, [pc, #560]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e84:	4313      	orrs	r3, r2
 8003e86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0304 	and.w	r3, r3, #4
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d00a      	beq.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003e96:	4b87      	ldr	r3, [pc, #540]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e9c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea4:	4983      	ldr	r1, [pc, #524]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0308 	and.w	r3, r3, #8
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d00a      	beq.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003eb8:	4b7e      	ldr	r3, [pc, #504]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ebe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ec6:	497b      	ldr	r1, [pc, #492]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0310 	and.w	r3, r3, #16
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d00a      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003eda:	4b76      	ldr	r3, [pc, #472]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ee0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ee8:	4972      	ldr	r1, [pc, #456]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 0320 	and.w	r3, r3, #32
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d00a      	beq.n	8003f12 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003efc:	4b6d      	ldr	r3, [pc, #436]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f02:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f0a:	496a      	ldr	r1, [pc, #424]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d00a      	beq.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f1e:	4b65      	ldr	r3, [pc, #404]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f24:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f2c:	4961      	ldr	r1, [pc, #388]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d00a      	beq.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003f40:	4b5c      	ldr	r3, [pc, #368]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f46:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f4e:	4959      	ldr	r1, [pc, #356]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f50:	4313      	orrs	r3, r2
 8003f52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d00a      	beq.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f62:	4b54      	ldr	r3, [pc, #336]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f68:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f70:	4950      	ldr	r1, [pc, #320]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d00a      	beq.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003f84:	4b4b      	ldr	r3, [pc, #300]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f8a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f92:	4948      	ldr	r1, [pc, #288]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d00a      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003fa6:	4b43      	ldr	r3, [pc, #268]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fb4:	493f      	ldr	r1, [pc, #252]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d028      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003fc8:	4b3a      	ldr	r3, [pc, #232]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fd6:	4937      	ldr	r1, [pc, #220]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fe2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003fe6:	d106      	bne.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fe8:	4b32      	ldr	r3, [pc, #200]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	4a31      	ldr	r2, [pc, #196]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ff2:	60d3      	str	r3, [r2, #12]
 8003ff4:	e011      	b.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ffa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ffe:	d10c      	bne.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	3304      	adds	r3, #4
 8004004:	2101      	movs	r1, #1
 8004006:	4618      	mov	r0, r3
 8004008:	f000 fe36 	bl	8004c78 <RCCEx_PLLSAI1_Config>
 800400c:	4603      	mov	r3, r0
 800400e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004010:	7cfb      	ldrb	r3, [r7, #19]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d001      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004016:	7cfb      	ldrb	r3, [r7, #19]
 8004018:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d028      	beq.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004026:	4b23      	ldr	r3, [pc, #140]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004028:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800402c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004034:	491f      	ldr	r1, [pc, #124]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004036:	4313      	orrs	r3, r2
 8004038:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004040:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004044:	d106      	bne.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004046:	4b1b      	ldr	r3, [pc, #108]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	4a1a      	ldr	r2, [pc, #104]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800404c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004050:	60d3      	str	r3, [r2, #12]
 8004052:	e011      	b.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004058:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800405c:	d10c      	bne.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	3304      	adds	r3, #4
 8004062:	2101      	movs	r1, #1
 8004064:	4618      	mov	r0, r3
 8004066:	f000 fe07 	bl	8004c78 <RCCEx_PLLSAI1_Config>
 800406a:	4603      	mov	r3, r0
 800406c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800406e:	7cfb      	ldrb	r3, [r7, #19]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d001      	beq.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004074:	7cfb      	ldrb	r3, [r7, #19]
 8004076:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d02b      	beq.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004084:	4b0b      	ldr	r3, [pc, #44]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800408a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004092:	4908      	ldr	r1, [pc, #32]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004094:	4313      	orrs	r3, r2
 8004096:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800409e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80040a2:	d109      	bne.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040a4:	4b03      	ldr	r3, [pc, #12]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040a6:	68db      	ldr	r3, [r3, #12]
 80040a8:	4a02      	ldr	r2, [pc, #8]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040ae:	60d3      	str	r3, [r2, #12]
 80040b0:	e014      	b.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x514>
 80040b2:	bf00      	nop
 80040b4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80040c0:	d10c      	bne.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	3304      	adds	r3, #4
 80040c6:	2101      	movs	r1, #1
 80040c8:	4618      	mov	r0, r3
 80040ca:	f000 fdd5 	bl	8004c78 <RCCEx_PLLSAI1_Config>
 80040ce:	4603      	mov	r3, r0
 80040d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80040d2:	7cfb      	ldrb	r3, [r7, #19]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d001      	beq.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80040d8:	7cfb      	ldrb	r3, [r7, #19]
 80040da:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d02f      	beq.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80040e8:	4b2b      	ldr	r3, [pc, #172]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ee:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80040f6:	4928      	ldr	r1, [pc, #160]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040f8:	4313      	orrs	r3, r2
 80040fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004102:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004106:	d10d      	bne.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	3304      	adds	r3, #4
 800410c:	2102      	movs	r1, #2
 800410e:	4618      	mov	r0, r3
 8004110:	f000 fdb2 	bl	8004c78 <RCCEx_PLLSAI1_Config>
 8004114:	4603      	mov	r3, r0
 8004116:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004118:	7cfb      	ldrb	r3, [r7, #19]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d014      	beq.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800411e:	7cfb      	ldrb	r3, [r7, #19]
 8004120:	74bb      	strb	r3, [r7, #18]
 8004122:	e011      	b.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004128:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800412c:	d10c      	bne.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	3320      	adds	r3, #32
 8004132:	2102      	movs	r1, #2
 8004134:	4618      	mov	r0, r3
 8004136:	f000 fe93 	bl	8004e60 <RCCEx_PLLSAI2_Config>
 800413a:	4603      	mov	r3, r0
 800413c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800413e:	7cfb      	ldrb	r3, [r7, #19]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d001      	beq.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004144:	7cfb      	ldrb	r3, [r7, #19]
 8004146:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d00a      	beq.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004154:	4b10      	ldr	r3, [pc, #64]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004156:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800415a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004162:	490d      	ldr	r1, [pc, #52]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004164:	4313      	orrs	r3, r2
 8004166:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004172:	2b00      	cmp	r3, #0
 8004174:	d00b      	beq.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004176:	4b08      	ldr	r3, [pc, #32]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004178:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800417c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004186:	4904      	ldr	r1, [pc, #16]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004188:	4313      	orrs	r3, r2
 800418a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800418e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004190:	4618      	mov	r0, r3
 8004192:	3718      	adds	r7, #24
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}
 8004198:	40021000 	.word	0x40021000

0800419c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b088      	sub	sp, #32
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80041a4:	2300      	movs	r3, #0
 80041a6:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80041ae:	d13e      	bne.n	800422e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80041b0:	4bb2      	ldr	r3, [pc, #712]	@ (800447c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80041b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041ba:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80041c2:	d028      	beq.n	8004216 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80041ca:	f200 8542 	bhi.w	8004c52 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041d4:	d005      	beq.n	80041e2 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041dc:	d00e      	beq.n	80041fc <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80041de:	f000 bd38 	b.w	8004c52 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80041e2:	4ba6      	ldr	r3, [pc, #664]	@ (800447c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80041e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041e8:	f003 0302 	and.w	r3, r3, #2
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	f040 8532 	bne.w	8004c56 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 80041f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041f6:	61fb      	str	r3, [r7, #28]
      break;
 80041f8:	f000 bd2d 	b.w	8004c56 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80041fc:	4b9f      	ldr	r3, [pc, #636]	@ (800447c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80041fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004202:	f003 0302 	and.w	r3, r3, #2
 8004206:	2b02      	cmp	r3, #2
 8004208:	f040 8527 	bne.w	8004c5a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 800420c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004210:	61fb      	str	r3, [r7, #28]
      break;
 8004212:	f000 bd22 	b.w	8004c5a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004216:	4b99      	ldr	r3, [pc, #612]	@ (800447c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800421e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004222:	f040 851c 	bne.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8004226:	4b96      	ldr	r3, [pc, #600]	@ (8004480 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8004228:	61fb      	str	r3, [r7, #28]
      break;
 800422a:	f000 bd18 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800422e:	4b93      	ldr	r3, [pc, #588]	@ (800447c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	f003 0303 	and.w	r3, r3, #3
 8004236:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	2b03      	cmp	r3, #3
 800423c:	d036      	beq.n	80042ac <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	2b03      	cmp	r3, #3
 8004242:	d840      	bhi.n	80042c6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	2b01      	cmp	r3, #1
 8004248:	d003      	beq.n	8004252 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	2b02      	cmp	r3, #2
 800424e:	d020      	beq.n	8004292 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004250:	e039      	b.n	80042c6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004252:	4b8a      	ldr	r3, [pc, #552]	@ (800447c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 0302 	and.w	r3, r3, #2
 800425a:	2b02      	cmp	r3, #2
 800425c:	d116      	bne.n	800428c <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800425e:	4b87      	ldr	r3, [pc, #540]	@ (800447c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0308 	and.w	r3, r3, #8
 8004266:	2b00      	cmp	r3, #0
 8004268:	d005      	beq.n	8004276 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800426a:	4b84      	ldr	r3, [pc, #528]	@ (800447c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	091b      	lsrs	r3, r3, #4
 8004270:	f003 030f 	and.w	r3, r3, #15
 8004274:	e005      	b.n	8004282 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8004276:	4b81      	ldr	r3, [pc, #516]	@ (800447c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004278:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800427c:	0a1b      	lsrs	r3, r3, #8
 800427e:	f003 030f 	and.w	r3, r3, #15
 8004282:	4a80      	ldr	r2, [pc, #512]	@ (8004484 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8004284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004288:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800428a:	e01f      	b.n	80042cc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800428c:	2300      	movs	r3, #0
 800428e:	61bb      	str	r3, [r7, #24]
      break;
 8004290:	e01c      	b.n	80042cc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004292:	4b7a      	ldr	r3, [pc, #488]	@ (800447c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800429a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800429e:	d102      	bne.n	80042a6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80042a0:	4b79      	ldr	r3, [pc, #484]	@ (8004488 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80042a2:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80042a4:	e012      	b.n	80042cc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80042a6:	2300      	movs	r3, #0
 80042a8:	61bb      	str	r3, [r7, #24]
      break;
 80042aa:	e00f      	b.n	80042cc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80042ac:	4b73      	ldr	r3, [pc, #460]	@ (800447c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80042b8:	d102      	bne.n	80042c0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80042ba:	4b74      	ldr	r3, [pc, #464]	@ (800448c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80042bc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80042be:	e005      	b.n	80042cc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80042c0:	2300      	movs	r3, #0
 80042c2:	61bb      	str	r3, [r7, #24]
      break;
 80042c4:	e002      	b.n	80042cc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80042c6:	2300      	movs	r3, #0
 80042c8:	61bb      	str	r3, [r7, #24]
      break;
 80042ca:	bf00      	nop
    }

    switch(PeriphClk)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80042d2:	f000 80dd 	beq.w	8004490 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80042dc:	f200 84c1 	bhi.w	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80042e6:	f000 80d3 	beq.w	8004490 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80042f0:	f200 84b7 	bhi.w	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042fa:	f000 835f 	beq.w	80049bc <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004304:	f200 84ad 	bhi.w	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800430e:	f000 847e 	beq.w	8004c0e <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004318:	f200 84a3 	bhi.w	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004322:	f000 82cd 	beq.w	80048c0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800432c:	f200 8499 	bhi.w	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004336:	f000 80ab 	beq.w	8004490 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004340:	f200 848f 	bhi.w	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800434a:	f000 8090 	beq.w	800446e <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004354:	f200 8485 	bhi.w	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800435e:	d07f      	beq.n	8004460 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004366:	f200 847c 	bhi.w	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004370:	f000 8403 	beq.w	8004b7a <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800437a:	f200 8472 	bhi.w	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004384:	f000 83af 	beq.w	8004ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800438e:	f200 8468 	bhi.w	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004398:	f000 8379 	beq.w	8004a8e <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043a2:	f200 845e 	bhi.w	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2b80      	cmp	r3, #128	@ 0x80
 80043aa:	f000 8344 	beq.w	8004a36 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2b80      	cmp	r3, #128	@ 0x80
 80043b2:	f200 8456 	bhi.w	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2b20      	cmp	r3, #32
 80043ba:	d84b      	bhi.n	8004454 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	f000 844f 	beq.w	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	3b01      	subs	r3, #1
 80043c8:	2b1f      	cmp	r3, #31
 80043ca:	f200 844a 	bhi.w	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80043ce:	a201      	add	r2, pc, #4	@ (adr r2, 80043d4 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 80043d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043d4:	080045bd 	.word	0x080045bd
 80043d8:	0800462b 	.word	0x0800462b
 80043dc:	08004c63 	.word	0x08004c63
 80043e0:	080046bf 	.word	0x080046bf
 80043e4:	08004c63 	.word	0x08004c63
 80043e8:	08004c63 	.word	0x08004c63
 80043ec:	08004c63 	.word	0x08004c63
 80043f0:	08004745 	.word	0x08004745
 80043f4:	08004c63 	.word	0x08004c63
 80043f8:	08004c63 	.word	0x08004c63
 80043fc:	08004c63 	.word	0x08004c63
 8004400:	08004c63 	.word	0x08004c63
 8004404:	08004c63 	.word	0x08004c63
 8004408:	08004c63 	.word	0x08004c63
 800440c:	08004c63 	.word	0x08004c63
 8004410:	080047bd 	.word	0x080047bd
 8004414:	08004c63 	.word	0x08004c63
 8004418:	08004c63 	.word	0x08004c63
 800441c:	08004c63 	.word	0x08004c63
 8004420:	08004c63 	.word	0x08004c63
 8004424:	08004c63 	.word	0x08004c63
 8004428:	08004c63 	.word	0x08004c63
 800442c:	08004c63 	.word	0x08004c63
 8004430:	08004c63 	.word	0x08004c63
 8004434:	08004c63 	.word	0x08004c63
 8004438:	08004c63 	.word	0x08004c63
 800443c:	08004c63 	.word	0x08004c63
 8004440:	08004c63 	.word	0x08004c63
 8004444:	08004c63 	.word	0x08004c63
 8004448:	08004c63 	.word	0x08004c63
 800444c:	08004c63 	.word	0x08004c63
 8004450:	0800483f 	.word	0x0800483f
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2b40      	cmp	r3, #64	@ 0x40
 8004458:	f000 82c1 	beq.w	80049de <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800445c:	f000 bc01 	b.w	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8004460:	69b9      	ldr	r1, [r7, #24]
 8004462:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004466:	f000 fdd9 	bl	800501c <RCCEx_GetSAIxPeriphCLKFreq>
 800446a:	61f8      	str	r0, [r7, #28]
      break;
 800446c:	e3fa      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800446e:	69b9      	ldr	r1, [r7, #24]
 8004470:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004474:	f000 fdd2 	bl	800501c <RCCEx_GetSAIxPeriphCLKFreq>
 8004478:	61f8      	str	r0, [r7, #28]
      break;
 800447a:	e3f3      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800447c:	40021000 	.word	0x40021000
 8004480:	0003d090 	.word	0x0003d090
 8004484:	080466ec 	.word	0x080466ec
 8004488:	00f42400 	.word	0x00f42400
 800448c:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8004490:	4ba9      	ldr	r3, [pc, #676]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004496:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800449a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80044a2:	d00c      	beq.n	80044be <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80044aa:	d87f      	bhi.n	80045ac <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 80044ac:	693b      	ldr	r3, [r7, #16]
 80044ae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80044b2:	d04e      	beq.n	8004552 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 80044b4:	693b      	ldr	r3, [r7, #16]
 80044b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044ba:	d01d      	beq.n	80044f8 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 80044bc:	e076      	b.n	80045ac <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80044be:	4b9e      	ldr	r3, [pc, #632]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 0302 	and.w	r3, r3, #2
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d172      	bne.n	80045b0 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80044ca:	4b9b      	ldr	r3, [pc, #620]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0308 	and.w	r3, r3, #8
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d005      	beq.n	80044e2 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 80044d6:	4b98      	ldr	r3, [pc, #608]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	091b      	lsrs	r3, r3, #4
 80044dc:	f003 030f 	and.w	r3, r3, #15
 80044e0:	e005      	b.n	80044ee <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 80044e2:	4b95      	ldr	r3, [pc, #596]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80044e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044e8:	0a1b      	lsrs	r3, r3, #8
 80044ea:	f003 030f 	and.w	r3, r3, #15
 80044ee:	4a93      	ldr	r2, [pc, #588]	@ (800473c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 80044f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044f4:	61fb      	str	r3, [r7, #28]
          break;
 80044f6:	e05b      	b.n	80045b0 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80044f8:	4b8f      	ldr	r3, [pc, #572]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004500:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004504:	d156      	bne.n	80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8004506:	4b8c      	ldr	r3, [pc, #560]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800450e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004512:	d14f      	bne.n	80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004514:	4b88      	ldr	r3, [pc, #544]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004516:	68db      	ldr	r3, [r3, #12]
 8004518:	0a1b      	lsrs	r3, r3, #8
 800451a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800451e:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004520:	69bb      	ldr	r3, [r7, #24]
 8004522:	68fa      	ldr	r2, [r7, #12]
 8004524:	fb03 f202 	mul.w	r2, r3, r2
 8004528:	4b83      	ldr	r3, [pc, #524]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800452a:	68db      	ldr	r3, [r3, #12]
 800452c:	091b      	lsrs	r3, r3, #4
 800452e:	f003 0307 	and.w	r3, r3, #7
 8004532:	3301      	adds	r3, #1
 8004534:	fbb2 f3f3 	udiv	r3, r2, r3
 8004538:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800453a:	4b7f      	ldr	r3, [pc, #508]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	0d5b      	lsrs	r3, r3, #21
 8004540:	f003 0303 	and.w	r3, r3, #3
 8004544:	3301      	adds	r3, #1
 8004546:	005b      	lsls	r3, r3, #1
 8004548:	69ba      	ldr	r2, [r7, #24]
 800454a:	fbb2 f3f3 	udiv	r3, r2, r3
 800454e:	61fb      	str	r3, [r7, #28]
          break;
 8004550:	e030      	b.n	80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8004552:	4b79      	ldr	r3, [pc, #484]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800455a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800455e:	d12b      	bne.n	80045b8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8004560:	4b75      	ldr	r3, [pc, #468]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004562:	691b      	ldr	r3, [r3, #16]
 8004564:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004568:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800456c:	d124      	bne.n	80045b8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800456e:	4b72      	ldr	r3, [pc, #456]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004570:	691b      	ldr	r3, [r3, #16]
 8004572:	0a1b      	lsrs	r3, r3, #8
 8004574:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004578:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800457a:	69bb      	ldr	r3, [r7, #24]
 800457c:	68fa      	ldr	r2, [r7, #12]
 800457e:	fb03 f202 	mul.w	r2, r3, r2
 8004582:	4b6d      	ldr	r3, [pc, #436]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	091b      	lsrs	r3, r3, #4
 8004588:	f003 0307 	and.w	r3, r3, #7
 800458c:	3301      	adds	r3, #1
 800458e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004592:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8004594:	4b68      	ldr	r3, [pc, #416]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004596:	691b      	ldr	r3, [r3, #16]
 8004598:	0d5b      	lsrs	r3, r3, #21
 800459a:	f003 0303 	and.w	r3, r3, #3
 800459e:	3301      	adds	r3, #1
 80045a0:	005b      	lsls	r3, r3, #1
 80045a2:	69ba      	ldr	r2, [r7, #24]
 80045a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80045a8:	61fb      	str	r3, [r7, #28]
          break;
 80045aa:	e005      	b.n	80045b8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 80045ac:	bf00      	nop
 80045ae:	e359      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80045b0:	bf00      	nop
 80045b2:	e357      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80045b4:	bf00      	nop
 80045b6:	e355      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80045b8:	bf00      	nop
        break;
 80045ba:	e353      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80045bc:	4b5e      	ldr	r3, [pc, #376]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045c2:	f003 0303 	and.w	r3, r3, #3
 80045c6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	2b03      	cmp	r3, #3
 80045cc:	d827      	bhi.n	800461e <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 80045ce:	a201      	add	r2, pc, #4	@ (adr r2, 80045d4 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 80045d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d4:	080045e5 	.word	0x080045e5
 80045d8:	080045ed 	.word	0x080045ed
 80045dc:	080045f5 	.word	0x080045f5
 80045e0:	08004609 	.word	0x08004609
          frequency = HAL_RCC_GetPCLK2Freq();
 80045e4:	f7ff fa7a 	bl	8003adc <HAL_RCC_GetPCLK2Freq>
 80045e8:	61f8      	str	r0, [r7, #28]
          break;
 80045ea:	e01d      	b.n	8004628 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 80045ec:	f7ff f9c8 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 80045f0:	61f8      	str	r0, [r7, #28]
          break;
 80045f2:	e019      	b.n	8004628 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80045f4:	4b50      	ldr	r3, [pc, #320]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004600:	d10f      	bne.n	8004622 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8004602:	4b4f      	ldr	r3, [pc, #316]	@ (8004740 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004604:	61fb      	str	r3, [r7, #28]
          break;
 8004606:	e00c      	b.n	8004622 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004608:	4b4b      	ldr	r3, [pc, #300]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800460a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	2b02      	cmp	r3, #2
 8004614:	d107      	bne.n	8004626 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8004616:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800461a:	61fb      	str	r3, [r7, #28]
          break;
 800461c:	e003      	b.n	8004626 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 800461e:	bf00      	nop
 8004620:	e320      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004622:	bf00      	nop
 8004624:	e31e      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004626:	bf00      	nop
        break;
 8004628:	e31c      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800462a:	4b43      	ldr	r3, [pc, #268]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800462c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004630:	f003 030c 	and.w	r3, r3, #12
 8004634:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004636:	693b      	ldr	r3, [r7, #16]
 8004638:	2b0c      	cmp	r3, #12
 800463a:	d83a      	bhi.n	80046b2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800463c:	a201      	add	r2, pc, #4	@ (adr r2, 8004644 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 800463e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004642:	bf00      	nop
 8004644:	08004679 	.word	0x08004679
 8004648:	080046b3 	.word	0x080046b3
 800464c:	080046b3 	.word	0x080046b3
 8004650:	080046b3 	.word	0x080046b3
 8004654:	08004681 	.word	0x08004681
 8004658:	080046b3 	.word	0x080046b3
 800465c:	080046b3 	.word	0x080046b3
 8004660:	080046b3 	.word	0x080046b3
 8004664:	08004689 	.word	0x08004689
 8004668:	080046b3 	.word	0x080046b3
 800466c:	080046b3 	.word	0x080046b3
 8004670:	080046b3 	.word	0x080046b3
 8004674:	0800469d 	.word	0x0800469d
          frequency = HAL_RCC_GetPCLK1Freq();
 8004678:	f7ff fa1a 	bl	8003ab0 <HAL_RCC_GetPCLK1Freq>
 800467c:	61f8      	str	r0, [r7, #28]
          break;
 800467e:	e01d      	b.n	80046bc <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8004680:	f7ff f97e 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 8004684:	61f8      	str	r0, [r7, #28]
          break;
 8004686:	e019      	b.n	80046bc <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004688:	4b2b      	ldr	r3, [pc, #172]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004690:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004694:	d10f      	bne.n	80046b6 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 8004696:	4b2a      	ldr	r3, [pc, #168]	@ (8004740 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004698:	61fb      	str	r3, [r7, #28]
          break;
 800469a:	e00c      	b.n	80046b6 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800469c:	4b26      	ldr	r3, [pc, #152]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800469e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046a2:	f003 0302 	and.w	r3, r3, #2
 80046a6:	2b02      	cmp	r3, #2
 80046a8:	d107      	bne.n	80046ba <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 80046aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046ae:	61fb      	str	r3, [r7, #28]
          break;
 80046b0:	e003      	b.n	80046ba <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 80046b2:	bf00      	nop
 80046b4:	e2d6      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80046b6:	bf00      	nop
 80046b8:	e2d4      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80046ba:	bf00      	nop
        break;
 80046bc:	e2d2      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80046be:	4b1e      	ldr	r3, [pc, #120]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80046c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046c4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80046c8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	2b30      	cmp	r3, #48	@ 0x30
 80046ce:	d021      	beq.n	8004714 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	2b30      	cmp	r3, #48	@ 0x30
 80046d4:	d829      	bhi.n	800472a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	2b20      	cmp	r3, #32
 80046da:	d011      	beq.n	8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	2b20      	cmp	r3, #32
 80046e0:	d823      	bhi.n	800472a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d003      	beq.n	80046f0 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	2b10      	cmp	r3, #16
 80046ec:	d004      	beq.n	80046f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 80046ee:	e01c      	b.n	800472a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 80046f0:	f7ff f9de 	bl	8003ab0 <HAL_RCC_GetPCLK1Freq>
 80046f4:	61f8      	str	r0, [r7, #28]
          break;
 80046f6:	e01d      	b.n	8004734 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 80046f8:	f7ff f942 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 80046fc:	61f8      	str	r0, [r7, #28]
          break;
 80046fe:	e019      	b.n	8004734 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004700:	4b0d      	ldr	r3, [pc, #52]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004708:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800470c:	d10f      	bne.n	800472e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 800470e:	4b0c      	ldr	r3, [pc, #48]	@ (8004740 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004710:	61fb      	str	r3, [r7, #28]
          break;
 8004712:	e00c      	b.n	800472e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004714:	4b08      	ldr	r3, [pc, #32]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800471a:	f003 0302 	and.w	r3, r3, #2
 800471e:	2b02      	cmp	r3, #2
 8004720:	d107      	bne.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8004722:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004726:	61fb      	str	r3, [r7, #28]
          break;
 8004728:	e003      	b.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 800472a:	bf00      	nop
 800472c:	e29a      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800472e:	bf00      	nop
 8004730:	e298      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004732:	bf00      	nop
        break;
 8004734:	e296      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004736:	bf00      	nop
 8004738:	40021000 	.word	0x40021000
 800473c:	080466ec 	.word	0x080466ec
 8004740:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004744:	4b9b      	ldr	r3, [pc, #620]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004746:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800474a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800474e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	2bc0      	cmp	r3, #192	@ 0xc0
 8004754:	d021      	beq.n	800479a <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	2bc0      	cmp	r3, #192	@ 0xc0
 800475a:	d829      	bhi.n	80047b0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	2b80      	cmp	r3, #128	@ 0x80
 8004760:	d011      	beq.n	8004786 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	2b80      	cmp	r3, #128	@ 0x80
 8004766:	d823      	bhi.n	80047b0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d003      	beq.n	8004776 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	2b40      	cmp	r3, #64	@ 0x40
 8004772:	d004      	beq.n	800477e <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8004774:	e01c      	b.n	80047b0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004776:	f7ff f99b 	bl	8003ab0 <HAL_RCC_GetPCLK1Freq>
 800477a:	61f8      	str	r0, [r7, #28]
          break;
 800477c:	e01d      	b.n	80047ba <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 800477e:	f7ff f8ff 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 8004782:	61f8      	str	r0, [r7, #28]
          break;
 8004784:	e019      	b.n	80047ba <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004786:	4b8b      	ldr	r3, [pc, #556]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800478e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004792:	d10f      	bne.n	80047b4 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8004794:	4b88      	ldr	r3, [pc, #544]	@ (80049b8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004796:	61fb      	str	r3, [r7, #28]
          break;
 8004798:	e00c      	b.n	80047b4 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800479a:	4b86      	ldr	r3, [pc, #536]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800479c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047a0:	f003 0302 	and.w	r3, r3, #2
 80047a4:	2b02      	cmp	r3, #2
 80047a6:	d107      	bne.n	80047b8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 80047a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047ac:	61fb      	str	r3, [r7, #28]
          break;
 80047ae:	e003      	b.n	80047b8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 80047b0:	bf00      	nop
 80047b2:	e257      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80047b4:	bf00      	nop
 80047b6:	e255      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80047b8:	bf00      	nop
        break;
 80047ba:	e253      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80047bc:	4b7d      	ldr	r3, [pc, #500]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80047be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047c6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047ce:	d025      	beq.n	800481c <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047d6:	d82c      	bhi.n	8004832 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047de:	d013      	beq.n	8004808 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047e6:	d824      	bhi.n	8004832 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d004      	beq.n	80047f8 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047f4:	d004      	beq.n	8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 80047f6:	e01c      	b.n	8004832 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 80047f8:	f7ff f95a 	bl	8003ab0 <HAL_RCC_GetPCLK1Freq>
 80047fc:	61f8      	str	r0, [r7, #28]
          break;
 80047fe:	e01d      	b.n	800483c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004800:	f7ff f8be 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 8004804:	61f8      	str	r0, [r7, #28]
          break;
 8004806:	e019      	b.n	800483c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004808:	4b6a      	ldr	r3, [pc, #424]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004810:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004814:	d10f      	bne.n	8004836 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8004816:	4b68      	ldr	r3, [pc, #416]	@ (80049b8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004818:	61fb      	str	r3, [r7, #28]
          break;
 800481a:	e00c      	b.n	8004836 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800481c:	4b65      	ldr	r3, [pc, #404]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800481e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004822:	f003 0302 	and.w	r3, r3, #2
 8004826:	2b02      	cmp	r3, #2
 8004828:	d107      	bne.n	800483a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 800482a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800482e:	61fb      	str	r3, [r7, #28]
          break;
 8004830:	e003      	b.n	800483a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8004832:	bf00      	nop
 8004834:	e216      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004836:	bf00      	nop
 8004838:	e214      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800483a:	bf00      	nop
        break;
 800483c:	e212      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800483e:	4b5d      	ldr	r3, [pc, #372]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004840:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004844:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004848:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004850:	d025      	beq.n	800489e <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004858:	d82c      	bhi.n	80048b4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004860:	d013      	beq.n	800488a <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004868:	d824      	bhi.n	80048b4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d004      	beq.n	800487a <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004876:	d004      	beq.n	8004882 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8004878:	e01c      	b.n	80048b4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 800487a:	f7ff f919 	bl	8003ab0 <HAL_RCC_GetPCLK1Freq>
 800487e:	61f8      	str	r0, [r7, #28]
          break;
 8004880:	e01d      	b.n	80048be <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8004882:	f7ff f87d 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 8004886:	61f8      	str	r0, [r7, #28]
          break;
 8004888:	e019      	b.n	80048be <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800488a:	4b4a      	ldr	r3, [pc, #296]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004892:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004896:	d10f      	bne.n	80048b8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8004898:	4b47      	ldr	r3, [pc, #284]	@ (80049b8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800489a:	61fb      	str	r3, [r7, #28]
          break;
 800489c:	e00c      	b.n	80048b8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800489e:	4b45      	ldr	r3, [pc, #276]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80048a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048a4:	f003 0302 	and.w	r3, r3, #2
 80048a8:	2b02      	cmp	r3, #2
 80048aa:	d107      	bne.n	80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 80048ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048b0:	61fb      	str	r3, [r7, #28]
          break;
 80048b2:	e003      	b.n	80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 80048b4:	bf00      	nop
 80048b6:	e1d5      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80048b8:	bf00      	nop
 80048ba:	e1d3      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80048bc:	bf00      	nop
        break;
 80048be:	e1d1      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80048c0:	4b3c      	ldr	r3, [pc, #240]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80048c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80048ca:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80048d2:	d00c      	beq.n	80048ee <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80048da:	d864      	bhi.n	80049a6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80048e2:	d008      	beq.n	80048f6 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048ea:	d030      	beq.n	800494e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 80048ec:	e05b      	b.n	80049a6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 80048ee:	f7ff f847 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 80048f2:	61f8      	str	r0, [r7, #28]
          break;
 80048f4:	e05c      	b.n	80049b0 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 80048f6:	4b2f      	ldr	r3, [pc, #188]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004902:	d152      	bne.n	80049aa <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8004904:	4b2b      	ldr	r3, [pc, #172]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004906:	691b      	ldr	r3, [r3, #16]
 8004908:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800490c:	2b00      	cmp	r3, #0
 800490e:	d04c      	beq.n	80049aa <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004910:	4b28      	ldr	r3, [pc, #160]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004912:	691b      	ldr	r3, [r3, #16]
 8004914:	0a1b      	lsrs	r3, r3, #8
 8004916:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800491a:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800491c:	69bb      	ldr	r3, [r7, #24]
 800491e:	68fa      	ldr	r2, [r7, #12]
 8004920:	fb03 f202 	mul.w	r2, r3, r2
 8004924:	4b23      	ldr	r3, [pc, #140]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	091b      	lsrs	r3, r3, #4
 800492a:	f003 0307 	and.w	r3, r3, #7
 800492e:	3301      	adds	r3, #1
 8004930:	fbb2 f3f3 	udiv	r3, r2, r3
 8004934:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8004936:	4b1f      	ldr	r3, [pc, #124]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	0e5b      	lsrs	r3, r3, #25
 800493c:	f003 0303 	and.w	r3, r3, #3
 8004940:	3301      	adds	r3, #1
 8004942:	005b      	lsls	r3, r3, #1
 8004944:	69ba      	ldr	r2, [r7, #24]
 8004946:	fbb2 f3f3 	udiv	r3, r2, r3
 800494a:	61fb      	str	r3, [r7, #28]
          break;
 800494c:	e02d      	b.n	80049aa <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 800494e:	4b19      	ldr	r3, [pc, #100]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004956:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800495a:	d128      	bne.n	80049ae <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 800495c:	4b15      	ldr	r3, [pc, #84]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800495e:	695b      	ldr	r3, [r3, #20]
 8004960:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004964:	2b00      	cmp	r3, #0
 8004966:	d022      	beq.n	80049ae <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004968:	4b12      	ldr	r3, [pc, #72]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800496a:	695b      	ldr	r3, [r3, #20]
 800496c:	0a1b      	lsrs	r3, r3, #8
 800496e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004972:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004974:	69bb      	ldr	r3, [r7, #24]
 8004976:	68fa      	ldr	r2, [r7, #12]
 8004978:	fb03 f202 	mul.w	r2, r3, r2
 800497c:	4b0d      	ldr	r3, [pc, #52]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800497e:	68db      	ldr	r3, [r3, #12]
 8004980:	091b      	lsrs	r3, r3, #4
 8004982:	f003 0307 	and.w	r3, r3, #7
 8004986:	3301      	adds	r3, #1
 8004988:	fbb2 f3f3 	udiv	r3, r2, r3
 800498c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 800498e:	4b09      	ldr	r3, [pc, #36]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004990:	695b      	ldr	r3, [r3, #20]
 8004992:	0e5b      	lsrs	r3, r3, #25
 8004994:	f003 0303 	and.w	r3, r3, #3
 8004998:	3301      	adds	r3, #1
 800499a:	005b      	lsls	r3, r3, #1
 800499c:	69ba      	ldr	r2, [r7, #24]
 800499e:	fbb2 f3f3 	udiv	r3, r2, r3
 80049a2:	61fb      	str	r3, [r7, #28]
          break;
 80049a4:	e003      	b.n	80049ae <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 80049a6:	bf00      	nop
 80049a8:	e15c      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80049aa:	bf00      	nop
 80049ac:	e15a      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80049ae:	bf00      	nop
        break;
 80049b0:	e158      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80049b2:	bf00      	nop
 80049b4:	40021000 	.word	0x40021000
 80049b8:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80049bc:	4b9d      	ldr	r3, [pc, #628]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80049be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049c2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80049c6:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d103      	bne.n	80049d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 80049ce:	f7ff f885 	bl	8003adc <HAL_RCC_GetPCLK2Freq>
 80049d2:	61f8      	str	r0, [r7, #28]
        break;
 80049d4:	e146      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 80049d6:	f7fe ffd3 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 80049da:	61f8      	str	r0, [r7, #28]
        break;
 80049dc:	e142      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80049de:	4b95      	ldr	r3, [pc, #596]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80049e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049e4:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80049e8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049f0:	d013      	beq.n	8004a1a <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049f8:	d819      	bhi.n	8004a2e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d004      	beq.n	8004a0a <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a06:	d004      	beq.n	8004a12 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8004a08:	e011      	b.n	8004a2e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004a0a:	f7ff f851 	bl	8003ab0 <HAL_RCC_GetPCLK1Freq>
 8004a0e:	61f8      	str	r0, [r7, #28]
          break;
 8004a10:	e010      	b.n	8004a34 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8004a12:	f7fe ffb5 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 8004a16:	61f8      	str	r0, [r7, #28]
          break;
 8004a18:	e00c      	b.n	8004a34 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004a1a:	4b86      	ldr	r3, [pc, #536]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a26:	d104      	bne.n	8004a32 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8004a28:	4b83      	ldr	r3, [pc, #524]	@ (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004a2a:	61fb      	str	r3, [r7, #28]
          break;
 8004a2c:	e001      	b.n	8004a32 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8004a2e:	bf00      	nop
 8004a30:	e118      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004a32:	bf00      	nop
        break;
 8004a34:	e116      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004a36:	4b7f      	ldr	r3, [pc, #508]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004a38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a3c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004a40:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a48:	d013      	beq.n	8004a72 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a50:	d819      	bhi.n	8004a86 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d004      	beq.n	8004a62 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a5e:	d004      	beq.n	8004a6a <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8004a60:	e011      	b.n	8004a86 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004a62:	f7ff f825 	bl	8003ab0 <HAL_RCC_GetPCLK1Freq>
 8004a66:	61f8      	str	r0, [r7, #28]
          break;
 8004a68:	e010      	b.n	8004a8c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004a6a:	f7fe ff89 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 8004a6e:	61f8      	str	r0, [r7, #28]
          break;
 8004a70:	e00c      	b.n	8004a8c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004a72:	4b70      	ldr	r3, [pc, #448]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a7e:	d104      	bne.n	8004a8a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8004a80:	4b6d      	ldr	r3, [pc, #436]	@ (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004a82:	61fb      	str	r3, [r7, #28]
          break;
 8004a84:	e001      	b.n	8004a8a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8004a86:	bf00      	nop
 8004a88:	e0ec      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004a8a:	bf00      	nop
        break;
 8004a8c:	e0ea      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004a8e:	4b69      	ldr	r3, [pc, #420]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004a90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a94:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004a98:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004aa0:	d013      	beq.n	8004aca <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004aa8:	d819      	bhi.n	8004ade <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d004      	beq.n	8004aba <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ab6:	d004      	beq.n	8004ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8004ab8:	e011      	b.n	8004ade <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004aba:	f7fe fff9 	bl	8003ab0 <HAL_RCC_GetPCLK1Freq>
 8004abe:	61f8      	str	r0, [r7, #28]
          break;
 8004ac0:	e010      	b.n	8004ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8004ac2:	f7fe ff5d 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 8004ac6:	61f8      	str	r0, [r7, #28]
          break;
 8004ac8:	e00c      	b.n	8004ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004aca:	4b5a      	ldr	r3, [pc, #360]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ad2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ad6:	d104      	bne.n	8004ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8004ad8:	4b57      	ldr	r3, [pc, #348]	@ (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004ada:	61fb      	str	r3, [r7, #28]
          break;
 8004adc:	e001      	b.n	8004ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8004ade:	bf00      	nop
 8004ae0:	e0c0      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ae2:	bf00      	nop
        break;
 8004ae4:	e0be      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004ae6:	4b53      	ldr	r3, [pc, #332]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aec:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004af0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004af8:	d02c      	beq.n	8004b54 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004b00:	d833      	bhi.n	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004b08:	d01a      	beq.n	8004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004b10:	d82b      	bhi.n	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d004      	beq.n	8004b22 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b1e:	d004      	beq.n	8004b2a <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8004b20:	e023      	b.n	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004b22:	f7fe ffc5 	bl	8003ab0 <HAL_RCC_GetPCLK1Freq>
 8004b26:	61f8      	str	r0, [r7, #28]
          break;
 8004b28:	e026      	b.n	8004b78 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004b2a:	4b42      	ldr	r3, [pc, #264]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b30:	f003 0302 	and.w	r3, r3, #2
 8004b34:	2b02      	cmp	r3, #2
 8004b36:	d11a      	bne.n	8004b6e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8004b38:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004b3c:	61fb      	str	r3, [r7, #28]
          break;
 8004b3e:	e016      	b.n	8004b6e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004b40:	4b3c      	ldr	r3, [pc, #240]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b4c:	d111      	bne.n	8004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8004b4e:	4b3a      	ldr	r3, [pc, #232]	@ (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004b50:	61fb      	str	r3, [r7, #28]
          break;
 8004b52:	e00e      	b.n	8004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004b54:	4b37      	ldr	r3, [pc, #220]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b5a:	f003 0302 	and.w	r3, r3, #2
 8004b5e:	2b02      	cmp	r3, #2
 8004b60:	d109      	bne.n	8004b76 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8004b62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b66:	61fb      	str	r3, [r7, #28]
          break;
 8004b68:	e005      	b.n	8004b76 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8004b6a:	bf00      	nop
 8004b6c:	e07a      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004b6e:	bf00      	nop
 8004b70:	e078      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004b72:	bf00      	nop
 8004b74:	e076      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004b76:	bf00      	nop
        break;
 8004b78:	e074      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004b7a:	4b2e      	ldr	r3, [pc, #184]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b80:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004b84:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004b86:	693b      	ldr	r3, [r7, #16]
 8004b88:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004b8c:	d02c      	beq.n	8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004b94:	d833      	bhi.n	8004bfe <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b9c:	d01a      	beq.n	8004bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004ba4:	d82b      	bhi.n	8004bfe <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d004      	beq.n	8004bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004bb2:	d004      	beq.n	8004bbe <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8004bb4:	e023      	b.n	8004bfe <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004bb6:	f7fe ff7b 	bl	8003ab0 <HAL_RCC_GetPCLK1Freq>
 8004bba:	61f8      	str	r0, [r7, #28]
          break;
 8004bbc:	e026      	b.n	8004c0c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004bbe:	4b1d      	ldr	r3, [pc, #116]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004bc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bc4:	f003 0302 	and.w	r3, r3, #2
 8004bc8:	2b02      	cmp	r3, #2
 8004bca:	d11a      	bne.n	8004c02 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8004bcc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004bd0:	61fb      	str	r3, [r7, #28]
          break;
 8004bd2:	e016      	b.n	8004c02 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004bd4:	4b17      	ldr	r3, [pc, #92]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004be0:	d111      	bne.n	8004c06 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8004be2:	4b15      	ldr	r3, [pc, #84]	@ (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004be4:	61fb      	str	r3, [r7, #28]
          break;
 8004be6:	e00e      	b.n	8004c06 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004be8:	4b12      	ldr	r3, [pc, #72]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bee:	f003 0302 	and.w	r3, r3, #2
 8004bf2:	2b02      	cmp	r3, #2
 8004bf4:	d109      	bne.n	8004c0a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8004bf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bfa:	61fb      	str	r3, [r7, #28]
          break;
 8004bfc:	e005      	b.n	8004c0a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8004bfe:	bf00      	nop
 8004c00:	e030      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c02:	bf00      	nop
 8004c04:	e02e      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c06:	bf00      	nop
 8004c08:	e02c      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c0a:	bf00      	nop
        break;
 8004c0c:	e02a      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8004c0e:	4b09      	ldr	r3, [pc, #36]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c14:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004c18:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d004      	beq.n	8004c2a <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c26:	d009      	beq.n	8004c3c <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8004c28:	e012      	b.n	8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004c2a:	f7fe ff41 	bl	8003ab0 <HAL_RCC_GetPCLK1Freq>
 8004c2e:	61f8      	str	r0, [r7, #28]
          break;
 8004c30:	e00e      	b.n	8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8004c32:	bf00      	nop
 8004c34:	40021000 	.word	0x40021000
 8004c38:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8004c70 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c48:	d101      	bne.n	8004c4e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8004c4a:	4b0a      	ldr	r3, [pc, #40]	@ (8004c74 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8004c4c:	61fb      	str	r3, [r7, #28]
          break;
 8004c4e:	bf00      	nop
        break;
 8004c50:	e008      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004c52:	bf00      	nop
 8004c54:	e006      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004c56:	bf00      	nop
 8004c58:	e004      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004c5a:	bf00      	nop
 8004c5c:	e002      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004c5e:	bf00      	nop
 8004c60:	e000      	b.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004c62:	bf00      	nop
    }
  }

  return(frequency);
 8004c64:	69fb      	ldr	r3, [r7, #28]
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3720      	adds	r7, #32
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	40021000 	.word	0x40021000
 8004c74:	00f42400 	.word	0x00f42400

08004c78 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b084      	sub	sp, #16
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
 8004c80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c82:	2300      	movs	r3, #0
 8004c84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004c86:	4b75      	ldr	r3, [pc, #468]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	f003 0303 	and.w	r3, r3, #3
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d018      	beq.n	8004cc4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004c92:	4b72      	ldr	r3, [pc, #456]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	f003 0203 	and.w	r2, r3, #3
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d10d      	bne.n	8004cbe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
       ||
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d009      	beq.n	8004cbe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004caa:	4b6c      	ldr	r3, [pc, #432]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	091b      	lsrs	r3, r3, #4
 8004cb0:	f003 0307 	and.w	r3, r3, #7
 8004cb4:	1c5a      	adds	r2, r3, #1
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	685b      	ldr	r3, [r3, #4]
       ||
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d047      	beq.n	8004d4e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	73fb      	strb	r3, [r7, #15]
 8004cc2:	e044      	b.n	8004d4e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2b03      	cmp	r3, #3
 8004cca:	d018      	beq.n	8004cfe <RCCEx_PLLSAI1_Config+0x86>
 8004ccc:	2b03      	cmp	r3, #3
 8004cce:	d825      	bhi.n	8004d1c <RCCEx_PLLSAI1_Config+0xa4>
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d002      	beq.n	8004cda <RCCEx_PLLSAI1_Config+0x62>
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	d009      	beq.n	8004cec <RCCEx_PLLSAI1_Config+0x74>
 8004cd8:	e020      	b.n	8004d1c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004cda:	4b60      	ldr	r3, [pc, #384]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 0302 	and.w	r3, r3, #2
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d11d      	bne.n	8004d22 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cea:	e01a      	b.n	8004d22 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004cec:	4b5b      	ldr	r3, [pc, #364]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d116      	bne.n	8004d26 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cfc:	e013      	b.n	8004d26 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004cfe:	4b57      	ldr	r3, [pc, #348]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d10f      	bne.n	8004d2a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d0a:	4b54      	ldr	r3, [pc, #336]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d109      	bne.n	8004d2a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004d1a:	e006      	b.n	8004d2a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	73fb      	strb	r3, [r7, #15]
      break;
 8004d20:	e004      	b.n	8004d2c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d22:	bf00      	nop
 8004d24:	e002      	b.n	8004d2c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d26:	bf00      	nop
 8004d28:	e000      	b.n	8004d2c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d2a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004d2c:	7bfb      	ldrb	r3, [r7, #15]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d10d      	bne.n	8004d4e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004d32:	4b4a      	ldr	r3, [pc, #296]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6819      	ldr	r1, [r3, #0]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	3b01      	subs	r3, #1
 8004d44:	011b      	lsls	r3, r3, #4
 8004d46:	430b      	orrs	r3, r1
 8004d48:	4944      	ldr	r1, [pc, #272]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004d4e:	7bfb      	ldrb	r3, [r7, #15]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d17d      	bne.n	8004e50 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004d54:	4b41      	ldr	r3, [pc, #260]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a40      	ldr	r2, [pc, #256]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d5a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004d5e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d60:	f7fc fb34 	bl	80013cc <HAL_GetTick>
 8004d64:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d66:	e009      	b.n	8004d7c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d68:	f7fc fb30 	bl	80013cc <HAL_GetTick>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	1ad3      	subs	r3, r2, r3
 8004d72:	2b02      	cmp	r3, #2
 8004d74:	d902      	bls.n	8004d7c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004d76:	2303      	movs	r3, #3
 8004d78:	73fb      	strb	r3, [r7, #15]
        break;
 8004d7a:	e005      	b.n	8004d88 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d7c:	4b37      	ldr	r3, [pc, #220]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d1ef      	bne.n	8004d68 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004d88:	7bfb      	ldrb	r3, [r7, #15]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d160      	bne.n	8004e50 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d111      	bne.n	8004db8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d94:	4b31      	ldr	r3, [pc, #196]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d96:	691b      	ldr	r3, [r3, #16]
 8004d98:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004d9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	6892      	ldr	r2, [r2, #8]
 8004da4:	0211      	lsls	r1, r2, #8
 8004da6:	687a      	ldr	r2, [r7, #4]
 8004da8:	68d2      	ldr	r2, [r2, #12]
 8004daa:	0912      	lsrs	r2, r2, #4
 8004dac:	0452      	lsls	r2, r2, #17
 8004dae:	430a      	orrs	r2, r1
 8004db0:	492a      	ldr	r1, [pc, #168]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004db2:	4313      	orrs	r3, r2
 8004db4:	610b      	str	r3, [r1, #16]
 8004db6:	e027      	b.n	8004e08 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d112      	bne.n	8004de4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004dbe:	4b27      	ldr	r3, [pc, #156]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dc0:	691b      	ldr	r3, [r3, #16]
 8004dc2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004dc6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	6892      	ldr	r2, [r2, #8]
 8004dce:	0211      	lsls	r1, r2, #8
 8004dd0:	687a      	ldr	r2, [r7, #4]
 8004dd2:	6912      	ldr	r2, [r2, #16]
 8004dd4:	0852      	lsrs	r2, r2, #1
 8004dd6:	3a01      	subs	r2, #1
 8004dd8:	0552      	lsls	r2, r2, #21
 8004dda:	430a      	orrs	r2, r1
 8004ddc:	491f      	ldr	r1, [pc, #124]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dde:	4313      	orrs	r3, r2
 8004de0:	610b      	str	r3, [r1, #16]
 8004de2:	e011      	b.n	8004e08 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004de4:	4b1d      	ldr	r3, [pc, #116]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004de6:	691b      	ldr	r3, [r3, #16]
 8004de8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004dec:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	6892      	ldr	r2, [r2, #8]
 8004df4:	0211      	lsls	r1, r2, #8
 8004df6:	687a      	ldr	r2, [r7, #4]
 8004df8:	6952      	ldr	r2, [r2, #20]
 8004dfa:	0852      	lsrs	r2, r2, #1
 8004dfc:	3a01      	subs	r2, #1
 8004dfe:	0652      	lsls	r2, r2, #25
 8004e00:	430a      	orrs	r2, r1
 8004e02:	4916      	ldr	r1, [pc, #88]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004e08:	4b14      	ldr	r3, [pc, #80]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a13      	ldr	r2, [pc, #76]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e0e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004e12:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e14:	f7fc fada 	bl	80013cc <HAL_GetTick>
 8004e18:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e1a:	e009      	b.n	8004e30 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e1c:	f7fc fad6 	bl	80013cc <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	2b02      	cmp	r3, #2
 8004e28:	d902      	bls.n	8004e30 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	73fb      	strb	r3, [r7, #15]
          break;
 8004e2e:	e005      	b.n	8004e3c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e30:	4b0a      	ldr	r3, [pc, #40]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d0ef      	beq.n	8004e1c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004e3c:	7bfb      	ldrb	r3, [r7, #15]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d106      	bne.n	8004e50 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004e42:	4b06      	ldr	r3, [pc, #24]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e44:	691a      	ldr	r2, [r3, #16]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	699b      	ldr	r3, [r3, #24]
 8004e4a:	4904      	ldr	r1, [pc, #16]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3710      	adds	r7, #16
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	40021000 	.word	0x40021000

08004e60 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004e6e:	4b6a      	ldr	r3, [pc, #424]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	f003 0303 	and.w	r3, r3, #3
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d018      	beq.n	8004eac <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004e7a:	4b67      	ldr	r3, [pc, #412]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e7c:	68db      	ldr	r3, [r3, #12]
 8004e7e:	f003 0203 	and.w	r2, r3, #3
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d10d      	bne.n	8004ea6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
       ||
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d009      	beq.n	8004ea6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004e92:	4b61      	ldr	r3, [pc, #388]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	091b      	lsrs	r3, r3, #4
 8004e98:	f003 0307 	and.w	r3, r3, #7
 8004e9c:	1c5a      	adds	r2, r3, #1
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	685b      	ldr	r3, [r3, #4]
       ||
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d047      	beq.n	8004f36 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	73fb      	strb	r3, [r7, #15]
 8004eaa:	e044      	b.n	8004f36 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2b03      	cmp	r3, #3
 8004eb2:	d018      	beq.n	8004ee6 <RCCEx_PLLSAI2_Config+0x86>
 8004eb4:	2b03      	cmp	r3, #3
 8004eb6:	d825      	bhi.n	8004f04 <RCCEx_PLLSAI2_Config+0xa4>
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d002      	beq.n	8004ec2 <RCCEx_PLLSAI2_Config+0x62>
 8004ebc:	2b02      	cmp	r3, #2
 8004ebe:	d009      	beq.n	8004ed4 <RCCEx_PLLSAI2_Config+0x74>
 8004ec0:	e020      	b.n	8004f04 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004ec2:	4b55      	ldr	r3, [pc, #340]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 0302 	and.w	r3, r3, #2
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d11d      	bne.n	8004f0a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ed2:	e01a      	b.n	8004f0a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ed4:	4b50      	ldr	r3, [pc, #320]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d116      	bne.n	8004f0e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ee4:	e013      	b.n	8004f0e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004ee6:	4b4c      	ldr	r3, [pc, #304]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d10f      	bne.n	8004f12 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004ef2:	4b49      	ldr	r3, [pc, #292]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d109      	bne.n	8004f12 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004f02:	e006      	b.n	8004f12 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	73fb      	strb	r3, [r7, #15]
      break;
 8004f08:	e004      	b.n	8004f14 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f0a:	bf00      	nop
 8004f0c:	e002      	b.n	8004f14 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f0e:	bf00      	nop
 8004f10:	e000      	b.n	8004f14 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f12:	bf00      	nop
    }

    if(status == HAL_OK)
 8004f14:	7bfb      	ldrb	r3, [r7, #15]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d10d      	bne.n	8004f36 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004f1a:	4b3f      	ldr	r3, [pc, #252]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f1c:	68db      	ldr	r3, [r3, #12]
 8004f1e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6819      	ldr	r1, [r3, #0]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	011b      	lsls	r3, r3, #4
 8004f2e:	430b      	orrs	r3, r1
 8004f30:	4939      	ldr	r1, [pc, #228]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f32:	4313      	orrs	r3, r2
 8004f34:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004f36:	7bfb      	ldrb	r3, [r7, #15]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d167      	bne.n	800500c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004f3c:	4b36      	ldr	r3, [pc, #216]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a35      	ldr	r2, [pc, #212]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f48:	f7fc fa40 	bl	80013cc <HAL_GetTick>
 8004f4c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004f4e:	e009      	b.n	8004f64 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004f50:	f7fc fa3c 	bl	80013cc <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	2b02      	cmp	r3, #2
 8004f5c:	d902      	bls.n	8004f64 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	73fb      	strb	r3, [r7, #15]
        break;
 8004f62:	e005      	b.n	8004f70 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004f64:	4b2c      	ldr	r3, [pc, #176]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d1ef      	bne.n	8004f50 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004f70:	7bfb      	ldrb	r3, [r7, #15]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d14a      	bne.n	800500c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d111      	bne.n	8004fa0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004f7c:	4b26      	ldr	r3, [pc, #152]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f7e:	695b      	ldr	r3, [r3, #20]
 8004f80:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004f84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	6892      	ldr	r2, [r2, #8]
 8004f8c:	0211      	lsls	r1, r2, #8
 8004f8e:	687a      	ldr	r2, [r7, #4]
 8004f90:	68d2      	ldr	r2, [r2, #12]
 8004f92:	0912      	lsrs	r2, r2, #4
 8004f94:	0452      	lsls	r2, r2, #17
 8004f96:	430a      	orrs	r2, r1
 8004f98:	491f      	ldr	r1, [pc, #124]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	614b      	str	r3, [r1, #20]
 8004f9e:	e011      	b.n	8004fc4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004fa0:	4b1d      	ldr	r3, [pc, #116]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fa2:	695b      	ldr	r3, [r3, #20]
 8004fa4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004fa8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	6892      	ldr	r2, [r2, #8]
 8004fb0:	0211      	lsls	r1, r2, #8
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	6912      	ldr	r2, [r2, #16]
 8004fb6:	0852      	lsrs	r2, r2, #1
 8004fb8:	3a01      	subs	r2, #1
 8004fba:	0652      	lsls	r2, r2, #25
 8004fbc:	430a      	orrs	r2, r1
 8004fbe:	4916      	ldr	r1, [pc, #88]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004fc4:	4b14      	ldr	r3, [pc, #80]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a13      	ldr	r2, [pc, #76]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fd0:	f7fc f9fc 	bl	80013cc <HAL_GetTick>
 8004fd4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004fd6:	e009      	b.n	8004fec <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004fd8:	f7fc f9f8 	bl	80013cc <HAL_GetTick>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	1ad3      	subs	r3, r2, r3
 8004fe2:	2b02      	cmp	r3, #2
 8004fe4:	d902      	bls.n	8004fec <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	73fb      	strb	r3, [r7, #15]
          break;
 8004fea:	e005      	b.n	8004ff8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004fec:	4b0a      	ldr	r3, [pc, #40]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d0ef      	beq.n	8004fd8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004ff8:	7bfb      	ldrb	r3, [r7, #15]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d106      	bne.n	800500c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004ffe:	4b06      	ldr	r3, [pc, #24]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005000:	695a      	ldr	r2, [r3, #20]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	695b      	ldr	r3, [r3, #20]
 8005006:	4904      	ldr	r1, [pc, #16]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005008:	4313      	orrs	r3, r2
 800500a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800500c:	7bfb      	ldrb	r3, [r7, #15]
}
 800500e:	4618      	mov	r0, r3
 8005010:	3710      	adds	r7, #16
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}
 8005016:	bf00      	nop
 8005018:	40021000 	.word	0x40021000

0800501c <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800501c:	b480      	push	{r7}
 800501e:	b089      	sub	sp, #36	@ 0x24
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8005026:	2300      	movs	r3, #0
 8005028:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800502a:	2300      	movs	r3, #0
 800502c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800502e:	2300      	movs	r3, #0
 8005030:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005038:	d10c      	bne.n	8005054 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800503a:	4b6e      	ldr	r3, [pc, #440]	@ (80051f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800503c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005040:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005044:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8005046:	69bb      	ldr	r3, [r7, #24]
 8005048:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800504c:	d112      	bne.n	8005074 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800504e:	4b6a      	ldr	r3, [pc, #424]	@ (80051f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005050:	61fb      	str	r3, [r7, #28]
 8005052:	e00f      	b.n	8005074 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800505a:	d10b      	bne.n	8005074 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800505c:	4b65      	ldr	r3, [pc, #404]	@ (80051f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800505e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005062:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8005066:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8005068:	69bb      	ldr	r3, [r7, #24]
 800506a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800506e:	d101      	bne.n	8005074 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8005070:	4b61      	ldr	r3, [pc, #388]	@ (80051f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005072:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	2b00      	cmp	r3, #0
 8005078:	f040 80b4 	bne.w	80051e4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8005080:	69bb      	ldr	r3, [r7, #24]
 8005082:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005086:	d003      	beq.n	8005090 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8005088:	69bb      	ldr	r3, [r7, #24]
 800508a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800508e:	d135      	bne.n	80050fc <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005090:	4b58      	ldr	r3, [pc, #352]	@ (80051f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005098:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800509c:	f040 80a1 	bne.w	80051e2 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 80050a0:	4b54      	ldr	r3, [pc, #336]	@ (80051f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80050a2:	68db      	ldr	r3, [r3, #12]
 80050a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f000 809a 	beq.w	80051e2 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80050ae:	4b51      	ldr	r3, [pc, #324]	@ (80051f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	091b      	lsrs	r3, r3, #4
 80050b4:	f003 0307 	and.w	r3, r3, #7
 80050b8:	3301      	adds	r3, #1
 80050ba:	693a      	ldr	r2, [r7, #16]
 80050bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80050c0:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80050c2:	4b4c      	ldr	r3, [pc, #304]	@ (80051f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	0a1b      	lsrs	r3, r3, #8
 80050c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80050cc:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d10a      	bne.n	80050ea <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80050d4:	4b47      	ldr	r3, [pc, #284]	@ (80051f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80050d6:	68db      	ldr	r3, [r3, #12]
 80050d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d002      	beq.n	80050e6 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 80050e0:	2311      	movs	r3, #17
 80050e2:	617b      	str	r3, [r7, #20]
 80050e4:	e001      	b.n	80050ea <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 80050e6:	2307      	movs	r3, #7
 80050e8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	68fa      	ldr	r2, [r7, #12]
 80050ee:	fb03 f202 	mul.w	r2, r3, r2
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80050f8:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80050fa:	e072      	b.n	80051e2 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 80050fc:	69bb      	ldr	r3, [r7, #24]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d133      	bne.n	800516a <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8005102:	4b3c      	ldr	r3, [pc, #240]	@ (80051f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800510a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800510e:	d169      	bne.n	80051e4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005110:	4b38      	ldr	r3, [pc, #224]	@ (80051f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005112:	691b      	ldr	r3, [r3, #16]
 8005114:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005118:	2b00      	cmp	r3, #0
 800511a:	d063      	beq.n	80051e4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800511c:	4b35      	ldr	r3, [pc, #212]	@ (80051f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800511e:	68db      	ldr	r3, [r3, #12]
 8005120:	091b      	lsrs	r3, r3, #4
 8005122:	f003 0307 	and.w	r3, r3, #7
 8005126:	3301      	adds	r3, #1
 8005128:	693a      	ldr	r2, [r7, #16]
 800512a:	fbb2 f3f3 	udiv	r3, r2, r3
 800512e:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005130:	4b30      	ldr	r3, [pc, #192]	@ (80051f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005132:	691b      	ldr	r3, [r3, #16]
 8005134:	0a1b      	lsrs	r3, r3, #8
 8005136:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800513a:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d10a      	bne.n	8005158 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8005142:	4b2c      	ldr	r3, [pc, #176]	@ (80051f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005144:	691b      	ldr	r3, [r3, #16]
 8005146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800514a:	2b00      	cmp	r3, #0
 800514c:	d002      	beq.n	8005154 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 800514e:	2311      	movs	r3, #17
 8005150:	617b      	str	r3, [r7, #20]
 8005152:	e001      	b.n	8005158 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8005154:	2307      	movs	r3, #7
 8005156:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	68fa      	ldr	r2, [r7, #12]
 800515c:	fb03 f202 	mul.w	r2, r3, r2
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	fbb2 f3f3 	udiv	r3, r2, r3
 8005166:	61fb      	str	r3, [r7, #28]
 8005168:	e03c      	b.n	80051e4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800516a:	69bb      	ldr	r3, [r7, #24]
 800516c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005170:	d003      	beq.n	800517a <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005178:	d134      	bne.n	80051e4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800517a:	4b1e      	ldr	r3, [pc, #120]	@ (80051f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005182:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005186:	d12d      	bne.n	80051e4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005188:	4b1a      	ldr	r3, [pc, #104]	@ (80051f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800518a:	695b      	ldr	r3, [r3, #20]
 800518c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005190:	2b00      	cmp	r3, #0
 8005192:	d027      	beq.n	80051e4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005194:	4b17      	ldr	r3, [pc, #92]	@ (80051f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005196:	68db      	ldr	r3, [r3, #12]
 8005198:	091b      	lsrs	r3, r3, #4
 800519a:	f003 0307 	and.w	r3, r3, #7
 800519e:	3301      	adds	r3, #1
 80051a0:	693a      	ldr	r2, [r7, #16]
 80051a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80051a6:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80051a8:	4b12      	ldr	r3, [pc, #72]	@ (80051f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80051aa:	695b      	ldr	r3, [r3, #20]
 80051ac:	0a1b      	lsrs	r3, r3, #8
 80051ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051b2:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d10a      	bne.n	80051d0 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80051ba:	4b0e      	ldr	r3, [pc, #56]	@ (80051f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80051bc:	695b      	ldr	r3, [r3, #20]
 80051be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d002      	beq.n	80051cc <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 80051c6:	2311      	movs	r3, #17
 80051c8:	617b      	str	r3, [r7, #20]
 80051ca:	e001      	b.n	80051d0 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 80051cc:	2307      	movs	r3, #7
 80051ce:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	fb03 f202 	mul.w	r2, r3, r2
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	fbb2 f3f3 	udiv	r3, r2, r3
 80051de:	61fb      	str	r3, [r7, #28]
 80051e0:	e000      	b.n	80051e4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80051e2:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80051e4:	69fb      	ldr	r3, [r7, #28]
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3724      	adds	r7, #36	@ 0x24
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr
 80051f2:	bf00      	nop
 80051f4:	40021000 	.word	0x40021000
 80051f8:	001fff68 	.word	0x001fff68

080051fc <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b086      	sub	sp, #24
 8005200:	af00      	add	r7, sp, #0
 8005202:	60f8      	str	r0, [r7, #12]
 8005204:	60b9      	str	r1, [r7, #8]
 8005206:	607a      	str	r2, [r7, #4]
 8005208:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	2b02      	cmp	r3, #2
 800520e:	d904      	bls.n	800521a <HAL_SAI_InitProtocol+0x1e>
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	3b03      	subs	r3, #3
 8005214:	2b01      	cmp	r3, #1
 8005216:	d812      	bhi.n	800523e <HAL_SAI_InitProtocol+0x42>
 8005218:	e008      	b.n	800522c <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	687a      	ldr	r2, [r7, #4]
 800521e:	68b9      	ldr	r1, [r7, #8]
 8005220:	68f8      	ldr	r0, [r7, #12]
 8005222:	f000 fa49 	bl	80056b8 <SAI_InitI2S>
 8005226:	4603      	mov	r3, r0
 8005228:	75fb      	strb	r3, [r7, #23]
      break;
 800522a:	e00b      	b.n	8005244 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	68b9      	ldr	r1, [r7, #8]
 8005232:	68f8      	ldr	r0, [r7, #12]
 8005234:	f000 faf2 	bl	800581c <SAI_InitPCM>
 8005238:	4603      	mov	r3, r0
 800523a:	75fb      	strb	r3, [r7, #23]
      break;
 800523c:	e002      	b.n	8005244 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	75fb      	strb	r3, [r7, #23]
      break;
 8005242:	bf00      	nop
  }

  if (status == HAL_OK)
 8005244:	7dfb      	ldrb	r3, [r7, #23]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d104      	bne.n	8005254 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800524a:	68f8      	ldr	r0, [r7, #12]
 800524c:	f000 f808 	bl	8005260 <HAL_SAI_Init>
 8005250:	4603      	mov	r3, r0
 8005252:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005254:	7dfb      	ldrb	r3, [r7, #23]
}
 8005256:	4618      	mov	r0, r3
 8005258:	3718      	adds	r7, #24
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}
	...

08005260 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b088      	sub	sp, #32
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d101      	bne.n	8005272 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e155      	b.n	800551e <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005278:	b2db      	uxtb	r3, r3
 800527a:	2b00      	cmp	r3, #0
 800527c:	d106      	bne.n	800528c <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f7fb ff20 	bl	80010cc <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	f000 fb7f 	bl	8005990 <SAI_Disable>
 8005292:	4603      	mov	r3, r0
 8005294:	2b00      	cmp	r3, #0
 8005296:	d001      	beq.n	800529c <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8005298:	2301      	movs	r3, #1
 800529a:	e140      	b.n	800551e <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2202      	movs	r2, #2
 80052a0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	68db      	ldr	r3, [r3, #12]
 80052a8:	2b02      	cmp	r3, #2
 80052aa:	d00c      	beq.n	80052c6 <HAL_SAI_Init+0x66>
 80052ac:	2b02      	cmp	r3, #2
 80052ae:	d80d      	bhi.n	80052cc <HAL_SAI_Init+0x6c>
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d002      	beq.n	80052ba <HAL_SAI_Init+0x5a>
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d003      	beq.n	80052c0 <HAL_SAI_Init+0x60>
 80052b8:	e008      	b.n	80052cc <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80052ba:	2300      	movs	r3, #0
 80052bc:	61fb      	str	r3, [r7, #28]
      break;
 80052be:	e008      	b.n	80052d2 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80052c0:	2310      	movs	r3, #16
 80052c2:	61fb      	str	r3, [r7, #28]
      break;
 80052c4:	e005      	b.n	80052d2 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80052c6:	2320      	movs	r3, #32
 80052c8:	61fb      	str	r3, [r7, #28]
      break;
 80052ca:	e002      	b.n	80052d2 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 80052cc:	2300      	movs	r3, #0
 80052ce:	61fb      	str	r3, [r7, #28]
      break;
 80052d0:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	2b03      	cmp	r3, #3
 80052d8:	d81d      	bhi.n	8005316 <HAL_SAI_Init+0xb6>
 80052da:	a201      	add	r2, pc, #4	@ (adr r2, 80052e0 <HAL_SAI_Init+0x80>)
 80052dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052e0:	080052f1 	.word	0x080052f1
 80052e4:	080052f7 	.word	0x080052f7
 80052e8:	080052ff 	.word	0x080052ff
 80052ec:	08005307 	.word	0x08005307
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80052f0:	2300      	movs	r3, #0
 80052f2:	617b      	str	r3, [r7, #20]
      break;
 80052f4:	e012      	b.n	800531c <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80052f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80052fa:	617b      	str	r3, [r7, #20]
      break;
 80052fc:	e00e      	b.n	800531c <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80052fe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005302:	617b      	str	r3, [r7, #20]
      break;
 8005304:	e00a      	b.n	800531c <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005306:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800530a:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	f043 0301 	orr.w	r3, r3, #1
 8005312:	61fb      	str	r3, [r7, #28]
      break;
 8005314:	e002      	b.n	800531c <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8005316:	2300      	movs	r3, #0
 8005318:	617b      	str	r3, [r7, #20]
      break;
 800531a:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a81      	ldr	r2, [pc, #516]	@ (8005528 <HAL_SAI_Init+0x2c8>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d004      	beq.n	8005330 <HAL_SAI_Init+0xd0>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a80      	ldr	r2, [pc, #512]	@ (800552c <HAL_SAI_Init+0x2cc>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d103      	bne.n	8005338 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8005330:	4a7f      	ldr	r2, [pc, #508]	@ (8005530 <HAL_SAI_Init+0x2d0>)
 8005332:	69fb      	ldr	r3, [r7, #28]
 8005334:	6013      	str	r3, [r2, #0]
 8005336:	e002      	b.n	800533e <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8005338:	4a7e      	ldr	r2, [pc, #504]	@ (8005534 <HAL_SAI_Init+0x2d4>)
 800533a:	69fb      	ldr	r3, [r7, #28]
 800533c:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	69db      	ldr	r3, [r3, #28]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d041      	beq.n	80053ca <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a77      	ldr	r2, [pc, #476]	@ (8005528 <HAL_SAI_Init+0x2c8>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d004      	beq.n	800535a <HAL_SAI_Init+0xfa>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a75      	ldr	r2, [pc, #468]	@ (800552c <HAL_SAI_Init+0x2cc>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d105      	bne.n	8005366 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800535a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800535e:	f7fe ff1d 	bl	800419c <HAL_RCCEx_GetPeriphCLKFreq>
 8005362:	6138      	str	r0, [r7, #16]
 8005364:	e004      	b.n	8005370 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8005366:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800536a:	f7fe ff17 	bl	800419c <HAL_RCCEx_GetPeriphCLKFreq>
 800536e:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8005370:	693a      	ldr	r2, [r7, #16]
 8005372:	4613      	mov	r3, r2
 8005374:	009b      	lsls	r3, r3, #2
 8005376:	4413      	add	r3, r2
 8005378:	005b      	lsls	r3, r3, #1
 800537a:	461a      	mov	r2, r3
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	69db      	ldr	r3, [r3, #28]
 8005380:	025b      	lsls	r3, r3, #9
 8005382:	fbb2 f3f3 	udiv	r3, r2, r3
 8005386:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	4a6b      	ldr	r2, [pc, #428]	@ (8005538 <HAL_SAI_Init+0x2d8>)
 800538c:	fba2 2303 	umull	r2, r3, r2, r3
 8005390:	08da      	lsrs	r2, r3, #3
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8005396:	68f9      	ldr	r1, [r7, #12]
 8005398:	4b67      	ldr	r3, [pc, #412]	@ (8005538 <HAL_SAI_Init+0x2d8>)
 800539a:	fba3 2301 	umull	r2, r3, r3, r1
 800539e:	08da      	lsrs	r2, r3, #3
 80053a0:	4613      	mov	r3, r2
 80053a2:	009b      	lsls	r3, r3, #2
 80053a4:	4413      	add	r3, r2
 80053a6:	005b      	lsls	r3, r3, #1
 80053a8:	1aca      	subs	r2, r1, r3
 80053aa:	2a08      	cmp	r2, #8
 80053ac:	d904      	bls.n	80053b8 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6a1b      	ldr	r3, [r3, #32]
 80053b2:	1c5a      	adds	r2, r3, #1
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053bc:	2b04      	cmp	r3, #4
 80053be:	d104      	bne.n	80053ca <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6a1b      	ldr	r3, [r3, #32]
 80053c4:	085a      	lsrs	r2, r3, #1
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d003      	beq.n	80053da <HAL_SAI_Init+0x17a>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	2b02      	cmp	r3, #2
 80053d8:	d109      	bne.n	80053ee <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d101      	bne.n	80053e6 <HAL_SAI_Init+0x186>
 80053e2:	2300      	movs	r3, #0
 80053e4:	e001      	b.n	80053ea <HAL_SAI_Init+0x18a>
 80053e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80053ea:	61bb      	str	r3, [r7, #24]
 80053ec:	e008      	b.n	8005400 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d102      	bne.n	80053fc <HAL_SAI_Init+0x19c>
 80053f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80053fa:	e000      	b.n	80053fe <HAL_SAI_Init+0x19e>
 80053fc:	2300      	movs	r3, #0
 80053fe:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	6819      	ldr	r1, [r3, #0]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	4b4c      	ldr	r3, [pc, #304]	@ (800553c <HAL_SAI_Init+0x2dc>)
 800540c:	400b      	ands	r3, r1
 800540e:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	6819      	ldr	r1, [r3, #0]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	685a      	ldr	r2, [r3, #4]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800541e:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005424:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800542a:	431a      	orrs	r2, r3
 800542c:	69bb      	ldr	r3, [r7, #24]
 800542e:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8005438:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	691b      	ldr	r3, [r3, #16]
 800543e:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005444:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6a1b      	ldr	r3, [r3, #32]
 800544a:	051b      	lsls	r3, r3, #20
 800544c:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	430a      	orrs	r2, r1
 8005454:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	687a      	ldr	r2, [r7, #4]
 800545e:	6812      	ldr	r2, [r2, #0]
 8005460:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8005464:	f023 030f 	bic.w	r3, r3, #15
 8005468:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	6859      	ldr	r1, [r3, #4]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	699a      	ldr	r2, [r3, #24]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005478:	431a      	orrs	r2, r3
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800547e:	431a      	orrs	r2, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	430a      	orrs	r2, r1
 8005486:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	6899      	ldr	r1, [r3, #8]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	4b2b      	ldr	r3, [pc, #172]	@ (8005540 <HAL_SAI_Init+0x2e0>)
 8005494:	400b      	ands	r3, r1
 8005496:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	6899      	ldr	r1, [r3, #8]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054a2:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80054a8:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 80054ae:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 80054b4:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ba:	3b01      	subs	r3, #1
 80054bc:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80054be:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	430a      	orrs	r2, r1
 80054c6:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	68d9      	ldr	r1, [r3, #12]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	f24f 0320 	movw	r3, #61472	@ 0xf020
 80054d6:	400b      	ands	r3, r1
 80054d8:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	68d9      	ldr	r1, [r3, #12]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054e8:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054ee:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80054f0:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054f6:	3b01      	subs	r3, #1
 80054f8:	021b      	lsls	r3, r3, #8
 80054fa:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	430a      	orrs	r2, r1
 8005502:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2200      	movs	r2, #0
 8005508:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800551c:	2300      	movs	r3, #0
}
 800551e:	4618      	mov	r0, r3
 8005520:	3720      	adds	r7, #32
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}
 8005526:	bf00      	nop
 8005528:	40015404 	.word	0x40015404
 800552c:	40015424 	.word	0x40015424
 8005530:	40015400 	.word	0x40015400
 8005534:	40015800 	.word	0x40015800
 8005538:	cccccccd 	.word	0xcccccccd
 800553c:	ff05c010 	.word	0xff05c010
 8005540:	fff88000 	.word	0xfff88000

08005544 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b086      	sub	sp, #24
 8005548:	af00      	add	r7, sp, #0
 800554a:	60f8      	str	r0, [r7, #12]
 800554c:	60b9      	str	r1, [r7, #8]
 800554e:	4613      	mov	r3, r2
 8005550:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8005552:	f7fb ff3b 	bl	80013cc <HAL_GetTick>
 8005556:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d002      	beq.n	8005564 <HAL_SAI_Transmit_DMA+0x20>
 800555e:	88fb      	ldrh	r3, [r7, #6]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d101      	bne.n	8005568 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e093      	b.n	8005690 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800556e:	b2db      	uxtb	r3, r3
 8005570:	2b01      	cmp	r3, #1
 8005572:	f040 808c 	bne.w	800568e <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800557c:	2b01      	cmp	r3, #1
 800557e:	d101      	bne.n	8005584 <HAL_SAI_Transmit_DMA+0x40>
 8005580:	2302      	movs	r3, #2
 8005582:	e085      	b.n	8005690 <HAL_SAI_Transmit_DMA+0x14c>
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	68ba      	ldr	r2, [r7, #8]
 8005590:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	88fa      	ldrh	r2, [r7, #6]
 8005596:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	88fa      	ldrh	r2, [r7, #6]
 800559e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2212      	movs	r2, #18
 80055ae:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055b6:	4a38      	ldr	r2, [pc, #224]	@ (8005698 <HAL_SAI_Transmit_DMA+0x154>)
 80055b8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055be:	4a37      	ldr	r2, [pc, #220]	@ (800569c <HAL_SAI_Transmit_DMA+0x158>)
 80055c0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055c6:	4a36      	ldr	r2, [pc, #216]	@ (80056a0 <HAL_SAI_Transmit_DMA+0x15c>)
 80055c8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055ce:	2200      	movs	r2, #0
 80055d0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80055da:	4619      	mov	r1, r3
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	331c      	adds	r3, #28
 80055e2:	461a      	mov	r2, r3
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80055ea:	f7fc fc93 	bl	8001f14 <HAL_DMA_Start_IT>
 80055ee:	4603      	mov	r3, r0
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d005      	beq.n	8005600 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2200      	movs	r2, #0
 80055f8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e047      	b.n	8005690 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005600:	2100      	movs	r1, #0
 8005602:	68f8      	ldr	r0, [r7, #12]
 8005604:	f000 f98c 	bl	8005920 <SAI_InterruptFlag>
 8005608:	4601      	mov	r1, r0
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	691a      	ldr	r2, [r3, #16]
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	430a      	orrs	r2, r1
 8005616:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005626:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005628:	e015      	b.n	8005656 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800562a:	f7fb fecf 	bl	80013cc <HAL_GetTick>
 800562e:	4602      	mov	r2, r0
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	1ad3      	subs	r3, r2, r3
 8005634:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005638:	d90d      	bls.n	8005656 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005640:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2200      	movs	r2, #0
 800564e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005652:	2303      	movs	r3, #3
 8005654:	e01c      	b.n	8005690 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	695b      	ldr	r3, [r3, #20]
 800565c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005660:	2b00      	cmp	r3, #0
 8005662:	d0e2      	beq.n	800562a <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800566e:	2b00      	cmp	r3, #0
 8005670:	d107      	bne.n	8005682 <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005680:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800568a:	2300      	movs	r3, #0
 800568c:	e000      	b.n	8005690 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 800568e:	2302      	movs	r3, #2
  }
}
 8005690:	4618      	mov	r0, r3
 8005692:	3718      	adds	r7, #24
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}
 8005698:	08005a63 	.word	0x08005a63
 800569c:	08005a05 	.word	0x08005a05
 80056a0:	08005a7f 	.word	0x08005a7f

080056a4 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b083      	sub	sp, #12
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 80056ac:	bf00      	nop
 80056ae:	370c      	adds	r7, #12
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b087      	sub	sp, #28
 80056bc:	af00      	add	r7, sp, #0
 80056be:	60f8      	str	r0, [r7, #12]
 80056c0:	60b9      	str	r1, [r7, #8]
 80056c2:	607a      	str	r2, [r7, #4]
 80056c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80056c6:	2300      	movs	r3, #0
 80056c8:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2200      	movs	r2, #0
 80056ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2200      	movs	r2, #0
 80056d4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d003      	beq.n	80056e6 <SAI_InitI2S+0x2e>
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	2b02      	cmp	r3, #2
 80056e4:	d103      	bne.n	80056ee <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2200      	movs	r2, #0
 80056ea:	63da      	str	r2, [r3, #60]	@ 0x3c
 80056ec:	e002      	b.n	80056f4 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2201      	movs	r2, #1
 80056f2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80056fa:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005702:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2200      	movs	r2, #0
 8005708:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	683a      	ldr	r2, [r7, #0]
 800570e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	f003 0301 	and.w	r3, r3, #1
 8005716:	2b00      	cmp	r3, #0
 8005718:	d001      	beq.n	800571e <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	e077      	b.n	800580e <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d107      	bne.n	8005734 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2200      	movs	r2, #0
 8005728:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005730:	651a      	str	r2, [r3, #80]	@ 0x50
 8005732:	e006      	b.n	8005742 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800573a:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2200      	movs	r2, #0
 8005740:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2b03      	cmp	r3, #3
 8005746:	d84f      	bhi.n	80057e8 <SAI_InitI2S+0x130>
 8005748:	a201      	add	r2, pc, #4	@ (adr r2, 8005750 <SAI_InitI2S+0x98>)
 800574a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800574e:	bf00      	nop
 8005750:	08005761 	.word	0x08005761
 8005754:	08005783 	.word	0x08005783
 8005758:	080057a5 	.word	0x080057a5
 800575c:	080057c7 	.word	0x080057c7
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2280      	movs	r2, #128	@ 0x80
 8005764:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	085b      	lsrs	r3, r3, #1
 800576a:	015a      	lsls	r2, r3, #5
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	085b      	lsrs	r3, r3, #1
 8005774:	011a      	lsls	r2, r3, #4
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2240      	movs	r2, #64	@ 0x40
 800577e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005780:	e035      	b.n	80057ee <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2280      	movs	r2, #128	@ 0x80
 8005786:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	085b      	lsrs	r3, r3, #1
 800578c:	019a      	lsls	r2, r3, #6
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	085b      	lsrs	r3, r3, #1
 8005796:	015a      	lsls	r2, r3, #5
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2280      	movs	r2, #128	@ 0x80
 80057a0:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80057a2:	e024      	b.n	80057ee <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	22c0      	movs	r2, #192	@ 0xc0
 80057a8:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	085b      	lsrs	r3, r3, #1
 80057ae:	019a      	lsls	r2, r3, #6
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	085b      	lsrs	r3, r3, #1
 80057b8:	015a      	lsls	r2, r3, #5
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2280      	movs	r2, #128	@ 0x80
 80057c2:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80057c4:	e013      	b.n	80057ee <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	22e0      	movs	r2, #224	@ 0xe0
 80057ca:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	085b      	lsrs	r3, r3, #1
 80057d0:	019a      	lsls	r2, r3, #6
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	085b      	lsrs	r3, r3, #1
 80057da:	015a      	lsls	r2, r3, #5
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2280      	movs	r2, #128	@ 0x80
 80057e4:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80057e6:	e002      	b.n	80057ee <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 80057e8:	2301      	movs	r3, #1
 80057ea:	75fb      	strb	r3, [r7, #23]
      break;
 80057ec:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	2b02      	cmp	r3, #2
 80057f2:	d10b      	bne.n	800580c <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d102      	bne.n	8005800 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2210      	movs	r2, #16
 80057fe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2b02      	cmp	r3, #2
 8005804:	d102      	bne.n	800580c <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2208      	movs	r2, #8
 800580a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 800580c:	7dfb      	ldrb	r3, [r7, #23]
}
 800580e:	4618      	mov	r0, r3
 8005810:	371c      	adds	r7, #28
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr
 800581a:	bf00      	nop

0800581c <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800581c:	b480      	push	{r7}
 800581e:	b087      	sub	sp, #28
 8005820:	af00      	add	r7, sp, #0
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	60b9      	str	r1, [r7, #8]
 8005826:	607a      	str	r2, [r7, #4]
 8005828:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800582a:	2300      	movs	r3, #0
 800582c:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2200      	movs	r2, #0
 8005832:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2200      	movs	r2, #0
 8005838:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d003      	beq.n	800584a <SAI_InitPCM+0x2e>
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	2b02      	cmp	r3, #2
 8005848:	d103      	bne.n	8005852 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2201      	movs	r2, #1
 800584e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005850:	e002      	b.n	8005858 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2200      	movs	r2, #0
 8005856:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2200      	movs	r2, #0
 800585c:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005864:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800586c:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2200      	movs	r2, #0
 8005872:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	683a      	ldr	r2, [r7, #0]
 8005878:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005880:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	2b04      	cmp	r3, #4
 8005886:	d103      	bne.n	8005890 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2201      	movs	r2, #1
 800588c:	645a      	str	r2, [r3, #68]	@ 0x44
 800588e:	e002      	b.n	8005896 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	220d      	movs	r2, #13
 8005894:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2b03      	cmp	r3, #3
 800589a:	d837      	bhi.n	800590c <SAI_InitPCM+0xf0>
 800589c:	a201      	add	r2, pc, #4	@ (adr r2, 80058a4 <SAI_InitPCM+0x88>)
 800589e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058a2:	bf00      	nop
 80058a4:	080058b5 	.word	0x080058b5
 80058a8:	080058cb 	.word	0x080058cb
 80058ac:	080058e1 	.word	0x080058e1
 80058b0:	080058f7 	.word	0x080058f7
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2280      	movs	r2, #128	@ 0x80
 80058b8:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	011a      	lsls	r2, r3, #4
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2240      	movs	r2, #64	@ 0x40
 80058c6:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80058c8:	e023      	b.n	8005912 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2280      	movs	r2, #128	@ 0x80
 80058ce:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	015a      	lsls	r2, r3, #5
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2280      	movs	r2, #128	@ 0x80
 80058dc:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80058de:	e018      	b.n	8005912 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	22c0      	movs	r2, #192	@ 0xc0
 80058e4:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	015a      	lsls	r2, r3, #5
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2280      	movs	r2, #128	@ 0x80
 80058f2:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80058f4:	e00d      	b.n	8005912 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	22e0      	movs	r2, #224	@ 0xe0
 80058fa:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	015a      	lsls	r2, r3, #5
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2280      	movs	r2, #128	@ 0x80
 8005908:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800590a:	e002      	b.n	8005912 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 800590c:	2301      	movs	r3, #1
 800590e:	75fb      	strb	r3, [r7, #23]
      break;
 8005910:	bf00      	nop
  }

  return status;
 8005912:	7dfb      	ldrb	r3, [r7, #23]
}
 8005914:	4618      	mov	r0, r3
 8005916:	371c      	adds	r7, #28
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr

08005920 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8005920:	b480      	push	{r7}
 8005922:	b085      	sub	sp, #20
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	460b      	mov	r3, r1
 800592a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800592c:	2301      	movs	r3, #1
 800592e:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8005930:	78fb      	ldrb	r3, [r7, #3]
 8005932:	2b01      	cmp	r3, #1
 8005934:	d103      	bne.n	800593e <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	f043 0308 	orr.w	r3, r3, #8
 800593c:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005942:	2b08      	cmp	r3, #8
 8005944:	d10b      	bne.n	800595e <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800594a:	2b03      	cmp	r3, #3
 800594c:	d003      	beq.n	8005956 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	2b01      	cmp	r3, #1
 8005954:	d103      	bne.n	800595e <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f043 0310 	orr.w	r3, r3, #16
 800595c:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	2b03      	cmp	r3, #3
 8005964:	d003      	beq.n	800596e <SAI_InterruptFlag+0x4e>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	2b02      	cmp	r3, #2
 800596c:	d104      	bne.n	8005978 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005974:	60fb      	str	r3, [r7, #12]
 8005976:	e003      	b.n	8005980 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f043 0304 	orr.w	r3, r3, #4
 800597e:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8005980:	68fb      	ldr	r3, [r7, #12]
}
 8005982:	4618      	mov	r0, r3
 8005984:	3714      	adds	r7, #20
 8005986:	46bd      	mov	sp, r7
 8005988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598c:	4770      	bx	lr
	...

08005990 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8005990:	b480      	push	{r7}
 8005992:	b085      	sub	sp, #20
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8005998:	4b18      	ldr	r3, [pc, #96]	@ (80059fc <SAI_Disable+0x6c>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a18      	ldr	r2, [pc, #96]	@ (8005a00 <SAI_Disable+0x70>)
 800599e:	fba2 2303 	umull	r2, r3, r2, r3
 80059a2:	0b1b      	lsrs	r3, r3, #12
 80059a4:	009b      	lsls	r3, r3, #2
 80059a6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80059a8:	2300      	movs	r3, #0
 80059aa:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80059ba:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d10a      	bne.n	80059d8 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059c8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 80059d2:	2303      	movs	r3, #3
 80059d4:	72fb      	strb	r3, [r7, #11]
      break;
 80059d6:	e009      	b.n	80059ec <SAI_Disable+0x5c>
    }
    count--;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	3b01      	subs	r3, #1
 80059dc:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d1e7      	bne.n	80059bc <SAI_Disable+0x2c>

  return status;
 80059ec:	7afb      	ldrb	r3, [r7, #11]
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3714      	adds	r7, #20
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	20000000 	.word	0x20000000
 8005a00:	95cbec1b 	.word	0x95cbec1b

08005a04 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a10:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	69db      	ldr	r3, [r3, #28]
 8005a16:	2b20      	cmp	r3, #32
 8005a18:	d01c      	beq.n	8005a54 <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005a30:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005a32:	2100      	movs	r1, #0
 8005a34:	68f8      	ldr	r0, [r7, #12]
 8005a36:	f7ff ff73 	bl	8005920 <SAI_InterruptFlag>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	43d9      	mvns	r1, r3
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	691a      	ldr	r2, [r3, #16]
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	400a      	ands	r2, r1
 8005a4a:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8005a54:	68f8      	ldr	r0, [r7, #12]
 8005a56:	f7fb f91f 	bl	8000c98 <HAL_SAI_TxCpltCallback>
#endif
}
 8005a5a:	bf00      	nop
 8005a5c:	3710      	adds	r7, #16
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}

08005a62 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005a62:	b580      	push	{r7, lr}
 8005a64:	b084      	sub	sp, #16
 8005a66:	af00      	add	r7, sp, #0
 8005a68:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a6e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8005a70:	68f8      	ldr	r0, [r7, #12]
 8005a72:	f7fb f8fb 	bl	8000c6c <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8005a76:	bf00      	nop
 8005a78:	3710      	adds	r7, #16
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}

08005a7e <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a7e:	b580      	push	{r7, lr}
 8005a80:	b084      	sub	sp, #16
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a8a:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a92:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005aaa:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 8005aac:	68f8      	ldr	r0, [r7, #12]
 8005aae:	f7ff ff6f 	bl	8005990 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2200      	movs	r2, #0
 8005abe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8005ac2:	68f8      	ldr	r0, [r7, #12]
 8005ac4:	f7ff fdee 	bl	80056a4 <HAL_SAI_ErrorCallback>
#endif
}
 8005ac8:	bf00      	nop
 8005aca:	3710      	adds	r7, #16
 8005acc:	46bd      	mov	sp, r7
 8005ace:	bd80      	pop	{r7, pc}

08005ad0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b082      	sub	sp, #8
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d101      	bne.n	8005ae2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	e040      	b.n	8005b64 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d106      	bne.n	8005af8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f7fb fa8c 	bl	8001010 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2224      	movs	r2, #36	@ 0x24
 8005afc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f022 0201 	bic.w	r2, r2, #1
 8005b0c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d002      	beq.n	8005b1c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f000 fb6a 	bl	80061f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f000 f8af 	bl	8005c80 <UART_SetConfig>
 8005b22:	4603      	mov	r3, r0
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d101      	bne.n	8005b2c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e01b      	b.n	8005b64 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	685a      	ldr	r2, [r3, #4]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005b3a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	689a      	ldr	r2, [r3, #8]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005b4a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f042 0201 	orr.w	r2, r2, #1
 8005b5a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f000 fbe9 	bl	8006334 <UART_CheckIdleState>
 8005b62:	4603      	mov	r3, r0
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3708      	adds	r7, #8
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}

08005b6c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b08a      	sub	sp, #40	@ 0x28
 8005b70:	af02      	add	r7, sp, #8
 8005b72:	60f8      	str	r0, [r7, #12]
 8005b74:	60b9      	str	r1, [r7, #8]
 8005b76:	603b      	str	r3, [r7, #0]
 8005b78:	4613      	mov	r3, r2
 8005b7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b80:	2b20      	cmp	r3, #32
 8005b82:	d177      	bne.n	8005c74 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d002      	beq.n	8005b90 <HAL_UART_Transmit+0x24>
 8005b8a:	88fb      	ldrh	r3, [r7, #6]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d101      	bne.n	8005b94 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	e070      	b.n	8005c76 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2200      	movs	r2, #0
 8005b98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2221      	movs	r2, #33	@ 0x21
 8005ba0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ba2:	f7fb fc13 	bl	80013cc <HAL_GetTick>
 8005ba6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	88fa      	ldrh	r2, [r7, #6]
 8005bac:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	88fa      	ldrh	r2, [r7, #6]
 8005bb4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bc0:	d108      	bne.n	8005bd4 <HAL_UART_Transmit+0x68>
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	691b      	ldr	r3, [r3, #16]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d104      	bne.n	8005bd4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	61bb      	str	r3, [r7, #24]
 8005bd2:	e003      	b.n	8005bdc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005bd4:	68bb      	ldr	r3, [r7, #8]
 8005bd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005bdc:	e02f      	b.n	8005c3e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	9300      	str	r3, [sp, #0]
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	2200      	movs	r2, #0
 8005be6:	2180      	movs	r1, #128	@ 0x80
 8005be8:	68f8      	ldr	r0, [r7, #12]
 8005bea:	f000 fc4b 	bl	8006484 <UART_WaitOnFlagUntilTimeout>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d004      	beq.n	8005bfe <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2220      	movs	r2, #32
 8005bf8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005bfa:	2303      	movs	r3, #3
 8005bfc:	e03b      	b.n	8005c76 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005bfe:	69fb      	ldr	r3, [r7, #28]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d10b      	bne.n	8005c1c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c04:	69bb      	ldr	r3, [r7, #24]
 8005c06:	881a      	ldrh	r2, [r3, #0]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c10:	b292      	uxth	r2, r2
 8005c12:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005c14:	69bb      	ldr	r3, [r7, #24]
 8005c16:	3302      	adds	r3, #2
 8005c18:	61bb      	str	r3, [r7, #24]
 8005c1a:	e007      	b.n	8005c2c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c1c:	69fb      	ldr	r3, [r7, #28]
 8005c1e:	781a      	ldrb	r2, [r3, #0]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	3301      	adds	r3, #1
 8005c2a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005c32:	b29b      	uxth	r3, r3
 8005c34:	3b01      	subs	r3, #1
 8005c36:	b29a      	uxth	r2, r3
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005c44:	b29b      	uxth	r3, r3
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d1c9      	bne.n	8005bde <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	9300      	str	r3, [sp, #0]
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	2200      	movs	r2, #0
 8005c52:	2140      	movs	r1, #64	@ 0x40
 8005c54:	68f8      	ldr	r0, [r7, #12]
 8005c56:	f000 fc15 	bl	8006484 <UART_WaitOnFlagUntilTimeout>
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d004      	beq.n	8005c6a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2220      	movs	r2, #32
 8005c64:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005c66:	2303      	movs	r3, #3
 8005c68:	e005      	b.n	8005c76 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2220      	movs	r2, #32
 8005c6e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005c70:	2300      	movs	r3, #0
 8005c72:	e000      	b.n	8005c76 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005c74:	2302      	movs	r3, #2
  }
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	3720      	adds	r7, #32
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}
	...

08005c80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c84:	b08a      	sub	sp, #40	@ 0x28
 8005c86:	af00      	add	r7, sp, #0
 8005c88:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	689a      	ldr	r2, [r3, #8]
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	691b      	ldr	r3, [r3, #16]
 8005c98:	431a      	orrs	r2, r3
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	695b      	ldr	r3, [r3, #20]
 8005c9e:	431a      	orrs	r2, r3
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	69db      	ldr	r3, [r3, #28]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	4ba4      	ldr	r3, [pc, #656]	@ (8005f40 <UART_SetConfig+0x2c0>)
 8005cb0:	4013      	ands	r3, r2
 8005cb2:	68fa      	ldr	r2, [r7, #12]
 8005cb4:	6812      	ldr	r2, [r2, #0]
 8005cb6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005cb8:	430b      	orrs	r3, r1
 8005cba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	68da      	ldr	r2, [r3, #12]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	430a      	orrs	r2, r1
 8005cd0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	699b      	ldr	r3, [r3, #24]
 8005cd6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a99      	ldr	r2, [pc, #612]	@ (8005f44 <UART_SetConfig+0x2c4>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d004      	beq.n	8005cec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	6a1b      	ldr	r3, [r3, #32]
 8005ce6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ce8:	4313      	orrs	r3, r2
 8005cea:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	689b      	ldr	r3, [r3, #8]
 8005cf2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cfc:	430a      	orrs	r2, r1
 8005cfe:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4a90      	ldr	r2, [pc, #576]	@ (8005f48 <UART_SetConfig+0x2c8>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d126      	bne.n	8005d58 <UART_SetConfig+0xd8>
 8005d0a:	4b90      	ldr	r3, [pc, #576]	@ (8005f4c <UART_SetConfig+0x2cc>)
 8005d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d10:	f003 0303 	and.w	r3, r3, #3
 8005d14:	2b03      	cmp	r3, #3
 8005d16:	d81b      	bhi.n	8005d50 <UART_SetConfig+0xd0>
 8005d18:	a201      	add	r2, pc, #4	@ (adr r2, 8005d20 <UART_SetConfig+0xa0>)
 8005d1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d1e:	bf00      	nop
 8005d20:	08005d31 	.word	0x08005d31
 8005d24:	08005d41 	.word	0x08005d41
 8005d28:	08005d39 	.word	0x08005d39
 8005d2c:	08005d49 	.word	0x08005d49
 8005d30:	2301      	movs	r3, #1
 8005d32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d36:	e116      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005d38:	2302      	movs	r3, #2
 8005d3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d3e:	e112      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005d40:	2304      	movs	r3, #4
 8005d42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d46:	e10e      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005d48:	2308      	movs	r3, #8
 8005d4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d4e:	e10a      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005d50:	2310      	movs	r3, #16
 8005d52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d56:	e106      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a7c      	ldr	r2, [pc, #496]	@ (8005f50 <UART_SetConfig+0x2d0>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d138      	bne.n	8005dd4 <UART_SetConfig+0x154>
 8005d62:	4b7a      	ldr	r3, [pc, #488]	@ (8005f4c <UART_SetConfig+0x2cc>)
 8005d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d68:	f003 030c 	and.w	r3, r3, #12
 8005d6c:	2b0c      	cmp	r3, #12
 8005d6e:	d82d      	bhi.n	8005dcc <UART_SetConfig+0x14c>
 8005d70:	a201      	add	r2, pc, #4	@ (adr r2, 8005d78 <UART_SetConfig+0xf8>)
 8005d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d76:	bf00      	nop
 8005d78:	08005dad 	.word	0x08005dad
 8005d7c:	08005dcd 	.word	0x08005dcd
 8005d80:	08005dcd 	.word	0x08005dcd
 8005d84:	08005dcd 	.word	0x08005dcd
 8005d88:	08005dbd 	.word	0x08005dbd
 8005d8c:	08005dcd 	.word	0x08005dcd
 8005d90:	08005dcd 	.word	0x08005dcd
 8005d94:	08005dcd 	.word	0x08005dcd
 8005d98:	08005db5 	.word	0x08005db5
 8005d9c:	08005dcd 	.word	0x08005dcd
 8005da0:	08005dcd 	.word	0x08005dcd
 8005da4:	08005dcd 	.word	0x08005dcd
 8005da8:	08005dc5 	.word	0x08005dc5
 8005dac:	2300      	movs	r3, #0
 8005dae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005db2:	e0d8      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005db4:	2302      	movs	r3, #2
 8005db6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005dba:	e0d4      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005dbc:	2304      	movs	r3, #4
 8005dbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005dc2:	e0d0      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005dc4:	2308      	movs	r3, #8
 8005dc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005dca:	e0cc      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005dcc:	2310      	movs	r3, #16
 8005dce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005dd2:	e0c8      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a5e      	ldr	r2, [pc, #376]	@ (8005f54 <UART_SetConfig+0x2d4>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d125      	bne.n	8005e2a <UART_SetConfig+0x1aa>
 8005dde:	4b5b      	ldr	r3, [pc, #364]	@ (8005f4c <UART_SetConfig+0x2cc>)
 8005de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005de4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005de8:	2b30      	cmp	r3, #48	@ 0x30
 8005dea:	d016      	beq.n	8005e1a <UART_SetConfig+0x19a>
 8005dec:	2b30      	cmp	r3, #48	@ 0x30
 8005dee:	d818      	bhi.n	8005e22 <UART_SetConfig+0x1a2>
 8005df0:	2b20      	cmp	r3, #32
 8005df2:	d00a      	beq.n	8005e0a <UART_SetConfig+0x18a>
 8005df4:	2b20      	cmp	r3, #32
 8005df6:	d814      	bhi.n	8005e22 <UART_SetConfig+0x1a2>
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d002      	beq.n	8005e02 <UART_SetConfig+0x182>
 8005dfc:	2b10      	cmp	r3, #16
 8005dfe:	d008      	beq.n	8005e12 <UART_SetConfig+0x192>
 8005e00:	e00f      	b.n	8005e22 <UART_SetConfig+0x1a2>
 8005e02:	2300      	movs	r3, #0
 8005e04:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e08:	e0ad      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005e0a:	2302      	movs	r3, #2
 8005e0c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e10:	e0a9      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005e12:	2304      	movs	r3, #4
 8005e14:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e18:	e0a5      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005e1a:	2308      	movs	r3, #8
 8005e1c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e20:	e0a1      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005e22:	2310      	movs	r3, #16
 8005e24:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e28:	e09d      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a4a      	ldr	r2, [pc, #296]	@ (8005f58 <UART_SetConfig+0x2d8>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d125      	bne.n	8005e80 <UART_SetConfig+0x200>
 8005e34:	4b45      	ldr	r3, [pc, #276]	@ (8005f4c <UART_SetConfig+0x2cc>)
 8005e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e3a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005e3e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005e40:	d016      	beq.n	8005e70 <UART_SetConfig+0x1f0>
 8005e42:	2bc0      	cmp	r3, #192	@ 0xc0
 8005e44:	d818      	bhi.n	8005e78 <UART_SetConfig+0x1f8>
 8005e46:	2b80      	cmp	r3, #128	@ 0x80
 8005e48:	d00a      	beq.n	8005e60 <UART_SetConfig+0x1e0>
 8005e4a:	2b80      	cmp	r3, #128	@ 0x80
 8005e4c:	d814      	bhi.n	8005e78 <UART_SetConfig+0x1f8>
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d002      	beq.n	8005e58 <UART_SetConfig+0x1d8>
 8005e52:	2b40      	cmp	r3, #64	@ 0x40
 8005e54:	d008      	beq.n	8005e68 <UART_SetConfig+0x1e8>
 8005e56:	e00f      	b.n	8005e78 <UART_SetConfig+0x1f8>
 8005e58:	2300      	movs	r3, #0
 8005e5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e5e:	e082      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005e60:	2302      	movs	r3, #2
 8005e62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e66:	e07e      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005e68:	2304      	movs	r3, #4
 8005e6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e6e:	e07a      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005e70:	2308      	movs	r3, #8
 8005e72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e76:	e076      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005e78:	2310      	movs	r3, #16
 8005e7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e7e:	e072      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a35      	ldr	r2, [pc, #212]	@ (8005f5c <UART_SetConfig+0x2dc>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d12a      	bne.n	8005ee0 <UART_SetConfig+0x260>
 8005e8a:	4b30      	ldr	r3, [pc, #192]	@ (8005f4c <UART_SetConfig+0x2cc>)
 8005e8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e90:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e94:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e98:	d01a      	beq.n	8005ed0 <UART_SetConfig+0x250>
 8005e9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e9e:	d81b      	bhi.n	8005ed8 <UART_SetConfig+0x258>
 8005ea0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ea4:	d00c      	beq.n	8005ec0 <UART_SetConfig+0x240>
 8005ea6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005eaa:	d815      	bhi.n	8005ed8 <UART_SetConfig+0x258>
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d003      	beq.n	8005eb8 <UART_SetConfig+0x238>
 8005eb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005eb4:	d008      	beq.n	8005ec8 <UART_SetConfig+0x248>
 8005eb6:	e00f      	b.n	8005ed8 <UART_SetConfig+0x258>
 8005eb8:	2300      	movs	r3, #0
 8005eba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ebe:	e052      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005ec0:	2302      	movs	r3, #2
 8005ec2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ec6:	e04e      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005ec8:	2304      	movs	r3, #4
 8005eca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ece:	e04a      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005ed0:	2308      	movs	r3, #8
 8005ed2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ed6:	e046      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005ed8:	2310      	movs	r3, #16
 8005eda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ede:	e042      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a17      	ldr	r2, [pc, #92]	@ (8005f44 <UART_SetConfig+0x2c4>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d13a      	bne.n	8005f60 <UART_SetConfig+0x2e0>
 8005eea:	4b18      	ldr	r3, [pc, #96]	@ (8005f4c <UART_SetConfig+0x2cc>)
 8005eec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ef0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005ef4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ef8:	d01a      	beq.n	8005f30 <UART_SetConfig+0x2b0>
 8005efa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005efe:	d81b      	bhi.n	8005f38 <UART_SetConfig+0x2b8>
 8005f00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f04:	d00c      	beq.n	8005f20 <UART_SetConfig+0x2a0>
 8005f06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f0a:	d815      	bhi.n	8005f38 <UART_SetConfig+0x2b8>
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d003      	beq.n	8005f18 <UART_SetConfig+0x298>
 8005f10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f14:	d008      	beq.n	8005f28 <UART_SetConfig+0x2a8>
 8005f16:	e00f      	b.n	8005f38 <UART_SetConfig+0x2b8>
 8005f18:	2300      	movs	r3, #0
 8005f1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f1e:	e022      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005f20:	2302      	movs	r3, #2
 8005f22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f26:	e01e      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005f28:	2304      	movs	r3, #4
 8005f2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f2e:	e01a      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005f30:	2308      	movs	r3, #8
 8005f32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f36:	e016      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005f38:	2310      	movs	r3, #16
 8005f3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f3e:	e012      	b.n	8005f66 <UART_SetConfig+0x2e6>
 8005f40:	efff69f3 	.word	0xefff69f3
 8005f44:	40008000 	.word	0x40008000
 8005f48:	40013800 	.word	0x40013800
 8005f4c:	40021000 	.word	0x40021000
 8005f50:	40004400 	.word	0x40004400
 8005f54:	40004800 	.word	0x40004800
 8005f58:	40004c00 	.word	0x40004c00
 8005f5c:	40005000 	.word	0x40005000
 8005f60:	2310      	movs	r3, #16
 8005f62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4a9f      	ldr	r2, [pc, #636]	@ (80061e8 <UART_SetConfig+0x568>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d17a      	bne.n	8006066 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005f70:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005f74:	2b08      	cmp	r3, #8
 8005f76:	d824      	bhi.n	8005fc2 <UART_SetConfig+0x342>
 8005f78:	a201      	add	r2, pc, #4	@ (adr r2, 8005f80 <UART_SetConfig+0x300>)
 8005f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f7e:	bf00      	nop
 8005f80:	08005fa5 	.word	0x08005fa5
 8005f84:	08005fc3 	.word	0x08005fc3
 8005f88:	08005fad 	.word	0x08005fad
 8005f8c:	08005fc3 	.word	0x08005fc3
 8005f90:	08005fb3 	.word	0x08005fb3
 8005f94:	08005fc3 	.word	0x08005fc3
 8005f98:	08005fc3 	.word	0x08005fc3
 8005f9c:	08005fc3 	.word	0x08005fc3
 8005fa0:	08005fbb 	.word	0x08005fbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005fa4:	f7fd fd84 	bl	8003ab0 <HAL_RCC_GetPCLK1Freq>
 8005fa8:	61f8      	str	r0, [r7, #28]
        break;
 8005faa:	e010      	b.n	8005fce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005fac:	4b8f      	ldr	r3, [pc, #572]	@ (80061ec <UART_SetConfig+0x56c>)
 8005fae:	61fb      	str	r3, [r7, #28]
        break;
 8005fb0:	e00d      	b.n	8005fce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005fb2:	f7fd fce5 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 8005fb6:	61f8      	str	r0, [r7, #28]
        break;
 8005fb8:	e009      	b.n	8005fce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005fba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005fbe:	61fb      	str	r3, [r7, #28]
        break;
 8005fc0:	e005      	b.n	8005fce <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005fcc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	f000 80fb 	beq.w	80061cc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	685a      	ldr	r2, [r3, #4]
 8005fda:	4613      	mov	r3, r2
 8005fdc:	005b      	lsls	r3, r3, #1
 8005fde:	4413      	add	r3, r2
 8005fe0:	69fa      	ldr	r2, [r7, #28]
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	d305      	bcc.n	8005ff2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005fec:	69fa      	ldr	r2, [r7, #28]
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	d903      	bls.n	8005ffa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005ff8:	e0e8      	b.n	80061cc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	461c      	mov	r4, r3
 8006000:	4615      	mov	r5, r2
 8006002:	f04f 0200 	mov.w	r2, #0
 8006006:	f04f 0300 	mov.w	r3, #0
 800600a:	022b      	lsls	r3, r5, #8
 800600c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006010:	0222      	lsls	r2, r4, #8
 8006012:	68f9      	ldr	r1, [r7, #12]
 8006014:	6849      	ldr	r1, [r1, #4]
 8006016:	0849      	lsrs	r1, r1, #1
 8006018:	2000      	movs	r0, #0
 800601a:	4688      	mov	r8, r1
 800601c:	4681      	mov	r9, r0
 800601e:	eb12 0a08 	adds.w	sl, r2, r8
 8006022:	eb43 0b09 	adc.w	fp, r3, r9
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	2200      	movs	r2, #0
 800602c:	603b      	str	r3, [r7, #0]
 800602e:	607a      	str	r2, [r7, #4]
 8006030:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006034:	4650      	mov	r0, sl
 8006036:	4659      	mov	r1, fp
 8006038:	f7fa f8c6 	bl	80001c8 <__aeabi_uldivmod>
 800603c:	4602      	mov	r2, r0
 800603e:	460b      	mov	r3, r1
 8006040:	4613      	mov	r3, r2
 8006042:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006044:	69bb      	ldr	r3, [r7, #24]
 8006046:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800604a:	d308      	bcc.n	800605e <UART_SetConfig+0x3de>
 800604c:	69bb      	ldr	r3, [r7, #24]
 800604e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006052:	d204      	bcs.n	800605e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	69ba      	ldr	r2, [r7, #24]
 800605a:	60da      	str	r2, [r3, #12]
 800605c:	e0b6      	b.n	80061cc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006064:	e0b2      	b.n	80061cc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	69db      	ldr	r3, [r3, #28]
 800606a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800606e:	d15e      	bne.n	800612e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006070:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006074:	2b08      	cmp	r3, #8
 8006076:	d828      	bhi.n	80060ca <UART_SetConfig+0x44a>
 8006078:	a201      	add	r2, pc, #4	@ (adr r2, 8006080 <UART_SetConfig+0x400>)
 800607a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800607e:	bf00      	nop
 8006080:	080060a5 	.word	0x080060a5
 8006084:	080060ad 	.word	0x080060ad
 8006088:	080060b5 	.word	0x080060b5
 800608c:	080060cb 	.word	0x080060cb
 8006090:	080060bb 	.word	0x080060bb
 8006094:	080060cb 	.word	0x080060cb
 8006098:	080060cb 	.word	0x080060cb
 800609c:	080060cb 	.word	0x080060cb
 80060a0:	080060c3 	.word	0x080060c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80060a4:	f7fd fd04 	bl	8003ab0 <HAL_RCC_GetPCLK1Freq>
 80060a8:	61f8      	str	r0, [r7, #28]
        break;
 80060aa:	e014      	b.n	80060d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80060ac:	f7fd fd16 	bl	8003adc <HAL_RCC_GetPCLK2Freq>
 80060b0:	61f8      	str	r0, [r7, #28]
        break;
 80060b2:	e010      	b.n	80060d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80060b4:	4b4d      	ldr	r3, [pc, #308]	@ (80061ec <UART_SetConfig+0x56c>)
 80060b6:	61fb      	str	r3, [r7, #28]
        break;
 80060b8:	e00d      	b.n	80060d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80060ba:	f7fd fc61 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 80060be:	61f8      	str	r0, [r7, #28]
        break;
 80060c0:	e009      	b.n	80060d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80060c6:	61fb      	str	r3, [r7, #28]
        break;
 80060c8:	e005      	b.n	80060d6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80060ca:	2300      	movs	r3, #0
 80060cc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80060ce:	2301      	movs	r3, #1
 80060d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80060d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80060d6:	69fb      	ldr	r3, [r7, #28]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d077      	beq.n	80061cc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80060dc:	69fb      	ldr	r3, [r7, #28]
 80060de:	005a      	lsls	r2, r3, #1
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	085b      	lsrs	r3, r3, #1
 80060e6:	441a      	add	r2, r3
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80060f0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060f2:	69bb      	ldr	r3, [r7, #24]
 80060f4:	2b0f      	cmp	r3, #15
 80060f6:	d916      	bls.n	8006126 <UART_SetConfig+0x4a6>
 80060f8:	69bb      	ldr	r3, [r7, #24]
 80060fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060fe:	d212      	bcs.n	8006126 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006100:	69bb      	ldr	r3, [r7, #24]
 8006102:	b29b      	uxth	r3, r3
 8006104:	f023 030f 	bic.w	r3, r3, #15
 8006108:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800610a:	69bb      	ldr	r3, [r7, #24]
 800610c:	085b      	lsrs	r3, r3, #1
 800610e:	b29b      	uxth	r3, r3
 8006110:	f003 0307 	and.w	r3, r3, #7
 8006114:	b29a      	uxth	r2, r3
 8006116:	8afb      	ldrh	r3, [r7, #22]
 8006118:	4313      	orrs	r3, r2
 800611a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	8afa      	ldrh	r2, [r7, #22]
 8006122:	60da      	str	r2, [r3, #12]
 8006124:	e052      	b.n	80061cc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800612c:	e04e      	b.n	80061cc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800612e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006132:	2b08      	cmp	r3, #8
 8006134:	d827      	bhi.n	8006186 <UART_SetConfig+0x506>
 8006136:	a201      	add	r2, pc, #4	@ (adr r2, 800613c <UART_SetConfig+0x4bc>)
 8006138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800613c:	08006161 	.word	0x08006161
 8006140:	08006169 	.word	0x08006169
 8006144:	08006171 	.word	0x08006171
 8006148:	08006187 	.word	0x08006187
 800614c:	08006177 	.word	0x08006177
 8006150:	08006187 	.word	0x08006187
 8006154:	08006187 	.word	0x08006187
 8006158:	08006187 	.word	0x08006187
 800615c:	0800617f 	.word	0x0800617f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006160:	f7fd fca6 	bl	8003ab0 <HAL_RCC_GetPCLK1Freq>
 8006164:	61f8      	str	r0, [r7, #28]
        break;
 8006166:	e014      	b.n	8006192 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006168:	f7fd fcb8 	bl	8003adc <HAL_RCC_GetPCLK2Freq>
 800616c:	61f8      	str	r0, [r7, #28]
        break;
 800616e:	e010      	b.n	8006192 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006170:	4b1e      	ldr	r3, [pc, #120]	@ (80061ec <UART_SetConfig+0x56c>)
 8006172:	61fb      	str	r3, [r7, #28]
        break;
 8006174:	e00d      	b.n	8006192 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006176:	f7fd fc03 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 800617a:	61f8      	str	r0, [r7, #28]
        break;
 800617c:	e009      	b.n	8006192 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800617e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006182:	61fb      	str	r3, [r7, #28]
        break;
 8006184:	e005      	b.n	8006192 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006186:	2300      	movs	r3, #0
 8006188:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006190:	bf00      	nop
    }

    if (pclk != 0U)
 8006192:	69fb      	ldr	r3, [r7, #28]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d019      	beq.n	80061cc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	085a      	lsrs	r2, r3, #1
 800619e:	69fb      	ldr	r3, [r7, #28]
 80061a0:	441a      	add	r2, r3
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80061aa:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80061ac:	69bb      	ldr	r3, [r7, #24]
 80061ae:	2b0f      	cmp	r3, #15
 80061b0:	d909      	bls.n	80061c6 <UART_SetConfig+0x546>
 80061b2:	69bb      	ldr	r3, [r7, #24]
 80061b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061b8:	d205      	bcs.n	80061c6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80061ba:	69bb      	ldr	r3, [r7, #24]
 80061bc:	b29a      	uxth	r2, r3
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	60da      	str	r2, [r3, #12]
 80061c4:	e002      	b.n	80061cc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2200      	movs	r2, #0
 80061d0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2200      	movs	r2, #0
 80061d6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80061d8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80061dc:	4618      	mov	r0, r3
 80061de:	3728      	adds	r7, #40	@ 0x28
 80061e0:	46bd      	mov	sp, r7
 80061e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061e6:	bf00      	nop
 80061e8:	40008000 	.word	0x40008000
 80061ec:	00f42400 	.word	0x00f42400

080061f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061fc:	f003 0308 	and.w	r3, r3, #8
 8006200:	2b00      	cmp	r3, #0
 8006202:	d00a      	beq.n	800621a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	430a      	orrs	r2, r1
 8006218:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800621e:	f003 0301 	and.w	r3, r3, #1
 8006222:	2b00      	cmp	r3, #0
 8006224:	d00a      	beq.n	800623c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	430a      	orrs	r2, r1
 800623a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006240:	f003 0302 	and.w	r3, r3, #2
 8006244:	2b00      	cmp	r3, #0
 8006246:	d00a      	beq.n	800625e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	430a      	orrs	r2, r1
 800625c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006262:	f003 0304 	and.w	r3, r3, #4
 8006266:	2b00      	cmp	r3, #0
 8006268:	d00a      	beq.n	8006280 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	430a      	orrs	r2, r1
 800627e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006284:	f003 0310 	and.w	r3, r3, #16
 8006288:	2b00      	cmp	r3, #0
 800628a:	d00a      	beq.n	80062a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	430a      	orrs	r2, r1
 80062a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062a6:	f003 0320 	and.w	r3, r3, #32
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d00a      	beq.n	80062c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	430a      	orrs	r2, r1
 80062c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d01a      	beq.n	8006306 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	430a      	orrs	r2, r1
 80062e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80062ee:	d10a      	bne.n	8006306 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	430a      	orrs	r2, r1
 8006304:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800630a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800630e:	2b00      	cmp	r3, #0
 8006310:	d00a      	beq.n	8006328 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	430a      	orrs	r2, r1
 8006326:	605a      	str	r2, [r3, #4]
  }
}
 8006328:	bf00      	nop
 800632a:	370c      	adds	r7, #12
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr

08006334 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b098      	sub	sp, #96	@ 0x60
 8006338:	af02      	add	r7, sp, #8
 800633a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2200      	movs	r2, #0
 8006340:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006344:	f7fb f842 	bl	80013cc <HAL_GetTick>
 8006348:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f003 0308 	and.w	r3, r3, #8
 8006354:	2b08      	cmp	r3, #8
 8006356:	d12e      	bne.n	80063b6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006358:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800635c:	9300      	str	r3, [sp, #0]
 800635e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006360:	2200      	movs	r2, #0
 8006362:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f000 f88c 	bl	8006484 <UART_WaitOnFlagUntilTimeout>
 800636c:	4603      	mov	r3, r0
 800636e:	2b00      	cmp	r3, #0
 8006370:	d021      	beq.n	80063b6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800637a:	e853 3f00 	ldrex	r3, [r3]
 800637e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006380:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006382:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006386:	653b      	str	r3, [r7, #80]	@ 0x50
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	461a      	mov	r2, r3
 800638e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006390:	647b      	str	r3, [r7, #68]	@ 0x44
 8006392:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006394:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006396:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006398:	e841 2300 	strex	r3, r2, [r1]
 800639c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800639e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d1e6      	bne.n	8006372 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2220      	movs	r2, #32
 80063a8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2200      	movs	r2, #0
 80063ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80063b2:	2303      	movs	r3, #3
 80063b4:	e062      	b.n	800647c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f003 0304 	and.w	r3, r3, #4
 80063c0:	2b04      	cmp	r3, #4
 80063c2:	d149      	bne.n	8006458 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80063c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80063c8:	9300      	str	r3, [sp, #0]
 80063ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80063cc:	2200      	movs	r2, #0
 80063ce:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f000 f856 	bl	8006484 <UART_WaitOnFlagUntilTimeout>
 80063d8:	4603      	mov	r3, r0
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d03c      	beq.n	8006458 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e6:	e853 3f00 	ldrex	r3, [r3]
 80063ea:	623b      	str	r3, [r7, #32]
   return(result);
 80063ec:	6a3b      	ldr	r3, [r7, #32]
 80063ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80063f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	461a      	mov	r2, r3
 80063fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80063fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006400:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006402:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006404:	e841 2300 	strex	r3, r2, [r1]
 8006408:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800640a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800640c:	2b00      	cmp	r3, #0
 800640e:	d1e6      	bne.n	80063de <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	3308      	adds	r3, #8
 8006416:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	e853 3f00 	ldrex	r3, [r3]
 800641e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f023 0301 	bic.w	r3, r3, #1
 8006426:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	3308      	adds	r3, #8
 800642e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006430:	61fa      	str	r2, [r7, #28]
 8006432:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006434:	69b9      	ldr	r1, [r7, #24]
 8006436:	69fa      	ldr	r2, [r7, #28]
 8006438:	e841 2300 	strex	r3, r2, [r1]
 800643c:	617b      	str	r3, [r7, #20]
   return(result);
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d1e5      	bne.n	8006410 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2220      	movs	r2, #32
 8006448:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2200      	movs	r2, #0
 8006450:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006454:	2303      	movs	r3, #3
 8006456:	e011      	b.n	800647c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2220      	movs	r2, #32
 800645c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2220      	movs	r2, #32
 8006462:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2200      	movs	r2, #0
 800646a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2200      	movs	r2, #0
 8006476:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800647a:	2300      	movs	r3, #0
}
 800647c:	4618      	mov	r0, r3
 800647e:	3758      	adds	r7, #88	@ 0x58
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}

08006484 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b084      	sub	sp, #16
 8006488:	af00      	add	r7, sp, #0
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	603b      	str	r3, [r7, #0]
 8006490:	4613      	mov	r3, r2
 8006492:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006494:	e04f      	b.n	8006536 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006496:	69bb      	ldr	r3, [r7, #24]
 8006498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800649c:	d04b      	beq.n	8006536 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800649e:	f7fa ff95 	bl	80013cc <HAL_GetTick>
 80064a2:	4602      	mov	r2, r0
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	1ad3      	subs	r3, r2, r3
 80064a8:	69ba      	ldr	r2, [r7, #24]
 80064aa:	429a      	cmp	r2, r3
 80064ac:	d302      	bcc.n	80064b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80064ae:	69bb      	ldr	r3, [r7, #24]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d101      	bne.n	80064b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80064b4:	2303      	movs	r3, #3
 80064b6:	e04e      	b.n	8006556 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f003 0304 	and.w	r3, r3, #4
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d037      	beq.n	8006536 <UART_WaitOnFlagUntilTimeout+0xb2>
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	2b80      	cmp	r3, #128	@ 0x80
 80064ca:	d034      	beq.n	8006536 <UART_WaitOnFlagUntilTimeout+0xb2>
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	2b40      	cmp	r3, #64	@ 0x40
 80064d0:	d031      	beq.n	8006536 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	69db      	ldr	r3, [r3, #28]
 80064d8:	f003 0308 	and.w	r3, r3, #8
 80064dc:	2b08      	cmp	r3, #8
 80064de:	d110      	bne.n	8006502 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	2208      	movs	r2, #8
 80064e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064e8:	68f8      	ldr	r0, [r7, #12]
 80064ea:	f000 f838 	bl	800655e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2208      	movs	r2, #8
 80064f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2200      	movs	r2, #0
 80064fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	e029      	b.n	8006556 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	69db      	ldr	r3, [r3, #28]
 8006508:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800650c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006510:	d111      	bne.n	8006536 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800651a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800651c:	68f8      	ldr	r0, [r7, #12]
 800651e:	f000 f81e 	bl	800655e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2220      	movs	r2, #32
 8006526:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2200      	movs	r2, #0
 800652e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006532:	2303      	movs	r3, #3
 8006534:	e00f      	b.n	8006556 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	69da      	ldr	r2, [r3, #28]
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	4013      	ands	r3, r2
 8006540:	68ba      	ldr	r2, [r7, #8]
 8006542:	429a      	cmp	r2, r3
 8006544:	bf0c      	ite	eq
 8006546:	2301      	moveq	r3, #1
 8006548:	2300      	movne	r3, #0
 800654a:	b2db      	uxtb	r3, r3
 800654c:	461a      	mov	r2, r3
 800654e:	79fb      	ldrb	r3, [r7, #7]
 8006550:	429a      	cmp	r2, r3
 8006552:	d0a0      	beq.n	8006496 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006554:	2300      	movs	r3, #0
}
 8006556:	4618      	mov	r0, r3
 8006558:	3710      	adds	r7, #16
 800655a:	46bd      	mov	sp, r7
 800655c:	bd80      	pop	{r7, pc}

0800655e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800655e:	b480      	push	{r7}
 8006560:	b095      	sub	sp, #84	@ 0x54
 8006562:	af00      	add	r7, sp, #0
 8006564:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800656c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800656e:	e853 3f00 	ldrex	r3, [r3]
 8006572:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006576:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800657a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	461a      	mov	r2, r3
 8006582:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006584:	643b      	str	r3, [r7, #64]	@ 0x40
 8006586:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006588:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800658a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800658c:	e841 2300 	strex	r3, r2, [r1]
 8006590:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006594:	2b00      	cmp	r3, #0
 8006596:	d1e6      	bne.n	8006566 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	3308      	adds	r3, #8
 800659e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a0:	6a3b      	ldr	r3, [r7, #32]
 80065a2:	e853 3f00 	ldrex	r3, [r3]
 80065a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80065a8:	69fb      	ldr	r3, [r7, #28]
 80065aa:	f023 0301 	bic.w	r3, r3, #1
 80065ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	3308      	adds	r3, #8
 80065b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80065b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80065ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80065be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80065c0:	e841 2300 	strex	r3, r2, [r1]
 80065c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80065c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d1e5      	bne.n	8006598 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065d0:	2b01      	cmp	r3, #1
 80065d2:	d118      	bne.n	8006606 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	e853 3f00 	ldrex	r3, [r3]
 80065e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	f023 0310 	bic.w	r3, r3, #16
 80065e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	461a      	mov	r2, r3
 80065f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065f2:	61bb      	str	r3, [r7, #24]
 80065f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f6:	6979      	ldr	r1, [r7, #20]
 80065f8:	69ba      	ldr	r2, [r7, #24]
 80065fa:	e841 2300 	strex	r3, r2, [r1]
 80065fe:	613b      	str	r3, [r7, #16]
   return(result);
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d1e6      	bne.n	80065d4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2220      	movs	r2, #32
 800660a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2200      	movs	r2, #0
 8006612:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800661a:	bf00      	nop
 800661c:	3754      	adds	r7, #84	@ 0x54
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr

08006626 <memset>:
 8006626:	4402      	add	r2, r0
 8006628:	4603      	mov	r3, r0
 800662a:	4293      	cmp	r3, r2
 800662c:	d100      	bne.n	8006630 <memset+0xa>
 800662e:	4770      	bx	lr
 8006630:	f803 1b01 	strb.w	r1, [r3], #1
 8006634:	e7f9      	b.n	800662a <memset+0x4>
	...

08006638 <__libc_init_array>:
 8006638:	b570      	push	{r4, r5, r6, lr}
 800663a:	4d0d      	ldr	r5, [pc, #52]	@ (8006670 <__libc_init_array+0x38>)
 800663c:	4c0d      	ldr	r4, [pc, #52]	@ (8006674 <__libc_init_array+0x3c>)
 800663e:	1b64      	subs	r4, r4, r5
 8006640:	10a4      	asrs	r4, r4, #2
 8006642:	2600      	movs	r6, #0
 8006644:	42a6      	cmp	r6, r4
 8006646:	d109      	bne.n	800665c <__libc_init_array+0x24>
 8006648:	4d0b      	ldr	r5, [pc, #44]	@ (8006678 <__libc_init_array+0x40>)
 800664a:	4c0c      	ldr	r4, [pc, #48]	@ (800667c <__libc_init_array+0x44>)
 800664c:	f000 f826 	bl	800669c <_init>
 8006650:	1b64      	subs	r4, r4, r5
 8006652:	10a4      	asrs	r4, r4, #2
 8006654:	2600      	movs	r6, #0
 8006656:	42a6      	cmp	r6, r4
 8006658:	d105      	bne.n	8006666 <__libc_init_array+0x2e>
 800665a:	bd70      	pop	{r4, r5, r6, pc}
 800665c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006660:	4798      	blx	r3
 8006662:	3601      	adds	r6, #1
 8006664:	e7ee      	b.n	8006644 <__libc_init_array+0xc>
 8006666:	f855 3b04 	ldr.w	r3, [r5], #4
 800666a:	4798      	blx	r3
 800666c:	3601      	adds	r6, #1
 800666e:	e7f2      	b.n	8006656 <__libc_init_array+0x1e>
 8006670:	08046724 	.word	0x08046724
 8006674:	08046724 	.word	0x08046724
 8006678:	08046724 	.word	0x08046724
 800667c:	08046728 	.word	0x08046728

08006680 <memcpy>:
 8006680:	440a      	add	r2, r1
 8006682:	4291      	cmp	r1, r2
 8006684:	f100 33ff 	add.w	r3, r0, #4294967295
 8006688:	d100      	bne.n	800668c <memcpy+0xc>
 800668a:	4770      	bx	lr
 800668c:	b510      	push	{r4, lr}
 800668e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006692:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006696:	4291      	cmp	r1, r2
 8006698:	d1f9      	bne.n	800668e <memcpy+0xe>
 800669a:	bd10      	pop	{r4, pc}

0800669c <_init>:
 800669c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800669e:	bf00      	nop
 80066a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066a2:	bc08      	pop	{r3}
 80066a4:	469e      	mov	lr, r3
 80066a6:	4770      	bx	lr

080066a8 <_fini>:
 80066a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066aa:	bf00      	nop
 80066ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066ae:	bc08      	pop	{r3}
 80066b0:	469e      	mov	lr, r3
 80066b2:	4770      	bx	lr
